
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010209                       # Number of seconds simulated
sim_ticks                                 10208898234                       # Number of ticks simulated
final_tick                                10208898234                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 112025                       # Simulator instruction rate (inst/s)
host_op_rate                                   112025                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17864845                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692384                       # Number of bytes of host memory used
host_seconds                                   571.45                       # Real time elapsed on the host
sim_insts                                    64016640                       # Number of instructions simulated
sim_ops                                      64016640                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        128896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        892544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        606144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        619264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        608000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        636288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        606656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        620352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        605952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        651648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        549632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        624064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        545984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        580800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        535360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        568576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        574080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9971648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       128896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5872064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5872064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          13946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           9471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data           9676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           9500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           9942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           9479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data           9693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           9468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          10182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           8588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           9751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           8531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data           9075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data           8365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           8884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data           8970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         91751                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91751                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12625848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         87428044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1253808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         59374086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           119112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         60659239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst             6269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         59555888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            12538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         62326804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst             6269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         59424238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            43883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         60765813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst             6269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         59355279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst            12538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         63831374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst             6269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         53838523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         61129417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst             6269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         53481187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           106574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         56891546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst            12538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         52440527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst            25076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         55694159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            87767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         56233296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             976760447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12625848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1253808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       119112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst         6269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        12538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst         6269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        43883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst         6269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst        12538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst         6269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst         6269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       106574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst        12538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst        25076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        87767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14331027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       575190766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            575190766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       575190766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12625848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        87428044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1253808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        59374086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          119112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        60659239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst            6269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        59555888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           12538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        62326804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst            6269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        59424238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           43883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        60765813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst            6269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        59355279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst           12538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        63831374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst            6269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        53838523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        61129417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst            6269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        53481187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          106574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        56891546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst           12538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        52440527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst           25076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        55694159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           87767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        56233296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1551951213                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                332832                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          167565                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5337                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             233772                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                210817                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.180603                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 79729                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               86                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          1702                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits              992                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            710                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          231                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    1178162                       # DTB read hits
system.cpu00.dtb.read_misses                     7890                       # DTB read misses
system.cpu00.dtb.read_acv                           2                       # DTB read access violations
system.cpu00.dtb.read_accesses                1186052                       # DTB read accesses
system.cpu00.dtb.write_hits                    355840                       # DTB write hits
system.cpu00.dtb.write_misses                   60372                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                416212                       # DTB write accesses
system.cpu00.dtb.data_hits                    1534002                       # DTB hits
system.cpu00.dtb.data_misses                    68262                       # DTB misses
system.cpu00.dtb.data_acv                           2                       # DTB access violations
system.cpu00.dtb.data_accesses                1602264                       # DTB accesses
system.cpu00.itb.fetch_hits                    767650                       # ITB hits
system.cpu00.itb.fetch_misses                     160                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                767810                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1713                       # Number of system calls
system.cpu00.numCycles                        8496156                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            96247                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      7376849                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    332832                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           291538                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     8151597                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 48518                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         7034                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  767650                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2619                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          8279321                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.890997                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.249917                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                6927329     83.67%     83.67% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  35293      0.43%     84.10% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 258623      3.12%     87.22% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  29529      0.36%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 269773      3.26%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  49150      0.59%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  89386      1.08%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  87339      1.05%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 532899      6.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            8279321                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.039174                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.868257                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 263565                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             7151762                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  333437                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              507939                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                22618                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              81611                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1682                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              6492145                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                6973                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                22618                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 385991                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               3073604                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        94954                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  640821                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4061333                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              6325823                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2799                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              2086710                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1663950                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               273803                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           5427183                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             9149638                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        5131394                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         4017992                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             3930803                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                1496380                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             2313                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1971                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3386509                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            1198065                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            532614                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads          371416                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         195319                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  6222976                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3203                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 5932484                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            6905                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined       1880741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       769161                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          499                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      8279321                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.716542                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.208023                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4800279     57.98%     57.98% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2250301     27.18%     85.16% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            715243      8.64%     93.80% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            216991      2.62%     96.42% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            115290      1.39%     97.81% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             65187      0.79%     98.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             43898      0.53%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             26815      0.32%     99.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             45317      0.55%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       8279321                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4618     10.29%     10.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     10.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     10.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     10.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     10.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     10.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               8237     18.36%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     28.65% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                25022     55.76%     84.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6995     15.59%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1757216     29.62%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                251      0.00%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           1713567     28.88%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                11      0.00%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           852373     14.37%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1190681     20.07%     92.95% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            418385      7.05%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              5932484                       # Type of FU issued
system.cpu00.iq.rate                         0.698255                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     44872                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007564                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         14464323                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         5243451                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2879416                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads           5731743                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          2863972                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      2861628                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3107323                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               2870033                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads           9624                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       595352                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          508                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores       320485                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          260                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        97729                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                22618                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               1004584                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              749620                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           6292311                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1019                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             1198065                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             532614                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1874                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                44143                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              599741                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          508                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1524                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         2950                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4474                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             5923525                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1186069                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            8959                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                       66132                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1602303                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 287724                       # Number of branches executed
system.cpu00.iew.exec_stores                   416234                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.697201                       # Inst execution rate
system.cpu00.iew.wb_sent                      5811518                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     5741044                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 4532376                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 5926131                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.675723                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.764812                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts       1878709                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3696                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      8031099                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.548328                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.301151                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      5808790     72.33%     72.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      1333077     16.60%     88.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       495173      6.17%     95.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       140286      1.75%     96.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        20456      0.25%     97.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        80962      1.01%     98.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12035      0.15%     98.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        22012      0.27%     98.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       118308      1.47%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      8031099                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            4403673                       # Number of instructions committed
system.cpu00.commit.committedOps              4403673                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       814842                       # Number of memory references committed
system.cpu00.commit.loads                      602713                       # Number of loads committed
system.cpu00.commit.membars                      1140                       # Number of memory barriers committed
system.cpu00.commit.branches                   241933                       # Number of branches committed
system.cpu00.commit.fp_insts                  2860888                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1784352                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              75183                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        58236      1.32%      1.32% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         963882     21.89%     23.21% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           244      0.01%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      1713053     38.90%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           10      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       852265     19.35%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        603853     13.71%     95.18% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       212130      4.82%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         4403673                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              118308                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   13954920                       # The number of ROB reads
system.cpu00.rob.rob_writes                  12813072                       # The number of ROB writes
system.cpu00.timesIdled                          1499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        216835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     297039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   4345437                       # Number of Instructions Simulated
system.cpu00.committedOps                     4345437                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.955190                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.955190                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.511459                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.511459                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                4559075                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2269982                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 4016755                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                2836025                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  3012                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2496                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           69278                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.787153                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1136983                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           69342                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           16.396744                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        87548688                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.787153                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.996674                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.996674                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2654759                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2654759                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1000580                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1000580                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       134102                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       134102                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          974                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          974                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1233                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1233                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1134682                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1134682                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1134682                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1134682                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        78611                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        78611                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        76781                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        76781                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          322                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          322                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           13                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       155392                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       155392                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       155392                       # number of overall misses
system.cpu00.dcache.overall_misses::total       155392                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   6984904563                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   6984904563                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  10950502938                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  10950502938                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      4241133                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      4241133                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       103329                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       103329                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  17935407501                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  17935407501                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  17935407501                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  17935407501                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      1079191                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1079191                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1246                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1246                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1290074                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1290074                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1290074                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1290074                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.072843                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.072843                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.364093                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.364093                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.248457                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.248457                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.010433                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.010433                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.120452                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.120452                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.120452                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.120452                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 88854.035224                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 88854.035224                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 142619.957255                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 142619.957255                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 13171.220497                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 13171.220497                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7948.384615                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7948.384615                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 115420.404532                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 115420.404532                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 115420.404532                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 115420.404532                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       359417                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           10772                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    33.365856                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     7.933333                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        61072                       # number of writebacks
system.cpu00.dcache.writebacks::total           61072                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        48367                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        48367                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37623                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37623                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        85990                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        85990                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        85990                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        85990                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        30244                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        30244                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        39158                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        39158                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        69402                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        69402                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        69402                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        69402                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2603301012                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2603301012                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   4884070513                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   4884070513                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      2015496                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      2015496                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        88236                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        88236                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   7487371525                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   7487371525                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   7487371525                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   7487371525                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028025                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028025                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.185686                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.185686                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142747                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142747                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.010433                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.010433                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.053797                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.053797                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.053797                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.053797                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 86076.610634                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 86076.610634                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 124727.271898                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 124727.271898                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 10894.572973                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10894.572973                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6787.384615                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6787.384615                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 107884.088715                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 107884.088715                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 107884.088715                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 107884.088715                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7159                       # number of replacements
system.cpu00.icache.tags.tagsinuse         506.983569                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            758910                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7671                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           98.932343                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       534179583                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   506.983569                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.990202                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.990202                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1542967                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1542967                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       758910                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        758910                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       758910                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         758910                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       758910                       # number of overall hits
system.cpu00.icache.overall_hits::total        758910                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8738                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8738                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8738                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8738                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8738                       # number of overall misses
system.cpu00.icache.overall_misses::total         8738                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    699640658                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    699640658                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    699640658                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    699640658                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    699640658                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    699640658                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       767648                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       767648                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       767648                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       767648                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       767648                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       767648                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.011383                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.011383                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.011383                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.011383                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.011383                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.011383                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 80068.740902                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 80068.740902                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 80068.740902                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 80068.740902                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 80068.740902                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 80068.740902                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          993                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              47                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    21.127660                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7159                       # number of writebacks
system.cpu00.icache.writebacks::total            7159                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1066                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1066                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1066                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1066                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1066                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1066                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7672                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7672                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7672                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7672                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7672                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7672                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    506478122                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    506478122                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    506478122                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    506478122                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    506478122                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    506478122                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.009994                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.009994                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.009994                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.009994                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.009994                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.009994                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 66016.439260                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 66016.439260                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 66016.439260                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 66016.439260                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 66016.439260                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 66016.439260                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                236920                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          103801                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             540                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             167820                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                162585                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           96.880586                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 66325                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1062715                       # DTB read hits
system.cpu01.dtb.read_misses                     6492                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                1069207                       # DTB read accesses
system.cpu01.dtb.write_hits                    264201                       # DTB write hits
system.cpu01.dtb.write_misses                   58453                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                322654                       # DTB write accesses
system.cpu01.dtb.data_hits                    1326916                       # DTB hits
system.cpu01.dtb.data_misses                    64945                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                1391861                       # DTB accesses
system.cpu01.itb.fetch_hits                    674307                       # ITB hits
system.cpu01.itb.fetch_misses                      58                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                674365                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        7885915                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            14990                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      6635284                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    236920                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           228911                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     7758324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 36929                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        68833                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2765                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  674307                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 301                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          7863414                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.843817                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.200286                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                6652057     84.60%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  23313      0.30%     84.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 242154      3.08%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  16665      0.21%     88.18% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 249794      3.18%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  40408      0.51%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  78744      1.00%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  78244      1.00%     93.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 482035      6.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            7863414                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.030043                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.841410                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 182838                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             6854329                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  254185                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              485016                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                18213                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              66351                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 257                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              5825617                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 988                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                18213                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 294331                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               3162652                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        17805                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  550179                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             3751401                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              5679797                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 131                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              2095975                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1576941                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                46296                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           5035653                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             8370685                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4355086                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         4015594                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             3644111                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1391542                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              218                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          206                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3277013                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            1085522                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            429622                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads          353521                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         147160                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  5666441                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               230                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 5395760                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            5663                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1754427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       704879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      7863414                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.686185                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.144041                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4555787     57.94%     57.94% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           2207422     28.07%     86.01% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            677855      8.62%     94.63% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            189146      2.41%     97.03% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             90360      1.15%     98.18% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             50712      0.64%     98.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             33093      0.42%     99.25% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             20680      0.26%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             38359      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       7863414                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  5421     17.17%     17.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult               8211     26.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     43.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                17231     54.56%     97.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 717      2.27%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1439986     26.69%     26.69% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 55      0.00%     26.69% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     26.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           1709404     31.68%     58.37% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     58.37% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     58.37% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           852093     15.79%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1070921     19.85%     94.01% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            323297      5.99%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              5395760                       # Type of FU issued
system.cpu01.iq.rate                         0.684228                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     31580                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.005853                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         12970866                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         4563059                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2372835                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads           5721311                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          2858101                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      2856533                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2562574                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               2864762                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2762                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       566832                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       299768                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        83104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                18213                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               1140014                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              691177                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           5667661                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              89                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             1085522                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             429622                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              198                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                44274                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              540841                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           47                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          291                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                338                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             5393151                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1069207                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2609                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                         990                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1391861                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 213321                       # Number of branches executed
system.cpu01.iew.exec_stores                   322654                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.683897                       # Inst execution rate
system.cpu01.iew.wb_sent                      5294904                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     5229368                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 4290196                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 5588067                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.663128                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.767742                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts       1753433                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             289                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      7565146                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.517217                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.206647                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      5459729     72.17%     72.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1303261     17.23%     89.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       476735      6.30%     95.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       132241      1.75%     97.45% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         9793      0.13%     97.58% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        73935      0.98%     98.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2338      0.03%     98.58% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        20420      0.27%     98.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        86694      1.15%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      7565146                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            3912821                       # Number of instructions committed
system.cpu01.commit.committedOps              3912821                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       648544                       # Number of memory references committed
system.cpu01.commit.loads                      518690                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                   177433                       # Number of branches committed
system.cpu01.commit.fp_insts                  2856049                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1356069                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              65891                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass          581      0.01%      0.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         702507     17.95%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            52      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      1709120     43.68%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       851993     21.77%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        518713     13.26%     96.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       129855      3.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         3912821                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               86694                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   12912396                       # The number of ROB reads
system.cpu01.rob.rob_writes                  11561924                       # The number of ROB writes
system.cpu01.timesIdled                           182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         22501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     907279                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   3912244                       # Number of Instructions Simulated
system.cpu01.committedOps                     3912244                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.015701                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.015701                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.496105                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.496105                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3856641                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1921918                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 4014726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                2834973                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   350                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           51842                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          60.388874                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1002324                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           51905                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           19.310741                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       568345491                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    60.388874                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.943576                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.943576                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2279049                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2279049                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       914021                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        914021                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        88223                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        88223                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           23                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1002244                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1002244                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1002244                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1002244                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        69596                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        69596                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        41604                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        41604                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       111200                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       111200                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       111200                       # number of overall misses
system.cpu01.dcache.overall_misses::total       111200                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8627410737                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8627410737                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   5554767416                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   5554767416                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        65016                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        65016                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        41796                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        41796                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  14182178153                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  14182178153                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  14182178153                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  14182178153                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       983617                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       983617                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      1113444                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1113444                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      1113444                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1113444                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.070755                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.070755                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.320457                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.320457                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.099870                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.099870                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.099870                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.099870                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 123964.175197                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 123964.175197                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 133515.224882                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 133515.224882                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         7224                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         7224                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data        10449                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total        10449                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 127537.573318                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 127537.573318                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 127537.573318                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 127537.573318                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       216978                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          159                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7030                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    30.864580                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    19.875000                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        47790                       # number of writebacks
system.cpu01.dcache.writebacks::total           47790                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        49529                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        49529                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         9610                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         9610                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        59139                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        59139                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        59139                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        59139                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        20067                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        20067                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        31994                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        31994                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        52061                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        52061                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        52061                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        52061                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2551274280                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2551274280                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   3871316901                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   3871316901                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        38313                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        38313                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        37152                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        37152                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6422591181                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6422591181                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6422591181                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6422591181                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020401                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020401                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.246436                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.246436                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.046757                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.046757                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.046757                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.046757                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 127137.802362                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 127137.802362                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 121001.340908                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 121001.340908                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         9288                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         9288                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 123366.650295                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 123366.650295                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 123366.650295                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 123366.650295                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             102                       # number of replacements
system.cpu01.icache.tags.tagsinuse         336.184604                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            673703                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             480                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1403.547917                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   336.184604                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.656611                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.656611                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1349094                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1349094                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       673703                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        673703                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       673703                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         673703                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       673703                       # number of overall hits
system.cpu01.icache.overall_hits::total        673703                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          604                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          604                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          604                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          604                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          604                       # number of overall misses
system.cpu01.icache.overall_misses::total          604                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     72108549                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     72108549                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     72108549                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     72108549                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     72108549                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     72108549                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       674307                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       674307                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       674307                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       674307                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       674307                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       674307                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000896                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000896                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000896                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000896                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000896                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000896                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 119385.014901                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 119385.014901                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 119385.014901                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 119385.014901                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 119385.014901                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 119385.014901                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu01.icache.writebacks::total             102                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          124                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          124                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          124                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          480                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          480                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          480                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          480                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     51566976                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     51566976                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     51566976                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     51566976                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     51566976                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     51566976                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000712                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000712                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 107431.200000                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 107431.200000                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 107431.200000                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 107431.200000                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 107431.200000                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 107431.200000                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                240434                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          107515                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             476                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             170342                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                164117                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.345587                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 66248                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1100848                       # DTB read hits
system.cpu02.dtb.read_misses                     6907                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                1107755                       # DTB read accesses
system.cpu02.dtb.write_hits                    267199                       # DTB write hits
system.cpu02.dtb.write_misses                   57350                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                324549                       # DTB write accesses
system.cpu02.dtb.data_hits                    1368047                       # DTB hits
system.cpu02.dtb.data_misses                    64257                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                1432304                       # DTB accesses
system.cpu02.itb.fetch_hits                    676484                       # ITB hits
system.cpu02.itb.fetch_misses                      63                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                676547                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        7940557                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      6663751                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    240434                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           230365                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     7836552                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 36555                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        70675                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1840                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  676484                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 225                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          7939163                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.839352                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.194670                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                6721538     84.66%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  23906      0.30%     84.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 243169      3.06%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  17569      0.22%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 250792      3.16%     91.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  40808      0.51%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  79343      1.00%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  78770      0.99%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 483268      6.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            7939163                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.030279                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.839204                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 180882                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6926042                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  254785                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              488729                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                18050                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              66216                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 239                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              5860147                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 948                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                18050                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 293661                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               3211127                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        10199                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  552955                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             3782496                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              5715996                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              2113370                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1579477                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                69437                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           5062184                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             8416549                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4399755                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         4016790                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             3679833                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1382351                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              170                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3298270                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            1097611                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            433596                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads          351566                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores         171521                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  5702456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 5453702                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            5425                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1742831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       712822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      7939163                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.686937                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.148871                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4611097     58.08%     58.08% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2215041     27.90%     85.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            681196      8.58%     94.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            189673      2.39%     96.95% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             94821      1.19%     98.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             54037      0.68%     98.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             34155      0.43%     99.26% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             20293      0.26%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             38850      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       7939163                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  5504     14.53%     14.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     14.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     14.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     14.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     14.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     14.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult               8229     21.72%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     36.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                23288     61.46%     97.71% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 868      2.29%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1455809     26.69%     26.69% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  6      0.00%     26.69% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     26.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           1710964     31.37%     58.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           852305     15.63%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.69% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1109439     20.34%     94.04% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            325175      5.96%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              5453702                       # Type of FU issued
system.cpu02.iq.rate                         0.686816                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     37889                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.006947                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         13164877                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         4585333                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2401443                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads           5725004                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          2860195                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      2858351                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2624970                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               2866617                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           3077                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       563001                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       297792                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       112522                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                18050                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               1158280                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              719328                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           5703507                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             116                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             1097611                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             433596                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              154                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                44461                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              568760                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          245                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                294                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             5451088                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1107755                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2614                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                         878                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1432304                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 217026                       # Number of branches executed
system.cpu02.iew.exec_stores                   324549                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.686487                       # Inst execution rate
system.cpu02.iew.wb_sent                      5324621                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     5259794                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 4307021                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 5600761                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.662396                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.769006                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts       1740974                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             249                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      7640768                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.518302                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.213937                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      5523228     72.29%     72.29% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1307218     17.11%     89.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       478528      6.26%     95.66% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       132377      1.73%     97.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        10046      0.13%     97.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        75881      0.99%     98.51% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4430      0.06%     98.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        19830      0.26%     98.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        89230      1.17%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      7640768                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            3960224                       # Number of instructions committed
system.cpu02.commit.committedOps              3960224                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       670414                       # Number of memory references committed
system.cpu02.commit.loads                      534610                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                   181200                       # Number of branches committed
system.cpu02.commit.fp_insts                  2857783                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1403011                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              65801                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          430      0.01%      0.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         726576     18.35%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      1710590     43.19%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       852197     21.52%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        534624     13.50%     96.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       135805      3.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         3960224                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               89230                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   13022129                       # The number of ROB reads
system.cpu02.rob.rob_writes                  11630090                       # The number of ROB writes
system.cpu02.timesIdled                            63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     852637                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   3959798                       # Number of Instructions Simulated
system.cpu02.committedOps                     3959798                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.005293                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.005293                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.498680                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.498680                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3919275                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1942776                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 4015789                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                2835707                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   195                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           53857                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          60.254009                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1008332                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           53918                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           18.701213                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       578054934                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    60.254009                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.941469                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.941469                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2312051                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2312051                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       916623                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        916623                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        91663                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        91663                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           17                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           14                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1008286                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1008286                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1008286                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1008286                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        76553                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        76553                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        44123                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        44123                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       120676                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       120676                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       120676                       # number of overall misses
system.cpu02.dcache.overall_misses::total       120676                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   9159957954                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   9159957954                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   6034864977                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   6034864977                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        29025                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  15194822931                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  15194822931                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  15194822931                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  15194822931                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       993176                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       993176                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       135786                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       135786                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1128962                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1128962                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1128962                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1128962                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.077079                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.077079                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.324945                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.324945                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.106891                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.106891                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.106891                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.106891                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 119655.114156                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 119655.114156                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 136773.677606                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 136773.677606                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  6095.250000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  6095.250000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  7256.250000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  7256.250000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 125914.207722                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 125914.207722                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 125914.207722                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 125914.207722                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       250208                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            8359                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    29.932767                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    23.250000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        49494                       # number of writebacks
system.cpu02.dcache.writebacks::total           49494                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        54651                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        54651                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        11959                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        11959                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        66610                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        66610                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        66610                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        66610                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        21902                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        21902                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        32164                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        32164                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        54066                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        54066                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        54066                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        54066                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2732522634                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2732522634                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   3932977341                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   3932977341                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        24381                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        24381                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   6665499975                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   6665499975                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   6665499975                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   6665499975                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022052                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022052                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.236873                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.236873                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.047890                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.047890                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.047890                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.047890                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 124761.329285                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 124761.329285                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 122278.862735                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 122278.862735                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  6095.250000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  6095.250000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 123284.503662                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 123284.503662                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 123284.503662                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 123284.503662                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              49                       # number of replacements
system.cpu02.icache.tags.tagsinuse         322.450558                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            676012                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             418                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1617.253589                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   322.450558                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.629786                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.629786                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1353386                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1353386                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       676012                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        676012                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       676012                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         676012                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       676012                       # number of overall hits
system.cpu02.icache.overall_hits::total        676012                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          472                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          472                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          472                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          472                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          472                       # number of overall misses
system.cpu02.icache.overall_misses::total          472                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     16036893                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     16036893                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     16036893                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     16036893                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     16036893                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     16036893                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       676484                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       676484                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       676484                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       676484                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       676484                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       676484                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000698                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000698                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000698                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000698                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000698                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000698                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 33976.468220                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 33976.468220                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 33976.468220                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 33976.468220                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 33976.468220                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 33976.468220                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     3.375000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           49                       # number of writebacks
system.cpu02.icache.writebacks::total              49                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           54                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           54                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           54                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          418                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          418                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          418                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     12589884                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     12589884                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     12589884                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     12589884                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     12589884                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     12589884                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000618                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000618                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000618                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000618                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 30119.339713                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 30119.339713                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 30119.339713                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 30119.339713                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 30119.339713                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 30119.339713                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                239427                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          106443                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             522                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             169856                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                163942                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.518227                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 66263                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            85                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1066562                       # DTB read hits
system.cpu03.dtb.read_misses                     7473                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                1074035                       # DTB read accesses
system.cpu03.dtb.write_hits                    264075                       # DTB write hits
system.cpu03.dtb.write_misses                   58243                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                322318                       # DTB write accesses
system.cpu03.dtb.data_hits                    1330637                       # DTB hits
system.cpu03.dtb.data_misses                    65716                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                1396353                       # DTB accesses
system.cpu03.itb.fetch_hits                    677946                       # ITB hits
system.cpu03.itb.fetch_misses                      71                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                678017                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        7894675                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      6677750                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    239427                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           230206                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     7789856                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 37183                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        71788                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2265                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  677946                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 244                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          7893713                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.845958                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.203054                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6674513     84.55%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  24719      0.31%     84.87% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 242021      3.07%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  19015      0.24%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 248835      3.15%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  41558      0.53%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  77625      0.98%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  80352      1.02%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 485075      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            7893713                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.030328                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.845855                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 181141                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6878456                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  256714                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              487261                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                18353                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              66243                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 247                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              5862646                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1022                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                18353                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 293594                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               3175297                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        10014                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  553369                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3771298                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              5715322                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              2101252                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1570137                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                68994                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           5062103                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             8419327                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4402447                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         4016875                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             3658617                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1403486                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              164                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3295409                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            1096048                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            433834                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          355873                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         159483                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  5701655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               174                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 5414768                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            5212                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1769255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       728203                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      7893713                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.685960                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.144279                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4575501     57.96%     57.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2213613     28.04%     86.01% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            680826      8.62%     94.63% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            190004      2.41%     97.04% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             89502      1.13%     98.17% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             51791      0.66%     98.83% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             33555      0.43%     99.25% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             20170      0.26%     99.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             38751      0.49%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       7893713                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  5550     18.13%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     18.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult               8230     26.89%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     45.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                16168     52.83%     97.85% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 658      2.15%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1452663     26.83%     26.83% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  6      0.00%     26.83% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     26.83% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           1711011     31.60%     58.43% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.43% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.43% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           852317     15.74%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.17% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1075771     19.87%     94.03% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            322996      5.97%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              5414768                       # Type of FU issued
system.cpu03.iq.rate                         0.685876                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     30606                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.005652                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         13033935                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         4610852                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2390727                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads           5725132                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          2860302                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      2858416                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2578688                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               2866682                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2821                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       571535                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       302043                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        81450                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                18353                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               1133562                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              710521                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           5702694                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             128                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             1096048                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             433834                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              147                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                44280                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              560372                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           59                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          286                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                345                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             5412051                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1074035                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2717                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                         865                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1396353                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 215593                       # Number of branches executed
system.cpu03.iew.exec_stores                   322318                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.685532                       # Inst execution rate
system.cpu03.iew.wb_sent                      5315445                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     5249143                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 4301120                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 5598675                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.664897                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.768239                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts       1764018                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             284                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      7591100                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.518106                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.207864                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      5477552     72.16%     72.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1307638     17.23%     89.38% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       477682      6.29%     95.68% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       132289      1.74%     97.42% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         9550      0.13%     97.54% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        75997      1.00%     98.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4377      0.06%     98.60% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        19440      0.26%     98.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        86575      1.14%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      7591100                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            3932996                       # Number of instructions committed
system.cpu03.commit.committedOps              3932996                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       656304                       # Number of memory references committed
system.cpu03.commit.loads                      524513                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                   179215                       # Number of branches committed
system.cpu03.commit.fp_insts                  2857826                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1375752                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              65794                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          426      0.01%      0.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         713418     18.14%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      1710617     43.49%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       852209     21.67%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        524533     13.34%     96.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         3932996                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               86575                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   12967461                       # The number of ROB reads
system.cpu03.rob.rob_writes                  11624830                       # The number of ROB writes
system.cpu03.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                           962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     898519                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   3932574                       # Number of Instructions Simulated
system.cpu03.committedOps                     3932574                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.007508                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.007508                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.498130                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.498130                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3878915                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1936131                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 4015851                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                2835751                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   349                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           51959                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          60.098374                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1007940                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           52021                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           19.375637                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       597977694                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    60.098374                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.939037                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.939037                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2294028                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2294028                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       918712                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        918712                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        89163                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        89163                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           25                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           17                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1007875                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1007875                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1007875                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1007875                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        70405                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        70405                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        42604                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        42604                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            7                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       113009                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       113009                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       113009                       # number of overall misses
system.cpu03.dcache.overall_misses::total       113009                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   8739999873                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   8739999873                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   5786047356                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   5786047356                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        15093                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        42957                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        42957                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  14526047229                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  14526047229                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  14526047229                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  14526047229                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       989117                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       989117                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1120884                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1120884                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1120884                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1120884                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.071180                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.071180                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.323328                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.323328                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.100821                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.100821                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.100821                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.100821                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 124138.908785                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 124138.908785                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 135809.955779                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 135809.955779                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6136.714286                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6136.714286                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 128538.852914                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 128538.852914                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 128538.852914                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 128538.852914                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       207378                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          287                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            6752                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    30.713566                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    20.500000                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        47812                       # number of writebacks
system.cpu03.dcache.writebacks::total           47812                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        50161                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        50161                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        10670                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        10670                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        60831                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        60831                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        60831                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        60831                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        20244                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        20244                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        31934                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        31934                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        52178                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        52178                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        52178                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        52178                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2543385285                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2543385285                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   3842772215                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   3842772215                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   6386157500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   6386157500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   6386157500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   6386157500                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020467                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020467                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.242352                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.242352                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.046551                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.046551                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.046551                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.046551                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 125636.498963                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 125636.498963                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 120334.822290                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 120334.822290                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  4975.714286                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  4975.714286                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 122391.764728                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 122391.764728                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 122391.764728                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 122391.764728                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              84                       # number of replacements
system.cpu03.icache.tags.tagsinuse         329.858629                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            677440                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1482.363239                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   329.858629                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.644255                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.644255                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1356349                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1356349                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       677440                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        677440                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       677440                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         677440                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       677440                       # number of overall hits
system.cpu03.icache.overall_hits::total        677440                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          506                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          506                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          506                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          506                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          506                       # number of overall misses
system.cpu03.icache.overall_misses::total          506                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      9133587                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      9133587                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      9133587                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      9133587                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      9133587                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      9133587                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       677946                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       677946                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       677946                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       677946                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       677946                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       677946                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000746                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000746                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000746                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000746                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000746                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000746                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 18050.567194                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 18050.567194                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 18050.567194                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 18050.567194                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 18050.567194                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 18050.567194                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu03.icache.writebacks::total              84                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           49                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           49                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           49                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          457                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          457                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          457                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      7855326                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      7855326                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      7855326                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      7855326                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      7855326                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      7855326                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 17188.897155                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 17188.897155                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 17188.897155                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 17188.897155                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 17188.897155                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 17188.897155                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                244971                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          111857                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             470                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             173666                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                166419                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           95.827047                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 66337                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1187231                       # DTB read hits
system.cpu04.dtb.read_misses                     6663                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                1193894                       # DTB read accesses
system.cpu04.dtb.write_hits                    274615                       # DTB write hits
system.cpu04.dtb.write_misses                   57961                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                332576                       # DTB write accesses
system.cpu04.dtb.data_hits                    1461846                       # DTB hits
system.cpu04.dtb.data_misses                    64624                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                1526470                       # DTB accesses
system.cpu04.itb.fetch_hits                    681144                       # ITB hits
system.cpu04.itb.fetch_misses                      72                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                681216                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        7979998                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      6720399                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    244971                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           232756                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     7877240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 36639                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        70304                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2079                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  681144                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 213                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          7978812                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.842281                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.198049                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                6750667     84.61%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  24933      0.31%     84.92% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 244211      3.06%     87.98% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  18534      0.23%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 252423      3.16%     91.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  41113      0.52%     91.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  79817      1.00%     92.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  79629      1.00%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 487485      6.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            7978812                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.030698                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.842155                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 182357                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             6957755                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  256735                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              493557                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                18104                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              66307                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 225                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              5915507                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 872                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                18104                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 296833                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               3216897                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        10413                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  557741                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3808520                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              5770961                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 207                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              2115292                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1599884                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                71171                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           5103754                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             8490476                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4473566                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         4016906                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             3717009                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1386745                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              206                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          192                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3330400                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            1115742                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            440627                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          358889                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         137020                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  5757772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               202                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 5578987                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5451                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1748651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       709776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      7978812                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.699225                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.160420                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4603160     57.69%     57.69% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2228663     27.93%     85.62% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            694107      8.70%     94.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            192326      2.41%     96.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            108478      1.36%     98.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             58698      0.74%     98.83% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             34617      0.43%     99.26% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             20076      0.25%     99.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             38687      0.48%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       7978812                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  5248      9.82%      9.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      9.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      9.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      9.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      9.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      9.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult               8232     15.41%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     25.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                38986     72.96%     98.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 968      1.81%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1485718     26.63%     26.63% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  6      0.00%     26.63% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     26.63% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           1712074     30.69%     57.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     57.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     57.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           852329     15.28%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1195600     21.43%     94.03% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            333256      5.97%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              5578987                       # Type of FU issued
system.cpu04.iq.rate                         0.699121                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     53434                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.009578                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         13468380                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         4645307                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2457924                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads           5727291                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          2861375                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      2859488                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2764655                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               2867762                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           2820                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       564737                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       298665                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       181830                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                18104                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               1143980                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              735334                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           5758848                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              95                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             1115742                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             440627                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              185                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                44761                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              584344                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          238                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                301                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             5576307                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1193894                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2680                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                         874                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1526470                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 221446                       # Number of branches executed
system.cpu04.iew.exec_stores                   332576                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.698786                       # Inst execution rate
system.cpu04.iew.wb_sent                      5382653                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     5317412                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 4343096                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 5636144                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.666343                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.770579                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts       1747018                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             255                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      7679970                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.522104                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.220811                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      5545017     72.20%     72.20% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1315440     17.13%     89.33% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       481010      6.26%     95.59% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       132729      1.73%     97.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        11237      0.15%     97.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        78292      1.02%     98.49% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         6398      0.08%     98.57% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        19473      0.25%     98.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        90374      1.18%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      7679970                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            4009746                       # Number of instructions committed
system.cpu04.commit.committedOps              4009746                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       692967                       # Number of memory references committed
system.cpu04.commit.loads                      551005                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                   185349                       # Number of branches committed
system.cpu04.commit.fp_insts                  2858889                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1452441                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              65828                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         752451     18.77%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      1711664     42.69%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       852221     21.25%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        551019     13.74%     96.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       141962      3.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         4009746                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               90374                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   13114986                       # The number of ROB reads
system.cpu04.rob.rob_writes                  11742038                       # The number of ROB writes
system.cpu04.timesIdled                            71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     813196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   4009323                       # Number of Instructions Simulated
system.cpu04.committedOps                     4009323                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.990360                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.990360                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.502422                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.502422                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                4064954                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1986444                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 4015905                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                2835788                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   176                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           58068                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          60.032828                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1025226                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           58130                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.636780                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       755874855                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    60.032828                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.938013                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.938013                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2367183                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2367183                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       931013                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        931013                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        94165                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        94165                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1025178                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1025178                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1025178                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1025178                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        81474                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        81474                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        47781                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        47781                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       129255                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       129255                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       129255                       # number of overall misses
system.cpu04.dcache.overall_misses::total       129255                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   8889095493                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   8889095493                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   6663143860                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   6663143860                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        18576                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        13932                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        13932                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  15552239353                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  15552239353                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  15552239353                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  15552239353                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1012487                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1012487                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       141946                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141946                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1154433                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1154433                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1154433                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1154433                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.080469                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.080469                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.336614                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.336614                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.111964                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.111964                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.111964                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.111964                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 109103.462368                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 109103.462368                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 139451.745673                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 139451.745673                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         9288                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         6966                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 120322.148876                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 120322.148876                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 120322.148876                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 120322.148876                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       274623                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          358                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           11300                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    24.302920                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    23.866667                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        53640                       # number of writebacks
system.cpu04.dcache.writebacks::total           53640                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        55977                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        55977                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        15012                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        15012                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        70989                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        70989                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        70989                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        70989                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        25497                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        25497                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        32769                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        32769                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        58266                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        58266                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        58266                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        58266                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2768341806                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2768341806                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   4017005311                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   4017005311                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   6785347117                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   6785347117                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   6785347117                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   6785347117                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.025183                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.025183                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.230855                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.230855                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.050472                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.050472                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.050472                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.050472                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 108575.197317                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 108575.197317                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 122585.532393                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 122585.532393                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         5805                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 116454.658240                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 116454.658240                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 116454.658240                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 116454.658240                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              46                       # number of replacements
system.cpu04.icache.tags.tagsinuse         306.968161                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            680704                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1701.760000                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   306.968161                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.599547                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.599547                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1362688                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1362688                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       680704                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        680704                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       680704                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         680704                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       680704                       # number of overall hits
system.cpu04.icache.overall_hits::total        680704                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          440                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          440                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          440                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          440                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          440                       # number of overall misses
system.cpu04.icache.overall_misses::total          440                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      9584055                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      9584055                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      9584055                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      9584055                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      9584055                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      9584055                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       681144                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       681144                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       681144                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       681144                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       681144                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       681144                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000646                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000646                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000646                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000646                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000646                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000646                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 21781.943182                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 21781.943182                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 21781.943182                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 21781.943182                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 21781.943182                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 21781.943182                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu04.icache.writebacks::total              46                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           40                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           40                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           40                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          400                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          400                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          400                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      7900605                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      7900605                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      7900605                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      7900605                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      7900605                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      7900605                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 19751.512500                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 19751.512500                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 19751.512500                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 19751.512500                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 19751.512500                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 19751.512500                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                239713                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          106745                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             518                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             170150                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                164222                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.516015                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 66247                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1069042                       # DTB read hits
system.cpu05.dtb.read_misses                     6860                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                1075902                       # DTB read accesses
system.cpu05.dtb.write_hits                    265979                       # DTB write hits
system.cpu05.dtb.write_misses                   59695                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                325674                       # DTB write accesses
system.cpu05.dtb.data_hits                    1335021                       # DTB hits
system.cpu05.dtb.data_misses                    66555                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                1401576                       # DTB accesses
system.cpu05.itb.fetch_hits                    679039                       # ITB hits
system.cpu05.itb.fetch_misses                      70                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                679109                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        7883989                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      6691893                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    239713                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           230470                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     7781304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 37363                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        69205                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2138                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  679039                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 242                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          7882823                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.848921                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.206681                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                6661403     84.51%     84.51% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  25030      0.32%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 242375      3.07%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18711      0.24%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 248646      3.15%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  41820      0.53%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  77767      0.99%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  80874      1.03%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 486197      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            7882823                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.030405                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.848795                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 181395                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6868785                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  257452                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              487539                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                18447                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              66245                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 246                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              5870721                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 978                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                18447                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 293811                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               3159262                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         9726                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  554372                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3778000                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              5724537                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              2098369                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1577307                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                68548                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           5069355                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             8433519                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4416576                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         4016938                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             3658675                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1410680                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3297199                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            1099116                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            435560                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          361084                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores         177354                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  5711247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 5427402                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5394                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1778781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       721882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      7882823                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.688510                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.142260                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4551261     57.74%     57.74% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2219811     28.16%     85.90% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            689764      8.75%     94.65% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            190588      2.42%     97.06% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             89073      1.13%     98.19% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             51405      0.65%     98.85% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             32198      0.41%     99.26% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             19990      0.25%     99.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             38733      0.49%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       7882823                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  5457     18.58%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult               8231     28.03%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     46.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                15013     51.12%     97.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 666      2.27%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1459932     26.90%     26.90% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  6      0.00%     26.90% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     26.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           1711026     31.53%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           852329     15.70%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.13% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1077748     19.86%     93.99% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            326357      6.01%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              5427402                       # Type of FU issued
system.cpu05.iq.rate                         0.688408                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     29367                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.005411                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         13047191                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         4629949                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2404851                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads           5725197                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          2860321                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      2858451                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2590050                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               2866715                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2963                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       574597                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       303769                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        78864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                18447                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               1123661                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              702941                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           5712277                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             114                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             1099116                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             435560                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                44188                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              552858                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          289                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                342                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             5424582                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1075902                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2820                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                         859                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1401576                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 215776                       # Number of branches executed
system.cpu05.iew.exec_stores                   325674                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.688050                       # Inst execution rate
system.cpu05.iew.wb_sent                      5330588                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     5263302                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 4312572                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 5613598                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.667594                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.768237                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts       1776329                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             284                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      7581186                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.518792                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.207678                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      5466040     72.10%     72.10% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1309239     17.27%     89.37% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       477725      6.30%     95.67% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       132459      1.75%     97.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         9554      0.13%     97.54% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        76257      1.01%     98.55% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4306      0.06%     98.61% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        19191      0.25%     98.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        86415      1.14%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      7581186                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            3933060                       # Number of instructions committed
system.cpu05.commit.committedOps              3933060                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       656310                       # Number of memory references committed
system.cpu05.commit.loads                      524519                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                   179221                       # Number of branches committed
system.cpu05.commit.fp_insts                  2857869                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1375776                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              65795                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         713436     18.14%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      1710644     43.49%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       852221     21.67%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        524539     13.34%     96.65% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         3933060                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               86415                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   12968873                       # The number of ROB reads
system.cpu05.rob.rob_writes                  11651187                       # The number of ROB writes
system.cpu05.timesIdled                            65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     909205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   3932637                       # Number of Instructions Simulated
system.cpu05.committedOps                     3932637                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.004759                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.004759                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.498813                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.498813                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3899649                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1948111                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 4015913                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                2835794                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   327                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           52009                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.860042                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1012252                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           52071                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           19.439842                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       636933888                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.860042                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.935313                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.935313                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         2303822                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        2303822                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       923369                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        923369                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        88819                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        88819                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1012188                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1012188                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1012188                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1012188                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        70626                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        70626                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        42948                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        42948                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       113574                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       113574                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       113574                       # number of overall misses
system.cpu05.dcache.overall_misses::total       113574                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   8588649591                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   8588649591                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   6053120907                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   6053120907                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        18576                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  14641770498                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  14641770498                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  14641770498                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  14641770498                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       993995                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       993995                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1125762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1125762                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1125762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1125762                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.071053                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.071053                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.325939                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.325939                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.100886                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.100886                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.100886                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.100886                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 121607.475873                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 121607.475873                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 140940.693560                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 140940.693560                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         9288                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 128918.330762                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 128918.330762                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 128918.330762                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 128918.330762                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       202246                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          326                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            6645                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    30.435816                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    27.166667                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        47891                       # number of writebacks
system.cpu05.dcache.writebacks::total           47891                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        50306                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        50306                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        11051                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        11051                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        61357                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        61357                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        61357                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        61357                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        20320                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        20320                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        31897                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        31897                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        52217                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        52217                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        52217                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        52217                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2525882049                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2525882049                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   3826084783                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   3826084783                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   6351966832                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   6351966832                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   6351966832                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   6351966832                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020443                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020443                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.242071                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.242071                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.046384                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.046384                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.046384                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.046384                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 124305.218947                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 124305.218947                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 119951.242531                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 119951.242531                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 121645.571978                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 121645.571978                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 121645.571978                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 121645.571978                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              83                       # number of replacements
system.cpu05.icache.tags.tagsinuse         327.652468                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            678536                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1491.287912                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   327.652468                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.639946                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.639946                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1358533                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1358533                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       678536                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        678536                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       678536                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         678536                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       678536                       # number of overall hits
system.cpu05.icache.overall_hits::total        678536                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          503                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          503                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          503                       # number of overall misses
system.cpu05.icache.overall_misses::total          503                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     10797300                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     10797300                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     10797300                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     10797300                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     10797300                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     10797300                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       679039                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       679039                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       679039                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       679039                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       679039                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       679039                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000741                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000741                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 21465.805169                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 21465.805169                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 21465.805169                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 21465.805169                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 21465.805169                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 21465.805169                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu05.icache.writebacks::total              83                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           48                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           48                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           48                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          455                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          455                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          455                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      8677314                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      8677314                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      8677314                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      8677314                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      8677314                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      8677314                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000670                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000670                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000670                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000670                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000670                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 19071.019780                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 19071.019780                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 19071.019780                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 19071.019780                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 19071.019780                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 19071.019780                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                243376                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          110391                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             471                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172662                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165956                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.116111                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 66285                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1118721                       # DTB read hits
system.cpu06.dtb.read_misses                     6976                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                1125697                       # DTB read accesses
system.cpu06.dtb.write_hits                    270840                       # DTB write hits
system.cpu06.dtb.write_misses                   58521                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                329361                       # DTB write accesses
system.cpu06.dtb.data_hits                    1389561                       # DTB hits
system.cpu06.dtb.data_misses                    65497                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                1455058                       # DTB accesses
system.cpu06.itb.fetch_hits                    681442                       # ITB hits
system.cpu06.itb.fetch_misses                      74                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                681516                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        7962390                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10961                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      6720709                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    243376                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           232241                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     7858189                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 37027                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        71046                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2081                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  681442                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 206                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          7960822                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.844223                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.200380                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                6732514     84.57%     84.57% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  25159      0.32%     84.89% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 244137      3.07%     87.95% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  20491      0.26%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 249155      3.13%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  42373      0.53%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78686      0.99%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  81254      1.02%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 487053      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            7960822                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.030566                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.844057                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 182304                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             6939650                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  257859                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              491667                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                18296                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              66249                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              5906629                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 905                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                18296                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 296062                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               3185119                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         8200                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  557951                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             3824148                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              5761200                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              2107279                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1624451                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                65181                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           5096379                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             8479863                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4462875                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         4016984                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             3695317                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1401062                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              175                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          162                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3312247                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            1111432                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            439598                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          360277                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores         156493                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  5748074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               174                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 5501056                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5260                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1766825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       720956                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      7960822                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.691016                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.152899                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4611828     57.93%     57.93% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2222371     27.92%     85.85% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            689927      8.67%     94.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            190567      2.39%     96.91% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             97130      1.22%     98.13% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             54443      0.68%     98.81% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             34760      0.44%     99.25% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             20533      0.26%     99.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             39263      0.49%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       7960822                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  5551     14.23%     14.23% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult               8235     21.12%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     35.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                24418     62.61%     97.96% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 795      2.04%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1479097     26.89%     26.89% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  6      0.00%     26.89% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     26.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           1712106     31.12%     58.01% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     58.01% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     58.01% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           852341     15.49%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.51% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1127443     20.50%     94.00% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            330059      6.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              5501056                       # Type of FU issued
system.cpu06.iq.rate                         0.690880                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     38999                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.007089                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         13279800                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         4653691                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2440881                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads           5727393                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          2861452                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      2859539                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2672236                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               2867815                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           2816                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       570689                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       301749                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       117502                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                18296                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               1146114                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              706415                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           5749124                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             105                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             1111432                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             439598                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              157                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                44665                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              555645                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          246                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                303                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             5498297                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1125697                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2759                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                         876                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1455058                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219638                       # Number of branches executed
system.cpu06.iew.exec_stores                   329361                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.690533                       # Inst execution rate
system.cpu06.iew.wb_sent                      5366523                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     5300420                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 4334233                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5631878                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.665682                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.769589                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts       1764357                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             254                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      7658883                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.519897                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.214911                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      5531358     72.22%     72.22% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1312752     17.14%     89.36% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       480038      6.27%     95.63% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       132446      1.73%     97.36% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        10289      0.13%     97.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        77802      1.02%     98.51% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         6342      0.08%     98.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        19398      0.25%     98.85% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        88458      1.15%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      7658883                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            3981834                       # Number of instructions committed
system.cpu06.commit.committedOps              3981834                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       678592                       # Number of memory references committed
system.cpu06.commit.loads                      540743                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                   183248                       # Number of branches committed
system.cpu06.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1424522                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              65805                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         738887     18.56%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      1711691     42.99%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       852233     21.40%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        540757     13.58%     96.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       137849      3.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         3981834                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               88458                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   13082928                       # The number of ROB reads
system.cpu06.rob.rob_writes                  11723248                       # The number of ROB writes
system.cpu06.timesIdled                            74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     830804                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   3981423                       # Number of Instructions Simulated
system.cpu06.committedOps                     3981423                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.999885                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.999885                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.500029                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.500029                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3982615                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1974535                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 4015967                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                2835832                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   154                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           54603                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.796985                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1022269                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           54665                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           18.700613                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       784894050                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.796985                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.934328                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.934328                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         2342935                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        2342935                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       929747                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        929747                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        92477                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        92477                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           14                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1022224                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1022224                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1022224                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1022224                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        76467                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        76467                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        45356                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        45356                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            2                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       121823                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       121823                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       121823                       # number of overall misses
system.cpu06.dcache.overall_misses::total       121823                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   8933888034                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   8933888034                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   6731750153                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   6731750153                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        20898                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        11610                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  15665638187                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  15665638187                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  15665638187                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  15665638187                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1006214                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1006214                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       137833                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       137833                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1144047                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1144047                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1144047                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1144047                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.075995                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.075995                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.329065                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.329065                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.106484                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.106484                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.106484                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.106484                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 116833.248774                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 116833.248774                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 148420.278530                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 148420.278530                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        10449                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        10449                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 128593.436272                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 128593.436272                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 128593.436272                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 128593.436272                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       222083                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          240                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            8186                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    27.129612                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    21.818182                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        50051                       # number of writebacks
system.cpu06.dcache.writebacks::total           50051                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        53846                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        53846                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        13189                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        13189                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        67035                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        67035                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        67035                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        67035                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        22621                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        22621                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        32167                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        32167                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        54788                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        54788                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        54788                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        54788                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2689199919                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2689199919                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   3915967354                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   3915967354                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   6605167273                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   6605167273                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   6605167273                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   6605167273                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.022481                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.022481                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.233377                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.233377                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.047890                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.047890                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.047890                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.047890                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 118880.682507                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 118880.682507                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 121738.656200                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 121738.656200                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         9288                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9288                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 120558.649212                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 120558.649212                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 120558.649212                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 120558.649212                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              46                       # number of replacements
system.cpu06.icache.tags.tagsinuse         305.776735                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            681001                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1702.502500                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   305.776735                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.597220                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.597220                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1363284                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1363284                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       681001                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        681001                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       681001                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         681001                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       681001                       # number of overall hits
system.cpu06.icache.overall_hits::total        681001                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          441                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          441                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          441                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          441                       # number of overall misses
system.cpu06.icache.overall_misses::total          441                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     10267884                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     10267884                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     10267884                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     10267884                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     10267884                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     10267884                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       681442                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       681442                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       681442                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       681442                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       681442                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       681442                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000647                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000647                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000647                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000647                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000647                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000647                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 23283.183673                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 23283.183673                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 23283.183673                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 23283.183673                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 23283.183673                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 23283.183673                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu06.icache.writebacks::total              46                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           41                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           41                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           41                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          400                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          400                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          400                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      8230329                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      8230329                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      8230329                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      8230329                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      8230329                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      8230329                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 20575.822500                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 20575.822500                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 20575.822500                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 20575.822500                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 20575.822500                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 20575.822500                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                242467                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          109447                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             519                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             172314                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165856                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.252191                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 66262                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1075935                       # DTB read hits
system.cpu07.dtb.read_misses                     7456                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                1083391                       # DTB read accesses
system.cpu07.dtb.write_hits                    267440                       # DTB write hits
system.cpu07.dtb.write_misses                   59061                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                326501                       # DTB write accesses
system.cpu07.dtb.data_hits                    1343375                       # DTB hits
system.cpu07.dtb.data_misses                    66517                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                1409892                       # DTB accesses
system.cpu07.itb.fetch_hits                    683486                       # ITB hits
system.cpu07.itb.fetch_misses                      80                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                683566                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        7898085                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11180                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      6740444                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    242467                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           232119                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     7795186                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 37717                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        69576                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2396                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  683486                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 244                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          7897231                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.853520                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.212099                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                6667029     84.42%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  25291      0.32%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 245070      3.10%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  17629      0.22%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 250802      3.18%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  41023      0.52%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  79622      1.01%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  80049      1.01%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 490716      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            7897231                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.030699                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.853428                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 182905                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             6875662                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  259744                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              490721                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                18623                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              66276                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 247                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              5912539                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 996                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                18623                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 296562                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               3119947                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         9449                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  559132                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3823942                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              5764152                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              2103669                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1628322                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                63935                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           5098908                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             8488235                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4471229                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         4017001                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             3674106                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1424802                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              164                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3310362                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            1110963                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            440587                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          362701                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores         155394                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  5750885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 5453790                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            5294                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1796839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       740510                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      7897231                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.690595                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.147194                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4560643     57.75%     57.75% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2219358     28.10%     85.85% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            689270      8.73%     94.58% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            192351      2.44%     97.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             89918      1.14%     98.16% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             52743      0.67%     98.82% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             33993      0.43%     99.25% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             20146      0.26%     99.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             38809      0.49%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       7897231                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  5312     18.32%     18.32% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult               8233     28.39%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     46.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                14508     50.03%     96.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 945      3.26%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1477002     27.08%     27.08% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  6      0.00%     27.08% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     27.08% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           1712131     31.39%     58.48% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.48% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.48% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           852341     15.63%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1085099     19.90%     94.00% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            327207      6.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              5453790                       # Type of FU issued
system.cpu07.iq.rate                         0.690521                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     28998                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.005317                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         13111648                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         4686436                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2430817                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads           5727455                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          2861530                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      2859572                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2614939                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               2867845                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2766                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       580294                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       306748                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        77584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                18623                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               1118287                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              672529                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           5751943                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              94                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             1110963                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             440587                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              146                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                44206                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              522527                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           56                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          299                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                355                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             5451041                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1083391                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2749                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                         885                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1409892                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218335                       # Number of branches executed
system.cpu07.iew.exec_stores                   326501                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.690172                       # Inst execution rate
system.cpu07.iew.wb_sent                      5357578                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     5290389                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4329583                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5636013                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.669832                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.768200                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts       1790791                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             284                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      7593292                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.520807                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.212164                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      5472992     72.08%     72.08% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1310230     17.26%     89.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       478995      6.31%     95.64% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       132375      1.74%     97.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         9462      0.12%     97.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        76768      1.01%     98.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         6372      0.08%     98.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19407      0.26%     98.86% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        86691      1.14%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      7593292                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            3954642                       # Number of instructions committed
system.cpu07.commit.committedOps              3954642                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       664508                       # Number of memory references committed
system.cpu07.commit.loads                      530669                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                   181277                       # Number of branches committed
system.cpu07.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1397323                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              65796                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         725761     18.35%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      1711691     43.28%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       852233     21.55%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        530689     13.42%     96.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         3954642                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               86691                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   13014446                       # The number of ROB reads
system.cpu07.rob.rob_writes                  11725206                       # The number of ROB writes
system.cpu07.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                           854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     895109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   3954219                       # Number of Instructions Simulated
system.cpu07.committedOps                     3954219                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.997382                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.997382                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.500655                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.500655                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3934465                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1968646                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                2835833                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   283                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           52556                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.628795                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1021314                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           52618                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           19.409974                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       676021275                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.628795                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.931700                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.931700                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         2324480                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        2324480                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       929099                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        929099                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        92152                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        92152                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1021251                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1021251                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1021251                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1021251                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        72913                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        72913                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        41663                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        41663                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       114576                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       114576                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       114576                       # number of overall misses
system.cpu07.dcache.overall_misses::total       114576                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   8613643599                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   8613643599                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   5808598131                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   5808598131                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        22059                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        40635                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        40635                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  14422241730                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  14422241730                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  14422241730                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  14422241730                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1002012                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1002012                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      1135827                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1135827                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      1135827                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1135827                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.072767                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.072767                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.311348                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.311348                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.100875                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.100875                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.100875                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.100875                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 118135.909906                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 118135.909906                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 139418.623983                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 139418.623983                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 11029.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 11029.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  6772.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  6772.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 125874.892910                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 125874.892910                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 125874.892910                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 125874.892910                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       181020                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            6458                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    28.030350                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    13.400000                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        48329                       # number of writebacks
system.cpu07.dcache.writebacks::total           48329                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        52071                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        52071                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         9762                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         9762                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        61833                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        61833                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        61833                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        61833                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        20842                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        20842                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        31901                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        31901                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        52743                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        52743                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        52743                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        52743                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2507153958                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2507153958                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   3814909782                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   3814909782                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   6322063740                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   6322063740                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   6322063740                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   6322063740                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020800                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020800                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.238396                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.238396                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.046436                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.046436                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.046436                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.046436                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 120293.347951                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 120293.347951                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 119585.899564                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 119585.899564                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  5611.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  5611.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 119865.455890                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 119865.455890                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 119865.455890                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 119865.455890                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              83                       # number of replacements
system.cpu07.icache.tags.tagsinuse         326.745093                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            682987                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             456                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1497.778509                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   326.745093                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.638174                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.638174                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1367428                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1367428                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       682987                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        682987                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       682987                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         682987                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       682987                       # number of overall hits
system.cpu07.icache.overall_hits::total        682987                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          499                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          499                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          499                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          499                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          499                       # number of overall misses
system.cpu07.icache.overall_misses::total          499                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      8922285                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      8922285                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      8922285                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      8922285                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      8922285                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      8922285                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       683486                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       683486                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       683486                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       683486                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       683486                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       683486                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000730                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000730                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000730                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000730                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000730                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000730                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 17880.330661                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 17880.330661                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 17880.330661                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 17880.330661                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 17880.330661                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 17880.330661                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu07.icache.writebacks::total              83                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           43                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           43                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           43                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          456                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          456                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          456                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      7530246                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      7530246                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      7530246                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      7530246                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      7530246                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      7530246                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 16513.697368                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 16513.697368                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 16513.697368                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 16513.697368                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 16513.697368                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 16513.697368                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                250558                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          117253                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             486                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             178090                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                169760                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.322590                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 66427                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1248282                       # DTB read hits
system.cpu08.dtb.read_misses                     6989                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                1255271                       # DTB read accesses
system.cpu08.dtb.write_hits                    282047                       # DTB write hits
system.cpu08.dtb.write_misses                   59126                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                341173                       # DTB write accesses
system.cpu08.dtb.data_hits                    1530329                       # DTB hits
system.cpu08.dtb.data_misses                    66115                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                1596444                       # DTB accesses
system.cpu08.itb.fetch_hits                    689663                       # ITB hits
system.cpu08.itb.fetch_misses                      68                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                689731                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        8032389                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            11029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      6819012                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    250558                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           236187                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     7929175                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 37305                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        69940                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1974                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  689663                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 211                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          8030802                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.849107                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.206951                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                6785958     84.50%     84.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  27180      0.34%     84.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 244293      3.04%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  20939      0.26%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 252105      3.14%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  43098      0.54%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  79128      0.99%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  83057      1.03%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 495044      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            8030802                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.031193                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.848939                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 184278                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             6996604                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  264586                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              496959                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                18435                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              66356                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 228                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              5998749                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 875                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                18435                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 300218                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               3210414                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         9342                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  567096                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             3855357                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              5851240                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 150                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              2122944                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1649830                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                65715                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           5164994                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             8602649                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4585621                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         4017024                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             3754244                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1410750                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              237                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          224                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3353820                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            1141879                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            451851                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          362314                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         177510                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  5837592                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               231                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 5688660                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5400                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1778897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       724726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           74                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      8030802                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.708355                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.180581                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4632883     57.69%     57.69% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2228695     27.75%     85.44% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            692851      8.63%     94.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            196674      2.45%     96.52% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            115886      1.44%     97.96% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             64405      0.80%     98.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             37500      0.47%     99.23% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             21592      0.27%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             40316      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       8030802                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  5295      8.20%      8.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      8.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      8.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      8.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      8.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      8.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult               8236     12.76%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     20.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                50031     77.49%     98.44% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1005      1.56%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1524191     26.79%     26.79% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  6      0.00%     26.79% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     26.79% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           1713171     30.12%     56.91% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     56.91% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     56.91% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           852353     14.98%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.89% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1257058     22.10%     93.99% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            341877      6.01%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              5688660                       # Type of FU issued
system.cpu08.iq.rate                         0.708215                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     64567                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.011350                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         13748536                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         4754269                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2527104                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads           5729553                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          2862527                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      2860618                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2884328                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               2868895                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2933                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       574452                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       303728                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       220352                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                18435                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               1159087                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              713830                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           5838713                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             106                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             1141879                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             451851                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              214                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                44889                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              562851                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           66                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          254                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                320                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             5685828                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1255271                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2832                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                         890                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1596444                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 226325                       # Number of branches executed
system.cpu08.iew.exec_stores                   341173                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.707863                       # Inst execution rate
system.cpu08.iew.wb_sent                      5454495                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     5387722                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 4390579                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 5694638                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.670750                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.771002                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts       1775924                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             269                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      7728504                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.525246                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.229151                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      5578014     72.17%     72.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1322367     17.11%     89.28% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       483732      6.26%     95.54% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       133282      1.72%     97.27% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        11709      0.15%     97.42% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        78453      1.02%     98.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         8601      0.11%     98.55% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        19787      0.26%     98.80% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        92559      1.20%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      7728504                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            4059365                       # Number of instructions committed
system.cpu08.commit.committedOps              4059365                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       715550                       # Number of memory references committed
system.cpu08.commit.loads                      567427                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                   189516                       # Number of branches committed
system.cpu08.commit.fp_insts                  2859995                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1501952                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              65853                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          443      0.01%      0.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         778373     19.17%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      1712738     42.19%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       852245     20.99%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        567441     13.98%     96.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       148123      3.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         4059365                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               92559                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   13235986                       # The number of ROB reads
system.cpu08.rob.rob_writes                  11902909                       # The number of ROB writes
system.cpu08.timesIdled                            69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     760805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   4058926                       # Number of Instructions Simulated
system.cpu08.committedOps                     4058926                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.978944                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.978944                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.505320                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.505320                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                4201805                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2041788                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 4016021                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                2835871                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   186                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           62490                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.547644                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1044937                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           62551                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.705360                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       833685075                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.547644                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.930432                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.930432                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2431351                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2431351                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       948382                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        948382                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        96511                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        96511                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           14                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1044893                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1044893                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1044893                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1044893                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        87808                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        87808                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        51596                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        51596                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       139404                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       139404                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       139404                       # number of overall misses
system.cpu08.dcache.overall_misses::total       139404                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   9092891628                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   9092891628                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   7057217604                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   7057217604                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        23220                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        13932                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        13932                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  16150109232                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  16150109232                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  16150109232                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  16150109232                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1036190                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1036190                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       148107                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       148107                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1184297                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1184297                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1184297                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1184297                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.084741                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.084741                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.348370                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.348370                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.117710                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.117710                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.117710                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.117710                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 103554.250501                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 103554.250501                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 136778.385999                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 136778.385999                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data        11610                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total        11610                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         6966                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 115851.117845                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 115851.117845                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 115851.117845                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 115851.117845                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       276760                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          242                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           14838                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            17                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    18.652109                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    14.235294                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        57842                       # number of writebacks
system.cpu08.dcache.writebacks::total           57842                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        58269                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        58269                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        18428                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        18428                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        76697                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        76697                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        76697                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        76697                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        29539                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        29539                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33168                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33168                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        62707                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        62707                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        62707                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        62707                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2807265492                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2807265492                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   4056222201                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   4056222201                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   6863487693                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   6863487693                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   6863487693                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   6863487693                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.028507                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.028507                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.223946                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.223946                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.052949                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.052949                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.052949                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.052949                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 95035.901418                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 95035.901418                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 122293.240503                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 122293.240503                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data        10449                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10449                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         5805                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 109453.293779                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 109453.293779                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 109453.293779                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 109453.293779                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              46                       # number of replacements
system.cpu08.icache.tags.tagsinuse         303.646405                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            689220                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1727.368421                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   303.646405                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.593059                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.593059                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1379725                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1379725                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       689220                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        689220                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       689220                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         689220                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       689220                       # number of overall hits
system.cpu08.icache.overall_hits::total        689220                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          443                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          443                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          443                       # number of overall misses
system.cpu08.icache.overall_misses::total          443                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      9434286                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      9434286                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      9434286                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      9434286                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      9434286                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      9434286                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       689663                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       689663                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       689663                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       689663                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       689663                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       689663                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000642                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000642                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000642                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000642                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000642                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000642                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 21296.356659                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 21296.356659                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 21296.356659                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 21296.356659                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 21296.356659                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 21296.356659                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu08.icache.writebacks::total              46                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           44                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           44                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           44                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          399                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          399                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          399                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      7605711                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      7605711                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      7605711                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      7605711                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      7605711                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      7605711                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000579                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000579                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000579                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000579                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 19061.932331                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 19061.932331                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 19061.932331                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 19061.932331                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 19061.932331                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 19061.932331                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                239485                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          106489                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             526                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             169889                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                163961                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.510663                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 66260                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1068693                       # DTB read hits
system.cpu09.dtb.read_misses                     6574                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                1075267                       # DTB read accesses
system.cpu09.dtb.write_hits                    264786                       # DTB write hits
system.cpu09.dtb.write_misses                   58546                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                323332                       # DTB write accesses
system.cpu09.dtb.data_hits                    1333479                       # DTB hits
system.cpu09.dtb.data_misses                    65120                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                1398599                       # DTB accesses
system.cpu09.itb.fetch_hits                    677890                       # ITB hits
system.cpu09.itb.fetch_misses                      70                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                677960                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        7796950                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11560                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      6675711                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    239485                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           230222                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     7694611                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 37145                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        69019                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2153                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  677890                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 237                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          7795950                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.856305                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.214173                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                6576845     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  23850      0.31%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 243374      3.12%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18750      0.24%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 249239      3.20%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  40766      0.52%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78700      1.01%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  79531      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 484895      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            7795950                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.030715                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.856195                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 182216                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             6782729                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  254881                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              488769                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                18336                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              66245                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 246                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              5860533                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1009                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                18336                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 295183                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               3076514                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         9715                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  553122                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             3774061                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              5713842                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              2088613                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1605554                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                50459                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           5060853                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             8417195                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4400193                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         4016997                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             3658737                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1402116                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3295561                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            1095463                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            433648                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          360738                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores         155375                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  5700160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 5418709                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5615                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1767624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       720557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      7795950                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.695067                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.141072                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4465472     57.28%     57.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2216063     28.43%     85.71% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            691090      8.86%     94.57% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            193564      2.48%     97.05% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             92167      1.18%     98.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             49397      0.63%     98.87% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             31081      0.40%     99.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             19293      0.25%     99.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             37823      0.49%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       7795950                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  3037     11.22%     11.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     11.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     11.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     11.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     11.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     11.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult               8232     30.42%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     41.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                15078     55.71%     97.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 718      2.65%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1454304     26.84%     26.84% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  6      0.00%     26.84% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     26.84% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           1711065     31.58%     58.42% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     58.42% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     58.42% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           852341     15.73%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.15% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1076981     19.88%     94.02% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            324008      5.98%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              5418709                       # Type of FU issued
system.cpu09.iq.rate                         0.694978                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     27065                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.004995                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         12940740                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         4607626                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2394102                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads           5725308                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          2860400                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      2858504                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2578999                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               2866771                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2800                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       570938                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       301857                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked        82992                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                18336                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               1021829                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              735310                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           5701194                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             111                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             1095463                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             433648                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                44075                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              585431                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          294                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                346                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             5416009                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1075267                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2700                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                         864                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1398599                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 215577                       # Number of branches executed
system.cpu09.iew.exec_stores                   323332                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.694632                       # Inst execution rate
system.cpu09.iew.wb_sent                      5318349                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     5252606                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4302476                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5598471                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.673674                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.768509                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts       1766201                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             290                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      7495857                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.524707                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.215302                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      5383796     71.82%     71.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1306805     17.43%     89.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       477009      6.36%     95.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       131527      1.75%     97.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        10480      0.14%     97.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        75380      1.01%     98.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4307      0.06%     98.58% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        19360      0.26%     98.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        87193      1.16%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      7495857                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            3933130                       # Number of instructions committed
system.cpu09.commit.committedOps              3933130                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       656316                       # Number of memory references committed
system.cpu09.commit.loads                      524525                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                   179229                       # Number of branches committed
system.cpu09.commit.fp_insts                  2857912                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1375806                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              65796                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         713460     18.14%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      1710671     43.49%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       852233     21.67%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        524545     13.34%     96.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         3933130                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               87193                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   12874229                       # The number of ROB reads
system.cpu09.rob.rob_writes                  11629715                       # The number of ROB writes
system.cpu09.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     996244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   3932706                       # Number of Instructions Simulated
system.cpu09.committedOps                     3932706                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.982592                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.982592                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.504390                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.504390                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3885045                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1938887                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                2835837                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   323                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           52439                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.372911                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1013318                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           52501                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.300928                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       714019644                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.372911                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.927702                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.927702                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2296410                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2296410                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       923315                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        923315                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        89941                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        89941                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           24                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1013256                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1013256                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1013256                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1013256                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        66760                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        66760                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        41826                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        41826                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       108586                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       108586                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       108586                       # number of overall misses
system.cpu09.dcache.overall_misses::total       108586                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   7093918980                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   7093918980                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   5651744070                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   5651744070                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        27864                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        38313                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  12745663050                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  12745663050                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  12745663050                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  12745663050                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       990075                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       990075                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1121842                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1121842                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1121842                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1121842                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.067429                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.067429                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.317424                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.317424                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.096793                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.096793                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.096793                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.096793                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 106260.020671                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 106260.020671                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 135125.139148                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 135125.139148                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         9288                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  6385.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 117378.511502                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 117378.511502                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 117378.511502                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 117378.511502                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       200763                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          202                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            6667                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    30.112944                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    33.666667                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        49189                       # number of writebacks
system.cpu09.dcache.writebacks::total           49189                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        46090                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        46090                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         9852                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         9852                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        55942                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        55942                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        55942                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        55942                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        20670                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        20670                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        31974                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        31974                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        52644                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        52644                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        52644                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        52644                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2403571860                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2403571860                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   3844842683                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   3844842683                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   6248414543                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   6248414543                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   6248414543                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   6248414543                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020877                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020877                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.242656                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.242656                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.046926                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.046926                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.046926                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.046926                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 116283.108853                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 116283.108853                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 120249.036186                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 120249.036186                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 118691.865037                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 118691.865037                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 118691.865037                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 118691.865037                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              83                       # number of replacements
system.cpu09.icache.tags.tagsinuse         324.540663                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            677389                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1488.767033                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   324.540663                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.633868                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.633868                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1356235                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1356235                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       677389                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        677389                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       677389                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         677389                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       677389                       # number of overall hits
system.cpu09.icache.overall_hits::total        677389                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          501                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          501                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          501                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          501                       # number of overall misses
system.cpu09.icache.overall_misses::total          501                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      9570123                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      9570123                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      9570123                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      9570123                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      9570123                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      9570123                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       677890                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       677890                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       677890                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       677890                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       677890                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       677890                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000739                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000739                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000739                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000739                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000739                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000739                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 19102.041916                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 19102.041916                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 19102.041916                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 19102.041916                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 19102.041916                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 19102.041916                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu09.icache.writebacks::total              83                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           46                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           46                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           46                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          455                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          455                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          455                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      7897122                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      7897122                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      7897122                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      7897122                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      7897122                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      7897122                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000671                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000671                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000671                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 17356.312088                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 17356.312088                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 17356.312088                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 17356.312088                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 17356.312088                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 17356.312088                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                243394                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          110478                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             467                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             172706                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                165998                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.115943                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 66255                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1110239                       # DTB read hits
system.cpu10.dtb.read_misses                     6759                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                1116998                       # DTB read accesses
system.cpu10.dtb.write_hits                    271439                       # DTB write hits
system.cpu10.dtb.write_misses                   58965                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                330404                       # DTB write accesses
system.cpu10.dtb.data_hits                    1381678                       # DTB hits
system.cpu10.dtb.data_misses                    65724                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                1447402                       # DTB accesses
system.cpu10.itb.fetch_hits                    681678                       # ITB hits
system.cpu10.itb.fetch_misses                      72                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                681750                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        7950133                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            11130                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      6723708                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    243394                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           232253                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     7845860                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 37045                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        71417                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2072                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  681678                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 211                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          7949033                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.845852                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.202324                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                6720716     84.55%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  24282      0.31%     84.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 244808      3.08%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19155      0.24%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 252337      3.17%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  39558      0.50%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  79731      1.00%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  80747      1.02%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 487699      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            7949033                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.030615                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.845735                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 182611                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             6927142                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  257421                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              492135                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                18307                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              66233                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              5908966                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 896                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                18307                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 296314                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               3181278                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         8346                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  558028                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3815343                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              5762614                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  14                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              2110528                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1612435                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                69323                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           5097539                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             8482081                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4465002                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         4017075                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             3695367                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1402172                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              172                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          157                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3315120                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1111938                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            439870                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          363029                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores         146894                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  5749741                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 5495572                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            5306                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1768436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       717377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      7949033                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.691351                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.149718                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4595970     57.82%     57.82% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2227346     28.02%     85.84% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            690931      8.69%     94.53% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            191291      2.41%     96.94% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             95621      1.20%     98.14% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             54259      0.68%     98.82% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             34731      0.44%     99.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             20746      0.26%     99.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             38138      0.48%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       7949033                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  5428     15.03%     15.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     15.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     15.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     15.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult               8236     22.81%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     37.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                21582     59.78%     97.62% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 859      2.38%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1481048     26.95%     26.95% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  6      0.00%     26.95% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     26.95% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           1712150     31.16%     58.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           852353     15.51%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1118907     20.36%     93.98% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            331104      6.02%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              5495572                       # Type of FU issued
system.cpu10.iq.rate                         0.691255                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     36105                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.006570                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         13254071                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         4656857                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2444991                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads           5727517                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          2861555                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      2859597                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2663796                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               2867877                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2960                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       571189                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       302022                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       107630                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                18307                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles               1141348                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              707615                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           5750760                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             100                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1111938                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             439870                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              154                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                44610                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              556598                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           56                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          238                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                294                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             5492654                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1116998                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2918                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                         848                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1447402                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 219703                       # Number of branches executed
system.cpu10.iew.exec_stores                   330404                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.690888                       # Inst execution rate
system.cpu10.iew.wb_sent                      5370919                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     5304588                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 4336457                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 5635043                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.667233                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.769552                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts       1765739                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             252                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      7646564                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.520742                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.216100                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      5519711     72.19%     72.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1312212     17.16%     89.35% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       479728      6.27%     95.62% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       132550      1.73%     97.35% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        10197      0.13%     97.49% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        77771      1.02%     98.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         6383      0.08%     98.59% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        19468      0.25%     98.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        88544      1.16%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      7646564                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            3981887                       # Number of instructions committed
system.cpu10.commit.committedOps              3981887                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       678597                       # Number of memory references committed
system.cpu10.commit.loads                      540749                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                   183253                       # Number of branches committed
system.cpu10.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1424536                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              65805                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         738896     18.56%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      1711718     42.99%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       852245     21.40%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        540763     13.58%     96.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       137848      3.46%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         3981887                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               88544                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   13071711                       # The number of ROB reads
system.cpu10.rob.rob_writes                  11726277                       # The number of ROB writes
system.cpu10.timesIdled                            70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     843061                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   3981476                       # Number of Instructions Simulated
system.cpu10.committedOps                     3981476                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.996780                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.996780                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.500806                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.500806                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3979281                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1977903                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                2835875                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   165                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           54152                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.299936                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1024806                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           54213                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.903326                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       733122738                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.299936                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.926562                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.926562                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2344589                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2344589                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       930746                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        930746                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        94016                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        94016                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           16                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1024762                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1024762                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1024762                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1024762                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        76519                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        76519                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        43816                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        43816                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            3                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       120335                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       120335                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       120335                       # number of overall misses
system.cpu10.dcache.overall_misses::total       120335                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   8889092010                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   8889092010                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   5977811388                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   5977811388                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        22059                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        15093                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        15093                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  14866903398                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  14866903398                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  14866903398                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  14866903398                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1007265                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1007265                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1145097                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1145097                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1145097                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1145097                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.075967                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.075967                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.317894                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.317894                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.105087                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.105087                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.105087                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.105087                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 116168.428887                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 116168.428887                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 136429.874658                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 136429.874658                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         7353                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  7546.500000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 123545.962505                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 123545.962505                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 123545.962505                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 123545.962505                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       225855                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7734                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    29.202870                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    11.111111                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        49699                       # number of writebacks
system.cpu10.dcache.writebacks::total           49699                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        54340                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        54340                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        11651                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        11651                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            1                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        65991                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        65991                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        65991                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        65991                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        22179                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        22179                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        32165                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        32165                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        54344                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        54344                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        54344                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        54344                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2649523905                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2649523905                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   3900484738                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   3900484738                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   6550008643                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   6550008643                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   6550008643                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   6550008643                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.022019                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.022019                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.233364                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.233364                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.047458                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.047458                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.047458                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.047458                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 119460.927228                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 119460.927228                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 121264.876045                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 121264.876045                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 120528.644248                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 120528.644248                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 120528.644248                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 120528.644248                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              46                       # number of replacements
system.cpu10.icache.tags.tagsinuse         303.397519                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            681231                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1703.077500                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   303.397519                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.592573                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.592573                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1363756                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1363756                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       681231                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        681231                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       681231                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         681231                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       681231                       # number of overall hits
system.cpu10.icache.overall_hits::total        681231                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          447                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          447                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          447                       # number of overall misses
system.cpu10.icache.overall_misses::total          447                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     10080963                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     10080963                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     10080963                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     10080963                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     10080963                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     10080963                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       681678                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       681678                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       681678                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       681678                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       681678                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       681678                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000656                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000656                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000656                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000656                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000656                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000656                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 22552.489933                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 22552.489933                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 22552.489933                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 22552.489933                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 22552.489933                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 22552.489933                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu10.icache.writebacks::total              46                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           47                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           47                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           47                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          400                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          400                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          400                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      7414146                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7414146                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      7414146                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7414146                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      7414146                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7414146                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 18535.365000                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 18535.365000                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 18535.365000                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 18535.365000                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 18535.365000                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 18535.365000                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                241888                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          108839                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             525                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             171738                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165280                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.239621                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 66278                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1078764                       # DTB read hits
system.cpu11.dtb.read_misses                     7443                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                1086207                       # DTB read accesses
system.cpu11.dtb.write_hits                    268415                       # DTB write hits
system.cpu11.dtb.write_misses                   59251                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                327666                       # DTB write accesses
system.cpu11.dtb.data_hits                    1347179                       # DTB hits
system.cpu11.dtb.data_misses                    66694                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                1413873                       # DTB accesses
system.cpu11.itb.fetch_hits                    681181                       # ITB hits
system.cpu11.itb.fetch_misses                      81                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                681262                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        7794756                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      6712386                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    241888                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           231559                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     7687858                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 37355                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        73339                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2485                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  681181                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 242                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          7793739                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.861254                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.219836                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                6567982     84.27%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  24487      0.31%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 244282      3.13%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19361      0.25%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 249399      3.20%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  41316      0.53%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  78909      1.01%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  80402      1.03%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 487601      6.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            7793739                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.031032                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.861141                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 183118                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             6770857                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  257695                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              490287                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                18443                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              66278                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 245                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              5893049                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1009                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                18443                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 296551                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               3028803                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        10769                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  556858                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             3808976                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              5745587                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  45                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              2085158                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1625601                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                65789                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           5084362                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             8460055                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4442986                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         4017064                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             3674160                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1410202                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              166                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3300205                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            1104947                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            437332                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          360110                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         154436                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  5732200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 5452486                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            5177                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1778097                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       721379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      7793739                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.699598                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.150376                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4461059     57.24%     57.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2213176     28.40%     85.64% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            686379      8.81%     94.44% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            194930      2.50%     96.94% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             95935      1.23%     98.17% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             52218      0.67%     98.84% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             31709      0.41%     99.25% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             19986      0.26%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             38347      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       7793739                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2913     10.25%     10.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     10.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     10.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     10.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     10.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     10.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult               8234     28.98%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     39.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                16666     58.65%     97.88% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 603      2.12%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1471674     26.99%     26.99% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  6      0.00%     26.99% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     26.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           1712153     31.40%     58.39% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.39% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.39% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           852353     15.63%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.02% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1087906     19.95%     93.98% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            328390      6.02%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              5452486                       # Type of FU issued
system.cpu11.iq.rate                         0.699507                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     28416                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.005212                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         13004783                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         4648980                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2424917                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads           5727521                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          2861561                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      2859602                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2613020                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               2867878                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2938                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       574272                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       303493                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        83146                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                18443                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                999908                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              710317                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           5733266                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             115                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             1104947                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             437332                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                44123                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              560349                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           61                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          297                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                358                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             5449727                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1086207                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2759                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                         891                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1413873                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217951                       # Number of branches executed
system.cpu11.iew.exec_stores                   327666                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.699153                       # Inst execution rate
system.cpu11.iew.wb_sent                      5351874                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     5284519                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4322524                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5624014                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.677958                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.768583                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts       1773644                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             291                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      7488267                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.528120                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.222989                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      5373911     71.76%     71.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1305158     17.43%     89.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       477994      6.38%     95.58% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       131469      1.76%     97.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        10380      0.14%     97.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        74778      1.00%     98.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         6560      0.09%     98.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        19757      0.26%     98.82% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        88260      1.18%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      7488267                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            3954702                       # Number of instructions committed
system.cpu11.commit.committedOps              3954702                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       664514                       # Number of memory references committed
system.cpu11.commit.loads                      530675                       # Number of loads committed
system.cpu11.commit.membars                        20                       # Number of memory barriers committed
system.cpu11.commit.branches                   181283                       # Number of branches committed
system.cpu11.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1397343                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65797                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         725775     18.35%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      1711718     43.28%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        530695     13.42%     96.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         3954702                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               88260                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   12893196                       # The number of ROB reads
system.cpu11.rob.rob_writes                  11688804                       # The number of ROB writes
system.cpu11.timesIdled                            63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     998438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   3954278                       # Number of Instructions Simulated
system.cpu11.committedOps                     3954278                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.971221                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.971221                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.507300                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.507300                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3929942                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1962507                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   315                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           52335                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.130646                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1025363                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           52397                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.569117                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       752633343                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.130646                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.923916                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.923916                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         2320012                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        2320012                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       933735                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        933735                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        91567                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        91567                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           24                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           18                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1025302                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1025302                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1025302                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1025302                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        66150                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        66150                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        42248                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        42248                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       108398                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       108398                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       108398                       # number of overall misses
system.cpu11.dcache.overall_misses::total       108398                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   6809338143                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   6809338143                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   5712211072                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   5712211072                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        20898                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        39474                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        39474                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  12521549215                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  12521549215                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  12521549215                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  12521549215                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       999885                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       999885                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1133700                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1133700                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1133700                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1133700                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.066158                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.066158                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.315719                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.315719                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.095614                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.095614                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.095614                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.095614                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 102937.840408                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 102937.840408                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 135206.662375                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 135206.662375                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         6966                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         6579                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         6579                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 115514.577898                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 115514.577898                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 115514.577898                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 115514.577898                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       201947                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          249                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            6620                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    30.505589                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    16.600000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        49045                       # number of writebacks
system.cpu11.dcache.writebacks::total           49045                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        45508                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        45508                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        10362                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        10362                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            1                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        55870                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        55870                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        55870                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        55870                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        20642                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        20642                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        31886                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        31886                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        52528                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        52528                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        52528                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        52528                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2365763895                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2365763895                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   3793556021                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   3793556021                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        32508                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        32508                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   6159319916                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   6159319916                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   6159319916                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   6159319916                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020644                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020644                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.238284                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.238284                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.046333                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.046333                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.046333                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.046333                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 114609.238204                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 114609.238204                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 118972.465063                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 118972.465063                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         5418                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         5418                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 117257.841837                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 117257.841837                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 117257.841837                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 117257.841837                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              83                       # number of replacements
system.cpu11.icache.tags.tagsinuse         324.200550                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            680673                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             456                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1492.703947                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   324.200550                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.633204                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.633204                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1362818                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1362818                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       680673                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        680673                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       680673                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         680673                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       680673                       # number of overall hits
system.cpu11.icache.overall_hits::total        680673                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          508                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          508                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          508                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          508                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          508                       # number of overall misses
system.cpu11.icache.overall_misses::total          508                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      9213696                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      9213696                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      9213696                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      9213696                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      9213696                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      9213696                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       681181                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       681181                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       681181                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       681181                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       681181                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       681181                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000746                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000746                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000746                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000746                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000746                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000746                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 18137.196850                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 18137.196850                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 18137.196850                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 18137.196850                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 18137.196850                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 18137.196850                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu11.icache.writebacks::total              83                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           52                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           52                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           52                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          456                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          456                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          456                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      7661439                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      7661439                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      7661439                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      7661439                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      7661439                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      7661439                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000669                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000669                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000669                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000669                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 16801.401316                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 16801.401316                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 16801.401316                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 16801.401316                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 16801.401316                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 16801.401316                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                248626                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          115255                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             594                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             176642                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                168398                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.332933                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 66411                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           105                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1201010                       # DTB read hits
system.cpu12.dtb.read_misses                     6865                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                1207875                       # DTB read accesses
system.cpu12.dtb.write_hits                    280006                       # DTB write hits
system.cpu12.dtb.write_misses                   59498                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                339504                       # DTB write accesses
system.cpu12.dtb.data_hits                    1481016                       # DTB hits
system.cpu12.dtb.data_misses                    66363                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                1547379                       # DTB accesses
system.cpu12.itb.fetch_hits                    686589                       # ITB hits
system.cpu12.itb.fetch_misses                      78                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                686667                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7912910                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            12052                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      6778905                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    248626                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           234811                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     7804645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 37331                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        72560                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2025                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  686589                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 267                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7909986                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.857006                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.215207                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                6671965     84.35%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25471      0.32%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 245382      3.10%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  20747      0.26%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 251180      3.18%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  41901      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  79422      1.00%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81672      1.03%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 492246      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7909986                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.031420                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.856689                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 185127                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             6877057                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  260932                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              495897                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                18413                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              66423                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 265                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              5961880                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1044                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                18413                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 300588                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               3078674                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         9461                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  563317                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3866973                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              5815430                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 113                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              2100378                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1673685                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                68932                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           5136937                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             8552050                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4534888                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         4017157                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             3733317                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1403620                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              226                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          208                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3338326                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1128898                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            446299                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          363854                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores         190078                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  5801958                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               234                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 5625791                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5355                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1770090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       709209                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           79                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7909986                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.711226                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.169390                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4520785     57.15%     57.15% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2227786     28.16%     85.32% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            696648      8.81%     94.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            198539      2.51%     96.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            114247      1.44%     98.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             58211      0.74%     98.81% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             34420      0.44%     99.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             20271      0.26%     99.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             39079      0.49%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7909986                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2921      5.66%      5.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      5.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      5.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      5.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      5.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      5.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult               8236     15.95%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     21.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                39752     76.99%     98.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 727      1.41%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1510286     26.85%     26.85% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  6      0.00%     26.85% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     26.85% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           1713200     30.45%     57.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           852365     15.15%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.45% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1209717     21.50%     93.95% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            340213      6.05%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              5625791                       # Type of FU issued
system.cpu12.iq.rate                         0.710964                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     51636                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.009178                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         13488863                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         4709671                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2501676                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads           5729696                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          2862692                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      2860678                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2808457                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               2868966                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2818                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       571482                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       302146                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       181333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                18413                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               1028208                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              726239                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           5803152                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              95                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1128898                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             446299                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              198                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                44676                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              575258                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           75                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          339                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                414                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             5622811                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1207875                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2980                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                         960                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1547379                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 224292                       # Number of branches executed
system.cpu12.iew.exec_stores                   339504                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.710587                       # Inst execution rate
system.cpu12.iew.wb_sent                      5429381                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     5362354                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4370843                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5670651                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.677672                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.770783                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts       1768193                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             342                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      7606021                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.530183                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.233459                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      5468545     71.90%     71.90% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1314698     17.28%     89.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       481308      6.33%     95.51% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       132015      1.74%     97.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        11890      0.16%     97.40% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        77180      1.01%     98.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         8652      0.11%     98.53% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        20015      0.26%     98.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        91718      1.21%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      7606021                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            4032580                       # Number of instructions committed
system.cpu12.commit.committedOps              4032580                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       701569                       # Number of memory references committed
system.cpu12.commit.loads                      557416                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                   187609                       # Number of branches committed
system.cpu12.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1475089                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              65849                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          482      0.01%      0.01% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         765483     18.98%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      1712765     42.47%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       852257     21.13%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        557438     13.82%     96.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       144153      3.57%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         4032580                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               91718                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   13081154                       # The number of ROB reads
system.cpu12.rob.rob_writes                  11832931                       # The number of ROB writes
system.cpu12.timesIdled                            77                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          2924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     880284                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   4032102                       # Number of Instructions Simulated
system.cpu12.committedOps                     4032102                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.962478                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.962478                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.509560                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.509560                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                4129601                       # number of integer regfile reads
system.cpu12.int_regfile_writes               2020632                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 4016095                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                2835915                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   365                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           58376                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.047077                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1045686                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           58438                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.893939                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       774640098                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.047077                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.922611                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.922611                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2400312                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2400312                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       949914                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        949914                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        95701                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        95701                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           28                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1045615                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1045615                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1045615                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1045615                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        76771                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        76771                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        48425                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        48425                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       125196                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       125196                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       125196                       # number of overall misses
system.cpu12.dcache.overall_misses::total       125196                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   7236268029                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   7236268029                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   6721072303                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   6721072303                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        29025                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        29025                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        47601                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        47601                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  13957340332                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  13957340332                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  13957340332                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  13957340332                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1026685                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1026685                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       144126                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       144126                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1170811                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1170811                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1170811                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1170811                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.074776                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.074776                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.335991                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.335991                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.096774                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.096774                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.106931                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.106931                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.106931                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.106931                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 94257.832111                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 94257.832111                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 138793.439401                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 138793.439401                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         9675                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         9675                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  6800.142857                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6800.142857                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 111483.915876                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 111483.915876                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 111483.915876                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 111483.915876                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       267713                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          241                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           11376                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.533140                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    21.909091                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        54682                       # number of writebacks
system.cpu12.dcache.writebacks::total           54682                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        51026                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        51026                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        15572                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        15572                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        66598                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        66598                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        66598                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        66598                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        25745                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        25745                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        32853                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        32853                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        58598                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        58598                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        58598                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        58598                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2600536671                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2600536671                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   4004608516                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   4004608516                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        39474                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        39474                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   6605145187                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   6605145187                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   6605145187                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   6605145187                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.025076                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025076                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.227946                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.227946                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050049                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050049                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050049                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050049                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 101011.329229                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 101011.329229                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 121894.758957                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 121894.758957                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 11029.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11029.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  5639.142857                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  5639.142857                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 112719.635261                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 112719.635261                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 112719.635261                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 112719.635261                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             104                       # number of replacements
system.cpu12.icache.tags.tagsinuse         338.257745                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            686038                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             491                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1397.226069                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   338.257745                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.660660                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.660660                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1373669                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1373669                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       686038                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        686038                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       686038                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         686038                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       686038                       # number of overall hits
system.cpu12.icache.overall_hits::total        686038                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          551                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          551                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          551                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          551                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          551                       # number of overall misses
system.cpu12.icache.overall_misses::total          551                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     16019478                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     16019478                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     16019478                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     16019478                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     16019478                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     16019478                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       686589                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       686589                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       686589                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       686589                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       686589                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       686589                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000803                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000803                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000803                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000803                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000803                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000803                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 29073.462795                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 29073.462795                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 29073.462795                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 29073.462795                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 29073.462795                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 29073.462795                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          104                       # number of writebacks
system.cpu12.icache.writebacks::total             104                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           60                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           60                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           60                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          491                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          491                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          491                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          491                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     12077883                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     12077883                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     12077883                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     12077883                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     12077883                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     12077883                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000715                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000715                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000715                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000715                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000715                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000715                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 24598.539715                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 24598.539715                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 24598.539715                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 24598.539715                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 24598.539715                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 24598.539715                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                240671                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          107843                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             460                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170600                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                164490                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.418523                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 66212                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1071859                       # DTB read hits
system.cpu13.dtb.read_misses                     6772                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                1078631                       # DTB read accesses
system.cpu13.dtb.write_hits                    267078                       # DTB write hits
system.cpu13.dtb.write_misses                   58594                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                325672                       # DTB write accesses
system.cpu13.dtb.data_hits                    1338937                       # DTB hits
system.cpu13.dtb.data_misses                    65366                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                1404303                       # DTB accesses
system.cpu13.itb.fetch_hits                    678051                       # ITB hits
system.cpu13.itb.fetch_misses                      76                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                678127                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        7786305                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10946                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      6677623                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    240671                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           230702                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     7680639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 36793                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        72931                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2122                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  678051                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 211                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          7785066                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.857748                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.215283                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                6564485     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  24379      0.31%     84.63% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 243897      3.13%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19413      0.25%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 249093      3.20%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  40876      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78747      1.01%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  79431      1.02%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 484745      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            7785066                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.030910                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.857611                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 181877                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             6767279                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  254355                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              490440                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                18184                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              66190                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              5868695                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 903                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                18184                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 295274                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               3046690                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        10100                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  553701                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             3788186                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              5723949                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 141                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              2086083                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1606012                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                65162                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           5067332                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             8427767                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4410687                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         4017076                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             3673581                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1393751                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              146                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          132                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3303919                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1098063                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            433842                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          356035                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores         163664                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  5710528                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               147                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 5433201                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5311                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1757206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       713091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      7785066                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.697900                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.146633                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4454954     57.22%     57.22% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2213669     28.43%     85.66% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            689047      8.85%     94.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            194520      2.50%     97.01% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             92749      1.19%     98.20% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             50580      0.65%     98.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             31631      0.41%     99.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             19132      0.25%     99.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             38784      0.50%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       7785066                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2749      9.85%      9.85% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      9.85% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      9.85% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      9.85% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      9.85% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      9.85% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult               8236     29.50%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     39.35% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                16455     58.94%     98.28% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 479      1.72%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1462052     26.91%     26.91% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  6      0.00%     26.91% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     26.91% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           1712129     31.51%     58.42% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.42% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.42% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           852353     15.69%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.11% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1080355     19.88%     93.99% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            326302      6.01%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              5433201                       # Type of FU issued
system.cpu13.iq.rate                         0.697789                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     27919                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.005139                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         12957180                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         4606407                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2408587                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads           5727518                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          2861537                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      2859596                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2593239                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               2867877                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           3045                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       567586                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       300108                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        81781                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                18184                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                991852                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              737165                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           5711522                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             139                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1098063                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             433842                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              130                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                44200                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              587204                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          245                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                295                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             5430565                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1078631                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2636                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                         847                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1404303                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 217269                       # Number of branches executed
system.cpu13.iew.exec_stores                   325672                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.697451                       # Inst execution rate
system.cpu13.iew.wb_sent                      5334125                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     5268183                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 4308890                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 5603059                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.676596                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.769025                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts       1756203                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             248                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      7482427                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.528420                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.222469                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      5367064     71.73%     71.73% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1306665     17.46%     89.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       477491      6.38%     95.57% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       131450      1.76%     97.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        10291      0.14%     97.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        75640      1.01%     98.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         6333      0.08%     98.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        19441      0.26%     98.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        88052      1.18%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      7482427                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            3953862                       # Number of instructions committed
system.cpu13.commit.committedOps              3953862                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       664211                       # Number of memory references committed
system.cpu13.commit.loads                      530477                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                   181139                       # Number of branches committed
system.cpu13.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1396549                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              65780                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          397      0.01%      0.01% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         725275     18.34%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      1711718     43.29%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        530491     13.42%     96.62% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       133734      3.38%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         3953862                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               88052                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   12872000                       # The number of ROB reads
system.cpu13.rob.rob_writes                  11649813                       # The number of ROB writes
system.cpu13.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1006889                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   3953469                       # Number of Instructions Simulated
system.cpu13.committedOps                     3953469                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.969487                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.969487                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.507746                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.507746                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3902446                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1948465                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 4016043                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                2835875                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   163                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           52297                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          58.920895                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1019751                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           52359                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.476136                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       930626253                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    58.920895                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.920639                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.920639                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2308675                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2308675                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       928969                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        928969                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        90738                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        90738                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           16                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           15                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1019707                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1019707                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1019707                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1019707                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        65382                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        65382                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        42980                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        42980                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       108362                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       108362                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       108362                       # number of overall misses
system.cpu13.dcache.overall_misses::total       108362                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   6736679280                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   6736679280                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   6017324196                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   6017324196                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        23220                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  12754003476                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  12754003476                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  12754003476                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  12754003476                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       994351                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       994351                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1128069                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1128069                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1128069                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1128069                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.065753                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.065753                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.321423                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.321423                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.096060                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.096060                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.096060                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.096060                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 103035.686886                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 103035.686886                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 140002.889623                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 140002.889623                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         7740                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         7740                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 117698.118123                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 117698.118123                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 117698.118123                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 117698.118123                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       206529                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          298                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            6785                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    30.439057                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    29.800000                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        49099                       # number of writebacks
system.cpu13.dcache.writebacks::total           49099                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        44818                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        44818                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        11061                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        11061                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        55879                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        55879                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        55879                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        55879                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        20564                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        20564                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        31919                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        31919                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        52483                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        52483                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        52483                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        52483                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2382367356                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2382367356                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   3835541258                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   3835541258                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   6217908614                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   6217908614                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   6217908614                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   6217908614                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020681                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020681                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.238704                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.238704                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046525                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046525                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046525                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046525                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 115851.359463                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 115851.359463                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 120164.831542                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 120164.831542                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 118474.717794                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 118474.717794                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 118474.717794                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 118474.717794                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              46                       # number of replacements
system.cpu13.icache.tags.tagsinuse         302.341522                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            677608                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1698.265664                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   302.341522                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.590511                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.590511                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1356501                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1356501                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       677608                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        677608                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       677608                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         677608                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       677608                       # number of overall hits
system.cpu13.icache.overall_hits::total        677608                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          443                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          443                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          443                       # number of overall misses
system.cpu13.icache.overall_misses::total          443                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      9296127                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      9296127                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      9296127                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      9296127                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      9296127                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      9296127                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       678051                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       678051                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       678051                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       678051                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       678051                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       678051                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000653                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000653                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000653                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000653                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000653                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000653                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 20984.485327                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 20984.485327                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 20984.485327                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 20984.485327                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 20984.485327                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 20984.485327                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu13.icache.writebacks::total              46                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           44                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           44                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           44                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          399                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          399                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      7705557                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      7705557                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      7705557                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      7705557                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      7705557                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      7705557                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000588                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000588                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000588                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000588                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000588                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000588                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 19312.172932                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 19312.172932                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 19312.172932                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 19312.172932                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 19312.172932                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 19312.172932                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                245372                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          112299                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             539                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             174081                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                166499                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.644556                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 66294                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1120305                       # DTB read hits
system.cpu14.dtb.read_misses                     6837                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                1127142                       # DTB read accesses
system.cpu14.dtb.write_hits                    273047                       # DTB write hits
system.cpu14.dtb.write_misses                   57919                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                330966                       # DTB write accesses
system.cpu14.dtb.data_hits                    1393352                       # DTB hits
system.cpu14.dtb.data_misses                    64756                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                1458108                       # DTB accesses
system.cpu14.itb.fetch_hits                    681517                       # ITB hits
system.cpu14.itb.fetch_misses                      88                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                681605                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        7882586                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            11237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      6718129                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    245372                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           232794                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     7776513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 36815                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        72174                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2564                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  681517                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 238                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          7880930                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.852454                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.209016                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                6652337     84.41%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  25014      0.32%     84.73% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 244499      3.10%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  20634      0.26%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 250669      3.18%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  41384      0.53%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  79294      1.01%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  79937      1.01%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 487162      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            7880930                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.031128                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.852275                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 183913                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             6856148                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  256094                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              494434                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                18167                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              66307                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 248                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              5911673                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 995                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                18167                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 298816                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               3095252                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         8011                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  557639                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             3830871                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              5767656                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 128                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              2092114                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1642222                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                66665                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           5099611                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             8484254                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4467104                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         4017145                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             3711341                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1388270                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              181                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          166                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3328803                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            1112240                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            438881                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads          359692                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores         156565                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  5754028                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               189                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 5512772                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            5317                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1750400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       707863                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      7880930                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.699508                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.152045                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4520283     57.36%     57.36% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2225357     28.24%     85.59% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            695019      8.82%     94.41% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            196353      2.49%     96.90% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4             99353      1.26%     98.17% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             53211      0.68%     98.84% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             33189      0.42%     99.26% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             19603      0.25%     99.51% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             38562      0.49%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       7880930                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  3067      8.51%      8.51% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      8.51% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      8.51% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      8.51% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      8.51% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      8.51% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult               8236     22.84%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     31.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                24165     67.02%     98.36% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 590      1.64%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1486607     26.97%     26.97% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  6      0.00%     26.97% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     26.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           1713223     31.08%     58.04% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.04% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.04% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           852365     15.46%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1128884     20.48%     93.98% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            331683      6.02%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              5512772                       # Type of FU issued
system.cpu14.iq.rate                         0.699361                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     36058                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006541                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         13218107                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         4641959                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2453917                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads           5729742                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          2862726                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      2860699                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2679836                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               2868990                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2730                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       565147                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       298883                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       116707                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                18167                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               1031192                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              742460                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           5755116                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              83                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             1112240                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             438881                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              163                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                44561                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              591972                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          300                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                363                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             5509966                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1127142                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2806                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                         899                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1458108                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 221623                       # Number of branches executed
system.cpu14.iew.exec_stores                   330966                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.699005                       # Inst execution rate
system.cpu14.iew.wb_sent                      5380012                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     5314616                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 4336152                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 5629015                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.674222                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.770322                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts       1748786                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           133                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             299                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      7579927                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.528272                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.227038                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      5449419     71.89%     71.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1312453     17.31%     89.21% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       480042      6.33%     95.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       131524      1.74%     97.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        11077      0.15%     97.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        77924      1.03%     98.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         8578      0.11%     98.56% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        19525      0.26%     98.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        89385      1.18%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      7579927                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            4004260                       # Number of instructions committed
system.cpu14.commit.committedOps              4004260                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       687091                       # Number of memory references committed
system.cpu14.commit.loads                      547093                       # Number of loads committed
system.cpu14.commit.membars                        20                       # Number of memory barriers committed
system.cpu14.commit.branches                   185440                       # Number of branches committed
system.cpu14.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1446831                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              65818                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          447      0.01%      0.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         751678     18.77%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      1712765     42.77%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       852257     21.28%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        547113     13.66%     96.50% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       139998      3.50%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         4004260                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               89385                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   13012136                       # The number of ROB reads
system.cpu14.rob.rob_writes                  11734901                       # The number of ROB writes
system.cpu14.timesIdled                            72                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     910608                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   4003817                       # Number of Instructions Simulated
system.cpu14.committedOps                     4003817                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.968768                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.968768                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.507932                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.507932                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3996138                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1982782                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 4016099                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                2835915                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   301                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           55139                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          58.807495                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1032958                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           55201                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.712668                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       810250290                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    58.807495                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.918867                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.918867                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2353548                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2353548                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       937621                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        937621                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        95274                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        95274                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           24                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           19                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1032895                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1032895                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1032895                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1032895                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        71473                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        71473                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        44700                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        44700                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       116173                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       116173                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       116173                       # number of overall misses
system.cpu14.dcache.overall_misses::total       116173                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   7194517308                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   7194517308                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   6763321580                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   6763321580                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        25542                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        25542                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  13957838888                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  13957838888                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  13957838888                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  13957838888                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1009094                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1009094                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       139974                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       139974                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1149068                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1149068                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1149068                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1149068                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.070829                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.070829                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.319345                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.319345                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.101102                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.101102                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.101102                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.101102                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 100660.631399                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 100660.631399                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 151304.733333                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 151304.733333                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         8514                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         8514                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 120147.012542                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 120147.012542                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 120147.012542                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 120147.012542                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       223186                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          222                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8262                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    27.013556                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    17.076923                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        51248                       # number of writebacks
system.cpu14.dcache.writebacks::total           51248                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        48339                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        48339                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        12505                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        12505                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        60844                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        60844                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        60844                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        60844                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        23134                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        23134                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        32195                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        32195                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        55329                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        55329                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        55329                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        55329                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2512059183                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2512059183                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   3938594169                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   3938594169                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   6450653352                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   6450653352                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   6450653352                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   6450653352                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022926                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022926                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.230007                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.230007                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048151                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048151                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048151                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048151                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 108587.325279                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 108587.325279                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 122335.585308                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 122335.585308                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 116587.202950                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 116587.202950                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 116587.202950                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 116587.202950                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              84                       # number of replacements
system.cpu14.icache.tags.tagsinuse         325.291452                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            681008                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             462                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1474.043290                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   325.291452                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.635335                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.635335                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1363496                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1363496                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       681008                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        681008                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       681008                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         681008                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       681008                       # number of overall hits
system.cpu14.icache.overall_hits::total        681008                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          509                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          509                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          509                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          509                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          509                       # number of overall misses
system.cpu14.icache.overall_misses::total          509                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     11118897                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     11118897                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     11118897                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     11118897                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     11118897                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     11118897                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       681517                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       681517                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       681517                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       681517                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       681517                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       681517                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000747                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000747                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000747                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000747                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000747                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000747                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 21844.591356                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 21844.591356                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 21844.591356                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 21844.591356                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 21844.591356                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 21844.591356                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu14.icache.writebacks::total              84                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           47                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           47                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           47                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          462                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          462                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          462                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      9094113                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      9094113                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      9094113                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      9094113                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      9094113                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      9094113                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000678                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000678                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000678                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000678                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 19684.227273                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 19684.227273                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 19684.227273                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 19684.227273                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 19684.227273                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 19684.227273                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                252434                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          118949                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             548                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             179364                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                170193                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.886934                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 66482                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1108809                       # DTB read hits
system.cpu15.dtb.read_misses                     6679                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                1115488                       # DTB read accesses
system.cpu15.dtb.write_hits                    276741                       # DTB write hits
system.cpu15.dtb.write_misses                   58402                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                335143                       # DTB write accesses
system.cpu15.dtb.data_hits                    1385550                       # DTB hits
system.cpu15.dtb.data_misses                    65081                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                1450631                       # DTB accesses
system.cpu15.itb.fetch_hits                    689335                       # ITB hits
system.cpu15.itb.fetch_misses                      70                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                689405                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7872084                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            12366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      6801377                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    252434                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           236676                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7763661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 36993                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        73704                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2137                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  689335                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 245                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7870399                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.864172                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.223229                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                6629544     84.23%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  24819      0.32%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 245401      3.12%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  21262      0.27%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 250617      3.18%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  41717      0.53%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  79391      1.01%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  86613      1.10%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 491035      6.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7870399                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.032067                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.863987                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 185501                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             6833156                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  262890                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              496888                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                18260                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              66429                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 249                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              5990082                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 954                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                18260                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 301476                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               3031027                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        14971                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  566149                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             3864812                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              5844210                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  43                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              2084506                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1654935                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                91148                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           5151476                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             8580909                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4563742                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         4017162                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             3757054                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1394422                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              256                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          243                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3341466                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            1131177                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            444276                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads          364450                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores         179525                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  5830858                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               259                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 5556519                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5504                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1758906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       714545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7870399                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.706002                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.166939                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4503429     57.22%     57.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2224126     28.26%     85.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            697511      8.86%     94.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            199461      2.53%     96.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             93839      1.19%     98.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             53096      0.67%     98.74% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             35229      0.45%     99.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             22886      0.29%     99.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             40822      0.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7870399                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  3201     11.23%     11.23% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     11.23% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     11.23% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     11.23% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     11.23% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult               8238     28.91%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     40.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                16368     57.45%     97.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 685      2.40%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1533617     27.60%     27.60% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  6      0.00%     27.60% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     27.60% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           1717467     30.91%     58.51% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     58.51% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     58.51% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           852377     15.34%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.85% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1117220     20.11%     93.96% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            335828      6.04%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              5556519                       # Type of FU issued
system.cpu15.iq.rate                         0.705851                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     28492                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.005128                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         13279221                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         4723046                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2522236                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads           5738212                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          2867047                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      2864942                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2711781                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               2873226                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2931                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       567624                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       300139                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        86725                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                18260                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                988703                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              725892                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           5832067                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             115                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             1131177                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             444276                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              233                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                44024                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              576143                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          300                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                374                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             5553691                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1115488                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2828                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                         950                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1450631                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 228219                       # Number of branches executed
system.cpu15.iew.exec_stores                   335143                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.705492                       # Inst execution rate
system.cpu15.iew.wb_sent                      5452939                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     5387178                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 4379885                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5680470                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.684339                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.771043                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts       1756554                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           176                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             312                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7566877                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.538226                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.247250                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      5422561     71.66%     71.66% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1314936     17.38%     89.04% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       480706      6.35%     95.39% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       133597      1.77%     97.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        11102      0.15%     97.30% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        79889      1.06%     98.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        10823      0.14%     98.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        19343      0.26%     98.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        93920      1.24%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7566877                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            4072691                       # Number of instructions committed
system.cpu15.commit.committedOps              4072691                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       707690                       # Number of memory references committed
system.cpu15.commit.loads                      563553                       # Number of loads committed
system.cpu15.commit.membars                        20                       # Number of memory barriers committed
system.cpu15.commit.branches                   191709                       # Number of branches committed
system.cpu15.commit.fp_insts                  2864173                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1515156                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              65876                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          484      0.01%      0.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         795342     19.53%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      1716884     42.16%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       852269     20.93%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        563573     13.84%     96.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       144137      3.54%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         4072691                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               93920                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   13069684                       # The number of ROB reads
system.cpu15.rob.rob_writes                  11888294                       # The number of ROB writes
system.cpu15.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     921110                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   4072211                       # Number of Instructions Simulated
system.cpu15.committedOps                     4072211                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.933123                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.933123                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.517298                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.517298                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                4058228                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2032441                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 4016137                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                2835954                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   357                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           54412                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          58.783725                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1052753                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           54474                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.325788                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       829226835                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    58.783725                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.918496                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.918496                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         2396588                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        2396588                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       957136                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        957136                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        95556                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        95556                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           24                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           18                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1052692                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1052692                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1052692                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1052692                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        69689                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        69689                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        48557                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        48557                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       118246                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       118246                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       118246                       # number of overall misses
system.cpu15.dcache.overall_misses::total       118246                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   6690517920                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   6690517920                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   7546099718                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   7546099718                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        23220                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  14236617638                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  14236617638                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  14236617638                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  14236617638                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1026825                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1026825                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       144113                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       144113                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1170938                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1170938                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1170938                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1170938                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.067868                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.067868                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.336937                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.336937                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.100984                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.100984                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.100984                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.100984                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 96005.365553                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 96005.365553                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 155407.041580                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 155407.041580                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         7740                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         7740                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 120398.302167                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 120398.302167                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 120398.302167                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 120398.302167                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       197989                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets           85                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            7133                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    27.756764                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    10.625000                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        51258                       # number of writebacks
system.cpu15.dcache.writebacks::total           51258                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        47389                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        47389                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        16228                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        16228                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        63617                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        63617                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        63617                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        63617                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        22300                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        22300                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        32329                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        32329                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        54629                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        54629                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        54629                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        54629                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2367658647                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2367658647                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   3970207953                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3970207953                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   6337866600                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   6337866600                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   6337866600                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   6337866600                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021717                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021717                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.224331                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.224331                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.046654                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.046654                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.046654                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.046654                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 106173.033498                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 106173.033498                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 122806.395280                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 122806.395280                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 116016.522360                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 116016.522360                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 116016.522360                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 116016.522360                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              84                       # number of replacements
system.cpu15.icache.tags.tagsinuse         322.446243                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            688824                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             459                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1500.705882                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   322.446243                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.629778                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.629778                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1379129                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1379129                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       688824                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        688824                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       688824                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         688824                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       688824                       # number of overall hits
system.cpu15.icache.overall_hits::total        688824                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          511                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          511                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          511                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          511                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          511                       # number of overall misses
system.cpu15.icache.overall_misses::total          511                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     14401044                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     14401044                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     14401044                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     14401044                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     14401044                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     14401044                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       689335                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       689335                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       689335                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       689335                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       689335                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       689335                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000741                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000741                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 28182.082192                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 28182.082192                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 28182.082192                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 28182.082192                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 28182.082192                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 28182.082192                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu15.icache.writebacks::total              84                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           52                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           52                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           52                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          459                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          459                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          459                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     11116575                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     11116575                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     11116575                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     11116575                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     11116575                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     11116575                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000666                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000666                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000666                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000666                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 24219.117647                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 24219.117647                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 24219.117647                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 24219.117647                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 24219.117647                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 24219.117647                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    139224                       # number of replacements
system.l2.tags.tagsinuse                 13831.359088                       # Cycle average of tags in use
system.l2.tags.total_refs                     1107263                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    155599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.116132                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6037631000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11125.763867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      724.773741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      296.820601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       89.910391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      120.420817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        7.089254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      118.611727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.508285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      120.439534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.063446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      112.744548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.017994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      117.609780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.240409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      118.698561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.465453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      115.881094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.048598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      116.241469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.055677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       89.365442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      117.642067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.041127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       86.538957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        7.682925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       87.030208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.063017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       82.167250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.113756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       88.550963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.330018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       85.428112                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.679063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.044237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.018116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.005488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.007350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.007239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.007351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.006881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.007178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.007245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.007073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.007095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.005454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.007180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.005282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.005312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.005015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.005405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.005214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.844199                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2014                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13823                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999451                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 229110720                       # Number of tag accesses
system.l2.tags.data_accesses                229110720                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       817953                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           817953                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6556                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6556                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            28423                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            25971                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            26009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            25948                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            26201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            25914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            25996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            25864                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            26403                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            26009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            25879                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            25866                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            26287                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            25993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            25890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            25843                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                418496                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11759                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data        26677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        16406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        18012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        16479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        21572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        16600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        18577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        17057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        25547                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        17824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        18204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        17766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        22690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        17771                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        19904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        19617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            310703                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5648                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               55100                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 274                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               42377                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               44021                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 444                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               42427                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 384                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               47773                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 438                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               42514                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 376                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               44573                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 440                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               42921                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 385                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               51950                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               43833                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 385                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               44083                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 442                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               43632                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 460                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               48977                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               43764                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 444                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               45794                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 432                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               45460                       # number of demand (read+write) hits
system.l2.demand_hits::total                   740958                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5648                       # number of overall hits
system.l2.overall_hits::cpu00.data              55100                       # number of overall hits
system.l2.overall_hits::cpu01.inst                274                       # number of overall hits
system.l2.overall_hits::cpu01.data              42377                       # number of overall hits
system.l2.overall_hits::cpu02.inst                383                       # number of overall hits
system.l2.overall_hits::cpu02.data              44021                       # number of overall hits
system.l2.overall_hits::cpu03.inst                444                       # number of overall hits
system.l2.overall_hits::cpu03.data              42427                       # number of overall hits
system.l2.overall_hits::cpu04.inst                384                       # number of overall hits
system.l2.overall_hits::cpu04.data              47773                       # number of overall hits
system.l2.overall_hits::cpu05.inst                438                       # number of overall hits
system.l2.overall_hits::cpu05.data              42514                       # number of overall hits
system.l2.overall_hits::cpu06.inst                376                       # number of overall hits
system.l2.overall_hits::cpu06.data              44573                       # number of overall hits
system.l2.overall_hits::cpu07.inst                440                       # number of overall hits
system.l2.overall_hits::cpu07.data              42921                       # number of overall hits
system.l2.overall_hits::cpu08.inst                385                       # number of overall hits
system.l2.overall_hits::cpu08.data              51950                       # number of overall hits
system.l2.overall_hits::cpu09.inst                441                       # number of overall hits
system.l2.overall_hits::cpu09.data              43833                       # number of overall hits
system.l2.overall_hits::cpu10.inst                385                       # number of overall hits
system.l2.overall_hits::cpu10.data              44083                       # number of overall hits
system.l2.overall_hits::cpu11.inst                442                       # number of overall hits
system.l2.overall_hits::cpu11.data              43632                       # number of overall hits
system.l2.overall_hits::cpu12.inst                460                       # number of overall hits
system.l2.overall_hits::cpu12.data              48977                       # number of overall hits
system.l2.overall_hits::cpu13.inst                383                       # number of overall hits
system.l2.overall_hits::cpu13.data              43764                       # number of overall hits
system.l2.overall_hits::cpu14.inst                444                       # number of overall hits
system.l2.overall_hits::cpu14.data              45794                       # number of overall hits
system.l2.overall_hits::cpu15.inst                432                       # number of overall hits
system.l2.overall_hits::cpu15.data              45460                       # number of overall hits
system.l2.overall_hits::total                  740958                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 29                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          10576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data           5900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data           6024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data           5846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data           6424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data           5871                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data           6048                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data           5911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data           6613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data           5850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data           6152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data           5896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data           6446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data           5805                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data           6178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data           6363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101903                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2500                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data         3394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data         3577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data         3663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data         3663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data         3525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data         3617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data         3655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data         3565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data         3580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data         2745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data         3606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data         2643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data         2635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data         2582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data         2712                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data         2610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51772                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2024                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             13970                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               206                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              9477                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              9687                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              9509                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              9949                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              9488                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              9703                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              9476                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             10193                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              8595                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              9758                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              8539                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              9081                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              8387                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              8890                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              8973                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156175                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2024                       # number of overall misses
system.l2.overall_misses::cpu00.data            13970                       # number of overall misses
system.l2.overall_misses::cpu01.inst              206                       # number of overall misses
system.l2.overall_misses::cpu01.data             9477                       # number of overall misses
system.l2.overall_misses::cpu02.inst               35                       # number of overall misses
system.l2.overall_misses::cpu02.data             9687                       # number of overall misses
system.l2.overall_misses::cpu03.inst               13                       # number of overall misses
system.l2.overall_misses::cpu03.data             9509                       # number of overall misses
system.l2.overall_misses::cpu04.inst               16                       # number of overall misses
system.l2.overall_misses::cpu04.data             9949                       # number of overall misses
system.l2.overall_misses::cpu05.inst               17                       # number of overall misses
system.l2.overall_misses::cpu05.data             9488                       # number of overall misses
system.l2.overall_misses::cpu06.inst               24                       # number of overall misses
system.l2.overall_misses::cpu06.data             9703                       # number of overall misses
system.l2.overall_misses::cpu07.inst               16                       # number of overall misses
system.l2.overall_misses::cpu07.data             9476                       # number of overall misses
system.l2.overall_misses::cpu08.inst               14                       # number of overall misses
system.l2.overall_misses::cpu08.data            10193                       # number of overall misses
system.l2.overall_misses::cpu09.inst               14                       # number of overall misses
system.l2.overall_misses::cpu09.data             8595                       # number of overall misses
system.l2.overall_misses::cpu10.inst               15                       # number of overall misses
system.l2.overall_misses::cpu10.data             9758                       # number of overall misses
system.l2.overall_misses::cpu11.inst               14                       # number of overall misses
system.l2.overall_misses::cpu11.data             8539                       # number of overall misses
system.l2.overall_misses::cpu12.inst               31                       # number of overall misses
system.l2.overall_misses::cpu12.data             9081                       # number of overall misses
system.l2.overall_misses::cpu13.inst               16                       # number of overall misses
system.l2.overall_misses::cpu13.data             8387                       # number of overall misses
system.l2.overall_misses::cpu14.inst               18                       # number of overall misses
system.l2.overall_misses::cpu14.data             8890                       # number of overall misses
system.l2.overall_misses::cpu15.inst               27                       # number of overall misses
system.l2.overall_misses::cpu15.data             8973                       # number of overall misses
system.l2.overall_misses::total                156175                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        19737                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        39474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        39474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        37152                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        37152                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       496908                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   2337006634                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   1305993114                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   1333747243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   1293848469                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   1422531756                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   1300142166                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   1338803884                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   1308105784                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   1463706772                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   1294658912                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   1362259806                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   1305124394                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   1427032881                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   1282311777                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   1368106490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   1408578818                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22551958900                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    446173187                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     45153467                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      7088572                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      2043263                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      2742282                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      2802654                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      3355290                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      2183377                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      2162943                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      2008530                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      2198934                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      2147850                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      5816610                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      2701647                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      2901339                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      5388201                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    536868146                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    751023542                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data    791318592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data    810337848                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data    810339378                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data    779744928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data    800084662                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data    807973854                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data    788580525                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data    791575788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data    607461930                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data    797422763                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data    584726226                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data    582862725                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data    571181412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data    599884662                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data    577396328                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11451915163                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    446173187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   3088030176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     45153467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   2097311706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      7088572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   2144085091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2043263                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   2104187847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      2742282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   2202276684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      2802654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   2100226828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      3355290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   2146777738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      2183377                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   2096686309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      2162943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   2255282560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      2008530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   1902120842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      2198934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   2159682569                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      2147850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   1889850620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      5816610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   2009895606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      2701647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   1853493189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      2901339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   1967991152                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      5388201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   1985975146                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34540742209                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    446173187                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   3088030176                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     45153467                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   2097311706                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      7088572                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   2144085091                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2043263                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   2104187847                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      2742282                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   2202276684                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      2802654                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   2100226828                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      3355290                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   2146777738                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      2183377                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   2096686309                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      2162943                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   2255282560                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      2008530                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   1902120842                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      2198934                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   2159682569                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      2147850                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   1889850620                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      5816610                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   2009895606                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      2701647                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   1853493189                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      2901339                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   1967991152                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      5388201                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   1985975146                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34540742209                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       817953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       817953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6556                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6556                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               34                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        38999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        31871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        32033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        31794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        32625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        31785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        32044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        31775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        33016                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        31859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        32031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        31762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        32733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        31798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        32068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        32206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            520399                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7672                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14259                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data        30071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        19983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        21675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        20142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        25097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        20217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        22232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        20622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        29127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        20569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        21810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        20409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data        25325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        20353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        22616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data        22227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7672                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           69070                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             480                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           51854                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           53708                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           51936                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           57722                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           52002                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           54276                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             456                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           52397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           62143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           52428                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           53841                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             456                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           52171                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           58058                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           52151                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             462                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           54684                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           54433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               897133                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7672                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          69070                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            480                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          51854                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          53708                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          51936                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          57722                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          52002                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          54276                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            456                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          52397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          62143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          52428                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          53841                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            456                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          52171                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          58058                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          52151                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            462                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          54684                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          54433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              897133                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.852941                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.271186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.185121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.188056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.183871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.196904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.184710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.188740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.186027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.200297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.183622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.192064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.185631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.196927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.182559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.192653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.197572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.195817                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.263816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.429167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.083732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.028446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.040000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.037363                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.060000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.035088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.035088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.030769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.037500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.030702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.063136                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.040100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.038961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.058824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.175328                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.112866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.179002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.168997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.181859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.140455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.178909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.164403                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.172874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.122910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.133453                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.165337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.129502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.104047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.126861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.119915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.117425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142829                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.263816                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.202259                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.429167                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.182763                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.083732                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.180364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.028446                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.183091                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.040000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.172361                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.037363                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.182455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.060000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.178771                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.035088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.180850                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.035088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.164025                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.030769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.163939                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.037500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.181237                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.030702                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.163673                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.063136                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.156413                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.040100                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.160821                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.038961                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.162570                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.058824                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.164845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.174082                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.263816                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.202259                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.429167                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.182763                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.083732                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.180364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.028446                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.183091                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.040000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.172361                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.037363                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.182455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.060000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.178771                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.035088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.180850                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.035088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.164025                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.030769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.163939                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.037500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.181237                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.030702                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.163673                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.063136                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.156413                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.040100                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.160821                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.038961                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.162570                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.058824                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.164845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.174082                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  9868.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        19737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data        19737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17134.758621                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 220972.639372                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 221354.765085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 221405.584827                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 221322.009750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 221440.186177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 221451.569750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 221363.076058                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 221300.251057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 221337.784969                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 221309.215726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 221433.648570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 221357.597354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 221382.699504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 220897.808269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 221448.120751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 221370.236995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 221308.095934                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220441.297925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 219191.587379                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 202530.628571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 157174.076923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 171392.625000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst       164862                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 139803.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 136461.062500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 154495.928571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 143466.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 146595.600000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 153417.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 187632.580645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 168852.937500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 161185.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst       199563                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 214747.258400                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221279.770772                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 221224.096170                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 221222.453726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 221222.871417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 221204.234894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 221201.178325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 221059.877975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 221200.708275                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 221110.555307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 221297.606557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 221137.760122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 221235.802497                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 221200.275142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 221216.658404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 221196.409292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 221224.646743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 221199.010334                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220441.297925                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221047.256693                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 219191.587379                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 221305.445394                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 202530.628571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 221336.336430                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 157174.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 221283.820276                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 171392.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 221356.586994                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst       164862                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 221356.115936                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 139803.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 221248.865093                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 136461.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 221262.801710                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 154495.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 221257.977043                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 143466.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 221305.508086                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 146595.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 221324.305083                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 153417.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 221319.899286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 187632.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 221329.766105                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 168852.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 220995.968642                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 161185.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 221371.333183                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst       199563                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 221327.888777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 221166.910255                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220441.297925                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221047.256693                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 219191.587379                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 221305.445394                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 202530.628571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 221336.336430                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 157174.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 221283.820276                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 171392.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 221356.586994                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst       164862                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 221356.115936                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 139803.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 221248.865093                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 136461.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 221262.801710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 154495.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 221257.977043                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 143466.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 221305.508086                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 146595.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 221324.305083                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 153417.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 221319.899286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 187632.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 221329.766105                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 168852.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 220995.968642                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 161185.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 221371.333183                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst       199563                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 221327.888777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 221166.910255                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              66690                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              836                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7328                       # number of cycles access was blocked
system.l2.blocked::no_targets                       9                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.100710                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    92.888889                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                91751                       # number of writebacks
system.l2.writebacks::total                     91751                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           214                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           87                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 301                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                301                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            29                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        10576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data         5900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data         6024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data         5846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data         6424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data         5871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data         6048                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data         5911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data         6613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data         5850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data         6152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data         5896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data         6446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data         5805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data         6178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data         6363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101903                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2014                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2286                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data         3391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data         3573                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data         3656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data         3656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data         3518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data         3610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data         3647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data         3561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data         3571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data         2742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data         3601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data         2639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data         2629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data         2578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data         2706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data         2607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51685                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        13967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         9473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         9680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         9502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         9942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         9481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         9695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         9472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        10184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         8592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         9753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         8535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         9075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         8383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         8884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         8970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            155874                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        13967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         9473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         9680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         9502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         9942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         9481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         9695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         9472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        10184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         8592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         9753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         8535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         9075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         8383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         8884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         8970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           155874                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        30816                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        29107                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        13813                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        27542                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        28242                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        27224                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        12953                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        28470                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        27358                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        27944                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        28738                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        26098                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        26826                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        27708                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        27698                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        13487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       404024                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        15052                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        15136                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        30188                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   2281301112                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   1274937025                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   1301999568                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   1263064141                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   1388734398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   1269237388                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   1306978307                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   1276967465                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   1428838425                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   1263844829                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   1329843464                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   1274074211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   1393122550                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   1251728147                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   1335604427                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   1375064915                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22015340372                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    434140375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     43148532                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4101081                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst       215371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       436664                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       215626                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1511409                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       215041                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       437927                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst       215707                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst       217240                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      3665028                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       430167                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       865261                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3030292                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    492845721                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    732700318                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data    771951065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data    789999459                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data    790129861                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data    760009306                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data    779987916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data    787818797                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data    769431780                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data    771718307                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data    592594099                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data    777889482                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data    570189079                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data    568107273                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data    557035798                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data    584822831                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data    563227505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11167612876                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    434140375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   3014001430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     43148532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   2046888090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4101081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   2091999027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       215371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   2053194002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       436664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   2148743704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       215626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   2049225304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1511409                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   2094797104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       215041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   2046399245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       437927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   2200556732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       215707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   1856438928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   2107732946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       217240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   1844263290                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      3665028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   1961229823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       430167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   1808763945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       865261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   1920427258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3030292                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   1938292420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33675798969                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    434140375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   3014001430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     43148532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   2046888090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4101081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   2091999027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       215371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   2053194002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       436664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   2148743704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       215626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   2049225304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1511409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   2094797104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       215041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   2046399245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       437927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   2200556732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       215707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   1856438928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   2107732946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       217240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   1844263290                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      3665028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   1961229823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       430167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   1808763945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       865261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   1920427258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3030292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   1938292420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33675798969                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.852941                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.271186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.185121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.188056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.183871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.196904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.184710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.188740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.186027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.200297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.183622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.192064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.185631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.196927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.182559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.192653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.197572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.195817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.262513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.416667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.045455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.002188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.005000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.002198                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.017500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.002193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.005013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.002198                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.002193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.034623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.005013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.008658                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.030501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.112766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.178802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.168674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.181511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.140176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.178563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.164043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.172680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.122601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.133307                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.165108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.129306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.103810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.126664                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.119650                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.117290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142589                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.262513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.202215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.416667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.182686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.045455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.180234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.002188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.182956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.005000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.172239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.002198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.182320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.017500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.178624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.002193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.180774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.005013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.163880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.002198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.163882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.181144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.002193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.163597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.034623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.156309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.005013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.160745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.008658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.162461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.030501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.164790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173747                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.262513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.202215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.416667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.182686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.045455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.180234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.002188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.182956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.005000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.172239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.002198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.182320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.017500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.178624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.002193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.180774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.005013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.163880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.002198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.163882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.181144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.002193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.163597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.034623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.156309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.005013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.160745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.008658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.162461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.030501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.164790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173747                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        15408                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14553.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        13813                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        13771                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        14121                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        13612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        12953                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        14235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        13679                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        13972                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        14369                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        13049                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        13413                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        13854                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13849                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        13487                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13931.862069                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15052                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        15136                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        15094                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215705.475794                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 216091.021186                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 216135.386454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 216056.130859                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 216179.078144                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 216187.598024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 216100.910549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 216032.391304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 216065.087706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 216041.851111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 216164.412224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 216091.284091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 216122.021409                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 215629.310422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 216187.184688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 216103.239824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 216042.122136                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215561.258689                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215742.660000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215846.368421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       215371                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       218332                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       215626                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 215915.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       215041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 218963.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst       215707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       217240                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215589.882353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215083.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 216315.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 216449.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215593.053806                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216072.048953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 216051.235656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 216083.003009                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216118.670952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216034.481524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216063.134626                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 216018.315602                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216071.828138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216107.058807                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216117.468636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216020.405998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216062.553619                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216092.534424                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216072.846393                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216120.780118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216044.305715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216070.675747                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215561.258689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215794.474834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215742.660000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 216076.014990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215846.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 216115.601963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       215371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 216080.193854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       218332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 216127.912291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       215626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 216140.207151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 215915.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 216069.840536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       215041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 216047.217589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 218963.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 216079.804792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       215707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 216065.983240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 216111.242284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       217240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 216082.400703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215589.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 216113.479118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215083.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 215765.709770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 216315.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 216166.958352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 216449.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 216086.111483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 216045.004099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215561.258689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215794.474834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215742.660000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 216076.014990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215846.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 216115.601963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       215371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 216080.193854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       218332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 216127.912291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       215626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 216140.207151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 215915.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 216069.840536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       215041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 216047.217589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 218963.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 216079.804792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       215707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 216065.983240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 216111.242284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       217240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 216082.400703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215589.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 216113.479118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215083.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 215765.709770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 216315.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 216166.958352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 216449.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 216086.111483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 216045.004099                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              53970                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        91751                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46543                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              439                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101842                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101836                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53971                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       450428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 450428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15843648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15843648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              423                       # Total snoops (count)
system.membus.snoop_fanout::samples            339586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  339586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              339586                       # Request fanout histogram
system.membus.reqLayer0.occupancy           840396789                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          779030000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1804082                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       894785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17805                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            931                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          483                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          448                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            380960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       909704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8228                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          115144                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             377                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           522124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          522124                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14259                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       366702                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       207942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       155766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       156073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       174046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       156226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       163666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       157697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       187340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       157510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       162334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       157026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       175028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       156924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       165146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       163468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2694564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       949120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8328384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        37248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6376832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      6604096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      6383168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7126144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        34432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6392384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6676544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      6445888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      7678656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        34432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6502784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6625920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      6476672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        38080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7214336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      6479232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      6778688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6763200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110292032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          145593                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1046455                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076814                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.840115                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1029817     98.41%     98.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6621      0.63%     99.04% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1630      0.16%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1077      0.10%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    840      0.08%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    793      0.08%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    678      0.06%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    592      0.06%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    576      0.06%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    549      0.05%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   490      0.05%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   491      0.05%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   472      0.05%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   457      0.04%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   478      0.05%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   718      0.07%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   176      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1046455                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4016665583                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             39.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27057935                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         244273519                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1690154                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         183185604                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1476721                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         190234098                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1612557                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         183563996                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1415185                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         204925145                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1606749                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        183663680                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1416322                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        192777827                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1605576                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        185628930                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1405916                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        220376640                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1606811                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        184998901                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1415169                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        191198475                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1613712                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        184589396                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1737780                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        205938981                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1412869                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        184381047                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1629980                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        194421513                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1617778                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        192053028                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
