

================================================================
== Vivado HLS Report for 'getConvolutionResult'
================================================================
* Date:           Thu Apr  5 18:47:14 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        SobelMatrixMultiplier
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020iclg400-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   28|   28|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   12|   12|         5|          1|          1|     9|    yes   |
        |- Row_Col  |   12|   12|         5|          1|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|   3949|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     30|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    174|
|Register         |        0|      -|     833|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     833|   4217|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |getConvolutionResbkb_U1  |getConvolutionResbkb  |        0|      0|  0|  15|
    |getConvolutionResbkb_U2  |getConvolutionResbkb  |        0|      0|  0|  15|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  30|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |tmp_3_i_fu_439_p2                 |     *    |      3|  0|   20|          32|          32|
    |tmp_8_i1_fu_707_p2                |     *    |      3|  0|   20|          32|          32|
    |ap_return                         |     +    |      0|  0|   39|          32|          32|
    |col_1_fu_493_p2                   |     +    |      0|  0|   10|           1|           2|
    |col_fu_225_p2                     |     +    |      0|  0|   10|           1|           2|
    |indvar_flatten_next1_fu_454_p2    |     +    |      0|  0|   13|           4|           1|
    |indvar_flatten_next_fu_186_p2     |     +    |      0|  0|   13|           4|           1|
    |row_fu_206_p2                     |     +    |      0|  0|   10|           1|           2|
    |row_s_fu_474_p2                   |     +    |      0|  0|   10|           1|           2|
    |summation_1_fu_711_p2             |     +    |      0|  0|   39|          32|          32|
    |summation_fu_443_p2               |     +    |      0|  0|   39|          32|          32|
    |tmp_10_fu_302_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_19_fu_345_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_20_fu_351_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_21_fu_357_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_25_fu_387_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_34_fu_528_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_35_fu_534_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_36_fu_540_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_40_fu_570_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_49_fu_613_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_4_fu_260_p2                   |     -    |      0|  0|   15|           7|           7|
    |tmp_50_fu_619_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_51_fu_625_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_55_fu_655_p2                  |     -    |      0|  0|   15|           7|           7|
    |tmp_5_fu_266_p2                   |     -    |      0|  0|   15|           7|           7|
    |tmp_6_fu_272_p2                   |     -    |      0|  0|   15|           7|           7|
    |tmp_15_fu_412_p2                  |    and   |      0|  0|  103|          96|          96|
    |tmp_30_fu_430_p2                  |    and   |      0|  0|  103|          96|          96|
    |tmp_45_fu_680_p2                  |    and   |      0|  0|  103|          96|          96|
    |tmp_60_fu_698_p2                  |    and   |      0|  0|  103|          96|          96|
    |exitcond_flatten1_fu_448_p2       |   icmp   |      0|  0|    9|           4|           4|
    |exitcond_flatten_fu_180_p2        |   icmp   |      0|  0|    9|           4|           4|
    |exitcond_i1_fu_460_p2             |   icmp   |      0|  0|    8|           2|           2|
    |exitcond_i_fu_192_p2              |   icmp   |      0|  0|    8|           2|           2|
    |tmp_17_fu_329_p2                  |   icmp   |      0|  0|   11|           7|           7|
    |tmp_2_fu_244_p2                   |   icmp   |      0|  0|   11|           7|           7|
    |tmp_32_fu_512_p2                  |   icmp   |      0|  0|   11|           7|           7|
    |tmp_47_fu_597_p2                  |   icmp   |      0|  0|   11|           7|           7|
    |tmp_13_fu_312_p2                  |   lshr   |      0|  0|  311|          96|          96|
    |tmp_14_fu_406_p2                  |   lshr   |      0|  0|  311|           2|          96|
    |tmp_28_fu_397_p2                  |   lshr   |      0|  0|  311|          96|          96|
    |tmp_29_fu_424_p2                  |   lshr   |      0|  0|  311|           2|          96|
    |tmp_43_fu_580_p2                  |   lshr   |      0|  0|  311|          96|          96|
    |tmp_44_fu_674_p2                  |   lshr   |      0|  0|  311|           2|          96|
    |tmp_58_fu_665_p2                  |   lshr   |      0|  0|  311|          96|          96|
    |tmp_59_fu_692_p2                  |   lshr   |      0|  0|  311|           2|          96|
    |tmp_15_i_cast_mid2_v_fu_506_p2    |    or    |      0|  0|   14|           7|           5|
    |tmp_7_i_cast_mid2_v_fu_238_p2     |    or    |      0|  0|   14|           7|           5|
    |col_i7_mid2_fu_466_p3             |  select  |      0|  0|    2|           1|           1|
    |col_i_mid2_fu_198_p3              |  select  |      0|  0|    2|           1|           1|
    |tmp_14_i_cast_mid2_v_1_fu_480_p3  |  select  |      0|  0|    2|           1|           2|
    |tmp_22_fu_363_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_23_fu_371_p3                  |  select  |      0|  0|   96|           1|          96|
    |tmp_24_fu_379_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_37_fu_546_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_38_fu_554_p3                  |  select  |      0|  0|   96|           1|          96|
    |tmp_39_fu_562_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_52_fu_631_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_53_fu_639_p3                  |  select  |      0|  0|   96|           1|          96|
    |tmp_54_fu_647_p3                  |  select  |      0|  0|    7|           1|           7|
    |tmp_6_i_cast_mid2_v_s_fu_212_p3   |  select  |      0|  0|    2|           1|           2|
    |tmp_7_fu_278_p3                   |  select  |      0|  0|    7|           1|           7|
    |tmp_8_fu_286_p3                   |  select  |      0|  0|   96|           1|          96|
    |tmp_9_fu_294_p3                   |  select  |      0|  0|    7|           1|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|    8|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|    8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    8|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|    8|           2|           1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      6|  0| 3949|        1136|        1936|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4          |   9|          2|    1|          2|
    |ap_phi_mux_row_i2_phi_fu_150_p4  |   9|          2|    2|          4|
    |ap_phi_mux_row_i_phi_fu_105_p4   |   9|          2|    2|          4|
    |array_r_address0                 |  15|          3|    2|          6|
    |col_i7_reg_169                   |   9|          2|    2|          4|
    |col_i_reg_124                    |   9|          2|    2|          4|
    |indvar_flatten1_reg_135          |   9|          2|    4|          8|
    |indvar_flatten_reg_90            |   9|          2|    4|          8|
    |row_i2_reg_146                   |   9|          2|    2|          4|
    |row_i_reg_101                    |   9|          2|    2|          4|
    |summation_1_i6_reg_157           |   9|          2|   32|         64|
    |summation_1_i_reg_112            |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 174|         37|   91|        188|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4         |   1|   0|    1|          0|
    |col_i7_mid2_reg_801             |   2|   0|    2|          0|
    |col_i7_reg_169                  |   2|   0|    2|          0|
    |col_i_mid2_reg_731              |   2|   0|    2|          0|
    |col_i_reg_124                   |   2|   0|    2|          0|
    |exitcond_flatten1_reg_792       |   1|   0|    1|          0|
    |exitcond_flatten_reg_722        |   1|   0|    1|          0|
    |indvar_flatten1_reg_135         |   4|   0|    4|          0|
    |indvar_flatten_reg_90           |   4|   0|    4|          0|
    |row_i2_reg_146                  |   2|   0|    2|          0|
    |row_i_reg_101                   |   2|   0|    2|          0|
    |summation_1_i6_reg_157          |  32|   0|   32|          0|
    |summation_1_i_reg_112           |  32|   0|   32|          0|
    |tmp_10_reg_752                  |   6|   0|    7|          1|
    |tmp_13_reg_757                  |  96|   0|   96|          0|
    |tmp_14_i_cast_mid2_v_1_reg_806  |   2|   0|    2|          0|
    |tmp_16_reg_772                  |  32|   0|   32|          0|
    |tmp_25_reg_762                  |   6|   0|    7|          1|
    |tmp_28_reg_767                  |  96|   0|   96|          0|
    |tmp_31_reg_777                  |  32|   0|   32|          0|
    |tmp_3_i_reg_782                 |  32|   0|   32|          0|
    |tmp_40_reg_822                  |   6|   0|    7|          1|
    |tmp_43_reg_827                  |  96|   0|   96|          0|
    |tmp_46_reg_842                  |  32|   0|   32|          0|
    |tmp_55_reg_832                  |   6|   0|    7|          1|
    |tmp_58_reg_837                  |  96|   0|   96|          0|
    |tmp_61_reg_847                  |  32|   0|   32|          0|
    |tmp_6_i_cast_mid2_v_s_reg_736   |   2|   0|    2|          0|
    |tmp_8_i1_reg_852                |  32|   0|   32|          0|
    |exitcond_flatten1_reg_792       |  64|  32|    1|          0|
    |exitcond_flatten_reg_722        |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 833|  64|  711|          4|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_start          |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_done           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_idle           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_ready          | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_return         | out |   32| ap_ctrl_hs | getConvolutionResult | return value |
|array_r_address0  | out |    2|  ap_memory |        array_r       |     array    |
|array_r_ce0       | out |    1|  ap_memory |        array_r       |     array    |
|array_r_q0        |  in |   96|  ap_memory |        array_r       |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 5, States = { 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / true
8 --> 
	13  / (exitcond_flatten1)
	9  / (!exitcond_flatten1)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	8  / true
13 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i96]* %array_r), !map !26"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !43"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @getConvolutionResult_1) nounwind"
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]

 <State 2> : 4.65ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%row_i = phi i2 [ 0, %0 ], [ %tmp_6_i_cast_mid2_v_s, %.reset ]" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%summation_1_i = phi i32 [ 0, %0 ], [ %summation, %.reset ]"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%col_i = phi i2 [ 0, %0 ], [ %col, %.reset ]"
ST_2 : Operation 22 [1/1] (1.30ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %getVerticalResult.exit.preheader.preheader, label %.reset"
ST_2 : Operation 25 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %col_i, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.37ns)   --->   "%col_i_mid2 = select i1 %exitcond_i, i2 0, i2 %col_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.56ns)   --->   "%row = add i2 1, %row_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.37ns)   --->   "%tmp_6_i_cast_mid2_v_s = select i1 %exitcond_i, i2 %row, i2 %row_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i2 %col_i_mid2 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [3 x i96]* %array_r, i64 0, i64 %tmp_2_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%array_load = load i96* %array_addr, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_2 : Operation 32 [1/1] (1.56ns)   --->   "%col = add i2 1, %col_i_mid2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 7.04ns
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6_i_cast_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_6_i_cast_mid2_v_s, i5 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7_i_cast_mid2_v = or i7 %tmp_6_i_cast_mid2_v, 31" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_3 : Operation 35 [1/2] (2.32ns)   --->   "%array_load = load i96* %array_addr, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_3 : Operation 36 [1/1] (1.48ns)   --->   "%tmp_2 = icmp ugt i7 %tmp_6_i_cast_mid2_v, %tmp_7_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_3 = call i96 @llvm.part.select.i96(i96 %array_load, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%tmp_4 = sub i7 %tmp_6_i_cast_mid2_v, %tmp_7_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%tmp_5 = sub i7 -33, %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.87ns)   --->   "%tmp_6 = sub i7 %tmp_7_i_cast_mid2_v, %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_7 = select i1 %tmp_2, i7 %tmp_4, i7 %tmp_6" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_8 = select i1 %tmp_2, i96 %tmp_3, i96 %array_load" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_9 = select i1 %tmp_2, i7 %tmp_5, i7 %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_10 = sub i7 -33, %tmp_7" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = zext i7 %tmp_9 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_3 : Operation 46 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_13 = lshr i96 %tmp_8, %tmp_11" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.77ns)   --->   "%tmp = call i96 @_ssdm_op_Mux.ap_auto.3i96.i2(i96 18446744082299486209, i96 0, i96 -4294967297, i2 %col_i_mid2)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.48ns)   --->   "%tmp_17 = icmp ugt i7 %tmp_6_i_cast_mid2_v, %tmp_7_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_18 = call i96 @llvm.part.select.i96(i96 %tmp, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_3 : Operation 50 [1/1] (1.87ns)   --->   "%tmp_19 = sub i7 %tmp_6_i_cast_mid2_v, %tmp_7_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.87ns)   --->   "%tmp_20 = sub i7 -33, %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.87ns)   --->   "%tmp_21 = sub i7 %tmp_7_i_cast_mid2_v, %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_22 = select i1 %tmp_17, i7 %tmp_19, i7 %tmp_21" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_23 = select i1 %tmp_17, i96 %tmp_18, i96 %tmp" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_24 = select i1 %tmp_17, i7 %tmp_20, i7 %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_25 = sub i7 -33, %tmp_22" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_26 = zext i7 %tmp_24 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_3 : Operation 58 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_28 = lshr i96 %tmp_23, %tmp_26" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 3.04ns
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_12 = zext i7 %tmp_10 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_14 = lshr i96 -1, %tmp_12" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_15 = and i96 %tmp_13, %tmp_14" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i96 %tmp_15 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_27 = zext i7 %tmp_25 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_29 = lshr i96 -1, %tmp_27" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_30 = and i96 %tmp_28, %tmp_29" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i96 %tmp_30 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]

 <State 5> : 8.51ns
ST_5 : Operation 67 [1/1] (8.51ns)   --->   "%tmp_3_i = mul nsw i32 %tmp_16, %tmp_31" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 2.55ns
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_6 : Operation 73 [1/1] (2.55ns)   --->   "%summation = add nsw i32 %tmp_3_i, %summation_1_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_1_i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:25]
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br label %1"

 <State 7> : 1.77ns
ST_7 : Operation 76 [1/1] (1.76ns)   --->   "br label %getVerticalResult.exit.preheader"

 <State 8> : 4.65ns
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i4 [ %indvar_flatten_next1, %getVerticalResult.exit ], [ 0, %getVerticalResult.exit.preheader.preheader ]"
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%row_i2 = phi i2 [ %tmp_14_i_cast_mid2_v_1, %getVerticalResult.exit ], [ 0, %getVerticalResult.exit.preheader.preheader ]" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%summation_1_i6 = phi i32 [ %summation_1, %getVerticalResult.exit ], [ 0, %getVerticalResult.exit.preheader.preheader ]"
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%col_i7 = phi i2 [ %col_1, %getVerticalResult.exit ], [ 0, %getVerticalResult.exit.preheader.preheader ]"
ST_8 : Operation 81 [1/1] (1.30ns)   --->   "%exitcond_flatten1 = icmp eq i4 %indvar_flatten1, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (1.73ns)   --->   "%indvar_flatten_next1 = add i4 %indvar_flatten1, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %getHorizontalResult.exit, label %getVerticalResult.exit"
ST_8 : Operation 84 [1/1] (0.95ns)   --->   "%exitcond_i1 = icmp eq i2 %col_i7, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.37ns)   --->   "%col_i7_mid2 = select i1 %exitcond_i1, i2 0, i2 %col_i7" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.56ns)   --->   "%row_s = add i2 1, %row_i2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (1.37ns)   --->   "%tmp_14_i_cast_mid2_v_1 = select i1 %exitcond_i1, i2 %row_s, i2 %row_i2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7_i9 = zext i2 %col_i7_mid2 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [3 x i96]* %array_r, i64 0, i64 %tmp_7_i9" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_8 : Operation 90 [2/2] (2.32ns)   --->   "%array_load_1 = load i96* %array_addr_1, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_8 : Operation 91 [1/1] (1.56ns)   --->   "%col_1 = add i2 1, %col_i7_mid2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.04ns
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_14_i_cast_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_14_i_cast_mid2_v_1, i5 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_15_i_cast_mid2_v = or i7 %tmp_14_i_cast_mid2_v, 31" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_9 : Operation 94 [1/2] (2.32ns)   --->   "%array_load_1 = load i96* %array_addr_1, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_9 : Operation 95 [1/1] (1.48ns)   --->   "%tmp_32 = icmp ugt i7 %tmp_14_i_cast_mid2_v, %tmp_15_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_33 = call i96 @llvm.part.select.i96(i96 %array_load_1, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_9 : Operation 97 [1/1] (1.87ns)   --->   "%tmp_34 = sub i7 %tmp_14_i_cast_mid2_v, %tmp_15_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (1.87ns)   --->   "%tmp_35 = sub i7 -33, %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (1.87ns)   --->   "%tmp_36 = sub i7 %tmp_15_i_cast_mid2_v, %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_37 = select i1 %tmp_32, i7 %tmp_34, i7 %tmp_36" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_38 = select i1 %tmp_32, i96 %tmp_33, i96 %array_load_1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_39 = select i1 %tmp_32, i7 %tmp_35, i7 %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_40 = sub i7 -33, %tmp_37" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_41 = zext i7 %tmp_39 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_9 : Operation 105 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_43 = lshr i96 %tmp_38, %tmp_41" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (1.77ns)   --->   "%tmp_1 = call i96 @_ssdm_op_Mux.ap_auto.3i96.i2(i96 -18446744073709551615, i96 -36893488147419103230, i96 -18446744073709551615, i2 %col_i7_mid2)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (1.48ns)   --->   "%tmp_47 = icmp ugt i7 %tmp_14_i_cast_mid2_v, %tmp_15_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_48 = call i96 @llvm.part.select.i96(i96 %tmp_1, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_9 : Operation 109 [1/1] (1.87ns)   --->   "%tmp_49 = sub i7 %tmp_14_i_cast_mid2_v, %tmp_15_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.87ns)   --->   "%tmp_50 = sub i7 -33, %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.87ns)   --->   "%tmp_51 = sub i7 %tmp_15_i_cast_mid2_v, %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_52 = select i1 %tmp_47, i7 %tmp_49, i7 %tmp_51" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_53 = select i1 %tmp_47, i96 %tmp_48, i96 %tmp_1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_54 = select i1 %tmp_47, i7 %tmp_50, i7 %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_55 = sub i7 -33, %tmp_52" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_56 = zext i7 %tmp_54 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_9 : Operation 117 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_58 = lshr i96 %tmp_53, %tmp_56" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.04ns
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_42 = zext i7 %tmp_40 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_44 = lshr i96 -1, %tmp_42" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_45 = and i96 %tmp_43, %tmp_44" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i96 %tmp_45 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_57 = zext i7 %tmp_55 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_59 = lshr i96 -1, %tmp_57" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_60 = and i96 %tmp_58, %tmp_59" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i96 %tmp_60 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]

 <State 11> : 8.51ns
ST_11 : Operation 126 [1/1] (8.51ns)   --->   "%tmp_8_i1 = mul nsw i32 %tmp_46, %tmp_61" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.55ns
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_12 : Operation 132 [1/1] (2.55ns)   --->   "%summation_1 = add nsw i32 %tmp_8_i1, %summation_1_i6" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_11_i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "br label %getVerticalResult.exit.preheader"

 <State 13> : 2.55ns
ST_13 : Operation 135 [1/1] (2.55ns)   --->   "%tmp_i1 = add nsw i32 %summation_1_i6, %summation_1_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:46->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "ret i32 %tmp_i1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14            (specbitsmap      ) [ 00000000000000]
StgValue_15            (specbitsmap      ) [ 00000000000000]
StgValue_16            (spectopmodule    ) [ 00000000000000]
StgValue_17            (br               ) [ 01111110000000]
indvar_flatten         (phi              ) [ 00100000000000]
row_i                  (phi              ) [ 00100000000000]
summation_1_i          (phi              ) [ 00111111111111]
col_i                  (phi              ) [ 00100000000000]
exitcond_flatten       (icmp             ) [ 00111110000000]
indvar_flatten_next    (add              ) [ 01111110000000]
StgValue_24            (br               ) [ 00000000000000]
exitcond_i             (icmp             ) [ 00000000000000]
col_i_mid2             (select           ) [ 00110000000000]
row                    (add              ) [ 00000000000000]
tmp_6_i_cast_mid2_v_s  (select           ) [ 01111110000000]
tmp_2_i                (zext             ) [ 00000000000000]
array_addr             (getelementptr    ) [ 00110000000000]
col                    (add              ) [ 01111110000000]
tmp_6_i_cast_mid2_v    (bitconcatenate   ) [ 00000000000000]
tmp_7_i_cast_mid2_v    (or               ) [ 00000000000000]
array_load             (load             ) [ 00000000000000]
tmp_2                  (icmp             ) [ 00000000000000]
tmp_3                  (partselect       ) [ 00000000000000]
tmp_4                  (sub              ) [ 00000000000000]
tmp_5                  (sub              ) [ 00000000000000]
tmp_6                  (sub              ) [ 00000000000000]
tmp_7                  (select           ) [ 00000000000000]
tmp_8                  (select           ) [ 00000000000000]
tmp_9                  (select           ) [ 00000000000000]
tmp_10                 (sub              ) [ 00101000000000]
tmp_11                 (zext             ) [ 00000000000000]
tmp_13                 (lshr             ) [ 00101000000000]
tmp                    (mux              ) [ 00000000000000]
tmp_17                 (icmp             ) [ 00000000000000]
tmp_18                 (partselect       ) [ 00000000000000]
tmp_19                 (sub              ) [ 00000000000000]
tmp_20                 (sub              ) [ 00000000000000]
tmp_21                 (sub              ) [ 00000000000000]
tmp_22                 (select           ) [ 00000000000000]
tmp_23                 (select           ) [ 00000000000000]
tmp_24                 (select           ) [ 00000000000000]
tmp_25                 (sub              ) [ 00101000000000]
tmp_26                 (zext             ) [ 00000000000000]
tmp_28                 (lshr             ) [ 00101000000000]
tmp_12                 (zext             ) [ 00000000000000]
tmp_14                 (lshr             ) [ 00000000000000]
tmp_15                 (and              ) [ 00000000000000]
tmp_16                 (trunc            ) [ 00100100000000]
tmp_27                 (zext             ) [ 00000000000000]
tmp_29                 (lshr             ) [ 00000000000000]
tmp_30                 (and              ) [ 00000000000000]
tmp_31                 (trunc            ) [ 00100100000000]
tmp_3_i                (mul              ) [ 00100010000000]
StgValue_68            (specloopname     ) [ 00000000000000]
empty                  (speclooptripcount) [ 00000000000000]
StgValue_70            (specloopname     ) [ 00000000000000]
tmp_1_i                (specregionbegin  ) [ 00000000000000]
StgValue_72            (specpipeline     ) [ 00000000000000]
summation              (add              ) [ 01111110000000]
empty_4                (specregionend    ) [ 00000000000000]
StgValue_75            (br               ) [ 01111110000000]
StgValue_76            (br               ) [ 00000001111110]
indvar_flatten1        (phi              ) [ 00000000100000]
row_i2                 (phi              ) [ 00000000100000]
summation_1_i6         (phi              ) [ 00000000111111]
col_i7                 (phi              ) [ 00000000100000]
exitcond_flatten1      (icmp             ) [ 00000000111110]
indvar_flatten_next1   (add              ) [ 00000001111110]
StgValue_83            (br               ) [ 00000000000000]
exitcond_i1            (icmp             ) [ 00000000000000]
col_i7_mid2            (select           ) [ 00000000110000]
row_s                  (add              ) [ 00000000000000]
tmp_14_i_cast_mid2_v_1 (select           ) [ 00000001111110]
tmp_7_i9               (zext             ) [ 00000000000000]
array_addr_1           (getelementptr    ) [ 00000000110000]
col_1                  (add              ) [ 00000001111110]
tmp_14_i_cast_mid2_v   (bitconcatenate   ) [ 00000000000000]
tmp_15_i_cast_mid2_v   (or               ) [ 00000000000000]
array_load_1           (load             ) [ 00000000000000]
tmp_32                 (icmp             ) [ 00000000000000]
tmp_33                 (partselect       ) [ 00000000000000]
tmp_34                 (sub              ) [ 00000000000000]
tmp_35                 (sub              ) [ 00000000000000]
tmp_36                 (sub              ) [ 00000000000000]
tmp_37                 (select           ) [ 00000000000000]
tmp_38                 (select           ) [ 00000000000000]
tmp_39                 (select           ) [ 00000000000000]
tmp_40                 (sub              ) [ 00000000101000]
tmp_41                 (zext             ) [ 00000000000000]
tmp_43                 (lshr             ) [ 00000000101000]
tmp_1                  (mux              ) [ 00000000000000]
tmp_47                 (icmp             ) [ 00000000000000]
tmp_48                 (partselect       ) [ 00000000000000]
tmp_49                 (sub              ) [ 00000000000000]
tmp_50                 (sub              ) [ 00000000000000]
tmp_51                 (sub              ) [ 00000000000000]
tmp_52                 (select           ) [ 00000000000000]
tmp_53                 (select           ) [ 00000000000000]
tmp_54                 (select           ) [ 00000000000000]
tmp_55                 (sub              ) [ 00000000101000]
tmp_56                 (zext             ) [ 00000000000000]
tmp_58                 (lshr             ) [ 00000000101000]
tmp_42                 (zext             ) [ 00000000000000]
tmp_44                 (lshr             ) [ 00000000000000]
tmp_45                 (and              ) [ 00000000000000]
tmp_46                 (trunc            ) [ 00000000100100]
tmp_57                 (zext             ) [ 00000000000000]
tmp_59                 (lshr             ) [ 00000000000000]
tmp_60                 (and              ) [ 00000000000000]
tmp_61                 (trunc            ) [ 00000000100100]
tmp_8_i1               (mul              ) [ 00000000100010]
StgValue_127           (specloopname     ) [ 00000000000000]
empty_5                (speclooptripcount) [ 00000000000000]
StgValue_129           (specloopname     ) [ 00000000000000]
tmp_11_i               (specregionbegin  ) [ 00000000000000]
StgValue_131           (specpipeline     ) [ 00000000000000]
summation_1            (add              ) [ 00000001111110]
empty_6                (specregionend    ) [ 00000000000000]
StgValue_134           (br               ) [ 00000001111110]
tmp_i1                 (add              ) [ 00000000000000]
StgValue_136           (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="getConvolutionResult_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i96"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i96.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="array_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="96" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="2" slack="0"/>
<pin id="74" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="2" slack="0"/>
<pin id="79" dir="0" index="1" bw="96" slack="2147483647"/>
<pin id="80" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_load/2 array_load_1/8 "/>
</bind>
</comp>

<comp id="82" class="1004" name="array_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="96" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="2" slack="0"/>
<pin id="86" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/8 "/>
</bind>
</comp>

<comp id="90" class="1005" name="indvar_flatten_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="1"/>
<pin id="92" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="row_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="1"/>
<pin id="103" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="row_i_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="2" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="summation_1_i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="summation_1_i (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="summation_1_i_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="32" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="summation_1_i/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="col_i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="1"/>
<pin id="126" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="col_i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="2" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="indvar_flatten1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten1_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/8 "/>
</bind>
</comp>

<comp id="146" class="1005" name="row_i2_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="1"/>
<pin id="148" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_i2 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="row_i2_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i2/8 "/>
</bind>
</comp>

<comp id="157" class="1005" name="summation_1_i6_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="summation_1_i6 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="summation_1_i6_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="summation_1_i6/8 "/>
</bind>
</comp>

<comp id="169" class="1005" name="col_i7_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="1"/>
<pin id="171" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_i7 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="col_i7_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i7/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exitcond_flatten_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten_next_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="exitcond_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="col_i_mid2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_i_mid2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="row_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_6_i_cast_mid2_v_s_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="2" slack="0"/>
<pin id="215" dir="0" index="2" bw="2" slack="0"/>
<pin id="216" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_i_cast_mid2_v_s/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_2_i_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="col_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_6_i_cast_mid2_v_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="1"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i_cast_mid2_v/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_7_i_cast_mid2_v_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_i_cast_mid2_v/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="96" slack="0"/>
<pin id="252" dir="0" index="1" bw="96" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="0" index="3" bw="1" slack="0"/>
<pin id="255" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_5_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_6_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_7_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="0" index="2" bw="7" slack="0"/>
<pin id="282" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="96" slack="0"/>
<pin id="289" dir="0" index="2" bw="96" slack="0"/>
<pin id="290" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_9_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_10_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="0"/>
<pin id="305" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_11_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_13_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="96" slack="0"/>
<pin id="314" dir="0" index="1" bw="7" slack="0"/>
<pin id="315" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="96" slack="0"/>
<pin id="320" dir="0" index="1" bw="66" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="0" index="3" bw="34" slack="0"/>
<pin id="323" dir="0" index="4" bw="2" slack="1"/>
<pin id="324" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_17_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_18_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="96" slack="0"/>
<pin id="337" dir="0" index="1" bw="96" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="0" index="3" bw="1" slack="0"/>
<pin id="340" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_19_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_20_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="7" slack="0"/>
<pin id="354" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_21_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_22_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="7" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_23_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="96" slack="0"/>
<pin id="374" dir="0" index="2" bw="96" slack="0"/>
<pin id="375" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_24_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="7" slack="0"/>
<pin id="382" dir="0" index="2" bw="7" slack="0"/>
<pin id="383" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_25_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="7" slack="0"/>
<pin id="390" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_26_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_28_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="96" slack="0"/>
<pin id="399" dir="0" index="1" bw="7" slack="0"/>
<pin id="400" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_12_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="1"/>
<pin id="405" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_14_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_15_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="96" slack="1"/>
<pin id="414" dir="0" index="1" bw="96" slack="0"/>
<pin id="415" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_16_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="96" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_27_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="1"/>
<pin id="423" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_29_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="7" slack="0"/>
<pin id="427" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_30_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="96" slack="1"/>
<pin id="432" dir="0" index="1" bw="96" slack="0"/>
<pin id="433" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_31_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="96" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_3_i_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="32" slack="1"/>
<pin id="442" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_i/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="summation_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="32" slack="4"/>
<pin id="446" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="summation/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="exitcond_flatten1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="indvar_flatten_next1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond_i1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="col_i7_mid2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="0" index="2" bw="2" slack="0"/>
<pin id="470" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_i7_mid2/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="row_s_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_s/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_14_i_cast_mid2_v_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="0" index="2" bw="2" slack="0"/>
<pin id="484" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14_i_cast_mid2_v_1/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_7_i9_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i9/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="col_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="2" slack="0"/>
<pin id="496" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_14_i_cast_mid2_v_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="0" index="1" bw="2" slack="1"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_i_cast_mid2_v/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_15_i_cast_mid2_v_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="0" index="1" bw="7" slack="0"/>
<pin id="509" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15_i_cast_mid2_v/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_32_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="0"/>
<pin id="514" dir="0" index="1" bw="7" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_33_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="96" slack="0"/>
<pin id="520" dir="0" index="1" bw="96" slack="0"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="0" index="3" bw="1" slack="0"/>
<pin id="523" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_34_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="0" index="1" bw="7" slack="0"/>
<pin id="531" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_34/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_35_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="0" index="1" bw="7" slack="0"/>
<pin id="537" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_36_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="0" index="1" bw="7" slack="0"/>
<pin id="543" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_36/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_37_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="7" slack="0"/>
<pin id="549" dir="0" index="2" bw="7" slack="0"/>
<pin id="550" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_38_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="96" slack="0"/>
<pin id="557" dir="0" index="2" bw="96" slack="0"/>
<pin id="558" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_39_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="7" slack="0"/>
<pin id="565" dir="0" index="2" bw="7" slack="0"/>
<pin id="566" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_40_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="0" index="1" bw="7" slack="0"/>
<pin id="573" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_40/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_41_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_43_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="96" slack="0"/>
<pin id="582" dir="0" index="1" bw="7" slack="0"/>
<pin id="583" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_43/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="96" slack="0"/>
<pin id="588" dir="0" index="1" bw="65" slack="0"/>
<pin id="589" dir="0" index="2" bw="66" slack="0"/>
<pin id="590" dir="0" index="3" bw="65" slack="0"/>
<pin id="591" dir="0" index="4" bw="2" slack="1"/>
<pin id="592" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_47_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="0"/>
<pin id="599" dir="0" index="1" bw="7" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_48_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="96" slack="0"/>
<pin id="605" dir="0" index="1" bw="96" slack="0"/>
<pin id="606" dir="0" index="2" bw="8" slack="0"/>
<pin id="607" dir="0" index="3" bw="1" slack="0"/>
<pin id="608" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_49_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="0"/>
<pin id="615" dir="0" index="1" bw="7" slack="0"/>
<pin id="616" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_49/9 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_50_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="0"/>
<pin id="621" dir="0" index="1" bw="7" slack="0"/>
<pin id="622" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_50/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_51_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="0" index="1" bw="7" slack="0"/>
<pin id="628" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_51/9 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_52_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="7" slack="0"/>
<pin id="634" dir="0" index="2" bw="7" slack="0"/>
<pin id="635" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_52/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_53_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="96" slack="0"/>
<pin id="642" dir="0" index="2" bw="96" slack="0"/>
<pin id="643" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_53/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_54_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="7" slack="0"/>
<pin id="650" dir="0" index="2" bw="7" slack="0"/>
<pin id="651" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_54/9 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_55_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="0"/>
<pin id="657" dir="0" index="1" bw="7" slack="0"/>
<pin id="658" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_55/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_56_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_58_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="96" slack="0"/>
<pin id="667" dir="0" index="1" bw="7" slack="0"/>
<pin id="668" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_58/9 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_42_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="1"/>
<pin id="673" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_44_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="7" slack="0"/>
<pin id="677" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_44/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_45_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="96" slack="1"/>
<pin id="682" dir="0" index="1" bw="96" slack="0"/>
<pin id="683" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_45/10 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_46_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="96" slack="0"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/10 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_57_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="7" slack="1"/>
<pin id="691" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_59_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="7" slack="0"/>
<pin id="695" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_59/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_60_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="96" slack="1"/>
<pin id="700" dir="0" index="1" bw="96" slack="0"/>
<pin id="701" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_60/10 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_61_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="96" slack="0"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_8_i1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="0" index="1" bw="32" slack="1"/>
<pin id="710" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_i1/11 "/>
</bind>
</comp>

<comp id="711" class="1004" name="summation_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="0" index="1" bw="32" slack="4"/>
<pin id="714" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="summation_1/12 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_i1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="0" index="1" bw="32" slack="3"/>
<pin id="719" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i1/13 "/>
</bind>
</comp>

<comp id="722" class="1005" name="exitcond_flatten_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="726" class="1005" name="indvar_flatten_next_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="0"/>
<pin id="728" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="731" class="1005" name="col_i_mid2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="1"/>
<pin id="733" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_i_mid2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_6_i_cast_mid2_v_s_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="0"/>
<pin id="738" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_6_i_cast_mid2_v_s "/>
</bind>
</comp>

<comp id="742" class="1005" name="array_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="1"/>
<pin id="744" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="col_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="0"/>
<pin id="749" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_10_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="1"/>
<pin id="754" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_13_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="96" slack="1"/>
<pin id="759" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_25_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="7" slack="1"/>
<pin id="764" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_28_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="96" slack="1"/>
<pin id="769" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_16_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_31_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_3_i_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="787" class="1005" name="summation_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="summation "/>
</bind>
</comp>

<comp id="792" class="1005" name="exitcond_flatten1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="indvar_flatten_next1_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="0"/>
<pin id="798" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="col_i7_mid2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="2" slack="1"/>
<pin id="803" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_i7_mid2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_14_i_cast_mid2_v_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="0"/>
<pin id="808" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_14_i_cast_mid2_v_1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="array_addr_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="1"/>
<pin id="814" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="col_1_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="2" slack="0"/>
<pin id="819" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_40_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="1"/>
<pin id="824" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_43_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="96" slack="1"/>
<pin id="829" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="832" class="1005" name="tmp_55_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="7" slack="1"/>
<pin id="834" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_58_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="96" slack="1"/>
<pin id="839" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_46_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_61_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_8_i1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="summation_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="summation_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="94" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="94" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="128" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="128" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="105" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="192" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="105" pin="4"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="198" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="198" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="231" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="77" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="4" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="264"><net_src comp="231" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="238" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="231" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="238" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="231" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="244" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="260" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="272" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="244" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="250" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="77" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="244" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="266" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="231" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="278" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="294" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="286" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="333"><net_src comp="231" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="238" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="318" pin="5"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="4" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="231" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="238" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="231" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="238" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="231" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="329" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="345" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="357" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="329" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="335" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="318" pin="5"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="329" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="351" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="231" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="363" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="379" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="371" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="447"><net_src comp="112" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="139" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="14" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="139" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="16" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="173" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="18" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="12" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="173" pin="4"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="20" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="150" pin="4"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="460" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="150" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="466" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="497"><net_src comp="20" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="466" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="24" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="26" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="499" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="28" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="499" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="30" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="77" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="32" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="4" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="532"><net_src comp="499" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="506" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="34" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="499" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="506" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="499" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="512" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="528" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="540" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="512" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="518" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="77" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="512" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="534" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="499" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="34" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="546" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="562" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="554" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="593"><net_src comp="36" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="66" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="68" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="596"><net_src comp="66" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="601"><net_src comp="499" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="506" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="609"><net_src comp="30" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="586" pin="5"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="32" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="4" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="617"><net_src comp="499" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="506" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="34" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="499" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="506" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="499" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="597" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="613" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="625" pin="2"/><net_sink comp="631" pin=2"/></net>

<net id="644"><net_src comp="597" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="603" pin="4"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="586" pin="5"/><net_sink comp="639" pin=2"/></net>

<net id="652"><net_src comp="597" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="619" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="499" pin="3"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="34" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="631" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="647" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="639" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="678"><net_src comp="44" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="696"><net_src comp="44" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="715"><net_src comp="157" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="157" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="112" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="180" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="186" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="734"><net_src comp="198" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="739"><net_src comp="212" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="745"><net_src comp="70" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="750"><net_src comp="225" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="755"><net_src comp="302" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="760"><net_src comp="312" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="765"><net_src comp="387" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="770"><net_src comp="397" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="775"><net_src comp="417" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="780"><net_src comp="435" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="785"><net_src comp="439" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="790"><net_src comp="443" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="795"><net_src comp="448" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="454" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="804"><net_src comp="466" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="586" pin=4"/></net>

<net id="809"><net_src comp="480" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="815"><net_src comp="82" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="820"><net_src comp="493" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="825"><net_src comp="570" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="830"><net_src comp="580" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="835"><net_src comp="655" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="840"><net_src comp="665" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="845"><net_src comp="685" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="850"><net_src comp="703" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="855"><net_src comp="707" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="860"><net_src comp="711" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="161" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getConvolutionResult : array_r | {2 3 8 9 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_24 : 2
		exitcond_i : 1
		col_i_mid2 : 2
		row : 1
		tmp_6_i_cast_mid2_v_s : 2
		tmp_2_i : 3
		array_addr : 4
		array_load : 5
		col : 3
	State 3
		tmp_7_i_cast_mid2_v : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 2
		tmp_8 : 2
		tmp_9 : 2
		tmp_10 : 3
		tmp_11 : 3
		tmp_13 : 4
		tmp_17 : 1
		tmp_18 : 1
		tmp_19 : 1
		tmp_20 : 1
		tmp_21 : 1
		tmp_22 : 2
		tmp_23 : 2
		tmp_24 : 2
		tmp_25 : 3
		tmp_26 : 3
		tmp_28 : 4
	State 4
		tmp_14 : 1
		tmp_15 : 2
		tmp_16 : 2
		tmp_29 : 1
		tmp_30 : 2
		tmp_31 : 2
	State 5
	State 6
		empty_4 : 1
	State 7
	State 8
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_83 : 2
		exitcond_i1 : 1
		col_i7_mid2 : 2
		row_s : 1
		tmp_14_i_cast_mid2_v_1 : 2
		tmp_7_i9 : 3
		array_addr_1 : 4
		array_load_1 : 5
		col_1 : 3
	State 9
		tmp_15_i_cast_mid2_v : 1
		tmp_32 : 1
		tmp_33 : 1
		tmp_34 : 1
		tmp_35 : 1
		tmp_36 : 1
		tmp_37 : 2
		tmp_38 : 2
		tmp_39 : 2
		tmp_40 : 3
		tmp_41 : 3
		tmp_43 : 4
		tmp_47 : 1
		tmp_48 : 1
		tmp_49 : 1
		tmp_50 : 1
		tmp_51 : 1
		tmp_52 : 2
		tmp_53 : 2
		tmp_54 : 2
		tmp_55 : 3
		tmp_56 : 3
		tmp_58 : 4
	State 10
		tmp_44 : 1
		tmp_45 : 2
		tmp_46 : 2
		tmp_59 : 1
		tmp_60 : 2
		tmp_61 : 2
	State 11
	State 12
		empty_6 : 1
	State 13
		StgValue_136 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_13_fu_312         |    0    |    0    |   311   |
|          |         tmp_28_fu_397         |    0    |    0    |   311   |
|          |         tmp_14_fu_406         |    0    |    0    |    17   |
|   lshr   |         tmp_29_fu_424         |    0    |    0    |    17   |
|          |         tmp_43_fu_580         |    0    |    0    |   311   |
|          |         tmp_58_fu_665         |    0    |    0    |   311   |
|          |         tmp_44_fu_674         |    0    |    0    |    17   |
|          |         tmp_59_fu_692         |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |       col_i_mid2_fu_198       |    0    |    0    |    2    |
|          |  tmp_6_i_cast_mid2_v_s_fu_212 |    0    |    0    |    2    |
|          |          tmp_7_fu_278         |    0    |    0    |    7    |
|          |          tmp_8_fu_286         |    0    |    0    |    96   |
|          |          tmp_9_fu_294         |    0    |    0    |    7    |
|          |         tmp_22_fu_363         |    0    |    0    |    7    |
|          |         tmp_23_fu_371         |    0    |    0    |    96   |
|  select  |         tmp_24_fu_379         |    0    |    0    |    7    |
|          |       col_i7_mid2_fu_466      |    0    |    0    |    2    |
|          | tmp_14_i_cast_mid2_v_1_fu_480 |    0    |    0    |    2    |
|          |         tmp_37_fu_546         |    0    |    0    |    7    |
|          |         tmp_38_fu_554         |    0    |    0    |    96   |
|          |         tmp_39_fu_562         |    0    |    0    |    7    |
|          |         tmp_52_fu_631         |    0    |    0    |    7    |
|          |         tmp_53_fu_639         |    0    |    0    |    96   |
|          |         tmp_54_fu_647         |    0    |    0    |    7    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_15_fu_412         |    0    |    0    |   103   |
|    and   |         tmp_30_fu_430         |    0    |    0    |   103   |
|          |         tmp_45_fu_680         |    0    |    0    |   103   |
|          |         tmp_60_fu_698         |    0    |    0    |   103   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_4_fu_260         |    0    |    0    |    15   |
|          |          tmp_5_fu_266         |    0    |    0    |    15   |
|          |          tmp_6_fu_272         |    0    |    0    |    15   |
|          |         tmp_10_fu_302         |    0    |    0    |    15   |
|          |         tmp_19_fu_345         |    0    |    0    |    15   |
|          |         tmp_20_fu_351         |    0    |    0    |    15   |
|          |         tmp_21_fu_357         |    0    |    0    |    15   |
|    sub   |         tmp_25_fu_387         |    0    |    0    |    15   |
|          |         tmp_34_fu_528         |    0    |    0    |    15   |
|          |         tmp_35_fu_534         |    0    |    0    |    15   |
|          |         tmp_36_fu_540         |    0    |    0    |    15   |
|          |         tmp_40_fu_570         |    0    |    0    |    15   |
|          |         tmp_49_fu_613         |    0    |    0    |    15   |
|          |         tmp_50_fu_619         |    0    |    0    |    15   |
|          |         tmp_51_fu_625         |    0    |    0    |    15   |
|          |         tmp_55_fu_655         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |   indvar_flatten_next_fu_186  |    0    |    0    |    13   |
|          |           row_fu_206          |    0    |    0    |    10   |
|          |           col_fu_225          |    0    |    0    |    10   |
|          |        summation_fu_443       |    0    |    0    |    39   |
|    add   |  indvar_flatten_next1_fu_454  |    0    |    0    |    13   |
|          |          row_s_fu_474         |    0    |    0    |    10   |
|          |          col_1_fu_493         |    0    |    0    |    10   |
|          |       summation_1_fu_711      |    0    |    0    |    39   |
|          |         tmp_i1_fu_716         |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |    exitcond_flatten_fu_180    |    0    |    0    |    9    |
|          |       exitcond_i_fu_192       |    0    |    0    |    8    |
|          |          tmp_2_fu_244         |    0    |    0    |    11   |
|   icmp   |         tmp_17_fu_329         |    0    |    0    |    11   |
|          |    exitcond_flatten1_fu_448   |    0    |    0    |    9    |
|          |       exitcond_i1_fu_460      |    0    |    0    |    8    |
|          |         tmp_32_fu_512         |    0    |    0    |    11   |
|          |         tmp_47_fu_597         |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |         tmp_3_i_fu_439        |    3    |    0    |    20   |
|          |        tmp_8_i1_fu_707        |    3    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|    mux   |           tmp_fu_318          |    0    |    0    |    15   |
|          |          tmp_1_fu_586         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_2_i_fu_220        |    0    |    0    |    0    |
|          |         tmp_11_fu_308         |    0    |    0    |    0    |
|          |         tmp_26_fu_393         |    0    |    0    |    0    |
|          |         tmp_12_fu_403         |    0    |    0    |    0    |
|   zext   |         tmp_27_fu_421         |    0    |    0    |    0    |
|          |        tmp_7_i9_fu_488        |    0    |    0    |    0    |
|          |         tmp_41_fu_576         |    0    |    0    |    0    |
|          |         tmp_56_fu_661         |    0    |    0    |    0    |
|          |         tmp_42_fu_671         |    0    |    0    |    0    |
|          |         tmp_57_fu_689         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|   tmp_6_i_cast_mid2_v_fu_231  |    0    |    0    |    0    |
|          |  tmp_14_i_cast_mid2_v_fu_499  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    or    |   tmp_7_i_cast_mid2_v_fu_238  |    0    |    0    |    0    |
|          |  tmp_15_i_cast_mid2_v_fu_506  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_3_fu_250         |    0    |    0    |    0    |
|partselect|         tmp_18_fu_335         |    0    |    0    |    0    |
|          |         tmp_33_fu_518         |    0    |    0    |    0    |
|          |         tmp_48_fu_603         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_16_fu_417         |    0    |    0    |    0    |
|   trunc  |         tmp_31_fu_435         |    0    |    0    |    0    |
|          |         tmp_46_fu_685         |    0    |    0    |    0    |
|          |         tmp_61_fu_703         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |    0    |   2743  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     array_addr_1_reg_812     |    2   |
|      array_addr_reg_742      |    2   |
|         col_1_reg_817        |    2   |
|      col_i7_mid2_reg_801     |    2   |
|        col_i7_reg_169        |    2   |
|      col_i_mid2_reg_731      |    2   |
|         col_i_reg_124        |    2   |
|          col_reg_747         |    2   |
|   exitcond_flatten1_reg_792  |    1   |
|   exitcond_flatten_reg_722   |    1   |
|    indvar_flatten1_reg_135   |    4   |
| indvar_flatten_next1_reg_796 |    4   |
|  indvar_flatten_next_reg_726 |    4   |
|     indvar_flatten_reg_90    |    4   |
|        row_i2_reg_146        |    2   |
|         row_i_reg_101        |    2   |
|    summation_1_i6_reg_157    |   32   |
|     summation_1_i_reg_112    |   32   |
|      summation_1_reg_857     |   32   |
|       summation_reg_787      |   32   |
|        tmp_10_reg_752        |    7   |
|        tmp_13_reg_757        |   96   |
|tmp_14_i_cast_mid2_v_1_reg_806|    2   |
|        tmp_16_reg_772        |   32   |
|        tmp_25_reg_762        |    7   |
|        tmp_28_reg_767        |   96   |
|        tmp_31_reg_777        |   32   |
|        tmp_3_i_reg_782       |   32   |
|        tmp_40_reg_822        |    7   |
|        tmp_43_reg_827        |   96   |
|        tmp_46_reg_842        |   32   |
|        tmp_55_reg_832        |    7   |
|        tmp_58_reg_837        |   96   |
|        tmp_61_reg_847        |   32   |
| tmp_6_i_cast_mid2_v_s_reg_736|    2   |
|       tmp_8_i1_reg_852       |   32   |
+------------------------------+--------+
|             Total            |   774  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_77    |  p0  |   4  |   2  |    8   ||    21   |
|  summation_1_i_reg_112 |  p0  |   2  |  32  |   64   ||    9    |
| summation_1_i6_reg_157 |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   136  ||  5.3985 ||    39   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  2743  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   39   |
|  Register |    -   |    -   |   774  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   774  |  2782  |
+-----------+--------+--------+--------+--------+
