[project]
name=xilinx
netlist=xilinx
contents=
date=01/09/03
time=22:21:04
version=3.1.6.00.09
Type=F21i
FndType=F3.1i
top_level=VHDL
HDL netlist format=Auto
generics=MAX
lib_order=1008 133 167
pdf_dir=c:\phili\miniuart\impl\xilinx~2\

[libraries]
1008=
133=c:\fndtn\active\syslib\simprims
167=c:\fndtn\active\syslib\spartan

[xilinx]
libraries=unified
family=2
xfam=SPARTAN
xact9=On

[OPEN32]
nMaxFile=10000
lpstrFile=
lpstrFilter=HDL (*.VHD;*.VER;*.VE;*.V)|*.vhd;*.ver;*.ve;*.v|Schematic (*.SCH)|*.sch|FSM (*.ASF)|*.asf|Xnf Sources (*.XNF)|*.xnf|Edif Sources (*.EDF;*.EDN;*.EDO)|*.edf;*.edn;*.edo|All Files (*.*)|*.*||
lpstrInitialDir=C:\PHILI\MINIUART\IMPL\XILINX~2\XILINX
lpstrTitle=Add Document
nFilterIndex=0
Flags=530964
HelpID=10380
HelpFileName=C:\FNDTN\ACTIVE\EXE\PCM.HLP
cmdLine=-h 2624 -hp 3684 -m PCM_OPEN_32_MESSAGE -f C:\FNDTN\ACTIVE\PROJECTS\current.pdf

[Top Doc]
miniuart.vhd=21
Rxunit.vhd=21
Txunit.vhd=21
utils.vhd=21

[hdl_sheets]
miniuart.vhd=
Rxunit.vhd=
Txunit.vhd=
utils.vhd=

[device]
part=S10TQ144-4
xilinx=S10TQ144-4

[implement_HDL]
family=2
xfam=SPARTAN
part=S10TQ144-4
xilinx=S10TQ144-4
functional=ver1
optimized=ver1-Optimized
design=UART,c:\phili\miniuart\impl\xilinx~2\xilinx\miniuart.vhd

[implement_XIE]
version=ver1
revision=rev1

