{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594362263021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594362263024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 15:24:22 2020 " "Processing started: Fri Jul 10 15:24:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594362263024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362263024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362263024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594362263751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594362263751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "togleff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file togleff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TogleFF-RTL " "Found design unit 1: TogleFF-RTL" {  } { { "TogleFF.vhd" "" { Text "C:/DE10_LITE_Default/TogleFF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274825 ""} { "Info" "ISGN_ENTITY_NAME" "1 TogleFF " "Found entity 1: TogleFF" {  } { { "TogleFF.vhd" "" { Text "C:/DE10_LITE_Default/TogleFF.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chattering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chattering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chattering-RTL " "Found design unit 1: Chattering-RTL" {  } { { "Chattering.vhd" "" { Text "C:/DE10_LITE_Default/Chattering.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chattering " "Found entity 1: Chattering" {  } { { "Chattering.vhd" "" { Text "C:/DE10_LITE_Default/Chattering.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RTL " "Found design unit 1: RF-RTL" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274831 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "rf.vhd" "" { Text "C:/DE10_LITE_Default/rf.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP-RTL " "Found design unit 1: MP-RTL" {  } { { "mp.vhd" "" { Text "C:/DE10_LITE_Default/mp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274837 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP " "Found entity 1: MP" {  } { { "mp.vhd" "" { Text "C:/DE10_LITE_Default/mp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsnp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipsnp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSnp-RTL " "Found design unit 1: MIPSnp-RTL" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274841 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSnp " "Found entity 1: MIPSnp" {  } { { "mipsnp.vhd" "" { Text "C:/DE10_LITE_Default/mipsnp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.vhd 2 1 " "Found 2 design units, including 1 entities, in source file im.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IM-RTL " "Found design unit 1: IM-RTL" {  } { { "im.vhd" "" { Text "C:/DE10_LITE_Default/im.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274847 ""} { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "im.vhd" "" { Text "C:/DE10_LITE_Default/im.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DM-RTL " "Found design unit 1: DM-RTL" {  } { { "dm.vhd" "" { Text "C:/DE10_LITE_Default/dm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274847 ""} { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "dm.vhd" "" { Text "C:/DE10_LITE_Default/dm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "alu.vhd" "" { Text "C:/DE10_LITE_Default/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274855 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/DE10_LITE_Default/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default.vhd 8 4 " "Found 8 design units, including 4 entities, in source file de10_lite_default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE_Default-RTL " "Found design unit 1: DE10_LITE_Default-RTL" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274857 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ClkGen-RTL " "Found design unit 2: ClkGen-RTL" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274857 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 UpDownCounter-RTL " "Found design unit 3: UpDownCounter-RTL" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 299 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274857 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SegmentDecoder-RTL " "Found design unit 4: SegmentDecoder-RTL" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 347 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274857 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Default " "Found entity 1: DE10_LITE_Default" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274857 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClkGen " "Found entity 2: ClkGen" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274857 ""} { "Info" "ISGN_ENTITY_NAME" "3 UpDownCounter " "Found entity 3: UpDownCounter" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274857 ""} { "Info" "ISGN_ENTITY_NAME" "4 SegmentDecoder " "Found entity 4: SegmentDecoder" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "v/spi_ee_config.v" "" { Text "C:/DE10_LITE_Default/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "v/spi_param.h" "" { Text "C:/DE10_LITE_Default/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594362274875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "v/spi_controller.v" "" { Text "C:/DE10_LITE_Default/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274877 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "v/led_driver.v" "" { Text "C:/DE10_LITE_Default/v/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1594362274882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file v/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "v/led_driver.v" "" { Text "C:/DE10_LITE_Default/v/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "C:/DE10_LITE_Default/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/DE10_LITE_Default/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "C:/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "C:/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "VGA_DATA/Img_RAM.v" "" { Text "C:/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/DE10_LITE_Default/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/DE10_LITE_Default/VGA_Audio_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594362274926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362274926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Default " "Elaborating entity \"DE10_LITE_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594362275038 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE10_LITE_Default.vhd(15) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(15): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275040 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE10_LITE_Default.vhd(16) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(16): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275040 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE10_LITE_Default.vhd(17) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(17): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275040 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE10_LITE_Default.vhd(18) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(18): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275040 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE10_LITE_Default.vhd(19) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(19): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275040 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE10_LITE_Default.vhd(20) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(20): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275040 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM DE10_LITE_Default.vhd(22) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(22): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275040 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE10_LITE_Default.vhd(23) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(23): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275040 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM DE10_LITE_Default.vhd(24) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(24): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275040 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE10_LITE_Default.vhd(25) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(25): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275040 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE10_LITE_Default.vhd(40) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(40): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE10_LITE_Default.vhd(41) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(41): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE10_LITE_Default.vhd(42) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(42): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE10_LITE_Default.vhd(43) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(43): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE10_LITE_Default.vhd(44) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(44): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N DE10_LITE_Default.vhd(47) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(47): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK DE10_LITE_Default.vhd(48) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(48): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Count DE10_LITE_Default.vhd(122) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(122): used implicit default value for signal \"Count\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CB0 DE10_LITE_Default.vhd(124) " "VHDL Signal Declaration warning at DE10_LITE_Default.vhd(124): used implicit default value for signal \"CB0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CB4 DE10_LITE_Default.vhd(124) " "Verilog HDL or VHDL warning at DE10_LITE_Default.vhd(124): object \"CB4\" assigned a value but never read" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW DE10_LITE_Default.vhd(148) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(148): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC DE10_LITE_Default.vhd(149) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(149): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count4 DE10_LITE_Default.vhd(197) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(197): signal \"Count4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count3 DE10_LITE_Default.vhd(197) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(197): signal \"Count3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count2 DE10_LITE_Default.vhd(197) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(197): signal \"Count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count1 DE10_LITE_Default.vhd(197) " "VHDL Process Statement warning at DE10_LITE_Default.vhd(197): signal \"Count1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[6\] DE10_LITE_Default.vhd(36) " "Using initial value X (don't care) for net \"LEDR\[6\]\" at DE10_LITE_Default.vhd(36)" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 "|DE10_LITE_Default"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "CB1 DE10_LITE_Default.vhd(186) " "Can't resolve multiple constant drivers for net \"CB1\" at DE10_LITE_Default.vhd(186)" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 186 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DE10_LITE_Default.vhd(182) " "Constant driver at DE10_LITE_Default.vhd(182)" {  } { { "DE10_LITE_Default.vhd" "" { Text "C:/DE10_LITE_Default/DE10_LITE_Default.vhd" 182 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594362275042 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DE10_LITE_Default/DE10_LITE_Default.map.smsg " "Generated suppressed messages file C:/DE10_LITE_Default/DE10_LITE_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362275121 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594362275169 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 10 15:24:35 2020 " "Processing ended: Fri Jul 10 15:24:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594362275169 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594362275169 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594362275169 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362275169 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 29 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 29 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594362275771 ""}
