<?xml version="1.0" encoding="UTF-8"?>
<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/diag/prdf/data/chip_data/p10/node_cfir_axon_cs_re_spa.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2020                             -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attn_node model_ec="P10_10" name="CFIR_IOHS_CS_RE_SPA" reg_type="SCOM">
    <register name="CFIR_IOHS_XSTOP">
        <instance addr="0x18040000" reg_inst="0"/>
        <instance addr="0x19040000" reg_inst="1"/>
        <instance addr="0x1A040000" reg_inst="2"/>
        <instance addr="0x1B040000" reg_inst="3"/>
        <instance addr="0x1C040000" reg_inst="4"/>
        <instance addr="0x1D040000" reg_inst="5"/>
        <instance addr="0x1E040000" reg_inst="6"/>
        <instance addr="0x1F040000" reg_inst="7"/>
    </register>
    <register name="CFIR_IOHS_XSTOP_MASK">
        <instance addr="0x18040040" reg_inst="0"/>
        <instance addr="0x19040040" reg_inst="1"/>
        <instance addr="0x1A040040" reg_inst="2"/>
        <instance addr="0x1B040040" reg_inst="3"/>
        <instance addr="0x1C040040" reg_inst="4"/>
        <instance addr="0x1D040040" reg_inst="5"/>
        <instance addr="0x1E040040" reg_inst="6"/>
        <instance addr="0x1F040040" reg_inst="7"/>
    </register>
    <register name="CFIR_IOHS_RECOV">
        <instance addr="0x18040001" reg_inst="0"/>
        <instance addr="0x19040001" reg_inst="1"/>
        <instance addr="0x1A040001" reg_inst="2"/>
        <instance addr="0x1B040001" reg_inst="3"/>
        <instance addr="0x1C040001" reg_inst="4"/>
        <instance addr="0x1D040001" reg_inst="5"/>
        <instance addr="0x1E040001" reg_inst="6"/>
        <instance addr="0x1F040001" reg_inst="7"/>
    </register>
    <register name="CFIR_IOHS_RECOV_MASK">
        <instance addr="0x18040041" reg_inst="0"/>
        <instance addr="0x19040041" reg_inst="1"/>
        <instance addr="0x1A040041" reg_inst="2"/>
        <instance addr="0x1B040041" reg_inst="3"/>
        <instance addr="0x1C040041" reg_inst="4"/>
        <instance addr="0x1D040041" reg_inst="5"/>
        <instance addr="0x1E040041" reg_inst="6"/>
        <instance addr="0x1F040041" reg_inst="7"/>
    </register>
    <register name="CFIR_IOHS_SPATTN">
        <instance addr="0x18040002" reg_inst="0"/>
        <instance addr="0x19040002" reg_inst="1"/>
        <instance addr="0x1A040002" reg_inst="2"/>
        <instance addr="0x1B040002" reg_inst="3"/>
        <instance addr="0x1C040002" reg_inst="4"/>
        <instance addr="0x1D040002" reg_inst="5"/>
        <instance addr="0x1E040002" reg_inst="6"/>
        <instance addr="0x1F040002" reg_inst="7"/>
    </register>
    <register name="CFIR_IOHS_SPATTN_MASK">
        <instance addr="0x18040042" reg_inst="0"/>
        <instance addr="0x19040042" reg_inst="1"/>
        <instance addr="0x1A040042" reg_inst="2"/>
        <instance addr="0x1B040042" reg_inst="3"/>
        <instance addr="0x1C040042" reg_inst="4"/>
        <instance addr="0x1D040042" reg_inst="5"/>
        <instance addr="0x1E040042" reg_inst="6"/>
        <instance addr="0x1F040042" reg_inst="7"/>
    </register>
    <capture_group node_inst="0:7">
        <capture_register reg_inst="0:7" reg_name="CFIR_IOHS_XSTOP"/>
        <capture_register reg_inst="0:7" reg_name="CFIR_IOHS_XSTOP_MASK"/>
        <capture_register reg_inst="0:7" reg_name="CFIR_IOHS_RECOV"/>
        <capture_register reg_inst="0:7" reg_name="CFIR_IOHS_RECOV_MASK"/>
        <capture_register reg_inst="0:7" reg_name="CFIR_IOHS_SPATTN"/>
        <capture_register reg_inst="0:7" reg_name="CFIR_IOHS_SPATTN_MASK"/>
    </capture_group>
    <rule attn_type="CS" node_inst="0:7">
        <expr type="and">
            <expr type="and">
                <expr type="reg" value1="CFIR_IOHS_XSTOP"/>
                <expr type="not">
                    <expr type="reg" value1="CFIR_IOHS_XSTOP_MASK"/>
                </expr>
            </expr>
            <expr type="int" value1="0x0FFFFFFFFFFFFFFF"/>
        </expr>
    </rule>
    <rule attn_type="RE" node_inst="0:7">
        <expr type="and">
            <expr type="and">
                <expr type="reg" value1="CFIR_IOHS_RECOV"/>
                <expr type="not">
                    <expr type="reg" value1="CFIR_IOHS_RECOV_MASK"/>
                </expr>
            </expr>
            <expr type="int" value1="0x0FFFFFFFFFFFFFFF"/>
        </expr>
    </rule>
    <rule attn_type="SPA" node_inst="0:7">
        <expr type="and">
            <expr type="and">
                <expr type="reg" value1="CFIR_IOHS_SPATTN"/>
                <expr type="not">
                    <expr type="reg" value1="CFIR_IOHS_SPATTN_MASK"/>
                </expr>
            </expr>
            <expr type="int" value1="0x0FFFFFFFFFFFFFFF"/>
        </expr>
    </rule>
    <bit child_node="IOHS_LFIR" node_inst="0,1,2,3,4,5,6,7" pos="4">Local FIR</bit>
    <bit child_node="OMI_DLP_FIR" node_inst="0,1,2,3,4,5,6,7" pos="5">PowerBus OLL FIR Register</bit>
</attn_node>
