{
"test":{"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 24}
,"reset_bram_read":{"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": 0, "base_addr": 25}
,"resetacc":{"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": 0, "base_addr": null}
,"bramsel":{"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 26}
,"amp":{"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "32000", "base_addr": 27}
,"dacsel":{"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": 29}
,"test1":{"access": "r", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "100", "base_addr": null}
,"qdrvfreqsel":{"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": null}
,"rdrvfreqsel":{"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": null}
,"rdlofreqsel":{"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": null}
}
