# AXI4-Lite UVM Verification Environment

UVM testbench for verifying AXI4-Lite protocol with SystemVerilog assertions and functional coverage.

## Features
- Full UVM environment with master agent
- Protocol checking with SVA
- Functional coverage for read/write transactions
- Multiple test scenarios

## Work in Progress
Building step-by-step...
