pr_debug	,	F_6
DMA_BUS_MODE_PBL_SHIFT	,	V_15
DMA_INTR_ENA	,	V_22
mdelay	,	F_4
__iomem	,	T_1
dwmac1000_dump_dma_regs	,	F_7
dwmac1000_dma_operation_mode	,	F_5
DMA_CONTROL_RTC_64	,	V_41
dwmac1000_get_hw_feature	,	F_10
DMA_CONTROL_TTC_32	,	V_33
mb	,	V_4
u32	,	T_2
"GMAC: disabling TX SF (threshold %d)\n"	,	L_2
limit	,	V_11
burst_len	,	V_5
DMA_CONTROL_TC_TX_MASK	,	V_32
"\t Reg No. %d (offset 0x%x): 0x%08x\n"	,	L_6
DMA_CONTROL	,	V_28
DMA_CONTROL_OSF	,	V_31
DMA_CONTROL_TTC_192	,	V_36
DMA_INTR_DEFAULT_MASK	,	V_21
offset	,	V_45
DMA_BUS_MODE_FB	,	V_17
DMA_BUS_MODE_ATDS	,	V_19
DMA_CONTROL_RTC_32	,	V_40
"GMAC: enable RX store and forward mode\n"	,	L_3
dwmac1000_rx_watchdog	,	F_11
DMA_CONTROL_TC_RX_MASK	,	V_39
DMA_BUS_MODE	,	V_10
dwmac1000_dma_init	,	F_1
atds	,	V_8
DMA_CONTROL_TTC_64	,	V_34
pr_err	,	F_9
pbl	,	V_2
DMA_BUS_MODE_RPBL_SHIFT	,	V_16
fb	,	V_3
dma_rx	,	V_7
rxmode	,	V_26
"GMAC: enable TX store and forward mode\n"	,	L_1
DMA_RX_WATCHDOG	,	V_48
DMA_TX_BASE_ADDR	,	V_23
EBUSY	,	V_13
DMA_CONTROL_TTC_128	,	V_35
csr6	,	V_27
value	,	V_9
DMA_HW_FEATURE	,	V_46
DMA_BUS_MODE_MB	,	V_18
DMA_BUS_MODE_SFT_RESET	,	V_12
ioaddr	,	V_1
riwt	,	V_47
readl	,	F_2
DMA_BUS_MODE_PBL	,	V_14
writel	,	F_3
DMA_RCV_BASE_ADDR	,	V_24
DMA_CONTROL_RSF	,	V_38
pr_info	,	F_8
txmode	,	V_25
DMA_CONTROL_TSF	,	V_30
DMA_CONTROL_RTC_128	,	V_43
" DMA registers\n"	,	L_5
i	,	V_44
DMA_AXI_BUS_MODE	,	V_20
DMA_CONTROL_TTC_256	,	V_37
DMA_CONTROL_RTC_96	,	V_42
SF_DMA_MODE	,	V_29
"GMAC: disable RX SF mode (threshold %d)\n"	,	L_4
dma_tx	,	V_6
