Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: LCD_Driver_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_Driver_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_Driver_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : LCD_Driver_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lcd_driver.v" in library work
Compiling verilog file "lcd_driver_top.v" in library work
Module <LCD_Driver> compiled
Module <LCD_Driver_top> compiled
No errors in compilation
Analysis of file <"LCD_Driver_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <LCD_Driver_top> in library <work>.

Analyzing hierarchy for module <LCD_Driver> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <LCD_Driver_top>.
Module <LCD_Driver_top> is correct for synthesis.
 
Analyzing module <LCD_Driver> in library <work>.
INFO:Xst:1433 - Contents of array <init_ROM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <init_ROM> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <init_ROM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <init_ROM> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <init_ROM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <init_ROM> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <init_ROM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <LCD_Driver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <LCD_W_r> in unit <LCD_Driver> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <LCD_Driver>.
    Related source file is "lcd_driver.v".
    Found finite state machine <FSM_0> for signal <steps>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | steps$not0000             (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 56x1-bit ROM for signal <$varindex0000> created at line 69.
    Found 56x1-bit ROM for signal <$varindex0001> created at line 70.
    Found 56x1-bit ROM for signal <$varindex0002> created at line 71.
    Found 56x1-bit ROM for signal <$varindex0003> created at line 72.
    Found 128x1-bit ROM for signal <$COND_5>.
    Found 8x1-bit ROM for signal <$COND_13>.
    Found 128x1-bit ROM for signal <$COND_21>.
    Found 33-bit up counter for signal <counter>.
    Found 4-bit register for signal <data_r>.
    Found 8-bit down accumulator for signal <first_line_index>.
    Found 8-bit down accumulator for signal <index1>.
    Found 8-bit down accumulator for signal <index3>.
    Found 1-bit register for signal <LCD_E_r>.
    Found 1-bit register for signal <LCD_RS_r>.
    Found 33-bit adder for signal <old_counter_1$add0000> created at line 59.
    Found 8-bit down accumulator for signal <second_line_index>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   7 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Accumulator(s).
	inferred   6 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <LCD_Driver> synthesized.


Synthesizing Unit <LCD_Driver_top>.
    Related source file is "lcd_driver_top.v".
Unit <LCD_Driver_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 7
 128x1-bit ROM                                         : 2
 56x1-bit ROM                                          : 4
 8x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 33-bit adder                                          : 1
 9-bit subtractor                                      : 3
# Counters                                             : 1
 33-bit up counter                                     : 1
# Accumulators                                         : 4
 8-bit down accumulator                                : 4
# Registers                                            : 6
 1-bit register                                        : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <LCD/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LCD/steps/FSM> on signal <steps[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 7
 128x1-bit ROM                                         : 2
 56x1-bit ROM                                          : 4
 8x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 33-bit adder                                          : 1
 6-bit subtractor                                      : 3
# Counters                                             : 1
 33-bit up counter                                     : 1
# Accumulators                                         : 4
 8-bit down accumulator                                : 4
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <first_line_index_0> has a constant value of 1 in block <LCD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <first_line_index_1> has a constant value of 1 in block <LCD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <index3_0> has a constant value of 1 in block <LCD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <index3_1> has a constant value of 1 in block <LCD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <second_line_index_0> has a constant value of 1 in block <LCD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <second_line_index_1> has a constant value of 1 in block <LCD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <index1_0> has a constant value of 1 in block <LCD_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <index1_1> has a constant value of 1 in block <LCD_Driver>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <LCD_Driver_top> ...

Optimizing unit <LCD_Driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD_Driver_top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LCD_Driver_top.ngr
Top Level Output File Name         : LCD_Driver_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 355
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 64
#      LUT2                        : 23
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 15
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 61
#      LUT4_L                      : 10
#      MUXCY                       : 73
#      MUXF5                       : 21
#      MUXF6                       : 6
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 66
# FlipFlops/Latches                : 69
#      FDE                         : 36
#      FDR                         : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      114  out of   4656     2%  
 Number of Slice Flip Flops:             69  out of   9312     0%  
 Number of 4 input LUTs:                186  out of   9312     1%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.363ns (Maximum Frequency: 88.005MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.363ns (frequency: 88.005MHz)
  Total number of paths / destination ports: 50493 / 138
-------------------------------------------------------------------------
Delay:               11.363ns (Levels of Logic = 37)
  Source:            LCD/counter_1 (FF)
  Destination:       LCD/index1_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: LCD/counter_1 to LCD/index1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  LCD/counter_1 (LCD/counter_1)
     LUT1:I0->O            1   0.704   0.000  LCD/Madd_old_counter_1_add0000_cy<1>_rt (LCD/Madd_old_counter_1_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  LCD/Madd_old_counter_1_add0000_cy<1> (LCD/Madd_old_counter_1_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<2> (LCD/Madd_old_counter_1_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<3> (LCD/Madd_old_counter_1_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<4> (LCD/Madd_old_counter_1_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<5> (LCD/Madd_old_counter_1_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<6> (LCD/Madd_old_counter_1_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<7> (LCD/Madd_old_counter_1_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<8> (LCD/Madd_old_counter_1_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<9> (LCD/Madd_old_counter_1_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<10> (LCD/Madd_old_counter_1_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<11> (LCD/Madd_old_counter_1_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<12> (LCD/Madd_old_counter_1_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<13> (LCD/Madd_old_counter_1_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<14> (LCD/Madd_old_counter_1_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<15> (LCD/Madd_old_counter_1_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<16> (LCD/Madd_old_counter_1_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<17> (LCD/Madd_old_counter_1_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<18> (LCD/Madd_old_counter_1_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<19> (LCD/Madd_old_counter_1_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<20> (LCD/Madd_old_counter_1_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<21> (LCD/Madd_old_counter_1_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<22> (LCD/Madd_old_counter_1_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<23> (LCD/Madd_old_counter_1_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<24> (LCD/Madd_old_counter_1_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<25> (LCD/Madd_old_counter_1_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<26> (LCD/Madd_old_counter_1_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<27> (LCD/Madd_old_counter_1_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<28> (LCD/Madd_old_counter_1_add0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<29> (LCD/Madd_old_counter_1_add0000_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<30> (LCD/Madd_old_counter_1_add0000_cy<30>)
     MUXCY:CI->O           0   0.059   0.000  LCD/Madd_old_counter_1_add0000_cy<31> (LCD/Madd_old_counter_1_add0000_cy<31>)
     XORCY:CI->O           1   0.804   0.424  LCD/Madd_old_counter_1_add0000_xor<32> (LCD/old_counter_1_add0000<32>)
     LUT4:I3->O            1   0.704   0.000  LCD/counter_cmp_eq00001_wg_lut<8> (LCD/counter_cmp_eq00001_wg_lut<8>)
     MUXCY:S->O           18   0.864   1.147  LCD/counter_cmp_eq00001_wg_cy<8> (LCD/counter_cmp_eq0000)
     LUT2_D:I1->O          5   0.704   0.637  LCD/state_FSM_FFd1-In11 (LCD/N37)
     LUT4:I3->O            6   0.704   0.669  LCD/first_line_index_not00011 (LCD/first_line_index_not0001)
     FDE:CE                    0.555          LCD/first_line_index_2
    ----------------------------------------
    Total                     11.363ns (7.864ns logic, 3.499ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            LCD/LCD_RS_r (FF)
  Destination:       LCD_RS (PAD)
  Source Clock:      clk rising

  Data Path: LCD/LCD_RS_r to LCD_RS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  LCD/LCD_RS_r (LCD/LCD_RS_r)
     OBUF:I->O                 3.272          LCD_RS_OBUF (LCD_RS)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 12.53 secs
 
--> 


Total memory usage is 514560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    8 (   0 filtered)

