// Seed: 2641018950
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wor  id_5;
  wire id_6;
  module_2 modCall_1 (
      id_4,
      id_1
  );
  assign id_5 = 1;
endmodule
module module_1;
  assign id_1.id_1 = id_1;
  wire id_2;
  integer id_3;
  id_4(
      id_3
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3(
      (1), 1
  );
endmodule
