
NIR_Sensor_Library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a160  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000594  0800a300  0800a300  0001a300  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a894  0800a894  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a894  0800a894  0001a894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a89c  0800a89c  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a89c  0800a89c  0001a89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a8a0  0800a8a0  0001a8a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800a8a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000670  200001f4  0800aa98  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000864  0800aa98  00020864  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001652b  00000000  00000000  00020267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003aab  00000000  00000000  00036792  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014d8  00000000  00000000  0003a240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fee  00000000  00000000  0003b718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c544  00000000  00000000  0003c706  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019635  00000000  00000000  00058c4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00095871  00000000  00000000  0007227f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000064ec  00000000  00000000  00107af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0010dfdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a2e8 	.word	0x0800a2e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800a2e8 	.word	0x0800a2e8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b08c      	sub	sp, #48	; 0x30
 8000eb8:	af04      	add	r7, sp, #16
	/* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

	/* USER CODE END BlueNRG_MS_Init_PreTreatment */

	/* Initialize the peripherals and the BLE Stack */
	uint8_t SERVER_BDADDR[] = {0xaa, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8000eba:	4a52      	ldr	r2, [pc, #328]	; (8001004 <MX_BlueNRG_MS_Init+0x150>)
 8000ebc:	f107 0314 	add.w	r3, r7, #20
 8000ec0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ec4:	6018      	str	r0, [r3, #0]
 8000ec6:	3304      	adds	r3, #4
 8000ec8:	8019      	strh	r1, [r3, #0]

	uint8_t  hwVersion;
	uint16_t fwVersion;
	int ret;

	User_Init();
 8000eca:	f000 f8c2 	bl	8001052 <User_Init>

	/* Get the User Button initial state */
	user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000ece:	2000      	movs	r0, #0
 8000ed0:	f002 ffc8 	bl	8003e64 <BSP_PB_GetState>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	b2da      	uxtb	r2, r3
 8000ed8:	4b4b      	ldr	r3, [pc, #300]	; (8001008 <MX_BlueNRG_MS_Init+0x154>)
 8000eda:	701a      	strb	r2, [r3, #0]

	hci_init(user_notify, NULL);
 8000edc:	2100      	movs	r1, #0
 8000ede:	484b      	ldr	r0, [pc, #300]	; (800100c <MX_BlueNRG_MS_Init+0x158>)
 8000ee0:	f005 ffb4 	bl	8006e4c <hci_init>

	/* get the BlueNRG HW and FW versions */
	getBlueNRGVersion(&hwVersion, &fwVersion);
 8000ee4:	1cba      	adds	r2, r7, #2
 8000ee6:	1d7b      	adds	r3, r7, #5
 8000ee8:	4611      	mov	r1, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f005 fe23 	bl	8006b36 <getBlueNRGVersion>
	* Reset BlueNRG again otherwise we won't
	* be able to change its MAC address.
	* aci_hal_write_config_data() must be the first
	* command after reset otherwise it will fail.
	*/
	hci_reset();
 8000ef0:	f005 fe65 	bl	8006bbe <hci_reset>

	HAL_Delay(100);
 8000ef4:	2064      	movs	r0, #100	; 0x64
 8000ef6:	f003 f95b 	bl	80041b0 <HAL_Delay>

	printf("HWver %d, FWver %d\n", hwVersion, fwVersion);
 8000efa:	797b      	ldrb	r3, [r7, #5]
 8000efc:	4619      	mov	r1, r3
 8000efe:	887b      	ldrh	r3, [r7, #2]
 8000f00:	461a      	mov	r2, r3
 8000f02:	4843      	ldr	r0, [pc, #268]	; (8001010 <MX_BlueNRG_MS_Init+0x15c>)
 8000f04:	f007 f896 	bl	8008034 <iprintf>

	if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000f08:	797b      	ldrb	r3, [r7, #5]
 8000f0a:	2b30      	cmp	r3, #48	; 0x30
 8000f0c:	d902      	bls.n	8000f14 <MX_BlueNRG_MS_Init+0x60>
		bnrg_expansion_board = IDB05A1;
 8000f0e:	4b41      	ldr	r3, [pc, #260]	; (8001014 <MX_BlueNRG_MS_Init+0x160>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	701a      	strb	r2, [r3, #0]
	}

	BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8000f14:	f107 030c 	add.w	r3, r7, #12
 8000f18:	f107 0214 	add.w	r2, r7, #20
 8000f1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f20:	6018      	str	r0, [r3, #0]
 8000f22:	3304      	adds	r3, #4
 8000f24:	8019      	strh	r1, [r3, #0]

	ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8000f26:	f107 030c 	add.w	r3, r7, #12
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	2106      	movs	r1, #6
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f005 fd6b 	bl	8006a0a <aci_hal_write_config_data>
 8000f34:	4603      	mov	r3, r0
 8000f36:	61fb      	str	r3, [r7, #28]
								  CONFIG_DATA_PUBADDR_LEN,
								  bdaddr);
	if (ret) {
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d003      	beq.n	8000f46 <MX_BlueNRG_MS_Init+0x92>
		printf("Setting BD_ADDR failed 0x%02x.\n", ret);
 8000f3e:	69f9      	ldr	r1, [r7, #28]
 8000f40:	4835      	ldr	r0, [pc, #212]	; (8001018 <MX_BlueNRG_MS_Init+0x164>)
 8000f42:	f007 f877 	bl	8008034 <iprintf>
	}

	ret = aci_gatt_init();
 8000f46:	f005 fb14 	bl	8006572 <aci_gatt_init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	61fb      	str	r3, [r7, #28]
	if (ret) {
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d002      	beq.n	8000f5a <MX_BlueNRG_MS_Init+0xa6>
		printf("GATT_Init failed.\n");
 8000f54:	4831      	ldr	r0, [pc, #196]	; (800101c <MX_BlueNRG_MS_Init+0x168>)
 8000f56:	f007 f8db 	bl	8008110 <puts>
	}

	if (bnrg_expansion_board == IDB05A1) {
 8000f5a:	4b2e      	ldr	r3, [pc, #184]	; (8001014 <MX_BlueNRG_MS_Init+0x160>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d10f      	bne.n	8000f82 <MX_BlueNRG_MS_Init+0xce>
		ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000f62:	f107 020a 	add.w	r2, r7, #10
 8000f66:	1dbb      	adds	r3, r7, #6
 8000f68:	9301      	str	r3, [sp, #4]
 8000f6a:	f107 0308 	add.w	r3, r7, #8
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	4613      	mov	r3, r2
 8000f72:	2207      	movs	r2, #7
 8000f74:	2100      	movs	r1, #0
 8000f76:	2001      	movs	r0, #1
 8000f78:	f005 f920 	bl	80061bc <aci_gap_init_IDB05A1>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	61fb      	str	r3, [r7, #28]
 8000f80:	e009      	b.n	8000f96 <MX_BlueNRG_MS_Init+0xe2>
	}
	else {
		ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000f82:	1dbb      	adds	r3, r7, #6
 8000f84:	f107 0208 	add.w	r2, r7, #8
 8000f88:	f107 010a 	add.w	r1, r7, #10
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f005 f965 	bl	800625c <aci_gap_init_IDB04A1>
 8000f92:	4603      	mov	r3, r0
 8000f94:	61fb      	str	r3, [r7, #28]
	}

	if (ret != BLE_STATUS_SUCCESS) {
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d002      	beq.n	8000fa2 <MX_BlueNRG_MS_Init+0xee>
		printf("GAP_Init failed.\n");
 8000f9c:	4820      	ldr	r0, [pc, #128]	; (8001020 <MX_BlueNRG_MS_Init+0x16c>)
 8000f9e:	f007 f8b7 	bl	8008110 <puts>
	}

	ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	9303      	str	r3, [sp, #12]
 8000fa6:	4b1f      	ldr	r3, [pc, #124]	; (8001024 <MX_BlueNRG_MS_Init+0x170>)
 8000fa8:	9302      	str	r3, [sp, #8]
 8000faa:	2300      	movs	r3, #0
 8000fac:	9301      	str	r3, [sp, #4]
 8000fae:	2310      	movs	r3, #16
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2307      	movs	r3, #7
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	2001      	movs	r0, #1
 8000fba:	f005 fa83 	bl	80064c4 <aci_gap_set_auth_requirement>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	61fb      	str	r3, [r7, #28]
									 7,
									 16,
									 USE_FIXED_PIN_FOR_PAIRING,
									 123456,
									 BONDING);
	if (ret == BLE_STATUS_SUCCESS) {
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d102      	bne.n	8000fce <MX_BlueNRG_MS_Init+0x11a>
		printf("BLE Stack Initialized.\n");
 8000fc8:	4817      	ldr	r0, [pc, #92]	; (8001028 <MX_BlueNRG_MS_Init+0x174>)
 8000fca:	f007 f8a1 	bl	8008110 <puts>
	}

	printf("SERVER: BLE Stack Initialized\n");
 8000fce:	4817      	ldr	r0, [pc, #92]	; (800102c <MX_BlueNRG_MS_Init+0x178>)
 8000fd0:	f007 f89e 	bl	8008110 <puts>
	ret = Add_Sample_Service();
 8000fd4:	f000 f8e0 	bl	8001198 <Add_Sample_Service>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	61fb      	str	r3, [r7, #28]

	if (ret == BLE_STATUS_SUCCESS){
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d103      	bne.n	8000fea <MX_BlueNRG_MS_Init+0x136>
		printf("Service added successfully.\n");
 8000fe2:	4813      	ldr	r0, [pc, #76]	; (8001030 <MX_BlueNRG_MS_Init+0x17c>)
 8000fe4:	f007 f894 	bl	8008110 <puts>
 8000fe8:	e002      	b.n	8000ff0 <MX_BlueNRG_MS_Init+0x13c>
	} else {
		printf("Error while adding service.\n");
 8000fea:	4812      	ldr	r0, [pc, #72]	; (8001034 <MX_BlueNRG_MS_Init+0x180>)
 8000fec:	f007 f890 	bl	8008110 <puts>
	}

	/* Set output power level */
	ret = aci_hal_set_tx_power_level(1,4);
 8000ff0:	2104      	movs	r1, #4
 8000ff2:	2001      	movs	r0, #1
 8000ff4:	f005 fd6e 	bl	8006ad4 <aci_hal_set_tx_power_level>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	61fb      	str	r3, [r7, #28]

	/* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

	/* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8000ffc:	bf00      	nop
 8000ffe:	3720      	adds	r7, #32
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	0800a3cc 	.word	0x0800a3cc
 8001008:	20000000 	.word	0x20000000
 800100c:	080014d1 	.word	0x080014d1
 8001010:	0800a300 	.word	0x0800a300
 8001014:	20000210 	.word	0x20000210
 8001018:	0800a314 	.word	0x0800a314
 800101c:	0800a334 	.word	0x0800a334
 8001020:	0800a348 	.word	0x0800a348
 8001024:	0001e240 	.word	0x0001e240
 8001028:	0800a35c 	.word	0x0800a35c
 800102c:	0800a374 	.word	0x0800a374
 8001030:	0800a394 	.word	0x0800a394
 8001034:	0800a3b0 	.word	0x0800a3b0

08001038 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(float channel_data[64])
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process(channel_data);
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f000 f815 	bl	8001070 <User_Process>
  hci_user_evt_proc();
 8001046:	f006 f87b 	bl	8007140 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8001056:	2101      	movs	r1, #1
 8001058:	2000      	movs	r0, #0
 800105a:	f002 feaf 	bl	8003dbc <BSP_PB_Init>
  BSP_LED_Init(LED2);
 800105e:	2000      	movs	r0, #0
 8001060:	f002 fe42 	bl	8003ce8 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8001064:	2000      	movs	r0, #0
 8001066:	f002 ff5f 	bl	8003f28 <BSP_COM_Init>
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(float channel_data[64])
{
 8001070:	b580      	push	{r7, lr}
 8001072:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001076:	af00      	add	r7, sp, #0
 8001078:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800107c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001080:	6018      	str	r0, [r3, #0]
  if (set_connectable)
 8001082:	4b39      	ldr	r3, [pc, #228]	; (8001168 <User_Process+0xf8>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	b2db      	uxtb	r3, r3
 8001088:	2b00      	cmp	r3, #0
 800108a:	d00b      	beq.n	80010a4 <User_Process+0x34>
  {
    /* Establish connection with remote device */
    Make_Connection();
 800108c:	f000 f8f6 	bl	800127c <Make_Connection>
    set_connectable = FALSE;
 8001090:	4b35      	ldr	r3, [pc, #212]	; (8001168 <User_Process+0xf8>)
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]
    user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8001096:	2000      	movs	r0, #0
 8001098:	f002 fee4 	bl	8003e64 <BSP_PB_GetState>
 800109c:	4603      	mov	r3, r0
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	4b32      	ldr	r3, [pc, #200]	; (800116c <User_Process+0xfc>)
 80010a2:	701a      	strb	r2, [r3, #0]
  }

  /* Check if the User Button has been pushed */
    /* Debouncing */
    HAL_Delay(50);
 80010a4:	2032      	movs	r0, #50	; 0x32
 80010a6:	f003 f883 	bl	80041b0 <HAL_Delay>

    /* Wait until the User Button is released */
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);
 80010aa:	bf00      	nop
 80010ac:	2000      	movs	r0, #0
 80010ae:	f002 fed9 	bl	8003e64 <BSP_PB_GetState>
 80010b2:	4602      	mov	r2, r0
 80010b4:	4b2d      	ldr	r3, [pc, #180]	; (800116c <User_Process+0xfc>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	bf0c      	ite	eq
 80010be:	2301      	moveq	r3, #1
 80010c0:	2300      	movne	r3, #0
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d0f1      	beq.n	80010ac <User_Process+0x3c>

    /* Debouncing */
    HAL_Delay(50);
 80010c8:	2032      	movs	r0, #50	; 0x32
 80010ca:	f003 f871 	bl	80041b0 <HAL_Delay>

    if (connected)
 80010ce:	4b28      	ldr	r3, [pc, #160]	; (8001170 <User_Process+0x100>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d043      	beq.n	800115e <User_Process+0xee>
    {
    	/* Handshake */
    	uint8_t start[1] = {'F'};
 80010d6:	2346      	movs	r3, #70	; 0x46
 80010d8:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
    	uint8_t end[1] = {'L'};
 80010dc:	234c      	movs	r3, #76	; 0x4c
 80010de:	f887 31fc 	strb.w	r3, [r7, #508]	; 0x1fc
    	uint8_t ble_buf[500];
		uint8_t ble_buf_len = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203

		sendData(start, sizeof(start));
 80010e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010ec:	2101      	movs	r1, #1
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f918 	bl	8001324 <sendData>

    	for (int i = 0; i < 64; i++){
 80010f4:	2300      	movs	r3, #0
 80010f6:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 80010fa:	e026      	b.n	800114a <User_Process+0xda>
    		ble_buf_len = sprintf(ble_buf, "%f", channel_data[i]);
 80010fc:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001106:	f5a2 7201 	sub.w	r2, r2, #516	; 0x204
 800110a:	6812      	ldr	r2, [r2, #0]
 800110c:	4413      	add	r3, r2
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fa21 	bl	8000558 <__aeabi_f2d>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	f107 0008 	add.w	r0, r7, #8
 800111e:	4915      	ldr	r1, [pc, #84]	; (8001174 <User_Process+0x104>)
 8001120:	f006 fffe 	bl	8008120 <siprintf>
 8001124:	4603      	mov	r3, r0
 8001126:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
    		sendData(ble_buf, ble_buf_len);
 800112a:	f897 2203 	ldrb.w	r2, [r7, #515]	; 0x203
 800112e:	f107 0308 	add.w	r3, r7, #8
 8001132:	4611      	mov	r1, r2
 8001134:	4618      	mov	r0, r3
 8001136:	f000 f8f5 	bl	8001324 <sendData>
    		HAL_Delay(50);
 800113a:	2032      	movs	r0, #50	; 0x32
 800113c:	f003 f838 	bl	80041b0 <HAL_Delay>
    	for (int i = 0; i < 64; i++){
 8001140:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001144:	3301      	adds	r3, #1
 8001146:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 800114a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800114e:	2b3f      	cmp	r3, #63	; 0x3f
 8001150:	ddd4      	ble.n	80010fc <User_Process+0x8c>
//		for (int i = 0; i < 64; i++){
//			ble_buf_len += sprintf (ble_buf + ble_buf_len, "%d,", channel_data[i]);
//		}
//		sendData(ble_buf, ble_buf_len);
//
    	sendData(end, sizeof(end));
 8001152:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 8001156:	2101      	movs	r1, #1
 8001158:	4618      	mov	r0, r3
 800115a:	f000 f8e3 	bl	8001324 <sendData>
      //BSP_LED_Toggle(LED2);  /* Toggle the LED2 locally. */
                               /* If uncommented be sure the BSP_LED_Init(LED2)
                                * is called in main().
                                * E.g. it can be enabled for debugging. */
    }
}
 800115e:	bf00      	nop
 8001160:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20000002 	.word	0x20000002
 800116c:	20000000 	.word	0x20000000
 8001170:	20000214 	.word	0x20000214
 8001174:	0800a3d4 	.word	0x0800a3d4

08001178 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 8001182:	4b04      	ldr	r3, [pc, #16]	; (8001194 <BSP_PB_Callback+0x1c>)
 8001184:	2201      	movs	r2, #1
 8001186:	701a      	strb	r2, [r3, #0]
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	20000211 	.word	0x20000211

08001198 <Add_Sample_Service>:
 * @brief  Add a sample service using a vendor specific profile
 * @param  None
 * @retval Status
 */
tBleStatus Add_Sample_Service(void)
{
 8001198:	b590      	push	{r4, r7, lr}
 800119a:	b095      	sub	sp, #84	; 0x54
 800119c:	af06      	add	r7, sp, #24
  D973F2E0-B19E-11E2-9E96-0800200C9A66
  D973F2E1-B19E-11E2-9E96-0800200C9A66
  D973F2E2-B19E-11E2-9E96-0800200C9A66
  */

  const uint8_t service_uuid[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe0,0xf2,0x73,0xd9};
 800119e:	4b31      	ldr	r3, [pc, #196]	; (8001264 <Add_Sample_Service+0xcc>)
 80011a0:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80011a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidTX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 80011aa:	4b2f      	ldr	r3, [pc, #188]	; (8001268 <Add_Sample_Service+0xd0>)
 80011ac:	f107 0414 	add.w	r4, r7, #20
 80011b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidRX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <Add_Sample_Service+0xd4>)
 80011b8:	1d3c      	adds	r4, r7, #4
 80011ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid, PRIMARY_SERVICE, 7, &sampleServHandle); /* original is 9?? */
 80011c0:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80011c4:	4b2a      	ldr	r3, [pc, #168]	; (8001270 <Add_Sample_Service+0xd8>)
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	2307      	movs	r3, #7
 80011ca:	2201      	movs	r2, #1
 80011cc:	2002      	movs	r0, #2
 80011ce:	f005 f9f3 	bl	80065b8 <aci_gatt_add_serv>
 80011d2:	4603      	mov	r3, r0
 80011d4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80011d8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d136      	bne.n	800124e <Add_Sample_Service+0xb6>

  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidTX, 20, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, 0,
 80011e0:	4b23      	ldr	r3, [pc, #140]	; (8001270 <Add_Sample_Service+0xd8>)
 80011e2:	8818      	ldrh	r0, [r3, #0]
 80011e4:	f107 0214 	add.w	r2, r7, #20
 80011e8:	4b22      	ldr	r3, [pc, #136]	; (8001274 <Add_Sample_Service+0xdc>)
 80011ea:	9305      	str	r3, [sp, #20]
 80011ec:	2301      	movs	r3, #1
 80011ee:	9304      	str	r3, [sp, #16]
 80011f0:	2310      	movs	r3, #16
 80011f2:	9303      	str	r3, [sp, #12]
 80011f4:	2300      	movs	r3, #0
 80011f6:	9302      	str	r3, [sp, #8]
 80011f8:	2300      	movs	r3, #0
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	2310      	movs	r3, #16
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	2314      	movs	r3, #20
 8001202:	2102      	movs	r1, #2
 8001204:	f005 fa61 	bl	80066ca <aci_gatt_add_char>
 8001208:	4603      	mov	r3, r0
 800120a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                           16, 1, &TXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800120e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001212:	2b00      	cmp	r3, #0
 8001214:	d11d      	bne.n	8001252 <Add_Sample_Service+0xba>

  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidRX, 20, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE,
 8001216:	4b16      	ldr	r3, [pc, #88]	; (8001270 <Add_Sample_Service+0xd8>)
 8001218:	8818      	ldrh	r0, [r3, #0]
 800121a:	1d3a      	adds	r2, r7, #4
 800121c:	4b16      	ldr	r3, [pc, #88]	; (8001278 <Add_Sample_Service+0xe0>)
 800121e:	9305      	str	r3, [sp, #20]
 8001220:	2301      	movs	r3, #1
 8001222:	9304      	str	r3, [sp, #16]
 8001224:	2310      	movs	r3, #16
 8001226:	9303      	str	r3, [sp, #12]
 8001228:	2301      	movs	r3, #1
 800122a:	9302      	str	r3, [sp, #8]
 800122c:	2300      	movs	r3, #0
 800122e:	9301      	str	r3, [sp, #4]
 8001230:	230c      	movs	r3, #12
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	2314      	movs	r3, #20
 8001236:	2102      	movs	r1, #2
 8001238:	f005 fa47 	bl	80066ca <aci_gatt_add_char>
 800123c:	4603      	mov	r3, r0
 800123e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                           16, 1, &RXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001242:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001246:	2b00      	cmp	r3, #0
 8001248:	d105      	bne.n	8001256 <Add_Sample_Service+0xbe>

  PRINTF("Sample Service added.\nTX Char Handle %04X, RX Char Handle %04X\n", TXCharHandle, RXCharHandle);
  return BLE_STATUS_SUCCESS;
 800124a:	2300      	movs	r3, #0
 800124c:	e005      	b.n	800125a <Add_Sample_Service+0xc2>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800124e:	bf00      	nop
 8001250:	e002      	b.n	8001258 <Add_Sample_Service+0xc0>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001252:	bf00      	nop
 8001254:	e000      	b.n	8001258 <Add_Sample_Service+0xc0>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001256:	bf00      	nop

fail:
  PRINTF("Error while adding Sample Service.\n");
  return BLE_STATUS_ERROR ;
 8001258:	2347      	movs	r3, #71	; 0x47
}
 800125a:	4618      	mov	r0, r3
 800125c:	373c      	adds	r7, #60	; 0x3c
 800125e:	46bd      	mov	sp, r7
 8001260:	bd90      	pop	{r4, r7, pc}
 8001262:	bf00      	nop
 8001264:	0800a3d8 	.word	0x0800a3d8
 8001268:	0800a3e8 	.word	0x0800a3e8
 800126c:	0800a3f8 	.word	0x0800a3f8
 8001270:	20000224 	.word	0x20000224
 8001274:	20000226 	.word	0x20000226
 8001278:	20000228 	.word	0x20000228

0800127c <Make_Connection>:
 * @brief  Make the device connectable
 * @param  None
 * @retval None
 */
void Make_Connection(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08c      	sub	sp, #48	; 0x30
 8001280:	af08      	add	r7, sp, #32
	tBleStatus ret;

	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,'A','l','l','e','r','S','p','e','c','X'};
 8001282:	4a14      	ldr	r2, [pc, #80]	; (80012d4 <Make_Connection+0x58>)
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	ca07      	ldmia	r2, {r0, r1, r2}
 8001288:	c303      	stmia	r3!, {r0, r1}
 800128a:	801a      	strh	r2, [r3, #0]
 800128c:	3302      	adds	r3, #2
 800128e:	0c12      	lsrs	r2, r2, #16
 8001290:	701a      	strb	r2, [r3, #0]

	/* disable scan response */
	hci_le_set_scan_resp_data(0,NULL);
 8001292:	2100      	movs	r1, #0
 8001294:	2000      	movs	r0, #0
 8001296:	f005 fcfe 	bl	8006c96 <hci_le_set_scan_resp_data>
	/*
	Advertising_Event_Type, Adv_Interval_Min, Adv_Interval_Max, Address_Type, Adv_Filter_Policy,
	Local_Name_Length, Local_Name, Service_Uuid_Length, Service_Uuid_List, Slave_Conn_Interval_Min,
	Slave_Conn_Interval_Max
	*/
	ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 800129a:	2300      	movs	r3, #0
 800129c:	9306      	str	r3, [sp, #24]
 800129e:	2300      	movs	r3, #0
 80012a0:	9305      	str	r3, [sp, #20]
 80012a2:	2300      	movs	r3, #0
 80012a4:	9304      	str	r3, [sp, #16]
 80012a6:	2300      	movs	r3, #0
 80012a8:	9303      	str	r3, [sp, #12]
 80012aa:	1d3b      	adds	r3, r7, #4
 80012ac:	9302      	str	r3, [sp, #8]
 80012ae:	230d      	movs	r3, #13
 80012b0:	9301      	str	r3, [sp, #4]
 80012b2:	2300      	movs	r3, #0
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2300      	movs	r3, #0
 80012b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012c0:	2000      	movs	r0, #0
 80012c2:	f005 f815 	bl	80062f0 <aci_gap_set_discoverable>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73fb      	strb	r3, [r7, #15]
							   NO_WHITE_LIST_USE, 13, local_name, 0, NULL, 0, 0);
	PRINTF("%d\n",ret);
}
 80012ca:	bf00      	nop
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	0800a408 	.word	0x0800a408

080012d8 <receiveData>:
 * @param  data_buffer : pointer to store in received data
 * @param  Nb_bytes : number of bytes to be received
 * @retval None
 */
void receiveData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	460b      	mov	r3, r1
 80012e2:	70fb      	strb	r3, [r7, #3]
  BSP_LED_Toggle(LED2);
 80012e4:	2000      	movs	r0, #0
 80012e6:	f002 fd11 	bl	8003d0c <BSP_LED_Toggle>

  for(int i = 0; i < Nb_bytes; i++) {
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
 80012ee:	e009      	b.n	8001304 <receiveData+0x2c>
    printf("%c", data_buffer[i]);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	4413      	add	r3, r2
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f006 fead 	bl	8008058 <putchar>
  for(int i = 0; i < Nb_bytes; i++) {
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	3301      	adds	r3, #1
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	78fb      	ldrb	r3, [r7, #3]
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	429a      	cmp	r2, r3
 800130a:	dbf1      	blt.n	80012f0 <receiveData+0x18>
  }
  fflush(stdout);
 800130c:	4b04      	ldr	r3, [pc, #16]	; (8001320 <receiveData+0x48>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	4618      	mov	r0, r3
 8001314:	f006 fdb8 	bl	8007e88 <fflush>
}
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000084 	.word	0x20000084

08001324 <sendData>:
 * @param  data_buffer : pointer to data to be sent
 * @param  Nb_bytes : number of bytes to send
 * @retval None
 */
void sendData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af02      	add	r7, sp, #8
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	460b      	mov	r3, r1
 800132e:	70fb      	strb	r3, [r7, #3]
  if(BLE_Role == SERVER) {
 8001330:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <sendData+0x4c>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d10b      	bne.n	8001350 <sendData+0x2c>
    aci_gatt_update_char_value(sampleServHandle,TXCharHandle, 0, Nb_bytes, data_buffer);
 8001338:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <sendData+0x50>)
 800133a:	8818      	ldrh	r0, [r3, #0]
 800133c:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <sendData+0x54>)
 800133e:	8819      	ldrh	r1, [r3, #0]
 8001340:	78fa      	ldrb	r2, [r7, #3]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	4613      	mov	r3, r2
 8001348:	2200      	movs	r2, #0
 800134a:	f005 fa89 	bl	8006860 <aci_gatt_update_char_value>
  }
  else {
    aci_gatt_write_without_response(connection_handle, rx_handle+1, Nb_bytes, data_buffer);
  }
}
 800134e:	e00a      	b.n	8001366 <sendData+0x42>
    aci_gatt_write_without_response(connection_handle, rx_handle+1, Nb_bytes, data_buffer);
 8001350:	4b0a      	ldr	r3, [pc, #40]	; (800137c <sendData+0x58>)
 8001352:	881b      	ldrh	r3, [r3, #0]
 8001354:	b298      	uxth	r0, r3
 8001356:	4b0a      	ldr	r3, [pc, #40]	; (8001380 <sendData+0x5c>)
 8001358:	881b      	ldrh	r3, [r3, #0]
 800135a:	3301      	adds	r3, #1
 800135c:	b299      	uxth	r1, r3
 800135e:	78fa      	ldrb	r2, [r7, #3]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f005 fb0d 	bl	8006980 <aci_gatt_write_without_response>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000001 	.word	0x20000001
 8001374:	20000224 	.word	0x20000224
 8001378:	20000226 	.word	0x20000226
 800137c:	20000218 	.word	0x20000218
 8001380:	20000222 	.word	0x20000222

08001384 <Attribute_Modified_CB>:
 * @param  data_length : size of the modified attribute data
 * @param  att_data : pointer to the modified attribute data
 * @retval None
 */
void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	603a      	str	r2, [r7, #0]
 800138e:	80fb      	strh	r3, [r7, #6]
 8001390:	460b      	mov	r3, r1
 8001392:	717b      	strb	r3, [r7, #5]
  if(handle == RXCharHandle + 1){
 8001394:	88fa      	ldrh	r2, [r7, #6]
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <Attribute_Modified_CB+0x4c>)
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	3301      	adds	r3, #1
 800139c:	429a      	cmp	r2, r3
 800139e:	d105      	bne.n	80013ac <Attribute_Modified_CB+0x28>
    receiveData(att_data, data_length);
 80013a0:	797b      	ldrb	r3, [r7, #5]
 80013a2:	4619      	mov	r1, r3
 80013a4:	6838      	ldr	r0, [r7, #0]
 80013a6:	f7ff ff97 	bl	80012d8 <receiveData>
  } else if (handle == TXCharHandle + 2) {
    if(att_data[0] == 0x01)
      notification_enabled = TRUE;
  }
}
 80013aa:	e00c      	b.n	80013c6 <Attribute_Modified_CB+0x42>
  } else if (handle == TXCharHandle + 2) {
 80013ac:	88fa      	ldrh	r2, [r7, #6]
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <Attribute_Modified_CB+0x50>)
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	3302      	adds	r3, #2
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d106      	bne.n	80013c6 <Attribute_Modified_CB+0x42>
    if(att_data[0] == 0x01)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d102      	bne.n	80013c6 <Attribute_Modified_CB+0x42>
      notification_enabled = TRUE;
 80013c0:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <Attribute_Modified_CB+0x54>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	701a      	strb	r2, [r3, #0]
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000228 	.word	0x20000228
 80013d4:	20000226 	.word	0x20000226
 80013d8:	2000021a 	.word	0x2000021a

080013dc <GAP_ConnectionComplete_CB>:
 * @param  addr : Address of peer device
 * @param  handle : Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 80013e8:	4b11      	ldr	r3, [pc, #68]	; (8001430 <GAP_ConnectionComplete_CB+0x54>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 80013ee:	4a11      	ldr	r2, [pc, #68]	; (8001434 <GAP_ConnectionComplete_CB+0x58>)
 80013f0:	887b      	ldrh	r3, [r7, #2]
 80013f2:	8013      	strh	r3, [r2, #0]

  printf("Connected to device:");
 80013f4:	4810      	ldr	r0, [pc, #64]	; (8001438 <GAP_ConnectionComplete_CB+0x5c>)
 80013f6:	f006 fe1d 	bl	8008034 <iprintf>
  for(int i = 5; i > 0; i--){
 80013fa:	2305      	movs	r3, #5
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	e00a      	b.n	8001416 <GAP_ConnectionComplete_CB+0x3a>
    printf("%02X-", addr[i]);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	4413      	add	r3, r2
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	4619      	mov	r1, r3
 800140a:	480c      	ldr	r0, [pc, #48]	; (800143c <GAP_ConnectionComplete_CB+0x60>)
 800140c:	f006 fe12 	bl	8008034 <iprintf>
  for(int i = 5; i > 0; i--){
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	3b01      	subs	r3, #1
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	2b00      	cmp	r3, #0
 800141a:	dcf1      	bgt.n	8001400 <GAP_ConnectionComplete_CB+0x24>
  }
  printf("%02X\n", addr[0]);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4619      	mov	r1, r3
 8001422:	4807      	ldr	r0, [pc, #28]	; (8001440 <GAP_ConnectionComplete_CB+0x64>)
 8001424:	f006 fe06 	bl	8008034 <iprintf>
}
 8001428:	bf00      	nop
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20000214 	.word	0x20000214
 8001434:	20000218 	.word	0x20000218
 8001438:	0800a414 	.word	0x0800a414
 800143c:	0800a42c 	.word	0x0800a42c
 8001440:	0800a434 	.word	0x0800a434

08001444 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device get disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  connected = FALSE;
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <GAP_DisconnectionComplete_CB+0x38>)
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]

  printf("Disconnected\n");
 800144e:	480c      	ldr	r0, [pc, #48]	; (8001480 <GAP_DisconnectionComplete_CB+0x3c>)
 8001450:	f006 fe5e 	bl	8008110 <puts>
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8001454:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <GAP_DisconnectionComplete_CB+0x40>)
 8001456:	2201      	movs	r2, #1
 8001458:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <GAP_DisconnectionComplete_CB+0x44>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
  start_read_tx_char_handle = FALSE;
 8001460:	4b0a      	ldr	r3, [pc, #40]	; (800148c <GAP_DisconnectionComplete_CB+0x48>)
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]
  start_read_rx_char_handle = FALSE;
 8001466:	4b0a      	ldr	r3, [pc, #40]	; (8001490 <GAP_DisconnectionComplete_CB+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
  end_read_tx_char_handle = FALSE;
 800146c:	4b09      	ldr	r3, [pc, #36]	; (8001494 <GAP_DisconnectionComplete_CB+0x50>)
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]
  end_read_rx_char_handle = FALSE;
 8001472:	4b09      	ldr	r3, [pc, #36]	; (8001498 <GAP_DisconnectionComplete_CB+0x54>)
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20000214 	.word	0x20000214
 8001480:	0800a43c 	.word	0x0800a43c
 8001484:	20000002 	.word	0x20000002
 8001488:	2000021a 	.word	0x2000021a
 800148c:	2000021b 	.word	0x2000021b
 8001490:	2000021c 	.word	0x2000021c
 8001494:	2000021d 	.word	0x2000021d
 8001498:	2000021e 	.word	0x2000021e

0800149c <GATT_Notification_CB>:
 * @param  attr_len    Length of attribute value in the notification
 * @param  attr_value  Attribute value in the notification
 * @retval None
 */
void GATT_Notification_CB(uint16_t attr_handle, uint8_t attr_len, uint8_t *attr_value)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	603a      	str	r2, [r7, #0]
 80014a6:	80fb      	strh	r3, [r7, #6]
 80014a8:	460b      	mov	r3, r1
 80014aa:	717b      	strb	r3, [r7, #5]
  if (attr_handle == tx_handle+1) {
 80014ac:	88fa      	ldrh	r2, [r7, #6]
 80014ae:	4b07      	ldr	r3, [pc, #28]	; (80014cc <GATT_Notification_CB+0x30>)
 80014b0:	881b      	ldrh	r3, [r3, #0]
 80014b2:	3301      	adds	r3, #1
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d104      	bne.n	80014c2 <GATT_Notification_CB+0x26>
    receiveData(attr_value, attr_len);
 80014b8:	797b      	ldrb	r3, [r7, #5]
 80014ba:	4619      	mov	r1, r3
 80014bc:	6838      	ldr	r0, [r7, #0]
 80014be:	f7ff ff0b 	bl	80012d8 <receiveData>
  }
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000220 	.word	0x20000220

080014d0 <user_notify>:
 *         parsed.
 * @param  pData  Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b08c      	sub	sp, #48	; 0x30
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 80014dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014de:	3301      	adds	r3, #1
 80014e0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(hci_pckt->type != HCI_EVENT_PKT)
 80014e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b04      	cmp	r3, #4
 80014e8:	f040 80e2 	bne.w	80016b0 <user_notify+0x1e0>
    return;

  switch(event_pckt->evt){
 80014ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2bff      	cmp	r3, #255	; 0xff
 80014f2:	d021      	beq.n	8001538 <user_notify+0x68>
 80014f4:	2bff      	cmp	r3, #255	; 0xff
 80014f6:	f300 80e0 	bgt.w	80016ba <user_notify+0x1ea>
 80014fa:	2b05      	cmp	r3, #5
 80014fc:	d002      	beq.n	8001504 <user_notify+0x34>
 80014fe:	2b3e      	cmp	r3, #62	; 0x3e
 8001500:	d003      	beq.n	800150a <user_notify+0x3a>
 8001502:	e0da      	b.n	80016ba <user_notify+0x1ea>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8001504:	f7ff ff9e 	bl	8001444 <GAP_DisconnectionComplete_CB>
    }
    break;
 8001508:	e0d7      	b.n	80016ba <user_notify+0x1ea>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 800150a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800150c:	3302      	adds	r3, #2
 800150e:	613b      	str	r3, [r7, #16]

      switch(evt->subevent){
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b01      	cmp	r3, #1
 8001516:	f040 80cd 	bne.w	80016b4 <user_notify+0x1e4>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	3301      	adds	r3, #1
 800151e:	60fb      	str	r3, [r7, #12]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	1d5a      	adds	r2, r3, #5
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800152a:	b29b      	uxth	r3, r3
 800152c:	4619      	mov	r1, r3
 800152e:	4610      	mov	r0, r2
 8001530:	f7ff ff54 	bl	80013dc <GAP_ConnectionComplete_CB>
        }
        break;
 8001534:	bf00      	nop
      }
    }
    break;
 8001536:	e0bd      	b.n	80016b4 <user_notify+0x1e4>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8001538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800153a:	3302      	adds	r3, #2
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
      switch(blue_evt->ecode){
 800153e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001540:	881b      	ldrh	r3, [r3, #0]
 8001542:	b29b      	uxth	r3, r3
 8001544:	f6a3 4301 	subw	r3, r3, #3073	; 0xc01
 8001548:	2b11      	cmp	r3, #17
 800154a:	f200 80b5 	bhi.w	80016b8 <user_notify+0x1e8>
 800154e:	a201      	add	r2, pc, #4	; (adr r2, 8001554 <user_notify+0x84>)
 8001550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001554:	0800159d 	.word	0x0800159d
 8001558:	080016b9 	.word	0x080016b9
 800155c:	080016b9 	.word	0x080016b9
 8001560:	080016b9 	.word	0x080016b9
 8001564:	080016b9 	.word	0x080016b9
 8001568:	080016b9 	.word	0x080016b9
 800156c:	080016b9 	.word	0x080016b9
 8001570:	080016b9 	.word	0x080016b9
 8001574:	080016b9 	.word	0x080016b9
 8001578:	080016b9 	.word	0x080016b9
 800157c:	080016b9 	.word	0x080016b9
 8001580:	080016b9 	.word	0x080016b9
 8001584:	080016b9 	.word	0x080016b9
 8001588:	080016b9 	.word	0x080016b9
 800158c:	080015dd 	.word	0x080015dd
 8001590:	08001669 	.word	0x08001669
 8001594:	080016b9 	.word	0x080016b9
 8001598:	080015ff 	.word	0x080015ff

      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        {
          if (bnrg_expansion_board == IDB05A1) {
 800159c:	4b48      	ldr	r3, [pc, #288]	; (80016c0 <user_notify+0x1f0>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d10d      	bne.n	80015c0 <user_notify+0xf0>
            evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*)blue_evt->data;
 80015a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a6:	3302      	adds	r3, #2
 80015a8:	617b      	str	r3, [r7, #20]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	885b      	ldrh	r3, [r3, #2]
 80015ae:	b298      	uxth	r0, r3
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	7919      	ldrb	r1, [r3, #4]
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	3307      	adds	r3, #7
 80015b8:	461a      	mov	r2, r3
 80015ba:	f7ff fee3 	bl	8001384 <Attribute_Modified_CB>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
          }

        }
        break;
 80015be:	e076      	b.n	80016ae <user_notify+0x1de>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
 80015c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c2:	3302      	adds	r3, #2
 80015c4:	61bb      	str	r3, [r7, #24]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	885b      	ldrh	r3, [r3, #2]
 80015ca:	b298      	uxth	r0, r3
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	7919      	ldrb	r1, [r3, #4]
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	3305      	adds	r3, #5
 80015d4:	461a      	mov	r2, r3
 80015d6:	f7ff fed5 	bl	8001384 <Attribute_Modified_CB>
        break;
 80015da:	e068      	b.n	80016ae <user_notify+0x1de>
      case EVT_BLUE_GATT_NOTIFICATION:
        {
          evt_gatt_attr_notification *evt = (evt_gatt_attr_notification*)blue_evt->data;
 80015dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015de:	3302      	adds	r3, #2
 80015e0:	61fb      	str	r3, [r7, #28]
          GATT_Notification_CB(evt->attr_handle, evt->event_data_length - 2, evt->attr_value);
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80015e8:	b298      	uxth	r0, r3
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	789b      	ldrb	r3, [r3, #2]
 80015ee:	3b02      	subs	r3, #2
 80015f0:	b2d9      	uxtb	r1, r3
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3305      	adds	r3, #5
 80015f6:	461a      	mov	r2, r3
 80015f8:	f7ff ff50 	bl	800149c <GATT_Notification_CB>
        }
        break;
 80015fc:	e057      	b.n	80016ae <user_notify+0x1de>
      case EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP:
        if(BLE_Role == CLIENT) {
 80015fe:	4b31      	ldr	r3, [pc, #196]	; (80016c4 <user_notify+0x1f4>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d150      	bne.n	80016a8 <user_notify+0x1d8>
          PRINTF("EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP\n");

          evt_gatt_disc_read_char_by_uuid_resp *resp = (void*)blue_evt->data;
 8001606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001608:	3302      	adds	r3, #2
 800160a:	623b      	str	r3, [r7, #32]

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 800160c:	4b2e      	ldr	r3, [pc, #184]	; (80016c8 <user_notify+0x1f8>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d011      	beq.n	800163a <user_notify+0x16a>
 8001616:	4b2d      	ldr	r3, [pc, #180]	; (80016cc <user_notify+0x1fc>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	b2db      	uxtb	r3, r3
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10c      	bne.n	800163a <user_notify+0x16a>
          {
            tx_handle = resp->attr_handle;
 8001620:	6a3b      	ldr	r3, [r7, #32]
 8001622:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8001626:	b29a      	uxth	r2, r3
 8001628:	4b29      	ldr	r3, [pc, #164]	; (80016d0 <user_notify+0x200>)
 800162a:	801a      	strh	r2, [r3, #0]
            printf("TX Char Handle %04X\n", tx_handle);
 800162c:	4b28      	ldr	r3, [pc, #160]	; (80016d0 <user_notify+0x200>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	4619      	mov	r1, r3
 8001632:	4828      	ldr	r0, [pc, #160]	; (80016d4 <user_notify+0x204>)
 8001634:	f006 fcfe 	bl	8008034 <iprintf>
          {
            rx_handle = resp->attr_handle;
            printf("RX Char Handle %04X\n", rx_handle);
          }
        }
        break;
 8001638:	e036      	b.n	80016a8 <user_notify+0x1d8>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 800163a:	4b27      	ldr	r3, [pc, #156]	; (80016d8 <user_notify+0x208>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	d031      	beq.n	80016a8 <user_notify+0x1d8>
 8001644:	4b25      	ldr	r3, [pc, #148]	; (80016dc <user_notify+0x20c>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	b2db      	uxtb	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d12c      	bne.n	80016a8 <user_notify+0x1d8>
            rx_handle = resp->attr_handle;
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8001654:	b29a      	uxth	r2, r3
 8001656:	4b22      	ldr	r3, [pc, #136]	; (80016e0 <user_notify+0x210>)
 8001658:	801a      	strh	r2, [r3, #0]
            printf("RX Char Handle %04X\n", rx_handle);
 800165a:	4b21      	ldr	r3, [pc, #132]	; (80016e0 <user_notify+0x210>)
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	4619      	mov	r1, r3
 8001660:	4820      	ldr	r0, [pc, #128]	; (80016e4 <user_notify+0x214>)
 8001662:	f006 fce7 	bl	8008034 <iprintf>
        break;
 8001666:	e01f      	b.n	80016a8 <user_notify+0x1d8>

      case EVT_BLUE_GATT_PROCEDURE_COMPLETE:
        if(BLE_Role == CLIENT) {
 8001668:	4b16      	ldr	r3, [pc, #88]	; (80016c4 <user_notify+0x1f4>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d11d      	bne.n	80016ac <user_notify+0x1dc>
          /* Wait for gatt procedure complete event trigger related to Discovery Charac by UUID */
          //evt_gatt_procedure_complete *pr = (void*)blue_evt->data;

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8001670:	4b15      	ldr	r3, [pc, #84]	; (80016c8 <user_notify+0x1f8>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b00      	cmp	r3, #0
 8001678:	d008      	beq.n	800168c <user_notify+0x1bc>
 800167a:	4b14      	ldr	r3, [pc, #80]	; (80016cc <user_notify+0x1fc>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2b00      	cmp	r3, #0
 8001682:	d103      	bne.n	800168c <user_notify+0x1bc>
          {
            end_read_tx_char_handle = TRUE;
 8001684:	4b11      	ldr	r3, [pc, #68]	; (80016cc <user_notify+0x1fc>)
 8001686:	2201      	movs	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
          {
            end_read_rx_char_handle = TRUE;
          }
        }
        break;
 800168a:	e00f      	b.n	80016ac <user_notify+0x1dc>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 800168c:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <user_notify+0x208>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b00      	cmp	r3, #0
 8001694:	d00a      	beq.n	80016ac <user_notify+0x1dc>
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <user_notify+0x20c>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	b2db      	uxtb	r3, r3
 800169c:	2b00      	cmp	r3, #0
 800169e:	d105      	bne.n	80016ac <user_notify+0x1dc>
            end_read_rx_char_handle = TRUE;
 80016a0:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <user_notify+0x20c>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]
        break;
 80016a6:	e001      	b.n	80016ac <user_notify+0x1dc>
        break;
 80016a8:	bf00      	nop
 80016aa:	e005      	b.n	80016b8 <user_notify+0x1e8>
        break;
 80016ac:	bf00      	nop
      }
    }
    break;
 80016ae:	e003      	b.n	80016b8 <user_notify+0x1e8>
    return;
 80016b0:	bf00      	nop
 80016b2:	e002      	b.n	80016ba <user_notify+0x1ea>
    break;
 80016b4:	bf00      	nop
 80016b6:	e000      	b.n	80016ba <user_notify+0x1ea>
    break;
 80016b8:	bf00      	nop
  }
}
 80016ba:	3730      	adds	r7, #48	; 0x30
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000210 	.word	0x20000210
 80016c4:	20000001 	.word	0x20000001
 80016c8:	2000021b 	.word	0x2000021b
 80016cc:	2000021d 	.word	0x2000021d
 80016d0:	20000220 	.word	0x20000220
 80016d4:	0800a44c 	.word	0x0800a44c
 80016d8:	2000021c 	.word	0x2000021c
 80016dc:	2000021e 	.word	0x2000021e
 80016e0:	20000222 	.word	0x20000222
 80016e4:	0800a464 	.word	0x0800a464

080016e8 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b088      	sub	sp, #32
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f0:	2300      	movs	r3, #0
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <HCI_TL_SPI_Init+0x88>)
 80016f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f8:	4a1d      	ldr	r2, [pc, #116]	; (8001770 <HCI_TL_SPI_Init+0x88>)
 80016fa:	f043 0301 	orr.w	r3, r3, #1
 80016fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001700:	4b1b      	ldr	r3, [pc, #108]	; (8001770 <HCI_TL_SPI_Init+0x88>)
 8001702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 800170c:	2301      	movs	r3, #1
 800170e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001710:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001714:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 800171a:	f107 030c 	add.w	r3, r7, #12
 800171e:	4619      	mov	r1, r3
 8001720:	4814      	ldr	r0, [pc, #80]	; (8001774 <HCI_TL_SPI_Init+0x8c>)
 8001722:	f002 fecd 	bl	80044c0 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8001726:	f44f 7380 	mov.w	r3, #256	; 0x100
 800172a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172c:	2301      	movs	r3, #1
 800172e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001734:	2300      	movs	r3, #0
 8001736:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	4619      	mov	r1, r3
 800173e:	480d      	ldr	r0, [pc, #52]	; (8001774 <HCI_TL_SPI_Init+0x8c>)
 8001740:	f002 febe 	bl	80044c0 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8001744:	2302      	movs	r3, #2
 8001746:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001748:	2301      	movs	r3, #1
 800174a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001750:	2300      	movs	r3, #0
 8001752:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8001754:	f107 030c 	add.w	r3, r7, #12
 8001758:	4619      	mov	r1, r3
 800175a:	4806      	ldr	r0, [pc, #24]	; (8001774 <HCI_TL_SPI_Init+0x8c>)
 800175c:	f002 feb0 	bl	80044c0 <HAL_GPIO_Init>

  return BSP_SPI1_Init();
 8001760:	f002 f8c4 	bl	80038ec <BSP_SPI1_Init>
 8001764:	4603      	mov	r3, r0
}
 8001766:	4618      	mov	r0, r3
 8001768:	3720      	adds	r7, #32
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40023800 	.word	0x40023800
 8001774:	40020000 	.word	0x40020000

08001778 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 800177c:	2101      	movs	r1, #1
 800177e:	4807      	ldr	r0, [pc, #28]	; (800179c <HCI_TL_SPI_DeInit+0x24>)
 8001780:	f003 f822 	bl	80047c8 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001784:	2102      	movs	r1, #2
 8001786:	4805      	ldr	r0, [pc, #20]	; (800179c <HCI_TL_SPI_DeInit+0x24>)
 8001788:	f003 f81e 	bl	80047c8 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 800178c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001790:	4802      	ldr	r0, [pc, #8]	; (800179c <HCI_TL_SPI_DeInit+0x24>)
 8001792:	f003 f819 	bl	80047c8 <HAL_GPIO_DeInit>
  return 0;
 8001796:	2300      	movs	r3, #0
}
 8001798:	4618      	mov	r0, r3
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40020000 	.word	0x40020000

080017a0 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80017a4:	2201      	movs	r2, #1
 80017a6:	2102      	movs	r1, #2
 80017a8:	480b      	ldr	r0, [pc, #44]	; (80017d8 <HCI_TL_SPI_Reset+0x38>)
 80017aa:	f003 f909 	bl	80049c0 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 80017ae:	2200      	movs	r2, #0
 80017b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017b4:	4808      	ldr	r0, [pc, #32]	; (80017d8 <HCI_TL_SPI_Reset+0x38>)
 80017b6:	f003 f903 	bl	80049c0 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80017ba:	2005      	movs	r0, #5
 80017bc:	f002 fcf8 	bl	80041b0 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 80017c0:	2201      	movs	r2, #1
 80017c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017c6:	4804      	ldr	r0, [pc, #16]	; (80017d8 <HCI_TL_SPI_Reset+0x38>)
 80017c8:	f003 f8fa 	bl	80049c0 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80017cc:	2005      	movs	r0, #5
 80017ce:	f002 fcef 	bl	80041b0 <HAL_Delay>
  return 0;
 80017d2:	2300      	movs	r3, #0
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40020000 	.word	0x40020000

080017dc <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	460b      	mov	r3, r1
 80017e6:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 80017ec:	23ff      	movs	r3, #255	; 0xff
 80017ee:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80017f0:	4a25      	ldr	r2, [pc, #148]	; (8001888 <HCI_TL_SPI_Receive+0xac>)
 80017f2:	f107 0314 	add.w	r3, r7, #20
 80017f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017fa:	6018      	str	r0, [r3, #0]
 80017fc:	3304      	adds	r3, #4
 80017fe:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001800:	2200      	movs	r2, #0
 8001802:	2102      	movs	r1, #2
 8001804:	4821      	ldr	r0, [pc, #132]	; (800188c <HCI_TL_SPI_Receive+0xb0>)
 8001806:	f003 f8db 	bl	80049c0 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 800180a:	f107 010c 	add.w	r1, r7, #12
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	2205      	movs	r2, #5
 8001814:	4618      	mov	r0, r3
 8001816:	f002 f899 	bl	800394c <BSP_SPI1_SendRecv>

  if(header_slave[0] == 0x02)
 800181a:	7b3b      	ldrb	r3, [r7, #12]
 800181c:	2b02      	cmp	r3, #2
 800181e:	d129      	bne.n	8001874 <HCI_TL_SPI_Receive+0x98>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8001820:	7c3b      	ldrb	r3, [r7, #16]
 8001822:	021b      	lsls	r3, r3, #8
 8001824:	b21a      	sxth	r2, r3
 8001826:	7bfb      	ldrb	r3, [r7, #15]
 8001828:	b21b      	sxth	r3, r3
 800182a:	4313      	orrs	r3, r2
 800182c:	b21b      	sxth	r3, r3
 800182e:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 8001830:	8bfb      	ldrh	r3, [r7, #30]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d01e      	beq.n	8001874 <HCI_TL_SPI_Receive+0x98>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8001836:	8bfa      	ldrh	r2, [r7, #30]
 8001838:	887b      	ldrh	r3, [r7, #2]
 800183a:	429a      	cmp	r2, r3
 800183c:	d901      	bls.n	8001842 <HCI_TL_SPI_Receive+0x66>
        byte_count = size;
 800183e:	887b      	ldrh	r3, [r7, #2]
 8001840:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 8001842:	2300      	movs	r3, #0
 8001844:	777b      	strb	r3, [r7, #29]
 8001846:	e010      	b.n	800186a <HCI_TL_SPI_Receive+0x8e>
      {
        BSP_SPI1_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8001848:	f107 011b 	add.w	r1, r7, #27
 800184c:	f107 031c 	add.w	r3, r7, #28
 8001850:	2201      	movs	r2, #1
 8001852:	4618      	mov	r0, r3
 8001854:	f002 f87a 	bl	800394c <BSP_SPI1_SendRecv>
        buffer[len] = read_char;
 8001858:	7f7b      	ldrb	r3, [r7, #29]
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	4413      	add	r3, r2
 800185e:	7efa      	ldrb	r2, [r7, #27]
 8001860:	b2d2      	uxtb	r2, r2
 8001862:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8001864:	7f7b      	ldrb	r3, [r7, #29]
 8001866:	3301      	adds	r3, #1
 8001868:	777b      	strb	r3, [r7, #29]
 800186a:	7f7b      	ldrb	r3, [r7, #29]
 800186c:	b29b      	uxth	r3, r3
 800186e:	8bfa      	ldrh	r2, [r7, #30]
 8001870:	429a      	cmp	r2, r3
 8001872:	d8e9      	bhi.n	8001848 <HCI_TL_SPI_Receive+0x6c>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001874:	2201      	movs	r2, #1
 8001876:	2102      	movs	r1, #2
 8001878:	4804      	ldr	r0, [pc, #16]	; (800188c <HCI_TL_SPI_Receive+0xb0>)
 800187a:	f003 f8a1 	bl	80049c0 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 800187e:	7f7b      	ldrb	r3, [r7, #29]
}
 8001880:	4618      	mov	r0, r3
 8001882:	3720      	adds	r7, #32
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	0800a47c 	.word	0x0800a47c
 800188c:	40020000 	.word	0x40020000

08001890 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b088      	sub	sp, #32
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	460b      	mov	r3, r1
 800189a:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 800189c:	4a23      	ldr	r2, [pc, #140]	; (800192c <HCI_TL_SPI_Send+0x9c>)
 800189e:	f107 0310 	add.w	r3, r7, #16
 80018a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018a6:	6018      	str	r0, [r3, #0]
 80018a8:	3304      	adds	r3, #4
 80018aa:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 80018ac:	f002 fc74 	bl	8004198 <HAL_GetTick>
 80018b0:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2102      	movs	r1, #2
 80018ba:	481d      	ldr	r0, [pc, #116]	; (8001930 <HCI_TL_SPI_Send+0xa0>)
 80018bc:	f003 f880 	bl	80049c0 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80018c0:	f107 0108 	add.w	r1, r7, #8
 80018c4:	f107 0310 	add.w	r3, r7, #16
 80018c8:	2205      	movs	r2, #5
 80018ca:	4618      	mov	r0, r3
 80018cc:	f002 f83e 	bl	800394c <BSP_SPI1_SendRecv>

    if(header_slave[0] == 0x02)
 80018d0:	7a3b      	ldrb	r3, [r7, #8]
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d10f      	bne.n	80018f6 <HCI_TL_SPI_Send+0x66>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 80018d6:	7a7b      	ldrb	r3, [r7, #9]
 80018d8:	b29b      	uxth	r3, r3
 80018da:	887a      	ldrh	r2, [r7, #2]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d806      	bhi.n	80018ee <HCI_TL_SPI_Send+0x5e>
      {
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 80018e0:	887b      	ldrh	r3, [r7, #2]
 80018e2:	461a      	mov	r2, r3
 80018e4:	4913      	ldr	r1, [pc, #76]	; (8001934 <HCI_TL_SPI_Send+0xa4>)
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f002 f830 	bl	800394c <BSP_SPI1_SendRecv>
 80018ec:	e006      	b.n	80018fc <HCI_TL_SPI_Send+0x6c>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 80018ee:	f06f 0301 	mvn.w	r3, #1
 80018f2:	61fb      	str	r3, [r7, #28]
 80018f4:	e002      	b.n	80018fc <HCI_TL_SPI_Send+0x6c>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80018f6:	f04f 33ff 	mov.w	r3, #4294967295
 80018fa:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80018fc:	2201      	movs	r2, #1
 80018fe:	2102      	movs	r1, #2
 8001900:	480b      	ldr	r0, [pc, #44]	; (8001930 <HCI_TL_SPI_Send+0xa0>)
 8001902:	f003 f85d 	bl	80049c0 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8001906:	f002 fc47 	bl	8004198 <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b0f      	cmp	r3, #15
 8001912:	d903      	bls.n	800191c <HCI_TL_SPI_Send+0x8c>
    {
      result = -3;
 8001914:	f06f 0302 	mvn.w	r3, #2
 8001918:	61fb      	str	r3, [r7, #28]
      break;
 800191a:	e002      	b.n	8001922 <HCI_TL_SPI_Send+0x92>
    }
  } while(result < 0);
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	2b00      	cmp	r3, #0
 8001920:	dbc7      	blt.n	80018b2 <HCI_TL_SPI_Send+0x22>

  return result;
 8001922:	69fb      	ldr	r3, [r7, #28]
}
 8001924:	4618      	mov	r0, r3
 8001926:	3720      	adds	r7, #32
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	0800a484 	.word	0x0800a484
 8001930:	40020000 	.word	0x40020000
 8001934:	20000234 	.word	0x20000234

08001938 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 800193c:	2101      	movs	r1, #1
 800193e:	4805      	ldr	r0, [pc, #20]	; (8001954 <IsDataAvailable+0x1c>)
 8001940:	f003 f826 	bl	8004990 <HAL_GPIO_ReadPin>
 8001944:	4603      	mov	r3, r0
 8001946:	2b01      	cmp	r3, #1
 8001948:	bf0c      	ite	eq
 800194a:	2301      	moveq	r3, #1
 800194c:	2300      	movne	r3, #0
 800194e:	b2db      	uxtb	r3, r3
}
 8001950:	4618      	mov	r0, r3
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40020000 	.word	0x40020000

08001958 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b088      	sub	sp, #32
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 800195e:	4b13      	ldr	r3, [pc, #76]	; (80019ac <hci_tl_lowlevel_init+0x54>)
 8001960:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001962:	4b13      	ldr	r3, [pc, #76]	; (80019b0 <hci_tl_lowlevel_init+0x58>)
 8001964:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8001966:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <hci_tl_lowlevel_init+0x5c>)
 8001968:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 800196a:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <hci_tl_lowlevel_init+0x60>)
 800196c:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800196e:	4b13      	ldr	r3, [pc, #76]	; (80019bc <hci_tl_lowlevel_init+0x64>)
 8001970:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8001972:	4b13      	ldr	r3, [pc, #76]	; (80019c0 <hci_tl_lowlevel_init+0x68>)
 8001974:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	4618      	mov	r0, r3
 800197a:	f005 faa9 	bl	8006ed0 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 800197e:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8001982:	4810      	ldr	r0, [pc, #64]	; (80019c4 <hci_tl_lowlevel_init+0x6c>)
 8001984:	f002 fd63 	bl	800444e <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001988:	4a0f      	ldr	r2, [pc, #60]	; (80019c8 <hci_tl_lowlevel_init+0x70>)
 800198a:	2100      	movs	r1, #0
 800198c:	480d      	ldr	r0, [pc, #52]	; (80019c4 <hci_tl_lowlevel_init+0x6c>)
 800198e:	f002 fd44 	bl	800441a <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001992:	2200      	movs	r2, #0
 8001994:	2100      	movs	r1, #0
 8001996:	2006      	movs	r0, #6
 8001998:	f002 fd09 	bl	80043ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800199c:	2006      	movs	r0, #6
 800199e:	f002 fd22 	bl	80043e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 80019a2:	bf00      	nop
 80019a4:	3720      	adds	r7, #32
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	080016e9 	.word	0x080016e9
 80019b0:	08001779 	.word	0x08001779
 80019b4:	08001891 	.word	0x08001891
 80019b8:	080017dd 	.word	0x080017dd
 80019bc:	080017a1 	.word	0x080017a1
 80019c0:	0800398d 	.word	0x0800398d
 80019c4:	2000022c 	.word	0x2000022c
 80019c8:	080019cd 	.word	0x080019cd

080019cc <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 80019d0:	e005      	b.n	80019de <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 80019d2:	2000      	movs	r0, #0
 80019d4:	f005 fbe0 	bl	8007198 <hci_notify_asynch_evt>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d105      	bne.n	80019ea <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 80019de:	f7ff ffab 	bl	8001938 <IsDataAvailable>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f4      	bne.n	80019d2 <hci_tl_lowlevel_isr+0x6>
 80019e8:	e000      	b.n	80019ec <hci_tl_lowlevel_isr+0x20>
    {
      return;
 80019ea:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 80019ec:	bd80      	pop	{r7, pc}

080019ee <AS7421_readRegister>:
static void AS7421_writeRegisters(uint8_t startAddr, uint8_t bufferSize, uint8_t *val);
static uint16_t byteSwap16(uint16_t value);

//Reads from a given location from the AS7421
static uint8_t AS7421_readRegister(uint8_t addr)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b084      	sub	sp, #16
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	4603      	mov	r3, r0
 80019f6:	71fb      	strb	r3, [r7, #7]
	char data = 0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	73fb      	strb	r3, [r7, #15]
	I2C1_byteRead(AS7421_ADDR, addr, &data);
 80019fc:	f107 020f 	add.w	r2, r7, #15
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	4619      	mov	r1, r3
 8001a04:	2064      	movs	r0, #100	; 0x64
 8001a06:	f001 fae1 	bl	8002fcc <I2C1_byteRead>
	return data;
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <AS7421_readRegisters>:

//Reads from consecutive register locations on the AS7421
static void AS7421_readRegisters(uint8_t addr, uint8_t bufferSize, uint8_t *data)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	603a      	str	r2, [r7, #0]
 8001a1e:	71fb      	strb	r3, [r7, #7]
 8001a20:	460b      	mov	r3, r1
 8001a22:	71bb      	strb	r3, [r7, #6]
	I2C1_burstRead(AS7421_ADDR, addr, bufferSize, (char *)data);
 8001a24:	79ba      	ldrb	r2, [r7, #6]
 8001a26:	79f9      	ldrb	r1, [r7, #7]
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	2064      	movs	r0, #100	; 0x64
 8001a2c:	f001 fb48 	bl	80030c0 <I2C1_burstRead>
}
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <AS7421_writeRegister>:

//Write a value to a given location on the AS7421
static void AS7421_writeRegister(uint8_t addr, uint8_t val)
{
 8001a38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a3c:	b087      	sub	sp, #28
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	4603      	mov	r3, r0
 8001a42:	460a      	mov	r2, r1
 8001a44:	71fb      	strb	r3, [r7, #7]
 8001a46:	4613      	mov	r3, r2
 8001a48:	71bb      	strb	r3, [r7, #6]
 8001a4a:	466b      	mov	r3, sp
 8001a4c:	461e      	mov	r6, r3
	uint8_t bufferSize = 1;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	75fb      	strb	r3, [r7, #23]
	char data[bufferSize];
 8001a52:	7df9      	ldrb	r1, [r7, #23]
 8001a54:	460b      	mov	r3, r1
 8001a56:	3b01      	subs	r3, #1
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	b2cb      	uxtb	r3, r1
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	4698      	mov	r8, r3
 8001a60:	4691      	mov	r9, r2
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	f04f 0300 	mov.w	r3, #0
 8001a6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a76:	b2cb      	uxtb	r3, r1
 8001a78:	2200      	movs	r2, #0
 8001a7a:	461c      	mov	r4, r3
 8001a7c:	4615      	mov	r5, r2
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	00eb      	lsls	r3, r5, #3
 8001a88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a8c:	00e2      	lsls	r2, r4, #3
 8001a8e:	460b      	mov	r3, r1
 8001a90:	3307      	adds	r3, #7
 8001a92:	08db      	lsrs	r3, r3, #3
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	ebad 0d03 	sub.w	sp, sp, r3
 8001a9a:	466b      	mov	r3, sp
 8001a9c:	3300      	adds	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]

	data[0] = val;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	79ba      	ldrb	r2, [r7, #6]
 8001aa4:	701a      	strb	r2, [r3, #0]
	I2C1_burstWrite(AS7421_ADDR, addr, bufferSize, data);
 8001aa6:	7dfa      	ldrb	r2, [r7, #23]
 8001aa8:	79f9      	ldrb	r1, [r7, #7]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	2064      	movs	r0, #100	; 0x64
 8001aae:	f001 fba3 	bl	80031f8 <I2C1_burstWrite>
 8001ab2:	46b5      	mov	sp, r6
}
 8001ab4:	bf00      	nop
 8001ab6:	371c      	adds	r7, #28
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001abe <AS7421_writeRegisters>:

//Write values to consecutive register locations on the AS7421
static void AS7421_writeRegisters(uint8_t startAddr, uint8_t bufferSize, uint8_t *val)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b082      	sub	sp, #8
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	603a      	str	r2, [r7, #0]
 8001ac8:	71fb      	strb	r3, [r7, #7]
 8001aca:	460b      	mov	r3, r1
 8001acc:	71bb      	strb	r3, [r7, #6]
//
//	for (int i = 0; i < bufferSize; i++)
//	{
//		data[i] = val[i];
//	}
	I2C1_burstWrite(AS7421_ADDR, startAddr, bufferSize, (char *)val);
 8001ace:	79ba      	ldrb	r2, [r7, #6]
 8001ad0:	79f9      	ldrb	r1, [r7, #7]
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	2064      	movs	r0, #100	; 0x64
 8001ad6:	f001 fb8f 	bl	80031f8 <I2C1_burstWrite>
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <byteSwap16>:

static uint16_t byteSwap16(uint16_t value) {
 8001ae2:	b480      	push	{r7}
 8001ae4:	b083      	sub	sp, #12
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	4603      	mov	r3, r0
 8001aea:	80fb      	strh	r3, [r7, #6]
    return (value >> 8) | (value << 8);
 8001aec:	88fb      	ldrh	r3, [r7, #6]
 8001aee:	0a1b      	lsrs	r3, r3, #8
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	b21a      	sxth	r2, r3
 8001af4:	88fb      	ldrh	r3, [r7, #6]
 8001af6:	021b      	lsls	r3, r3, #8
 8001af8:	b21b      	sxth	r3, r3
 8001afa:	4313      	orrs	r3, r2
 8001afc:	b21b      	sxth	r3, r3
 8001afe:	b29b      	uxth	r3, r3
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <fpu_enable>:

// Enable FPU
void fpu_enable()
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
	/*Enable Floating Point Unit: Enable CP10 and CP11 full access*/
	SCB->CPACR |= (1U<<20);
 8001b10:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <fpu_enable+0x50>)
 8001b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b16:	4a11      	ldr	r2, [pc, #68]	; (8001b5c <fpu_enable+0x50>)
 8001b18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U<<21);
 8001b20:	4b0e      	ldr	r3, [pc, #56]	; (8001b5c <fpu_enable+0x50>)
 8001b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b26:	4a0d      	ldr	r2, [pc, #52]	; (8001b5c <fpu_enable+0x50>)
 8001b28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U<<22);
 8001b30:	4b0a      	ldr	r3, [pc, #40]	; (8001b5c <fpu_enable+0x50>)
 8001b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b36:	4a09      	ldr	r2, [pc, #36]	; (8001b5c <fpu_enable+0x50>)
 8001b38:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U<<23);
 8001b40:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <fpu_enable+0x50>)
 8001b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b46:	4a05      	ldr	r2, [pc, #20]	; (8001b5c <fpu_enable+0x50>)
 8001b48:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001b4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <isConnected>:

//Returns TRUE if the device sends an ACK indicating it is connected
bool isConnected()
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
	uint32_t timeout = 1000; //Timeout to connect set to 1000ms
 8001b66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b6a:	60fb      	str	r3, [r7, #12]
	unsigned long startTime = HAL_GetTick();
 8001b6c:	f002 fb14 	bl	8004198 <HAL_GetTick>
 8001b70:	60b8      	str	r0, [r7, #8]

	while ((HAL_GetTick() - startTime) < timeout)
 8001b72:	e035      	b.n	8001be0 <isConnected+0x80>
	{
		volatile int tmp;

		/* Wait until bus not busy */
		while (I2C1->SR2 & (SR2_BUSY)){}
 8001b74:	bf00      	nop
 8001b76:	4b21      	ldr	r3, [pc, #132]	; (8001bfc <isConnected+0x9c>)
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d1f9      	bne.n	8001b76 <isConnected+0x16>

		/* Generate start condition */
		I2C1->CR1 |= CR1_START;
 8001b82:	4b1e      	ldr	r3, [pc, #120]	; (8001bfc <isConnected+0x9c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a1d      	ldr	r2, [pc, #116]	; (8001bfc <isConnected+0x9c>)
 8001b88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b8c:	6013      	str	r3, [r2, #0]

		/* Wait until start condition flag is set */
		while (!(I2C1->SR1 & (SR1_SB))){}
 8001b8e:	bf00      	nop
 8001b90:	4b1a      	ldr	r3, [pc, #104]	; (8001bfc <isConnected+0x9c>)
 8001b92:	695b      	ldr	r3, [r3, #20]
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d0f9      	beq.n	8001b90 <isConnected+0x30>

		/* Transmit slave address + Write (0) */
		I2C1->DR = AS7421_WRITE_ADDR;
 8001b9c:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <isConnected+0x9c>)
 8001b9e:	22c8      	movs	r2, #200	; 0xc8
 8001ba0:	611a      	str	r2, [r3, #16]

		/* Wait until address flag is set */
		while (!(I2C1->SR1 & (SR1_ADDR))){}
 8001ba2:	bf00      	nop
 8001ba4:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <isConnected+0x9c>)
 8001ba6:	695b      	ldr	r3, [r3, #20]
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d0f9      	beq.n	8001ba4 <isConnected+0x44>

		/* Clear address flag by reading SR2 register */
		tmp = I2C1->SR2;
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <isConnected+0x9c>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	607b      	str	r3, [r7, #4]

		if (I2C1->SR1 & SR1_AF)
 8001bb6:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <isConnected+0x9c>)
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d006      	beq.n	8001bd0 <isConnected+0x70>
		{
			//No ACK received, address not acknowledged
			I2C1->CR1 |= CR1_STOP;  // Send STOP condition
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <isConnected+0x9c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a0d      	ldr	r2, [pc, #52]	; (8001bfc <isConnected+0x9c>)
 8001bc8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bcc:	6013      	str	r3, [r2, #0]
			continue;
 8001bce:	e007      	b.n	8001be0 <isConnected+0x80>
		}

		//Address acknowledged, device is connected
		I2C1->CR1 |= CR1_STOP; // Send STOP condition
 8001bd0:	4b0a      	ldr	r3, [pc, #40]	; (8001bfc <isConnected+0x9c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a09      	ldr	r2, [pc, #36]	; (8001bfc <isConnected+0x9c>)
 8001bd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bda:	6013      	str	r3, [r2, #0]
		return true;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e008      	b.n	8001bf2 <isConnected+0x92>
	while ((HAL_GetTick() - startTime) < timeout)
 8001be0:	f002 fada 	bl	8004198 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	68fa      	ldr	r2, [r7, #12]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d8c1      	bhi.n	8001b74 <isConnected+0x14>
	}
	//Timeout to connect has expired, hence device is not connected
	return false;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40005400 	.word	0x40005400

08001c00 <initialize>:

//Initializes the sensor with basic settings
//Returns false if sensor is not detected
bool initialize()
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
//	uart2_rxtx_init();
	I2C1_Init();
 8001c04:	f001 f93e 	bl	8002e84 <I2C1_Init>
	fpu_enable();
 8001c08:	f7ff ff80 	bl	8001b0c <fpu_enable>

	if (isConnected() == false)
 8001c0c:	f7ff ffa8 	bl	8001b60 <isConnected>
 8001c10:	4603      	mov	r3, r0
 8001c12:	f083 0301 	eor.w	r3, r3, #1
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <initialize+0x20>
	{
		return false; //Check for sensor presence
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	e022      	b.n	8001c66 <initialize+0x66>
	}

	//Add initialization functions
	configueLEDWait(false); //False is to enable LED wait time between cycles
 8001c20:	2000      	movs	r0, #0
 8001c22:	f000 f86a 	bl	8001cfa <configueLEDWait>
	configureWaitCycle(true);
 8001c26:	2001      	movs	r0, #1
 8001c28:	f000 f894 	bl	8001d54 <configureWaitCycle>
	setInterLED(2);
 8001c2c:	2002      	movs	r0, #2
 8001c2e:	f000 f883 	bl	8001d38 <setInterLED>
	setLTF_CCOUNT(1023);
 8001c32:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8001c36:	f000 f8dd 	bl	8001df4 <setLTF_CCOUNT>

	configureLEDAuto(false);
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f000 f8fa 	bl	8001e34 <configureLEDAuto>
	setWaitTime(10);
 8001c40:	200a      	movs	r0, #10
 8001c42:	f000 f8a7 	bl	8001d94 <setWaitTime>
	setIntegrationTime(20);
 8001c46:	2014      	movs	r0, #20
 8001c48:	f000 f91c 	bl	8001e84 <setIntegrationTime>
	numMeasurements(CONTINUOUS);
 8001c4c:	20ff      	movs	r0, #255	; 0xff
 8001c4e:	f000 f949 	bl	8001ee4 <numMeasurements>
	setIntegrationMode(INTEGRATIONCYLE_ABCD);
 8001c52:	2003      	movs	r0, #3
 8001c54:	f000 f954 	bl	8001f00 <setIntegrationMode>
	configureAutozero(true, AZ_WTIME_128US, 0, 1);
 8001c58:	2301      	movs	r3, #1
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2102      	movs	r1, #2
 8001c5e:	2001      	movs	r0, #1
 8001c60:	f000 f972 	bl	8001f48 <configureAutozero>
//	configueLEDWait(false);

	return true;
 8001c64:	2301      	movs	r3, #1
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	bd80      	pop	{r7, pc}
	...

08001c6c <startup>:

void startup()
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
	bool works = initialize();
 8001c72:	f7ff ffc5 	bl	8001c00 <initialize>
 8001c76:	4603      	mov	r3, r0
 8001c78:	71fb      	strb	r3, [r7, #7]
	if (works)
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d014      	beq.n	8001caa <startup+0x3e>
	{
		setIntegrationTime(65.5); //65.5
 8001c80:	2041      	movs	r0, #65	; 0x41
 8001c82:	f000 f8ff 	bl	8001e84 <setIntegrationTime>
		setWaitTime(5);
 8001c86:	2005      	movs	r0, #5
 8001c88:	f000 f884 	bl	8001d94 <setWaitTime>

		sleep();
 8001c8c:	f000 f9d4 	bl	8002038 <sleep>
		powerup();
 8001c90:	f000 f9b1 	bl	8001ff6 <powerup>
		configureSMUX();
 8001c94:	f000 fb50 	bl	8002338 <configureSMUX>
		configureGain(8); //Sets gain for all ADCs // 8 max
 8001c98:	2008      	movs	r0, #8
 8001c9a:	f000 fb61 	bl	8002360 <configureGain>
		configureLEDs(true, ALL_LEDS, LED_CURRENT_LIMIT_75MA); //75 max
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	211f      	movs	r1, #31
 8001ca2:	2001      	movs	r0, #1
 8001ca4:	f000 fba9 	bl	80023fa <configureLEDs>
 8001ca8:	e003      	b.n	8001cb2 <startup+0x46>
	}
	else
	{
		printf("Sensor failed to respond \n\r");
 8001caa:	4803      	ldr	r0, [pc, #12]	; (8001cb8 <startup+0x4c>)
 8001cac:	f006 f9c2 	bl	8008034 <iprintf>
		return;
 8001cb0:	bf00      	nop
	}
}
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	0800a48c 	.word	0x0800a48c

08001cbc <performMeasurements>:

// Perform Measurements
void performMeasurements(uint16_t arrSpectra[CHANNELSIZE], uint16_t arrTemp[TEMPSIZE])
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
	unsigned long startTime = HAL_GetTick();
 8001cc6:	f002 fa67 	bl	8004198 <HAL_GetTick>
 8001cca:	60f8      	str	r0, [r7, #12]
	while (getMeasurementStatus(ADATA) == 0){} //End of measurement, new measurement data can be read if true
 8001ccc:	bf00      	nop
 8001cce:	2000      	movs	r0, #0
 8001cd0:	f000 fc2e 	bl	8002530 <getMeasurementStatus>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	f083 0301 	eor.w	r3, r3, #1
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d1f6      	bne.n	8001cce <performMeasurements+0x12>

	unsigned long endTime = HAL_GetTick();
 8001ce0:	f002 fa5a 	bl	8004198 <HAL_GetTick>
 8001ce4:	60b8      	str	r0, [r7, #8]
//	printf("\nTIme to get data: %ld \n\r", endTime - startTime);

	getAllSpectralData(arrSpectra); //Reading spectral data channels and passing organized values into arrSpectra
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 fe60 	bl	80029ac <getAllSpectralData>
	getAllTemperatureData(arrTemp); //Reading temperatures of integration cycles A to D
 8001cec:	6838      	ldr	r0, [r7, #0]
 8001cee:	f001 f85b 	bl	8002da8 <getAllTemperatureData>
}
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <configueLEDWait>:

//Configure LED_WAIT_OFF or Disable LED_WAIT_OFF to modify waiting time between integration cycle A to D
void configueLEDWait(bool setting)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b084      	sub	sp, #16
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	4603      	mov	r3, r0
 8001d02:	71fb      	strb	r3, [r7, #7]
	uint8_t value = AS7421_readRegister(CFG_MISC); //Read existing state
 8001d04:	2038      	movs	r0, #56	; 0x38
 8001d06:	f7ff fe72 	bl	80019ee <AS7421_readRegister>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	73fb      	strb	r3, [r7, #15]
	if (setting)
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d004      	beq.n	8001d1e <configueLEDWait+0x24>
	{
		value |= (1U << 2); //Set LED_WAIT_OFF bit (bit 2)
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	f043 0304 	orr.w	r3, r3, #4
 8001d1a:	73fb      	strb	r3, [r7, #15]
 8001d1c:	e003      	b.n	8001d26 <configueLEDWait+0x2c>
	}
	else
	{
		value &= ~(1U << 2); //Reset LED_WAIT_OFF bit (bit 2)
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	f023 0304 	bic.w	r3, r3, #4
 8001d24:	73fb      	strb	r3, [r7, #15]
	}

	AS7421_writeRegister(CFG_MISC, value); //Write value to CFG_MISC register to configure the LED_WAIT_OFF bit
 8001d26:	7bfb      	ldrb	r3, [r7, #15]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	2038      	movs	r0, #56	; 0x38
 8001d2c:	f7ff fe84 	bl	8001a38 <AS7421_writeRegister>
}
 8001d30:	bf00      	nop
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <setInterLED>:

// Set Wait time (LED_WAIT) between switching on the LED and begin of integration/modulation. Wait time = 1024us * waitTime
void setInterLED(uint8_t waitTime)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
	if (waitTime > 255)
	{
        waitTime = 255; // Set to maximum value if out of range
	}

	AS7421_writeRegister(LED_WAIT, waitTime);
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	4619      	mov	r1, r3
 8001d46:	203d      	movs	r0, #61	; 0x3d
 8001d48:	f7ff fe76 	bl	8001a38 <AS7421_writeRegister>
}
 8001d4c:	bf00      	nop
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <configureWaitCycle>:

//Configure the waiting time between integration cycle A to D (programmable with LTF_WTIME)
void configureWaitCycle(bool setting)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
	uint8_t value = AS7421_readRegister(CFG_MISC); //Read existing state
 8001d5e:	2038      	movs	r0, #56	; 0x38
 8001d60:	f7ff fe45 	bl	80019ee <AS7421_readRegister>
 8001d64:	4603      	mov	r3, r0
 8001d66:	73fb      	strb	r3, [r7, #15]
	if (setting)
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d004      	beq.n	8001d78 <configureWaitCycle+0x24>
	{
		value |= (1U << 1); //Set WAIT_CYCLE_ON bit (bit 1)
 8001d6e:	7bfb      	ldrb	r3, [r7, #15]
 8001d70:	f043 0302 	orr.w	r3, r3, #2
 8001d74:	73fb      	strb	r3, [r7, #15]
 8001d76:	e003      	b.n	8001d80 <configureWaitCycle+0x2c>
	}
	else
	{
		value &= ~(1U << 1); //Reset WAIT_CYCLE_ON bit (bit 1)
 8001d78:	7bfb      	ldrb	r3, [r7, #15]
 8001d7a:	f023 0302 	bic.w	r3, r3, #2
 8001d7e:	73fb      	strb	r3, [r7, #15]
	}

	AS7421_writeRegister(CFG_MISC, value); //Write value to CFG_MISC register to configure the WAIT_CYCLE_ON bit
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
 8001d82:	4619      	mov	r1, r3
 8001d84:	2038      	movs	r0, #56	; 0x38
 8001d86:	f7ff fe57 	bl	8001a38 <AS7421_writeRegister>
}
 8001d8a:	bf00      	nop
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <setWaitTime>:

//Programs the wait time (WTIME) in ms between two consecutive spectral measurements
void setWaitTime(uint32_t waitTime)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
	uint32_t waitCounts = ((waitTime * F_CLKMOD) / 1000) - 1;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a12      	ldr	r2, [pc, #72]	; (8001de8 <setWaitTime+0x54>)
 8001da0:	fb02 f303 	mul.w	r3, r2, r3
 8001da4:	4a11      	ldr	r2, [pc, #68]	; (8001dec <setWaitTime+0x58>)
 8001da6:	fba2 2303 	umull	r2, r3, r2, r3
 8001daa:	099b      	lsrs	r3, r3, #6
 8001dac:	3b01      	subs	r3, #1
 8001dae:	60fb      	str	r3, [r7, #12]

	uint8_t data[3] = {0};
 8001db0:	4b0f      	ldr	r3, [pc, #60]	; (8001df0 <setWaitTime+0x5c>)
 8001db2:	881b      	ldrh	r3, [r3, #0]
 8001db4:	813b      	strh	r3, [r7, #8]
 8001db6:	2300      	movs	r3, #0
 8001db8:	72bb      	strb	r3, [r7, #10]
	data[0] = waitCounts & 0xFF; //low byte
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	723b      	strb	r3, [r7, #8]
	data[1] = (waitCounts >> 8) & 0xFF; //mid byte
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	0a1b      	lsrs	r3, r3, #8
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	727b      	strb	r3, [r7, #9]
	data[2] = (waitCounts >> 16) & 0xFF; //high byte
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	0c1b      	lsrs	r3, r3, #16
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	72bb      	strb	r3, [r7, #10]

	AS7421_writeRegisters(LTF_WTIME, 3, data);
 8001dd0:	f107 0308 	add.w	r3, r7, #8
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	2103      	movs	r1, #3
 8001dd8:	2064      	movs	r0, #100	; 0x64
 8001dda:	f7ff fe70 	bl	8001abe <AS7421_writeRegisters>
}
 8001dde:	bf00      	nop
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	000f4240 	.word	0x000f4240
 8001dec:	10624dd3 	.word	0x10624dd3
 8001df0:	0800a4a8 	.word	0x0800a4a8

08001df4 <setLTF_CCOUNT>:

void setLTF_CCOUNT(uint16_t ccount_value)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	80fb      	strh	r3, [r7, #6]
    // Validate the input value
    if (ccount_value > 0xFFFF) {
        ccount_value = 0xFFFF;  // Cap to maximum 16-bit value
    }
	uint8_t data[2] = {0};
 8001dfe:	2300      	movs	r3, #0
 8001e00:	81bb      	strh	r3, [r7, #12]
	ccount_value = byteSwap16(ccount_value);
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff fe6c 	bl	8001ae2 <byteSwap16>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80fb      	strh	r3, [r7, #6]

	data[0] = ccount_value & 0xFF; //low byte
 8001e0e:	88fb      	ldrh	r3, [r7, #6]
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	733b      	strb	r3, [r7, #12]
	data[1] = (ccount_value >> 8) & 0xFF; //high byte
 8001e14:	88fb      	ldrh	r3, [r7, #6]
 8001e16:	0a1b      	lsrs	r3, r3, #8
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	737b      	strb	r3, [r7, #13]

    // Write the value to the LTF_CCOUNT register
    AS7421_writeRegisters(LTF_CCOUNT, 2, data);
 8001e1e:	f107 030c 	add.w	r3, r7, #12
 8001e22:	461a      	mov	r2, r3
 8001e24:	2102      	movs	r1, #2
 8001e26:	203a      	movs	r0, #58	; 0x3a
 8001e28:	f7ff fe49 	bl	8001abe <AS7421_writeRegisters>
}
 8001e2c:	bf00      	nop
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <configureLEDAuto>:

//Controls NIR light source during spectral measurement
void configureLEDAuto(bool mode)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 8001e3e:	2060      	movs	r0, #96	; 0x60
 8001e40:	f7ff fdd5 	bl	80019ee <AS7421_readRegister>
 8001e44:	4603      	mov	r3, r0
 8001e46:	73fb      	strb	r3, [r7, #15]
	if (mode)
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d008      	beq.n	8001e60 <configureLEDAuto+0x2c>
	{
		value |= (1U << 4); //Set LED_AUTO bit (bit 4 and 5)
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	f043 0310 	orr.w	r3, r3, #16
 8001e54:	73fb      	strb	r3, [r7, #15]
		value |= (1U << 5);
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	f043 0320 	orr.w	r3, r3, #32
 8001e5c:	73fb      	strb	r3, [r7, #15]
 8001e5e:	e007      	b.n	8001e70 <configureLEDAuto+0x3c>
	}
	else
	{
		value &= ~(1U << 4); //Reset LED_AUTO bit (bit 4 and 5)
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	f023 0310 	bic.w	r3, r3, #16
 8001e66:	73fb      	strb	r3, [r7, #15]
		value &= ~(1U << 5);
 8001e68:	7bfb      	ldrb	r3, [r7, #15]
 8001e6a:	f023 0320 	bic.w	r3, r3, #32
 8001e6e:	73fb      	strb	r3, [r7, #15]
	}

	AS7421_writeRegister(ENABLE, value);
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
 8001e72:	4619      	mov	r1, r3
 8001e74:	2060      	movs	r0, #96	; 0x60
 8001e76:	f7ff fddf 	bl	8001a38 <AS7421_writeRegister>
}
 8001e7a:	bf00      	nop
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <setIntegrationTime>:

//Programs the integration time (ITIME) in ms of the LTF converter
void setIntegrationTime(uint32_t intTime)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
//	if (intTime > 256)
//	{
//		intTime = 256;
//	}
	uint32_t intCounts = ((intTime * F_CLKMOD) / 1000) - 1;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a12      	ldr	r2, [pc, #72]	; (8001ed8 <setIntegrationTime+0x54>)
 8001e90:	fb02 f303 	mul.w	r3, r2, r3
 8001e94:	4a11      	ldr	r2, [pc, #68]	; (8001edc <setIntegrationTime+0x58>)
 8001e96:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9a:	099b      	lsrs	r3, r3, #6
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	60fb      	str	r3, [r7, #12]

	uint8_t data[3] = {0};
 8001ea0:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <setIntegrationTime+0x5c>)
 8001ea2:	881b      	ldrh	r3, [r3, #0]
 8001ea4:	813b      	strh	r3, [r7, #8]
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	72bb      	strb	r3, [r7, #10]
	data[0] = intCounts & 0xFF;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	723b      	strb	r3, [r7, #8]
	data[1] = (intCounts >> 8) & 0xFF;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	0a1b      	lsrs	r3, r3, #8
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	727b      	strb	r3, [r7, #9]
	data[2] = (intCounts >> 16) & 0xFF;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	0c1b      	lsrs	r3, r3, #16
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	72bb      	strb	r3, [r7, #10]

	AS7421_writeRegisters(LTF_ITIME, 3, data);
 8001ec0:	f107 0308 	add.w	r3, r7, #8
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	2103      	movs	r1, #3
 8001ec8:	2061      	movs	r0, #97	; 0x61
 8001eca:	f7ff fdf8 	bl	8001abe <AS7421_writeRegisters>
}
 8001ece:	bf00      	nop
 8001ed0:	3710      	adds	r7, #16
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	000f4240 	.word	0x000f4240
 8001edc:	10624dd3 	.word	0x10624dd3
 8001ee0:	0800a4a8 	.word	0x0800a4a8

08001ee4 <numMeasurements>:

void numMeasurements(uint8_t counts) //specifying number of measurements
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	71fb      	strb	r3, [r7, #7]
	if (counts > 255)
	{
		counts = 255; // Set to maximum value if out of range
	}

	AS7421_writeRegister(LTF_ICOUNT, counts);
 8001eee:	79fb      	ldrb	r3, [r7, #7]
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	2069      	movs	r0, #105	; 0x69
 8001ef4:	f7ff fda0 	bl	8001a38 <AS7421_writeRegister>
}
 8001ef8:	bf00      	nop
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <setIntegrationMode>:

//16 channels (A), 32 channels (AB), 48 channels (ABC), 64 channels (ABCD)
void setIntegrationMode(uint8_t mode)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	71fb      	strb	r3, [r7, #7]
	if (mode > INTEGRATIONCYLE_ABCD)
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	2b03      	cmp	r3, #3
 8001f0e:	d901      	bls.n	8001f14 <setIntegrationMode+0x14>
	{
		mode = INTEGRATIONCYLE_ABCD; //Limit mode to 2 bits
 8001f10:	2303      	movs	r3, #3
 8001f12:	71fb      	strb	r3, [r7, #7]
	}

	uint8_t value = AS7421_readRegister(CFG_LTF); //Read existing state
 8001f14:	2067      	movs	r0, #103	; 0x67
 8001f16:	f7ff fd6a 	bl	80019ee <AS7421_readRegister>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	73fb      	strb	r3, [r7, #15]
	value &= 0b11100111; //Clear LTF_CYCLE bits
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
 8001f20:	f023 0318 	bic.w	r3, r3, #24
 8001f24:	73fb      	strb	r3, [r7, #15]
	value |= (mode << 3); //Set LTF_CYCLE bits with user's choice
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	b25a      	sxtb	r2, r3
 8001f2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	b25b      	sxtb	r3, r3
 8001f34:	73fb      	strb	r3, [r7, #15]

	AS7421_writeRegister(CFG_LTF, value);
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
 8001f38:	4619      	mov	r1, r3
 8001f3a:	2067      	movs	r0, #103	; 0x67
 8001f3c:	f7ff fd7c 	bl	8001a38 <AS7421_writeRegister>
}
 8001f40:	bf00      	nop
 8001f42:	3710      	adds	r7, #16
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <configureAutozero>:


void configureAutozero(bool enable, uint8_t az_waitTime, uint8_t iteration, uint8_t cycle)
{
 8001f48:	b590      	push	{r4, r7, lr}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4604      	mov	r4, r0
 8001f50:	4608      	mov	r0, r1
 8001f52:	4611      	mov	r1, r2
 8001f54:	461a      	mov	r2, r3
 8001f56:	4623      	mov	r3, r4
 8001f58:	71fb      	strb	r3, [r7, #7]
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71bb      	strb	r3, [r7, #6]
 8001f5e:	460b      	mov	r3, r1
 8001f60:	717b      	strb	r3, [r7, #5]
 8001f62:	4613      	mov	r3, r2
 8001f64:	713b      	strb	r3, [r7, #4]
	uint8_t value = AS7421_readRegister(CFG_AZ);
 8001f66:	206d      	movs	r0, #109	; 0x6d
 8001f68:	f7ff fd41 	bl	80019ee <AS7421_readRegister>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	73fb      	strb	r3, [r7, #15]

	value |= (1U << 7); //Enable AZ_ON (bit 7)
 8001f70:	7bfb      	ldrb	r3, [r7, #15]
 8001f72:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f76:	73fb      	strb	r3, [r7, #15]
	if (az_waitTime > 0b11)
 8001f78:	79bb      	ldrb	r3, [r7, #6]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d901      	bls.n	8001f82 <configureAutozero+0x3a>
	{
		az_waitTime = 0b11;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	71bb      	strb	r3, [r7, #6]
	}
    value &= ~(0b11 << 5);  // Clear the AZ_WTIME bits (bits 5 and 6)
 8001f82:	7bfb      	ldrb	r3, [r7, #15]
 8001f84:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001f88:	73fb      	strb	r3, [r7, #15]
	value |= (az_waitTime << 5); //Set AZ_WTIME (bit 5 and 6)
 8001f8a:	79bb      	ldrb	r3, [r7, #6]
 8001f8c:	015b      	lsls	r3, r3, #5
 8001f8e:	b25a      	sxtb	r2, r3
 8001f90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	b25b      	sxtb	r3, r3
 8001f98:	73fb      	strb	r3, [r7, #15]

    value &= ~(1U << 4);  // Clear the AZ_EN bit
 8001f9a:	7bfb      	ldrb	r3, [r7, #15]
 8001f9c:	f023 0310 	bic.w	r3, r3, #16
 8001fa0:	73fb      	strb	r3, [r7, #15]
	value |= (enable << 4); //Set AZ_EN (bit 4)
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	011b      	lsls	r3, r3, #4
 8001fa6:	b25a      	sxtb	r2, r3
 8001fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	b25b      	sxtb	r3, r3
 8001fb0:	73fb      	strb	r3, [r7, #15]

	value &= ~(1U << 3);  // Clear the AZ_CYCLE bit
 8001fb2:	7bfb      	ldrb	r3, [r7, #15]
 8001fb4:	f023 0308 	bic.w	r3, r3, #8
 8001fb8:	73fb      	strb	r3, [r7, #15]
	value |= (cycle << 3); //Set AZ_CYCLE (bit 3)
 8001fba:	793b      	ldrb	r3, [r7, #4]
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	b25a      	sxtb	r2, r3
 8001fc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	b25b      	sxtb	r3, r3
 8001fc8:	73fb      	strb	r3, [r7, #15]

	if (iteration > 0b111)
 8001fca:	797b      	ldrb	r3, [r7, #5]
 8001fcc:	2b07      	cmp	r3, #7
 8001fce:	d901      	bls.n	8001fd4 <configureAutozero+0x8c>
	{
		iteration = 0b111;
 8001fd0:	2307      	movs	r3, #7
 8001fd2:	717b      	strb	r3, [r7, #5]
	}
    value &= ~0b111;  // Clear the iteration bits (bits 0, 1, and 2)
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	f023 0307 	bic.w	r3, r3, #7
 8001fda:	73fb      	strb	r3, [r7, #15]
	value |= iteration;
 8001fdc:	7bfa      	ldrb	r2, [r7, #15]
 8001fde:	797b      	ldrb	r3, [r7, #5]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	73fb      	strb	r3, [r7, #15]

    AS7421_writeRegister(CFG_AZ, value);
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	206d      	movs	r0, #109	; 0x6d
 8001fea:	f7ff fd25 	bl	8001a38 <AS7421_writeRegister>
}
 8001fee:	bf00      	nop
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd90      	pop	{r4, r7, pc}

08001ff6 <powerup>:

// Internal oscillator enabled, potentially write 0x44 to register 0x6F, 0x20 to register 0x6E, 0x00 to register 0x6F, sensor is in idle state
void powerup()
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 8001ffc:	2060      	movs	r0, #96	; 0x60
 8001ffe:	f7ff fcf6 	bl	80019ee <AS7421_readRegister>
 8002002:	4603      	mov	r3, r0
 8002004:	71fb      	strb	r3, [r7, #7]
	value |= (1U << 0); //Set PON (bit 0)
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	71fb      	strb	r3, [r7, #7]
    AS7421_writeRegister(ENABLE, value);
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	4619      	mov	r1, r3
 8002012:	2060      	movs	r0, #96	; 0x60
 8002014:	f7ff fd10 	bl	8001a38 <AS7421_writeRegister>

    //After power on reset the following commands have to be written prior accessing other registers
    AS7421_writeRegister(0x6F, 0x44);
 8002018:	2144      	movs	r1, #68	; 0x44
 800201a:	206f      	movs	r0, #111	; 0x6f
 800201c:	f7ff fd0c 	bl	8001a38 <AS7421_writeRegister>
    AS7421_writeRegister(0x6E, 0x20);
 8002020:	2120      	movs	r1, #32
 8002022:	206e      	movs	r0, #110	; 0x6e
 8002024:	f7ff fd08 	bl	8001a38 <AS7421_writeRegister>
    AS7421_writeRegister(0x6F, 0x00);
 8002028:	2100      	movs	r1, #0
 800202a:	206f      	movs	r0, #111	; 0x6f
 800202c:	f7ff fd04 	bl	8001a38 <AS7421_writeRegister>
}
 8002030:	bf00      	nop
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <sleep>:
	AS7421_writeRegister(CFG_MISC, value);
}

// Internal oscillator disabled, sensor is in sleep state
void sleep()
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 800203e:	2060      	movs	r0, #96	; 0x60
 8002040:	f7ff fcd5 	bl	80019ee <AS7421_readRegister>
 8002044:	4603      	mov	r3, r0
 8002046:	71fb      	strb	r3, [r7, #7]
	value &= ~(1U << 0); //Reset PON (bit 0)
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	f023 0301 	bic.w	r3, r3, #1
 800204e:	71fb      	strb	r3, [r7, #7]
    AS7421_writeRegister(ENABLE, value);
 8002050:	79fb      	ldrb	r3, [r7, #7]
 8002052:	4619      	mov	r1, r3
 8002054:	2060      	movs	r0, #96	; 0x60
 8002056:	f7ff fcef 	bl	8001a38 <AS7421_writeRegister>
}
 800205a:	bf00      	nop
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <writeRAMData>:

void writeRAMData(uint8_t *smuxData, uint8_t offset)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b082      	sub	sp, #8
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	460b      	mov	r3, r1
 800206c:	70fb      	strb	r3, [r7, #3]
	if (offset == INTA_OFFSET)
 800206e:	78fb      	ldrb	r3, [r7, #3]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d136      	bne.n	80020e2 <writeRAMData+0x80>
	{
		AS7421_writeRegister(CFG_RAM_0, smuxData[0]);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	4619      	mov	r1, r3
 800207a:	2040      	movs	r0, #64	; 0x40
 800207c:	f7ff fcdc 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_1, smuxData[1]);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	3301      	adds	r3, #1
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	4619      	mov	r1, r3
 8002088:	2041      	movs	r0, #65	; 0x41
 800208a:	f7ff fcd5 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_2, smuxData[2]);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3302      	adds	r3, #2
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	4619      	mov	r1, r3
 8002096:	2042      	movs	r0, #66	; 0x42
 8002098:	f7ff fcce 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_3, smuxData[3]);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	3303      	adds	r3, #3
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	4619      	mov	r1, r3
 80020a4:	2043      	movs	r0, #67	; 0x43
 80020a6:	f7ff fcc7 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_4, smuxData[4]);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	3304      	adds	r3, #4
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	4619      	mov	r1, r3
 80020b2:	2044      	movs	r0, #68	; 0x44
 80020b4:	f7ff fcc0 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_5, smuxData[5]);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3305      	adds	r3, #5
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	4619      	mov	r1, r3
 80020c0:	2045      	movs	r0, #69	; 0x45
 80020c2:	f7ff fcb9 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_6, smuxData[6]);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3306      	adds	r3, #6
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	4619      	mov	r1, r3
 80020ce:	2046      	movs	r0, #70	; 0x46
 80020d0:	f7ff fcb2 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_7, smuxData[7]);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	3307      	adds	r3, #7
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	4619      	mov	r1, r3
 80020dc:	2047      	movs	r0, #71	; 0x47
 80020de:	f7ff fcab 	bl	8001a38 <AS7421_writeRegister>
	}

	if (offset == INTB_OFFSET)
 80020e2:	78fb      	ldrb	r3, [r7, #3]
 80020e4:	2b08      	cmp	r3, #8
 80020e6:	d136      	bne.n	8002156 <writeRAMData+0xf4>
	{
		AS7421_writeRegister(CFG_RAM_8, smuxData[0]);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	4619      	mov	r1, r3
 80020ee:	2048      	movs	r0, #72	; 0x48
 80020f0:	f7ff fca2 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_9, smuxData[1]);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3301      	adds	r3, #1
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	4619      	mov	r1, r3
 80020fc:	2049      	movs	r0, #73	; 0x49
 80020fe:	f7ff fc9b 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_10, smuxData[2]);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	3302      	adds	r3, #2
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	4619      	mov	r1, r3
 800210a:	204a      	movs	r0, #74	; 0x4a
 800210c:	f7ff fc94 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_11, smuxData[3]);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	3303      	adds	r3, #3
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	4619      	mov	r1, r3
 8002118:	204b      	movs	r0, #75	; 0x4b
 800211a:	f7ff fc8d 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_12, smuxData[4]);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3304      	adds	r3, #4
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	4619      	mov	r1, r3
 8002126:	204c      	movs	r0, #76	; 0x4c
 8002128:	f7ff fc86 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_13, smuxData[5]);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3305      	adds	r3, #5
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	4619      	mov	r1, r3
 8002134:	204d      	movs	r0, #77	; 0x4d
 8002136:	f7ff fc7f 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_14, smuxData[6]);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	3306      	adds	r3, #6
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	4619      	mov	r1, r3
 8002142:	204e      	movs	r0, #78	; 0x4e
 8002144:	f7ff fc78 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_15, smuxData[7]);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3307      	adds	r3, #7
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	4619      	mov	r1, r3
 8002150:	204f      	movs	r0, #79	; 0x4f
 8002152:	f7ff fc71 	bl	8001a38 <AS7421_writeRegister>
	}

	if (offset == INTC_OFFSET)
 8002156:	78fb      	ldrb	r3, [r7, #3]
 8002158:	2b10      	cmp	r3, #16
 800215a:	d136      	bne.n	80021ca <writeRAMData+0x168>
	{
		AS7421_writeRegister(CFG_RAM_16, smuxData[0]);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	4619      	mov	r1, r3
 8002162:	2050      	movs	r0, #80	; 0x50
 8002164:	f7ff fc68 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_17, smuxData[1]);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3301      	adds	r3, #1
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	4619      	mov	r1, r3
 8002170:	2051      	movs	r0, #81	; 0x51
 8002172:	f7ff fc61 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_18, smuxData[2]);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	3302      	adds	r3, #2
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	4619      	mov	r1, r3
 800217e:	2052      	movs	r0, #82	; 0x52
 8002180:	f7ff fc5a 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_19, smuxData[3]);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	3303      	adds	r3, #3
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	4619      	mov	r1, r3
 800218c:	2053      	movs	r0, #83	; 0x53
 800218e:	f7ff fc53 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_20, smuxData[4]);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3304      	adds	r3, #4
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	4619      	mov	r1, r3
 800219a:	2054      	movs	r0, #84	; 0x54
 800219c:	f7ff fc4c 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_21, smuxData[5]);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	3305      	adds	r3, #5
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	4619      	mov	r1, r3
 80021a8:	2055      	movs	r0, #85	; 0x55
 80021aa:	f7ff fc45 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_22, smuxData[6]);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	3306      	adds	r3, #6
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	4619      	mov	r1, r3
 80021b6:	2056      	movs	r0, #86	; 0x56
 80021b8:	f7ff fc3e 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_23, smuxData[7]);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	3307      	adds	r3, #7
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	4619      	mov	r1, r3
 80021c4:	2057      	movs	r0, #87	; 0x57
 80021c6:	f7ff fc37 	bl	8001a38 <AS7421_writeRegister>
	}

	if (offset == INTD_OFFSET)
 80021ca:	78fb      	ldrb	r3, [r7, #3]
 80021cc:	2b18      	cmp	r3, #24
 80021ce:	d136      	bne.n	800223e <writeRAMData+0x1dc>
	{
		AS7421_writeRegister(CFG_RAM_24, smuxData[0]);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	4619      	mov	r1, r3
 80021d6:	2058      	movs	r0, #88	; 0x58
 80021d8:	f7ff fc2e 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_25, smuxData[1]);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3301      	adds	r3, #1
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	4619      	mov	r1, r3
 80021e4:	2059      	movs	r0, #89	; 0x59
 80021e6:	f7ff fc27 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_26, smuxData[2]);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3302      	adds	r3, #2
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	4619      	mov	r1, r3
 80021f2:	205a      	movs	r0, #90	; 0x5a
 80021f4:	f7ff fc20 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_27, smuxData[3]);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	3303      	adds	r3, #3
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	4619      	mov	r1, r3
 8002200:	205b      	movs	r0, #91	; 0x5b
 8002202:	f7ff fc19 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_28, smuxData[4]);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3304      	adds	r3, #4
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	4619      	mov	r1, r3
 800220e:	205c      	movs	r0, #92	; 0x5c
 8002210:	f7ff fc12 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_29, smuxData[5]);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3305      	adds	r3, #5
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	4619      	mov	r1, r3
 800221c:	205d      	movs	r0, #93	; 0x5d
 800221e:	f7ff fc0b 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_30, smuxData[6]);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3306      	adds	r3, #6
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	4619      	mov	r1, r3
 800222a:	205e      	movs	r0, #94	; 0x5e
 800222c:	f7ff fc04 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_RAM_31, smuxData[7]);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3307      	adds	r3, #7
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	4619      	mov	r1, r3
 8002238:	205f      	movs	r0, #95	; 0x5f
 800223a:	f7ff fbfd 	bl	8001a38 <AS7421_writeRegister>
	}
}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <zeroSMUX>:

// Clear RAM registers with SMUX
void zeroSMUX()
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b084      	sub	sp, #16
 800224a:	af00      	add	r7, sp, #0
	uint8_t zeros[8] = {0};
 800224c:	2300      	movs	r3, #0
 800224e:	607b      	str	r3, [r7, #4]
 8002250:	2300      	movs	r3, #0
 8002252:	60bb      	str	r3, [r7, #8]
	for (int i = SMUX_A_ADDR; i <= SMUX_D_ADDR; i++)
 8002254:	230c      	movs	r3, #12
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	e01c      	b.n	8002294 <zeroSMUX+0x4e>
	{
		AS7421_writeRegister(CFG_RAM, i);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	b2db      	uxtb	r3, r3
 800225e:	4619      	mov	r1, r3
 8002260:	206a      	movs	r0, #106	; 0x6a
 8002262:	f7ff fbe9 	bl	8001a38 <AS7421_writeRegister>

		writeRAMData(zeros, 0);
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	2100      	movs	r1, #0
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff fef9 	bl	8002062 <writeRAMData>
		writeRAMData(zeros, 1);
 8002270:	1d3b      	adds	r3, r7, #4
 8002272:	2101      	movs	r1, #1
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff fef4 	bl	8002062 <writeRAMData>
		writeRAMData(zeros, 2);
 800227a:	1d3b      	adds	r3, r7, #4
 800227c:	2102      	movs	r1, #2
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff feef 	bl	8002062 <writeRAMData>
		writeRAMData(zeros, 3);
 8002284:	1d3b      	adds	r3, r7, #4
 8002286:	2103      	movs	r1, #3
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff feea 	bl	8002062 <writeRAMData>
	for (int i = SMUX_A_ADDR; i <= SMUX_D_ADDR; i++)
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	3301      	adds	r3, #1
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2b0f      	cmp	r3, #15
 8002298:	dddf      	ble.n	800225a <zeroSMUX+0x14>
	}
}
 800229a:	bf00      	nop
 800229c:	bf00      	nop
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <setSMUX>:

// Set SMUX region (A,B,C, or D) with ramOffsetAddr
void setSMUX(uint8_t ramOffsetAddr, uint8_t offset, uint8_t* configvalues)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	603a      	str	r2, [r7, #0]
 80022ae:	71fb      	strb	r3, [r7, #7]
 80022b0:	460b      	mov	r3, r1
 80022b2:	71bb      	strb	r3, [r7, #6]
	AS7421_writeRegister(CFG_RAM, ramOffsetAddr); //Writing the ram offset(SMUX addresses) for programming the configuration into RAM
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	4619      	mov	r1, r3
 80022b8:	206a      	movs	r0, #106	; 0x6a
 80022ba:	f7ff fbbd 	bl	8001a38 <AS7421_writeRegister>
	writeRAMData(configvalues, offset); //Writing to respective ram registers after setting RAM offset
 80022be:	79bb      	ldrb	r3, [r7, #6]
 80022c0:	4619      	mov	r1, r3
 80022c2:	6838      	ldr	r0, [r7, #0]
 80022c4:	f7ff fecd 	bl	8002062 <writeRAMData>
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <setSMUX_A>:

// Set SMUX for integration cycle A and write to ram registers
void setSMUX_A(uint8_t* configvalues)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_A_ADDR, INTA_OFFSET, configvalues);
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	2100      	movs	r1, #0
 80022dc:	200c      	movs	r0, #12
 80022de:	f7ff ffe1 	bl	80022a4 <setSMUX>
}
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <setSMUX_B>:

// Set SMUX for integration cycle B and write to ram registers
void setSMUX_B(uint8_t* configvalues)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b082      	sub	sp, #8
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_B_ADDR, INTB_OFFSET, configvalues);
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	2108      	movs	r1, #8
 80022f6:	200d      	movs	r0, #13
 80022f8:	f7ff ffd4 	bl	80022a4 <setSMUX>
}
 80022fc:	bf00      	nop
 80022fe:	3708      	adds	r7, #8
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}

08002304 <setSMUX_C>:

// Set SMUX for integration cycle C and write to ram registers
void setSMUX_C(uint8_t* configvalues)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_C_ADDR, INTC_OFFSET, configvalues);
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	2110      	movs	r1, #16
 8002310:	200e      	movs	r0, #14
 8002312:	f7ff ffc7 	bl	80022a4 <setSMUX>
}
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <setSMUX_D>:

// Set SMUX for integration cycle D and write to ram registers
void setSMUX_D(uint8_t* configvalues)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
	setSMUX(SMUX_D_ADDR, INTD_OFFSET, configvalues);
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	2118      	movs	r1, #24
 800232a:	200f      	movs	r0, #15
 800232c:	f7ff ffba 	bl	80022a4 <setSMUX>
}
 8002330:	bf00      	nop
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <configureSMUX>:

// Configure all SMUX registers either with a specified default array of bytes or the config_values
void configureSMUX()
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
    zeroSMUX();
 800233c:	f7ff ff83 	bl	8002246 <zeroSMUX>

    // Configure SMUX registers
	setSMUX_A(config_values);
 8002340:	4806      	ldr	r0, [pc, #24]	; (800235c <configureSMUX+0x24>)
 8002342:	f7ff ffc5 	bl	80022d0 <setSMUX_A>
	setSMUX_B(config_values);
 8002346:	4805      	ldr	r0, [pc, #20]	; (800235c <configureSMUX+0x24>)
 8002348:	f7ff ffcf 	bl	80022ea <setSMUX_B>
	setSMUX_C(config_values);
 800234c:	4803      	ldr	r0, [pc, #12]	; (800235c <configureSMUX+0x24>)
 800234e:	f7ff ffd9 	bl	8002304 <setSMUX_C>
	setSMUX_D(config_values);
 8002352:	4802      	ldr	r0, [pc, #8]	; (800235c <configureSMUX+0x24>)
 8002354:	f7ff ffe3 	bl	800231e <setSMUX_D>
}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20000004 	.word	0x20000004

08002360 <configureGain>:

//2^x gain, i.e. gain of 6 = 2^6 = 256x
void configureGain(uint8_t gain)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	71fb      	strb	r3, [r7, #7]
	if (gain > 8)
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	2b08      	cmp	r3, #8
 800236e:	d901      	bls.n	8002374 <configureGain+0x14>
	{
		gain = 8;
 8002370:	2308      	movs	r3, #8
 8002372:	71fb      	strb	r3, [r7, #7]
	}

	uint8_t data[8] = {gain};
 8002374:	f107 0308 	add.w	r3, r7, #8
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	605a      	str	r2, [r3, #4]
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	723b      	strb	r3, [r7, #8]

	AS7421_writeRegister(CFG_RAM, ASETUP_AB);
 8002382:	2110      	movs	r1, #16
 8002384:	206a      	movs	r0, #106	; 0x6a
 8002386:	f7ff fb57 	bl	8001a38 <AS7421_writeRegister>

	writeRAMData(data, 0);
 800238a:	f107 0308 	add.w	r3, r7, #8
 800238e:	2100      	movs	r1, #0
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff fe66 	bl	8002062 <writeRAMData>
	writeRAMData(data, 1);
 8002396:	f107 0308 	add.w	r3, r7, #8
 800239a:	2101      	movs	r1, #1
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff fe60 	bl	8002062 <writeRAMData>
	writeRAMData(data, 2);
 80023a2:	f107 0308 	add.w	r3, r7, #8
 80023a6:	2102      	movs	r1, #2
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff fe5a 	bl	8002062 <writeRAMData>
	writeRAMData(data, 3);
 80023ae:	f107 0308 	add.w	r3, r7, #8
 80023b2:	2103      	movs	r1, #3
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff fe54 	bl	8002062 <writeRAMData>

	AS7421_writeRegister(CFG_RAM, ASETUP_CD);
 80023ba:	2111      	movs	r1, #17
 80023bc:	206a      	movs	r0, #106	; 0x6a
 80023be:	f7ff fb3b 	bl	8001a38 <AS7421_writeRegister>

	writeRAMData(data, 0);
 80023c2:	f107 0308 	add.w	r3, r7, #8
 80023c6:	2100      	movs	r1, #0
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff fe4a 	bl	8002062 <writeRAMData>
	writeRAMData(data, 1);
 80023ce:	f107 0308 	add.w	r3, r7, #8
 80023d2:	2101      	movs	r1, #1
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff fe44 	bl	8002062 <writeRAMData>
	writeRAMData(data, 2);
 80023da:	f107 0308 	add.w	r3, r7, #8
 80023de:	2102      	movs	r1, #2
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fe3e 	bl	8002062 <writeRAMData>
	writeRAMData(data, 3);
 80023e6:	f107 0308 	add.w	r3, r7, #8
 80023ea:	2103      	movs	r1, #3
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff fe38 	bl	8002062 <writeRAMData>
}
 80023f2:	bf00      	nop
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <configureLEDs>:

// Configure LED register
void configureLEDs(bool enable, uint8_t led, uint8_t current)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b084      	sub	sp, #16
 80023fe:	af00      	add	r7, sp, #0
 8002400:	4603      	mov	r3, r0
 8002402:	71fb      	strb	r3, [r7, #7]
 8002404:	460b      	mov	r3, r1
 8002406:	71bb      	strb	r3, [r7, #6]
 8002408:	4613      	mov	r3, r2
 800240a:	717b      	strb	r3, [r7, #5]
	//Clearing LED config register to default
	AS7421_writeRegister(CFG_LED, 0);
 800240c:	2100      	movs	r1, #0
 800240e:	2068      	movs	r0, #104	; 0x68
 8002410:	f7ff fb12 	bl	8001a38 <AS7421_writeRegister>

	uint8_t value = AS7421_readRegister(CFG_LED);
 8002414:	2068      	movs	r0, #104	; 0x68
 8002416:	f7ff faea 	bl	80019ee <AS7421_readRegister>
 800241a:	4603      	mov	r3, r0
 800241c:	73fb      	strb	r3, [r7, #15]

	value |= (enable << 7); //Configure SET_LED_ON (bit 7)
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	01db      	lsls	r3, r3, #7
 8002422:	b25a      	sxtb	r2, r3
 8002424:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002428:	4313      	orrs	r3, r2
 800242a:	b25b      	sxtb	r3, r3
 800242c:	73fb      	strb	r3, [r7, #15]

	for (int i = LED_MULT_0; i <= LED_MULT_3; i++)
 800242e:	2300      	movs	r3, #0
 8002430:	60bb      	str	r3, [r7, #8]
 8002432:	e014      	b.n	800245e <configureLEDs+0x64>
	{
		value |= (i << 4); //Enable LED_OFFSET (bits 4 and 5)
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	011b      	lsls	r3, r3, #4
 8002438:	b25a      	sxtb	r2, r3
 800243a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800243e:	4313      	orrs	r3, r2
 8002440:	b25b      	sxtb	r3, r3
 8002442:	73fb      	strb	r3, [r7, #15]
		AS7421_writeRegister(CFG_LED, value); // Setting Offset address for programming the values for LED_MULT
 8002444:	7bfb      	ldrb	r3, [r7, #15]
 8002446:	4619      	mov	r1, r3
 8002448:	2068      	movs	r0, #104	; 0x68
 800244a:	f7ff faf5 	bl	8001a38 <AS7421_writeRegister>
		AS7421_writeRegister(CFG_LED_MULT, led);
 800244e:	79bb      	ldrb	r3, [r7, #6]
 8002450:	4619      	mov	r1, r3
 8002452:	2039      	movs	r0, #57	; 0x39
 8002454:	f7ff faf0 	bl	8001a38 <AS7421_writeRegister>
	for (int i = LED_MULT_0; i <= LED_MULT_3; i++)
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	3301      	adds	r3, #1
 800245c:	60bb      	str	r3, [r7, #8]
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	2b03      	cmp	r3, #3
 8002462:	dde7      	ble.n	8002434 <configureLEDs+0x3a>
	}

	if (current > LED_CURRENT_LIMIT_75MA)
 8002464:	797b      	ldrb	r3, [r7, #5]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d901      	bls.n	800246e <configureLEDs+0x74>
	{
		current = LED_CURRENT_LIMIT_75MA;
 800246a:	2301      	movs	r3, #1
 800246c:	717b      	strb	r3, [r7, #5]
	}
	value |= (current << 0);
 800246e:	7bfa      	ldrb	r2, [r7, #15]
 8002470:	797b      	ldrb	r3, [r7, #5]
 8002472:	4313      	orrs	r3, r2
 8002474:	73fb      	strb	r3, [r7, #15]

	AS7421_writeRegister(CFG_LED, value);
 8002476:	7bfb      	ldrb	r3, [r7, #15]
 8002478:	4619      	mov	r1, r3
 800247a:	2068      	movs	r0, #104	; 0x68
 800247c:	f7ff fadc 	bl	8001a38 <AS7421_writeRegister>
}
 8002480:	bf00      	nop
 8002482:	3710      	adds	r7, #16
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <startMeasurements>:

// Start spectral measurement
void startMeasurements(bool withLED)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	71fb      	strb	r3, [r7, #7]
	//Turn on LEDs
	configureLEDAuto(withLED);
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff fccd 	bl	8001e34 <configureLEDAuto>

	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 800249a:	2060      	movs	r0, #96	; 0x60
 800249c:	f7ff faa7 	bl	80019ee <AS7421_readRegister>
 80024a0:	4603      	mov	r3, r0
 80024a2:	73fb      	strb	r3, [r7, #15]

	// Power on
	value |= (1U << 0); //Set PON (bit 0)
 80024a4:	7bfb      	ldrb	r3, [r7, #15]
 80024a6:	f043 0301 	orr.w	r3, r3, #1
 80024aa:	73fb      	strb	r3, [r7, #15]

    //Spectral measurement enabled
    value |= (1U << 1); //Set LTF_EN (bit 1)
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
 80024ae:	f043 0302 	orr.w	r3, r3, #2
 80024b2:	73fb      	strb	r3, [r7, #15]

    //Automatic power down by temperature measurement
    value |= (1U << 2); //Set TSD_EN (bit 2)
 80024b4:	7bfb      	ldrb	r3, [r7, #15]
 80024b6:	f043 0304 	orr.w	r3, r3, #4
 80024ba:	73fb      	strb	r3, [r7, #15]

    AS7421_writeRegister(ENABLE, value);
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
 80024be:	4619      	mov	r1, r3
 80024c0:	2060      	movs	r0, #96	; 0x60
 80024c2:	f7ff fab9 	bl	8001a38 <AS7421_writeRegister>
}
 80024c6:	bf00      	nop
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <stopMeasurements>:

void stopMeasurements()
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(ENABLE); //Read existing state
 80024d4:	2060      	movs	r0, #96	; 0x60
 80024d6:	f7ff fa8a 	bl	80019ee <AS7421_readRegister>
 80024da:	4603      	mov	r3, r0
 80024dc:	71fb      	strb	r3, [r7, #7]

    //Spectral measurement enabled
    value &= ~(1U << 1); //Reset LTF_EN (bit 1)
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	f023 0302 	bic.w	r3, r3, #2
 80024e4:	71fb      	strb	r3, [r7, #7]

    //Automatic power down by temperature measurement
    value &= ~(1U << 2); //Reset TSD_EN (bit 2)
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	f023 0304 	bic.w	r3, r3, #4
 80024ec:	71fb      	strb	r3, [r7, #7]

    AS7421_writeRegister(ENABLE, value);
 80024ee:	79fb      	ldrb	r3, [r7, #7]
 80024f0:	4619      	mov	r1, r3
 80024f2:	2060      	movs	r0, #96	; 0x60
 80024f4:	f7ff faa0 	bl	8001a38 <AS7421_writeRegister>

	configureLEDAuto(false);
 80024f8:	2000      	movs	r0, #0
 80024fa:	f7ff fc9b 	bl	8001e34 <configureLEDAuto>
}
 80024fe:	bf00      	nop
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <measurementActive>:

//Measurement is active. New measurement cannot be started
bool measurementActive()
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b082      	sub	sp, #8
 800250a:	af00      	add	r7, sp, #0
	uint8_t value = AS7421_readRegister(STATUS_6);
 800250c:	2076      	movs	r0, #118	; 0x76
 800250e:	f7ff fa6e 	bl	80019ee <AS7421_readRegister>
 8002512:	4603      	mov	r3, r0
 8002514:	71fb      	strb	r3, [r7, #7]
    bool status = (value & (1U << 4)) != 0; // Isolate bit 4 (LTF_BUSY) and check if it's set
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	f003 0310 	and.w	r3, r3, #16
 800251c:	2b00      	cmp	r3, #0
 800251e:	bf14      	ite	ne
 8002520:	2301      	movne	r3, #1
 8002522:	2300      	moveq	r3, #0
 8002524:	71bb      	strb	r3, [r7, #6]
    return status;
 8002526:	79bb      	ldrb	r3, [r7, #6]
}
 8002528:	4618      	mov	r0, r3
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <getMeasurementStatus>:
 * Bit2 = TSD
 * Bit1 = AZ
 * Bit0 = ADATA
 */
bool getMeasurementStatus(uint8_t bit)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	71fb      	strb	r3, [r7, #7]
	uint8_t status7 = AS7421_readRegister(STATUS_7);
 800253a:	2077      	movs	r0, #119	; 0x77
 800253c:	f7ff fa57 	bl	80019ee <AS7421_readRegister>
 8002540:	4603      	mov	r3, r0
 8002542:	73fb      	strb	r3, [r7, #15]
	if (bit > 7)
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	2b07      	cmp	r3, #7
 8002548:	d904      	bls.n	8002554 <getMeasurementStatus+0x24>
	{
		printf("Bit is not within range of 0-7 of STATUS_7 register \n\r");
 800254a:	480a      	ldr	r0, [pc, #40]	; (8002574 <getMeasurementStatus+0x44>)
 800254c:	f005 fd72 	bl	8008034 <iprintf>
		return 0;
 8002550:	2300      	movs	r3, #0
 8002552:	e00b      	b.n	800256c <getMeasurementStatus+0x3c>
	}
    bool status = (status7 & (1U << bit)) != 0; // Isolate a bit and check its status
 8002554:	7bfa      	ldrb	r2, [r7, #15]
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	fa22 f303 	lsr.w	r3, r2, r3
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b00      	cmp	r3, #0
 8002562:	bf14      	ite	ne
 8002564:	2301      	movne	r3, #1
 8002566:	2300      	moveq	r3, #0
 8002568:	73bb      	strb	r3, [r7, #14]
	return status;
 800256a:	7bbb      	ldrb	r3, [r7, #14]
}
 800256c:	4618      	mov	r0, r3
 800256e:	3710      	adds	r7, #16
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	0800a4ac 	.word	0x0800a4ac

08002578 <recordChannelData>:

// Helper function to record channel data
uint16_t recordChannelData(uint8_t addr)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	71fb      	strb	r3, [r7, #7]
	uint8_t data[2] = {0};
 8002582:	2300      	movs	r3, #0
 8002584:	81bb      	strh	r3, [r7, #12]
	AS7421_readRegisters(addr, 2, data);
 8002586:	f107 020c 	add.w	r2, r7, #12
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	2102      	movs	r1, #2
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff fa40 	bl	8001a14 <AS7421_readRegisters>

	// Combine the two bytes into a 16-bit value
	return ((uint16_t)data[1] << 8) | data[0];
 8002594:	7b7b      	ldrb	r3, [r7, #13]
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	b21a      	sxth	r2, r3
 800259a:	7b3b      	ldrb	r3, [r7, #12]
 800259c:	b21b      	sxth	r3, r3
 800259e:	4313      	orrs	r3, r2
 80025a0:	b21b      	sxth	r3, r3
 80025a2:	b29b      	uxth	r3, r3
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <getChannel1>:

/* Integration Cycle A */
uint16_t getChannel1()
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
	return recordChannelData(CH1_DATA);
 80025b0:	2082      	movs	r0, #130	; 0x82
 80025b2:	f7ff ffe1 	bl	8002578 <recordChannelData>
 80025b6:	4603      	mov	r3, r0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	bd80      	pop	{r7, pc}

080025bc <getChannel48>:
uint16_t getChannel48()
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
	return recordChannelData(CH48_DATA);
 80025c0:	20e0      	movs	r0, #224	; 0xe0
 80025c2:	f7ff ffd9 	bl	8002578 <recordChannelData>
 80025c6:	4603      	mov	r3, r0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	bd80      	pop	{r7, pc}

080025cc <getChannel2>:
uint16_t getChannel2()
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
	return recordChannelData(CH2_DATA);
 80025d0:	2084      	movs	r0, #132	; 0x84
 80025d2:	f7ff ffd1 	bl	8002578 <recordChannelData>
 80025d6:	4603      	mov	r3, r0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	bd80      	pop	{r7, pc}

080025dc <getChannel34>:
uint16_t getChannel34()
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
	return recordChannelData(CH34_DATA);
 80025e0:	20c4      	movs	r0, #196	; 0xc4
 80025e2:	f7ff ffc9 	bl	8002578 <recordChannelData>
 80025e6:	4603      	mov	r3, r0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	bd80      	pop	{r7, pc}

080025ec <getChannel16>:
uint16_t getChannel16()
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
	return recordChannelData(CH16_DATA);
 80025f0:	20a0      	movs	r0, #160	; 0xa0
 80025f2:	f7ff ffc1 	bl	8002578 <recordChannelData>
 80025f6:	4603      	mov	r3, r0

}
 80025f8:	4618      	mov	r0, r3
 80025fa:	bd80      	pop	{r7, pc}

080025fc <getChannel32>:
uint16_t getChannel32()
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
	return recordChannelData(CH32_DATA);
 8002600:	20c0      	movs	r0, #192	; 0xc0
 8002602:	f7ff ffb9 	bl	8002578 <recordChannelData>
 8002606:	4603      	mov	r3, r0
}
 8002608:	4618      	mov	r0, r3
 800260a:	bd80      	pop	{r7, pc}

0800260c <getChannel18>:
uint16_t getChannel18()
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
	return recordChannelData(CH18_DATA);
 8002610:	20a4      	movs	r0, #164	; 0xa4
 8002612:	f7ff ffb1 	bl	8002578 <recordChannelData>
 8002616:	4603      	mov	r3, r0
}
 8002618:	4618      	mov	r0, r3
 800261a:	bd80      	pop	{r7, pc}

0800261c <getChannel51>:
uint16_t getChannel51()
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
	return recordChannelData(CH51_DATA);
 8002620:	20e6      	movs	r0, #230	; 0xe6
 8002622:	f7ff ffa9 	bl	8002578 <recordChannelData>
 8002626:	4603      	mov	r3, r0
}
 8002628:	4618      	mov	r0, r3
 800262a:	bd80      	pop	{r7, pc}

0800262c <getChannel4>:

//Next 8 PDs
uint16_t getChannel4()
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
	return recordChannelData(CH4_DATA);
 8002630:	2088      	movs	r0, #136	; 0x88
 8002632:	f7ff ffa1 	bl	8002578 <recordChannelData>
 8002636:	4603      	mov	r3, r0
}
 8002638:	4618      	mov	r0, r3
 800263a:	bd80      	pop	{r7, pc}

0800263c <getChannel49>:
uint16_t getChannel49()
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
	return recordChannelData(CH49_DATA);
 8002640:	20e2      	movs	r0, #226	; 0xe2
 8002642:	f7ff ff99 	bl	8002578 <recordChannelData>
 8002646:	4603      	mov	r3, r0
}
 8002648:	4618      	mov	r0, r3
 800264a:	bd80      	pop	{r7, pc}

0800264c <getChannel3>:
uint16_t getChannel3()
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
	return recordChannelData(CH3_DATA);
 8002650:	2086      	movs	r0, #134	; 0x86
 8002652:	f7ff ff91 	bl	8002578 <recordChannelData>
 8002656:	4603      	mov	r3, r0
}
 8002658:	4618      	mov	r0, r3
 800265a:	bd80      	pop	{r7, pc}

0800265c <getChannel35>:
uint16_t getChannel35()
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
	return recordChannelData(CH35_DATA);
 8002660:	20c6      	movs	r0, #198	; 0xc6
 8002662:	f7ff ff89 	bl	8002578 <recordChannelData>
 8002666:	4603      	mov	r3, r0

}
 8002668:	4618      	mov	r0, r3
 800266a:	bd80      	pop	{r7, pc}

0800266c <getChannel17>:
uint16_t getChannel17()
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
	return recordChannelData(CH17_DATA);
 8002670:	20a2      	movs	r0, #162	; 0xa2
 8002672:	f7ff ff81 	bl	8002578 <recordChannelData>
 8002676:	4603      	mov	r3, r0
}
 8002678:	4618      	mov	r0, r3
 800267a:	bd80      	pop	{r7, pc}

0800267c <getChannel33>:
uint16_t getChannel33()
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
	return recordChannelData(CH33_DATA);
 8002680:	20c2      	movs	r0, #194	; 0xc2
 8002682:	f7ff ff79 	bl	8002578 <recordChannelData>
 8002686:	4603      	mov	r3, r0
}
 8002688:	4618      	mov	r0, r3
 800268a:	bd80      	pop	{r7, pc}

0800268c <getChannel19>:
uint16_t getChannel19()
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
	return recordChannelData(CH19_DATA);
 8002690:	20a6      	movs	r0, #166	; 0xa6
 8002692:	f7ff ff71 	bl	8002578 <recordChannelData>
 8002696:	4603      	mov	r3, r0
}
 8002698:	4618      	mov	r0, r3
 800269a:	bd80      	pop	{r7, pc}

0800269c <getChannel54>:
uint16_t getChannel54()
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
	return recordChannelData(CH54_DATA);
 80026a0:	20ec      	movs	r0, #236	; 0xec
 80026a2:	f7ff ff69 	bl	8002578 <recordChannelData>
 80026a6:	4603      	mov	r3, r0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	bd80      	pop	{r7, pc}

080026ac <getChannel0>:

/* Integration Cycle B */
uint16_t getChannel0()
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
	return recordChannelData(CH0_DATA);
 80026b0:	2080      	movs	r0, #128	; 0x80
 80026b2:	f7ff ff61 	bl	8002578 <recordChannelData>
 80026b6:	4603      	mov	r3, r0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	bd80      	pop	{r7, pc}

080026bc <getChannel13>:
uint16_t getChannel13()
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
	return recordChannelData(CH13_DATA);
 80026c0:	209a      	movs	r0, #154	; 0x9a
 80026c2:	f7ff ff59 	bl	8002578 <recordChannelData>
 80026c6:	4603      	mov	r3, r0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	bd80      	pop	{r7, pc}

080026cc <getChannel50>:
uint16_t getChannel50()
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
	return recordChannelData(CH50_DATA);
 80026d0:	20e4      	movs	r0, #228	; 0xe4
 80026d2:	f7ff ff51 	bl	8002578 <recordChannelData>
 80026d6:	4603      	mov	r3, r0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	bd80      	pop	{r7, pc}

080026dc <getChannel63>:
uint16_t getChannel63()
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
	return recordChannelData(CH63_DATA);
 80026e0:	20fe      	movs	r0, #254	; 0xfe
 80026e2:	f7ff ff49 	bl	8002578 <recordChannelData>
 80026e6:	4603      	mov	r3, r0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	bd80      	pop	{r7, pc}

080026ec <getChannel52>:
uint16_t getChannel52()
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
	return recordChannelData(CH52_DATA);
 80026f0:	20e8      	movs	r0, #232	; 0xe8
 80026f2:	f7ff ff41 	bl	8002578 <recordChannelData>
 80026f6:	4603      	mov	r3, r0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	bd80      	pop	{r7, pc}

080026fc <getChannel6>:
uint16_t getChannel6()
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
	return recordChannelData(CH6_DATA);
 8002700:	208c      	movs	r0, #140	; 0x8c
 8002702:	f7ff ff39 	bl	8002578 <recordChannelData>
 8002706:	4603      	mov	r3, r0
}
 8002708:	4618      	mov	r0, r3
 800270a:	bd80      	pop	{r7, pc}

0800270c <getChannel38>:
uint16_t getChannel38()
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
	return recordChannelData(CH38_DATA);
 8002710:	20cc      	movs	r0, #204	; 0xcc
 8002712:	f7ff ff31 	bl	8002578 <recordChannelData>
 8002716:	4603      	mov	r3, r0
}
 8002718:	4618      	mov	r0, r3
 800271a:	bd80      	pop	{r7, pc}

0800271c <getChannel20>:
uint16_t getChannel20()
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
	return recordChannelData(CH20_DATA);
 8002720:	20a8      	movs	r0, #168	; 0xa8
 8002722:	f7ff ff29 	bl	8002578 <recordChannelData>
 8002726:	4603      	mov	r3, r0
}
 8002728:	4618      	mov	r0, r3
 800272a:	bd80      	pop	{r7, pc}

0800272c <getChannel36>:

//Next 8 PDs
uint16_t getChannel36()
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
	return recordChannelData(CH36_DATA);
 8002730:	20c8      	movs	r0, #200	; 0xc8
 8002732:	f7ff ff21 	bl	8002578 <recordChannelData>
 8002736:	4603      	mov	r3, r0
}
 8002738:	4618      	mov	r0, r3
 800273a:	bd80      	pop	{r7, pc}

0800273c <getChannel22>:
uint16_t getChannel22()
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
	return recordChannelData(CH22_DATA);
 8002740:	20ac      	movs	r0, #172	; 0xac
 8002742:	f7ff ff19 	bl	8002578 <recordChannelData>
 8002746:	4603      	mov	r3, r0
}
 8002748:	4618      	mov	r0, r3
 800274a:	bd80      	pop	{r7, pc}

0800274c <getChannel55>:
uint16_t getChannel55()
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
	return recordChannelData(CH55_DATA);
 8002750:	20ee      	movs	r0, #238	; 0xee
 8002752:	f7ff ff11 	bl	8002578 <recordChannelData>
 8002756:	4603      	mov	r3, r0
}
 8002758:	4618      	mov	r0, r3
 800275a:	bd80      	pop	{r7, pc}

0800275c <getChannel5>:
uint16_t getChannel5()
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
	return recordChannelData(CH5_DATA);
 8002760:	208a      	movs	r0, #138	; 0x8a
 8002762:	f7ff ff09 	bl	8002578 <recordChannelData>
 8002766:	4603      	mov	r3, r0
}
 8002768:	4618      	mov	r0, r3
 800276a:	bd80      	pop	{r7, pc}

0800276c <getChannel53>:
uint16_t getChannel53()
{
 800276c:	b580      	push	{r7, lr}
 800276e:	af00      	add	r7, sp, #0
	return recordChannelData(CH53_DATA);
 8002770:	20ea      	movs	r0, #234	; 0xea
 8002772:	f7ff ff01 	bl	8002578 <recordChannelData>
 8002776:	4603      	mov	r3, r0
}
 8002778:	4618      	mov	r0, r3
 800277a:	bd80      	pop	{r7, pc}

0800277c <getChannel7>:
uint16_t getChannel7()
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
	return recordChannelData(CH7_DATA);
 8002780:	208e      	movs	r0, #142	; 0x8e
 8002782:	f7ff fef9 	bl	8002578 <recordChannelData>
 8002786:	4603      	mov	r3, r0
}
 8002788:	4618      	mov	r0, r3
 800278a:	bd80      	pop	{r7, pc}

0800278c <getChannel39>:
uint16_t getChannel39()
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
	return recordChannelData(CH39_DATA);
 8002790:	20ce      	movs	r0, #206	; 0xce
 8002792:	f7ff fef1 	bl	8002578 <recordChannelData>
 8002796:	4603      	mov	r3, r0
}
 8002798:	4618      	mov	r0, r3
 800279a:	bd80      	pop	{r7, pc}

0800279c <getChannel21>:
uint16_t getChannel21()
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
	return recordChannelData(CH21_DATA);
 80027a0:	20aa      	movs	r0, #170	; 0xaa
 80027a2:	f7ff fee9 	bl	8002578 <recordChannelData>
 80027a6:	4603      	mov	r3, r0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	bd80      	pop	{r7, pc}

080027ac <getChannel37>:

/* Integration Cycle C */
uint16_t getChannel37()
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
	return recordChannelData(CH37_DATA);
 80027b0:	20ca      	movs	r0, #202	; 0xca
 80027b2:	f7ff fee1 	bl	8002578 <recordChannelData>
 80027b6:	4603      	mov	r3, r0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	bd80      	pop	{r7, pc}

080027bc <getChannel23>:
uint16_t getChannel23()
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
	return recordChannelData(CH23_DATA);
 80027c0:	20ae      	movs	r0, #174	; 0xae
 80027c2:	f7ff fed9 	bl	8002578 <recordChannelData>
 80027c6:	4603      	mov	r3, r0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	bd80      	pop	{r7, pc}

080027cc <getChannel40>:
uint16_t getChannel40()
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
	return recordChannelData(CH40_DATA);
 80027d0:	20d0      	movs	r0, #208	; 0xd0
 80027d2:	f7ff fed1 	bl	8002578 <recordChannelData>
 80027d6:	4603      	mov	r3, r0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	bd80      	pop	{r7, pc}

080027dc <getChannel26>:
uint16_t getChannel26()
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
	return recordChannelData(CH26_DATA);
 80027e0:	20b4      	movs	r0, #180	; 0xb4
 80027e2:	f7ff fec9 	bl	8002578 <recordChannelData>
 80027e6:	4603      	mov	r3, r0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	bd80      	pop	{r7, pc}

080027ec <getChannel42>:
uint16_t getChannel42()
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
	return recordChannelData(CH42_DATA);
 80027f0:	20d4      	movs	r0, #212	; 0xd4
 80027f2:	f7ff fec1 	bl	8002578 <recordChannelData>
 80027f6:	4603      	mov	r3, r0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	bd80      	pop	{r7, pc}

080027fc <getChannel24>:
uint16_t getChannel24()
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	return recordChannelData(CH24_DATA);
 8002800:	20b0      	movs	r0, #176	; 0xb0
 8002802:	f7ff feb9 	bl	8002578 <recordChannelData>
 8002806:	4603      	mov	r3, r0
}
 8002808:	4618      	mov	r0, r3
 800280a:	bd80      	pop	{r7, pc}

0800280c <getChannel56>:
uint16_t getChannel56()
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
	return recordChannelData(CH56_DATA);
 8002810:	20f0      	movs	r0, #240	; 0xf0
 8002812:	f7ff feb1 	bl	8002578 <recordChannelData>
 8002816:	4603      	mov	r3, r0
}
 8002818:	4618      	mov	r0, r3
 800281a:	bd80      	pop	{r7, pc}

0800281c <getChannel10>:
uint16_t getChannel10()
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
	return recordChannelData(CH10_DATA);
 8002820:	2094      	movs	r0, #148	; 0x94
 8002822:	f7ff fea9 	bl	8002578 <recordChannelData>
 8002826:	4603      	mov	r3, r0
}
 8002828:	4618      	mov	r0, r3
 800282a:	bd80      	pop	{r7, pc}

0800282c <getChannel58>:

//Next 8 PDs
uint16_t getChannel58()
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
	return recordChannelData(CH58_DATA);
 8002830:	20f4      	movs	r0, #244	; 0xf4
 8002832:	f7ff fea1 	bl	8002578 <recordChannelData>
 8002836:	4603      	mov	r3, r0
}
 8002838:	4618      	mov	r0, r3
 800283a:	bd80      	pop	{r7, pc}

0800283c <getChannel8>:
uint16_t getChannel8()
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
	return recordChannelData(CH8_DATA);
 8002840:	2090      	movs	r0, #144	; 0x90
 8002842:	f7ff fe99 	bl	8002578 <recordChannelData>
 8002846:	4603      	mov	r3, r0
}
 8002848:	4618      	mov	r0, r3
 800284a:	bd80      	pop	{r7, pc}

0800284c <getChannel41>:
uint16_t getChannel41()
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
	return recordChannelData(CH41_DATA);
 8002850:	20d2      	movs	r0, #210	; 0xd2
 8002852:	f7ff fe91 	bl	8002578 <recordChannelData>
 8002856:	4603      	mov	r3, r0
}
 8002858:	4618      	mov	r0, r3
 800285a:	bd80      	pop	{r7, pc}

0800285c <getChannel27>:
uint16_t getChannel27()
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
	return recordChannelData(CH27_DATA);
 8002860:	20b6      	movs	r0, #182	; 0xb6
 8002862:	f7ff fe89 	bl	8002578 <recordChannelData>
 8002866:	4603      	mov	r3, r0
}
 8002868:	4618      	mov	r0, r3
 800286a:	bd80      	pop	{r7, pc}

0800286c <getChannel43>:
uint16_t getChannel43()
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
	return recordChannelData(CH43_DATA);
 8002870:	20d6      	movs	r0, #214	; 0xd6
 8002872:	f7ff fe81 	bl	8002578 <recordChannelData>
 8002876:	4603      	mov	r3, r0
}
 8002878:	4618      	mov	r0, r3
 800287a:	bd80      	pop	{r7, pc}

0800287c <getChannel25>:
uint16_t getChannel25()
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
	return recordChannelData(CH25_DATA);
 8002880:	20b2      	movs	r0, #178	; 0xb2
 8002882:	f7ff fe79 	bl	8002578 <recordChannelData>
 8002886:	4603      	mov	r3, r0
}
 8002888:	4618      	mov	r0, r3
 800288a:	bd80      	pop	{r7, pc}

0800288c <getChannel57>:
uint16_t getChannel57()
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
	return recordChannelData(CH57_DATA);
 8002890:	20f2      	movs	r0, #242	; 0xf2
 8002892:	f7ff fe71 	bl	8002578 <recordChannelData>
 8002896:	4603      	mov	r3, r0
}
 8002898:	4618      	mov	r0, r3
 800289a:	bd80      	pop	{r7, pc}

0800289c <getChannel11>:
uint16_t getChannel11()
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
	return recordChannelData(CH11_DATA);
 80028a0:	2096      	movs	r0, #150	; 0x96
 80028a2:	f7ff fe69 	bl	8002578 <recordChannelData>
 80028a6:	4603      	mov	r3, r0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	bd80      	pop	{r7, pc}

080028ac <getChannel59>:

/* Integration Cycle D */
uint16_t getChannel59()
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
	return recordChannelData(CH59_DATA);
 80028b0:	20f6      	movs	r0, #246	; 0xf6
 80028b2:	f7ff fe61 	bl	8002578 <recordChannelData>
 80028b6:	4603      	mov	r3, r0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	bd80      	pop	{r7, pc}

080028bc <getChannel9>:
uint16_t getChannel9()
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
	return recordChannelData(CH9_DATA);
 80028c0:	2092      	movs	r0, #146	; 0x92
 80028c2:	f7ff fe59 	bl	8002578 <recordChannelData>
 80028c6:	4603      	mov	r3, r0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	bd80      	pop	{r7, pc}

080028cc <getChannel44>:
uint16_t getChannel44()
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
	return recordChannelData(CH44_DATA);
 80028d0:	20d8      	movs	r0, #216	; 0xd8
 80028d2:	f7ff fe51 	bl	8002578 <recordChannelData>
 80028d6:	4603      	mov	r3, r0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	bd80      	pop	{r7, pc}

080028dc <getChannel30>:
uint16_t getChannel30()
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
	return recordChannelData(CH30_DATA);
 80028e0:	20bc      	movs	r0, #188	; 0xbc
 80028e2:	f7ff fe49 	bl	8002578 <recordChannelData>
 80028e6:	4603      	mov	r3, r0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	bd80      	pop	{r7, pc}

080028ec <getChannel46>:
uint16_t getChannel46()
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
	return recordChannelData(CH46_DATA);
 80028f0:	20dc      	movs	r0, #220	; 0xdc
 80028f2:	f7ff fe41 	bl	8002578 <recordChannelData>
 80028f6:	4603      	mov	r3, r0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	bd80      	pop	{r7, pc}

080028fc <getChannel28>:
uint16_t getChannel28()
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
	return recordChannelData(CH28_DATA);
 8002900:	20b8      	movs	r0, #184	; 0xb8
 8002902:	f7ff fe39 	bl	8002578 <recordChannelData>
 8002906:	4603      	mov	r3, r0
}
 8002908:	4618      	mov	r0, r3
 800290a:	bd80      	pop	{r7, pc}

0800290c <getChannel60>:
uint16_t getChannel60()
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
	return recordChannelData(CH60_DATA);
 8002910:	20f8      	movs	r0, #248	; 0xf8
 8002912:	f7ff fe31 	bl	8002578 <recordChannelData>
 8002916:	4603      	mov	r3, r0
}
 8002918:	4618      	mov	r0, r3
 800291a:	bd80      	pop	{r7, pc}

0800291c <getChannel14>:
uint16_t getChannel14()
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
	return recordChannelData(CH14_DATA);
 8002920:	209c      	movs	r0, #156	; 0x9c
 8002922:	f7ff fe29 	bl	8002578 <recordChannelData>
 8002926:	4603      	mov	r3, r0
}
 8002928:	4618      	mov	r0, r3
 800292a:	bd80      	pop	{r7, pc}

0800292c <getChannel62>:

//Next 8 PDs
uint16_t getChannel62()
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
	return recordChannelData(CH62_DATA);
 8002930:	20fc      	movs	r0, #252	; 0xfc
 8002932:	f7ff fe21 	bl	8002578 <recordChannelData>
 8002936:	4603      	mov	r3, r0
}
 8002938:	4618      	mov	r0, r3
 800293a:	bd80      	pop	{r7, pc}

0800293c <getChannel12>:
uint16_t getChannel12()
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	return recordChannelData(CH12_DATA);
 8002940:	2098      	movs	r0, #152	; 0x98
 8002942:	f7ff fe19 	bl	8002578 <recordChannelData>
 8002946:	4603      	mov	r3, r0
}
 8002948:	4618      	mov	r0, r3
 800294a:	bd80      	pop	{r7, pc}

0800294c <getChannel45>:
uint16_t getChannel45()
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
	return recordChannelData(CH45_DATA);
 8002950:	20da      	movs	r0, #218	; 0xda
 8002952:	f7ff fe11 	bl	8002578 <recordChannelData>
 8002956:	4603      	mov	r3, r0
}
 8002958:	4618      	mov	r0, r3
 800295a:	bd80      	pop	{r7, pc}

0800295c <getChannel31>:
uint16_t getChannel31()
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
	return recordChannelData(CH31_DATA);
 8002960:	20be      	movs	r0, #190	; 0xbe
 8002962:	f7ff fe09 	bl	8002578 <recordChannelData>
 8002966:	4603      	mov	r3, r0
}
 8002968:	4618      	mov	r0, r3
 800296a:	bd80      	pop	{r7, pc}

0800296c <getChannel47>:
uint16_t getChannel47()
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
	return recordChannelData(CH47_DATA);
 8002970:	20de      	movs	r0, #222	; 0xde
 8002972:	f7ff fe01 	bl	8002578 <recordChannelData>
 8002976:	4603      	mov	r3, r0
}
 8002978:	4618      	mov	r0, r3
 800297a:	bd80      	pop	{r7, pc}

0800297c <getChannel29>:
uint16_t getChannel29()
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
	return recordChannelData(CH29_DATA);
 8002980:	20ba      	movs	r0, #186	; 0xba
 8002982:	f7ff fdf9 	bl	8002578 <recordChannelData>
 8002986:	4603      	mov	r3, r0
}
 8002988:	4618      	mov	r0, r3
 800298a:	bd80      	pop	{r7, pc}

0800298c <getChannel61>:
uint16_t getChannel61()
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
	return recordChannelData(CH61_DATA);
 8002990:	20fa      	movs	r0, #250	; 0xfa
 8002992:	f7ff fdf1 	bl	8002578 <recordChannelData>
 8002996:	4603      	mov	r3, r0
}
 8002998:	4618      	mov	r0, r3
 800299a:	bd80      	pop	{r7, pc}

0800299c <getChannel15>:
uint16_t getChannel15()
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
	return recordChannelData(CH15_DATA);
 80029a0:	209e      	movs	r0, #158	; 0x9e
 80029a2:	f7ff fde9 	bl	8002578 <recordChannelData>
 80029a6:	4603      	mov	r3, r0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	bd80      	pop	{r7, pc}

080029ac <getAllSpectralData>:


void getAllSpectralData(uint16_t arr[CHANNELSIZE])
{
 80029ac:	b590      	push	{r4, r7, lr}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
	/* Integration Cycle A */
	arr[0] = getChannel1();
 80029b4:	f7ff fdfa 	bl	80025ac <getChannel1>
 80029b8:	4603      	mov	r3, r0
 80029ba:	461a      	mov	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	801a      	strh	r2, [r3, #0]
	arr[1] = getChannel48();
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	1c9c      	adds	r4, r3, #2
 80029c4:	f7ff fdfa 	bl	80025bc <getChannel48>
 80029c8:	4603      	mov	r3, r0
 80029ca:	8023      	strh	r3, [r4, #0]
	arr[2] = getChannel2();
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	1d1c      	adds	r4, r3, #4
 80029d0:	f7ff fdfc 	bl	80025cc <getChannel2>
 80029d4:	4603      	mov	r3, r0
 80029d6:	8023      	strh	r3, [r4, #0]
	arr[3] = getChannel34();
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	1d9c      	adds	r4, r3, #6
 80029dc:	f7ff fdfe 	bl	80025dc <getChannel34>
 80029e0:	4603      	mov	r3, r0
 80029e2:	8023      	strh	r3, [r4, #0]
	arr[4] = getChannel16();
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f103 0408 	add.w	r4, r3, #8
 80029ea:	f7ff fdff 	bl	80025ec <getChannel16>
 80029ee:	4603      	mov	r3, r0
 80029f0:	8023      	strh	r3, [r4, #0]
	arr[5] = getChannel32();
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f103 040a 	add.w	r4, r3, #10
 80029f8:	f7ff fe00 	bl	80025fc <getChannel32>
 80029fc:	4603      	mov	r3, r0
 80029fe:	8023      	strh	r3, [r4, #0]
	arr[6] = getChannel18();
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f103 040c 	add.w	r4, r3, #12
 8002a06:	f7ff fe01 	bl	800260c <getChannel18>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	8023      	strh	r3, [r4, #0]
	arr[7] = getChannel51();
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f103 040e 	add.w	r4, r3, #14
 8002a14:	f7ff fe02 	bl	800261c <getChannel51>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	8023      	strh	r3, [r4, #0]

	arr[8] = getChannel4();
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f103 0410 	add.w	r4, r3, #16
 8002a22:	f7ff fe03 	bl	800262c <getChannel4>
 8002a26:	4603      	mov	r3, r0
 8002a28:	8023      	strh	r3, [r4, #0]
	arr[9] = getChannel49();
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f103 0412 	add.w	r4, r3, #18
 8002a30:	f7ff fe04 	bl	800263c <getChannel49>
 8002a34:	4603      	mov	r3, r0
 8002a36:	8023      	strh	r3, [r4, #0]
	arr[10] = getChannel3();
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f103 0414 	add.w	r4, r3, #20
 8002a3e:	f7ff fe05 	bl	800264c <getChannel3>
 8002a42:	4603      	mov	r3, r0
 8002a44:	8023      	strh	r3, [r4, #0]
	arr[11] = getChannel35();
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f103 0416 	add.w	r4, r3, #22
 8002a4c:	f7ff fe06 	bl	800265c <getChannel35>
 8002a50:	4603      	mov	r3, r0
 8002a52:	8023      	strh	r3, [r4, #0]
	arr[12] = getChannel17();
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f103 0418 	add.w	r4, r3, #24
 8002a5a:	f7ff fe07 	bl	800266c <getChannel17>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	8023      	strh	r3, [r4, #0]
	arr[13] = getChannel33();
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f103 041a 	add.w	r4, r3, #26
 8002a68:	f7ff fe08 	bl	800267c <getChannel33>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	8023      	strh	r3, [r4, #0]
	arr[14] = getChannel19();
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f103 041c 	add.w	r4, r3, #28
 8002a76:	f7ff fe09 	bl	800268c <getChannel19>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	8023      	strh	r3, [r4, #0]
	arr[15] = getChannel54();
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f103 041e 	add.w	r4, r3, #30
 8002a84:	f7ff fe0a 	bl	800269c <getChannel54>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	8023      	strh	r3, [r4, #0]

	/* Integration Cycle B */
	arr[16] = getChannel0();
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f103 0420 	add.w	r4, r3, #32
 8002a92:	f7ff fe0b 	bl	80026ac <getChannel0>
 8002a96:	4603      	mov	r3, r0
 8002a98:	8023      	strh	r3, [r4, #0]
	arr[17] = getChannel13();
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f103 0422 	add.w	r4, r3, #34	; 0x22
 8002aa0:	f7ff fe0c 	bl	80026bc <getChannel13>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	8023      	strh	r3, [r4, #0]
	arr[18] = getChannel50();
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8002aae:	f7ff fe0d 	bl	80026cc <getChannel50>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	8023      	strh	r3, [r4, #0]
	arr[19] = getChannel63();
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f103 0426 	add.w	r4, r3, #38	; 0x26
 8002abc:	f7ff fe0e 	bl	80026dc <getChannel63>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	8023      	strh	r3, [r4, #0]
	arr[20] = getChannel52();
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f103 0428 	add.w	r4, r3, #40	; 0x28
 8002aca:	f7ff fe0f 	bl	80026ec <getChannel52>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	8023      	strh	r3, [r4, #0]
	arr[21] = getChannel6();
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f103 042a 	add.w	r4, r3, #42	; 0x2a
 8002ad8:	f7ff fe10 	bl	80026fc <getChannel6>
 8002adc:	4603      	mov	r3, r0
 8002ade:	8023      	strh	r3, [r4, #0]
	arr[22] = getChannel38();
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f103 042c 	add.w	r4, r3, #44	; 0x2c
 8002ae6:	f7ff fe11 	bl	800270c <getChannel38>
 8002aea:	4603      	mov	r3, r0
 8002aec:	8023      	strh	r3, [r4, #0]
	arr[23] = getChannel20();
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f103 042e 	add.w	r4, r3, #46	; 0x2e
 8002af4:	f7ff fe12 	bl	800271c <getChannel20>
 8002af8:	4603      	mov	r3, r0
 8002afa:	8023      	strh	r3, [r4, #0]

	arr[24] = getChannel36();
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8002b02:	f7ff fe13 	bl	800272c <getChannel36>
 8002b06:	4603      	mov	r3, r0
 8002b08:	8023      	strh	r3, [r4, #0]
	arr[25] = getChannel22();
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f103 0432 	add.w	r4, r3, #50	; 0x32
 8002b10:	f7ff fe14 	bl	800273c <getChannel22>
 8002b14:	4603      	mov	r3, r0
 8002b16:	8023      	strh	r3, [r4, #0]
	arr[26] = getChannel55();
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f103 0434 	add.w	r4, r3, #52	; 0x34
 8002b1e:	f7ff fe15 	bl	800274c <getChannel55>
 8002b22:	4603      	mov	r3, r0
 8002b24:	8023      	strh	r3, [r4, #0]
	arr[27] = getChannel5();
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f103 0436 	add.w	r4, r3, #54	; 0x36
 8002b2c:	f7ff fe16 	bl	800275c <getChannel5>
 8002b30:	4603      	mov	r3, r0
 8002b32:	8023      	strh	r3, [r4, #0]
	arr[28] = getChannel53();
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8002b3a:	f7ff fe17 	bl	800276c <getChannel53>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	8023      	strh	r3, [r4, #0]
	arr[29] = getChannel7();
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f103 043a 	add.w	r4, r3, #58	; 0x3a
 8002b48:	f7ff fe18 	bl	800277c <getChannel7>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	8023      	strh	r3, [r4, #0]
	arr[30] = getChannel39();
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f103 043c 	add.w	r4, r3, #60	; 0x3c
 8002b56:	f7ff fe19 	bl	800278c <getChannel39>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	8023      	strh	r3, [r4, #0]
	arr[31] = getChannel21();
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f103 043e 	add.w	r4, r3, #62	; 0x3e
 8002b64:	f7ff fe1a 	bl	800279c <getChannel21>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	8023      	strh	r3, [r4, #0]

	/* Integration Cycle C */
	arr[32] = getChannel37();
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8002b72:	f7ff fe1b 	bl	80027ac <getChannel37>
 8002b76:	4603      	mov	r3, r0
 8002b78:	8023      	strh	r3, [r4, #0]
	arr[33] = getChannel23();
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f103 0442 	add.w	r4, r3, #66	; 0x42
 8002b80:	f7ff fe1c 	bl	80027bc <getChannel23>
 8002b84:	4603      	mov	r3, r0
 8002b86:	8023      	strh	r3, [r4, #0]
	arr[34] = getChannel40();
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f103 0444 	add.w	r4, r3, #68	; 0x44
 8002b8e:	f7ff fe1d 	bl	80027cc <getChannel40>
 8002b92:	4603      	mov	r3, r0
 8002b94:	8023      	strh	r3, [r4, #0]
	arr[35] = getChannel26();
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f103 0446 	add.w	r4, r3, #70	; 0x46
 8002b9c:	f7ff fe1e 	bl	80027dc <getChannel26>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	8023      	strh	r3, [r4, #0]
	arr[36] = getChannel42();
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8002baa:	f7ff fe1f 	bl	80027ec <getChannel42>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	8023      	strh	r3, [r4, #0]
	arr[37] = getChannel24();
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f103 044a 	add.w	r4, r3, #74	; 0x4a
 8002bb8:	f7ff fe20 	bl	80027fc <getChannel24>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	8023      	strh	r3, [r4, #0]
	arr[38] = getChannel56();
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f103 044c 	add.w	r4, r3, #76	; 0x4c
 8002bc6:	f7ff fe21 	bl	800280c <getChannel56>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	8023      	strh	r3, [r4, #0]
	arr[39] = getChannel10();
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f103 044e 	add.w	r4, r3, #78	; 0x4e
 8002bd4:	f7ff fe22 	bl	800281c <getChannel10>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	8023      	strh	r3, [r4, #0]

	arr[40] = getChannel58();
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8002be2:	f7ff fe23 	bl	800282c <getChannel58>
 8002be6:	4603      	mov	r3, r0
 8002be8:	8023      	strh	r3, [r4, #0]
	arr[41] = getChannel8();
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f103 0452 	add.w	r4, r3, #82	; 0x52
 8002bf0:	f7ff fe24 	bl	800283c <getChannel8>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	8023      	strh	r3, [r4, #0]
	arr[42] = getChannel41();
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f103 0454 	add.w	r4, r3, #84	; 0x54
 8002bfe:	f7ff fe25 	bl	800284c <getChannel41>
 8002c02:	4603      	mov	r3, r0
 8002c04:	8023      	strh	r3, [r4, #0]
	arr[43] = getChannel27();
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f103 0456 	add.w	r4, r3, #86	; 0x56
 8002c0c:	f7ff fe26 	bl	800285c <getChannel27>
 8002c10:	4603      	mov	r3, r0
 8002c12:	8023      	strh	r3, [r4, #0]
	arr[44] = getChannel43();
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f103 0458 	add.w	r4, r3, #88	; 0x58
 8002c1a:	f7ff fe27 	bl	800286c <getChannel43>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	8023      	strh	r3, [r4, #0]
	arr[45] = getChannel25();
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f103 045a 	add.w	r4, r3, #90	; 0x5a
 8002c28:	f7ff fe28 	bl	800287c <getChannel25>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	8023      	strh	r3, [r4, #0]
	arr[46] = getChannel57();
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f103 045c 	add.w	r4, r3, #92	; 0x5c
 8002c36:	f7ff fe29 	bl	800288c <getChannel57>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	8023      	strh	r3, [r4, #0]
	arr[47] = getChannel11();
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f103 045e 	add.w	r4, r3, #94	; 0x5e
 8002c44:	f7ff fe2a 	bl	800289c <getChannel11>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	8023      	strh	r3, [r4, #0]

	/* Integration Cycle D */
	arr[48] = getChannel59();
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f103 0460 	add.w	r4, r3, #96	; 0x60
 8002c52:	f7ff fe2b 	bl	80028ac <getChannel59>
 8002c56:	4603      	mov	r3, r0
 8002c58:	8023      	strh	r3, [r4, #0]
	arr[49] = getChannel9();
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f103 0462 	add.w	r4, r3, #98	; 0x62
 8002c60:	f7ff fe2c 	bl	80028bc <getChannel9>
 8002c64:	4603      	mov	r3, r0
 8002c66:	8023      	strh	r3, [r4, #0]
	arr[50] = getChannel44();
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f103 0464 	add.w	r4, r3, #100	; 0x64
 8002c6e:	f7ff fe2d 	bl	80028cc <getChannel44>
 8002c72:	4603      	mov	r3, r0
 8002c74:	8023      	strh	r3, [r4, #0]
	arr[51] = getChannel30();
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f103 0466 	add.w	r4, r3, #102	; 0x66
 8002c7c:	f7ff fe2e 	bl	80028dc <getChannel30>
 8002c80:	4603      	mov	r3, r0
 8002c82:	8023      	strh	r3, [r4, #0]
	arr[52] = getChannel46();
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f103 0468 	add.w	r4, r3, #104	; 0x68
 8002c8a:	f7ff fe2f 	bl	80028ec <getChannel46>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	8023      	strh	r3, [r4, #0]
	arr[53] = getChannel28();
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f103 046a 	add.w	r4, r3, #106	; 0x6a
 8002c98:	f7ff fe30 	bl	80028fc <getChannel28>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	8023      	strh	r3, [r4, #0]
	arr[54] = getChannel60();
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f103 046c 	add.w	r4, r3, #108	; 0x6c
 8002ca6:	f7ff fe31 	bl	800290c <getChannel60>
 8002caa:	4603      	mov	r3, r0
 8002cac:	8023      	strh	r3, [r4, #0]
	arr[55] = getChannel14();
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 8002cb4:	f7ff fe32 	bl	800291c <getChannel14>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	8023      	strh	r3, [r4, #0]

	arr[56] = getChannel62();
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8002cc2:	f7ff fe33 	bl	800292c <getChannel62>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	8023      	strh	r3, [r4, #0]
	arr[57] = getChannel12();
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f103 0472 	add.w	r4, r3, #114	; 0x72
 8002cd0:	f7ff fe34 	bl	800293c <getChannel12>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	8023      	strh	r3, [r4, #0]
	arr[58] = getChannel45();
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f103 0474 	add.w	r4, r3, #116	; 0x74
 8002cde:	f7ff fe35 	bl	800294c <getChannel45>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	8023      	strh	r3, [r4, #0]
	arr[59] = getChannel31();
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f103 0476 	add.w	r4, r3, #118	; 0x76
 8002cec:	f7ff fe36 	bl	800295c <getChannel31>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	8023      	strh	r3, [r4, #0]
	arr[60] = getChannel47();
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f103 0478 	add.w	r4, r3, #120	; 0x78
 8002cfa:	f7ff fe37 	bl	800296c <getChannel47>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	8023      	strh	r3, [r4, #0]
	arr[61] = getChannel29();
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f103 047a 	add.w	r4, r3, #122	; 0x7a
 8002d08:	f7ff fe38 	bl	800297c <getChannel29>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	8023      	strh	r3, [r4, #0]
	arr[62] = getChannel61();
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 8002d16:	f7ff fe39 	bl	800298c <getChannel61>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	8023      	strh	r3, [r4, #0]
	arr[63] = getChannel15();
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f103 047e 	add.w	r4, r3, #126	; 0x7e
 8002d24:	f7ff fe3a 	bl	800299c <getChannel15>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	8023      	strh	r3, [r4, #0]
}
 8002d2c:	bf00      	nop
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd90      	pop	{r4, r7, pc}

08002d34 <recordTemperatures>:
//}


// Helper function to record temperature data
uint16_t recordTemperatures(uint8_t addr)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	71fb      	strb	r3, [r7, #7]
	uint8_t data[2] = {0};
 8002d3e:	2300      	movs	r3, #0
 8002d40:	81bb      	strh	r3, [r7, #12]
	AS7421_readRegisters(addr, 2, data);
 8002d42:	f107 020c 	add.w	r2, r7, #12
 8002d46:	79fb      	ldrb	r3, [r7, #7]
 8002d48:	2102      	movs	r1, #2
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fe fe62 	bl	8001a14 <AS7421_readRegisters>

	// Combine the two bytes into a 16-bit value
	return ((uint16_t)data[1] << 8) | data[0];
 8002d50:	7b7b      	ldrb	r3, [r7, #13]
 8002d52:	021b      	lsls	r3, r3, #8
 8002d54:	b21a      	sxth	r2, r3
 8002d56:	7b3b      	ldrb	r3, [r7, #12]
 8002d58:	b21b      	sxth	r3, r3
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	b21b      	sxth	r3, r3
 8002d5e:	b29b      	uxth	r3, r3
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <getTemp_IntA>:

uint16_t getTemp_IntA()
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPA);
 8002d6c:	2078      	movs	r0, #120	; 0x78
 8002d6e:	f7ff ffe1 	bl	8002d34 <recordTemperatures>
 8002d72:	4603      	mov	r3, r0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <getTemp_IntB>:
uint16_t getTemp_IntB()
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPB);
 8002d7c:	207a      	movs	r0, #122	; 0x7a
 8002d7e:	f7ff ffd9 	bl	8002d34 <recordTemperatures>
 8002d82:	4603      	mov	r3, r0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <getTemp_IntC>:
uint16_t getTemp_IntC()
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPC);
 8002d8c:	207c      	movs	r0, #124	; 0x7c
 8002d8e:	f7ff ffd1 	bl	8002d34 <recordTemperatures>
 8002d92:	4603      	mov	r3, r0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <getTemp_IntD>:
uint16_t getTemp_IntD()
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
	return recordTemperatures(TEMPD);
 8002d9c:	207e      	movs	r0, #126	; 0x7e
 8002d9e:	f7ff ffc9 	bl	8002d34 <recordTemperatures>
 8002da2:	4603      	mov	r3, r0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <getAllTemperatureData>:

void getAllTemperatureData(uint16_t arr[TEMPSIZE])
{
 8002da8:	b590      	push	{r4, r7, lr}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
	arr[0] = getTemp_IntA();
 8002db0:	f7ff ffda 	bl	8002d68 <getTemp_IntA>
 8002db4:	4603      	mov	r3, r0
 8002db6:	461a      	mov	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	801a      	strh	r2, [r3, #0]
	arr[1] = getTemp_IntB();
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	1c9c      	adds	r4, r3, #2
 8002dc0:	f7ff ffda 	bl	8002d78 <getTemp_IntB>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	8023      	strh	r3, [r4, #0]
	arr[2] = getTemp_IntC();
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	1d1c      	adds	r4, r3, #4
 8002dcc:	f7ff ffdc 	bl	8002d88 <getTemp_IntC>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	8023      	strh	r3, [r4, #0]
	arr[3] = getTemp_IntD();
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	1d9c      	adds	r4, r3, #6
 8002dd8:	f7ff ffde 	bl	8002d98 <getTemp_IntD>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	8023      	strh	r3, [r4, #0]
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd90      	pop	{r4, r7, pc}

08002de8 <GPIO_Init>:

#define LED_PIN			PIN5
#define BTN_PIN			PIN13

void GPIO_Init(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA and GPIOC*/
	RCC->AHB1ENR |= GPIOAEN;
 8002dec:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <GPIO_Init+0x58>)
 8002dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df0:	4a13      	ldr	r2, [pc, #76]	; (8002e40 <GPIO_Init+0x58>)
 8002df2:	f043 0301 	orr.w	r3, r3, #1
 8002df6:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= GPIOCEN;
 8002df8:	4b11      	ldr	r3, [pc, #68]	; (8002e40 <GPIO_Init+0x58>)
 8002dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfc:	4a10      	ldr	r2, [pc, #64]	; (8002e40 <GPIO_Init+0x58>)
 8002dfe:	f043 0304 	orr.w	r3, r3, #4
 8002e02:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PA5 as output pin*/
	GPIOA->MODER |= (1U<<10);
 8002e04:	4b0f      	ldr	r3, [pc, #60]	; (8002e44 <GPIO_Init+0x5c>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a0e      	ldr	r2, [pc, #56]	; (8002e44 <GPIO_Init+0x5c>)
 8002e0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e0e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~ (1U<<11);
 8002e10:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <GPIO_Init+0x5c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a0b      	ldr	r2, [pc, #44]	; (8002e44 <GPIO_Init+0x5c>)
 8002e16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e1a:	6013      	str	r3, [r2, #0]

	/*Set PC13 as input pin*/
	GPIOC->MODER &=~ (1U<<26);
 8002e1c:	4b0a      	ldr	r3, [pc, #40]	; (8002e48 <GPIO_Init+0x60>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a09      	ldr	r2, [pc, #36]	; (8002e48 <GPIO_Init+0x60>)
 8002e22:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002e26:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &=~ (1U<<27);
 8002e28:	4b07      	ldr	r3, [pc, #28]	; (8002e48 <GPIO_Init+0x60>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a06      	ldr	r2, [pc, #24]	; (8002e48 <GPIO_Init+0x60>)
 8002e2e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8002e32:	6013      	str	r3, [r2, #0]
}
 8002e34:	bf00      	nop
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40023800 	.word	0x40023800
 8002e44:	40020000 	.word	0x40020000
 8002e48:	40020800 	.word	0x40020800

08002e4c <UserBtn_Control>:

bool UserBtn_Control(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
	/*Check if BTN is pressed*/
	if (!(GPIOC->IDR & BTN_PIN))
 8002e50:	4b0a      	ldr	r3, [pc, #40]	; (8002e7c <UserBtn_Control+0x30>)
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d104      	bne.n	8002e66 <UserBtn_Control+0x1a>
	{
		/*Turn on LED*/
		GPIOA->BSRR = LED_PIN;
 8002e5c:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <UserBtn_Control+0x34>)
 8002e5e:	2220      	movs	r2, #32
 8002e60:	619a      	str	r2, [r3, #24]
		return true;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e004      	b.n	8002e70 <UserBtn_Control+0x24>
	}
	else
	{
		/*Turn off LED*/
		GPIOA->BSRR = (1U<<21);
 8002e66:	4b06      	ldr	r3, [pc, #24]	; (8002e80 <UserBtn_Control+0x34>)
 8002e68:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002e6c:	619a      	str	r2, [r3, #24]
		return false;
 8002e6e:	2300      	movs	r3, #0
	}
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	40020800 	.word	0x40020800
 8002e80:	40020000 	.word	0x40020000

08002e84 <I2C1_Init>:
//#define	SR1_BTF					(1U<<2)
//#define SR1_AF					(1U<<10)


void I2C1_Init(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOB*/
	RCC->AHB1ENR |= GPIOBEN;
 8002e88:	4b4d      	ldr	r3, [pc, #308]	; (8002fc0 <I2C1_Init+0x13c>)
 8002e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8c:	4a4c      	ldr	r2, [pc, #304]	; (8002fc0 <I2C1_Init+0x13c>)
 8002e8e:	f043 0302 	orr.w	r3, r3, #2
 8002e92:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PB8 and PB9 mode to alternate function*/
	GPIOB->MODER &= ~(1U<<16);
 8002e94:	4b4b      	ldr	r3, [pc, #300]	; (8002fc4 <I2C1_Init+0x140>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a4a      	ldr	r2, [pc, #296]	; (8002fc4 <I2C1_Init+0x140>)
 8002e9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e9e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<17);
 8002ea0:	4b48      	ldr	r3, [pc, #288]	; (8002fc4 <I2C1_Init+0x140>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a47      	ldr	r2, [pc, #284]	; (8002fc4 <I2C1_Init+0x140>)
 8002ea6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eaa:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &= ~(1U<<18);
 8002eac:	4b45      	ldr	r3, [pc, #276]	; (8002fc4 <I2C1_Init+0x140>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a44      	ldr	r2, [pc, #272]	; (8002fc4 <I2C1_Init+0x140>)
 8002eb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002eb6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<19);
 8002eb8:	4b42      	ldr	r3, [pc, #264]	; (8002fc4 <I2C1_Init+0x140>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a41      	ldr	r2, [pc, #260]	; (8002fc4 <I2C1_Init+0x140>)
 8002ebe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002ec2:	6013      	str	r3, [r2, #0]

	/*Set PB8 and PB9 output type to open drain*/
	GPIOB->OTYPER |= (1U<<8);
 8002ec4:	4b3f      	ldr	r3, [pc, #252]	; (8002fc4 <I2C1_Init+0x140>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	4a3e      	ldr	r2, [pc, #248]	; (8002fc4 <I2C1_Init+0x140>)
 8002eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ece:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |= (1U<<9);
 8002ed0:	4b3c      	ldr	r3, [pc, #240]	; (8002fc4 <I2C1_Init+0x140>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	4a3b      	ldr	r2, [pc, #236]	; (8002fc4 <I2C1_Init+0x140>)
 8002ed6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002eda:	6053      	str	r3, [r2, #4]

	/*Enable Pull-up for PB6 and PB7*/
	GPIOB->PUPDR |= (1U<<16);
 8002edc:	4b39      	ldr	r3, [pc, #228]	; (8002fc4 <I2C1_Init+0x140>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	4a38      	ldr	r2, [pc, #224]	; (8002fc4 <I2C1_Init+0x140>)
 8002ee2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ee6:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1U<<17);
 8002ee8:	4b36      	ldr	r3, [pc, #216]	; (8002fc4 <I2C1_Init+0x140>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	4a35      	ldr	r2, [pc, #212]	; (8002fc4 <I2C1_Init+0x140>)
 8002eee:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002ef2:	60d3      	str	r3, [r2, #12]

	GPIOB->PUPDR |= (1U<<18);
 8002ef4:	4b33      	ldr	r3, [pc, #204]	; (8002fc4 <I2C1_Init+0x140>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	4a32      	ldr	r2, [pc, #200]	; (8002fc4 <I2C1_Init+0x140>)
 8002efa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002efe:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1U<<19);
 8002f00:	4b30      	ldr	r3, [pc, #192]	; (8002fc4 <I2C1_Init+0x140>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	4a2f      	ldr	r2, [pc, #188]	; (8002fc4 <I2C1_Init+0x140>)
 8002f06:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002f0a:	60d3      	str	r3, [r2, #12]

	/*Set PB8 and PB9 alternate function type to I2C (AF4)
	 * PB8 --> SCL
	 * PB9 --> SDA*/
	GPIOB->AFR[1] &= ~(1U<<0);
 8002f0c:	4b2d      	ldr	r3, [pc, #180]	; (8002fc4 <I2C1_Init+0x140>)
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f10:	4a2c      	ldr	r2, [pc, #176]	; (8002fc4 <I2C1_Init+0x140>)
 8002f12:	f023 0301 	bic.w	r3, r3, #1
 8002f16:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] &= ~(1U<<1);
 8002f18:	4b2a      	ldr	r3, [pc, #168]	; (8002fc4 <I2C1_Init+0x140>)
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	4a29      	ldr	r2, [pc, #164]	; (8002fc4 <I2C1_Init+0x140>)
 8002f1e:	f023 0302 	bic.w	r3, r3, #2
 8002f22:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] |= (1U<<2);
 8002f24:	4b27      	ldr	r3, [pc, #156]	; (8002fc4 <I2C1_Init+0x140>)
 8002f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f28:	4a26      	ldr	r2, [pc, #152]	; (8002fc4 <I2C1_Init+0x140>)
 8002f2a:	f043 0304 	orr.w	r3, r3, #4
 8002f2e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] &= ~(1U<<3);
 8002f30:	4b24      	ldr	r3, [pc, #144]	; (8002fc4 <I2C1_Init+0x140>)
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	4a23      	ldr	r2, [pc, #140]	; (8002fc4 <I2C1_Init+0x140>)
 8002f36:	f023 0308 	bic.w	r3, r3, #8
 8002f3a:	6253      	str	r3, [r2, #36]	; 0x24

	GPIOB->AFR[1] &= ~(1U<<4);
 8002f3c:	4b21      	ldr	r3, [pc, #132]	; (8002fc4 <I2C1_Init+0x140>)
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f40:	4a20      	ldr	r2, [pc, #128]	; (8002fc4 <I2C1_Init+0x140>)
 8002f42:	f023 0310 	bic.w	r3, r3, #16
 8002f46:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] &= ~(1U<<5);
 8002f48:	4b1e      	ldr	r3, [pc, #120]	; (8002fc4 <I2C1_Init+0x140>)
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4c:	4a1d      	ldr	r2, [pc, #116]	; (8002fc4 <I2C1_Init+0x140>)
 8002f4e:	f023 0320 	bic.w	r3, r3, #32
 8002f52:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] |= (1U<<6);
 8002f54:	4b1b      	ldr	r3, [pc, #108]	; (8002fc4 <I2C1_Init+0x140>)
 8002f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f58:	4a1a      	ldr	r2, [pc, #104]	; (8002fc4 <I2C1_Init+0x140>)
 8002f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f5e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] &= ~(1U<<7);
 8002f60:	4b18      	ldr	r3, [pc, #96]	; (8002fc4 <I2C1_Init+0x140>)
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	4a17      	ldr	r2, [pc, #92]	; (8002fc4 <I2C1_Init+0x140>)
 8002f66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f6a:	6253      	str	r3, [r2, #36]	; 0x24

	/***Configuring I2C1***/

	/*Enable clock access to I2C1*/
	RCC->APB1ENR |= I2C1EN;
 8002f6c:	4b14      	ldr	r3, [pc, #80]	; (8002fc0 <I2C1_Init+0x13c>)
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	4a13      	ldr	r2, [pc, #76]	; (8002fc0 <I2C1_Init+0x13c>)
 8002f72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f76:	6413      	str	r3, [r2, #64]	; 0x40

	/*Enter reset mode  */
	I2C1->CR1 |= (1U<<15);
 8002f78:	4b13      	ldr	r3, [pc, #76]	; (8002fc8 <I2C1_Init+0x144>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a12      	ldr	r2, [pc, #72]	; (8002fc8 <I2C1_Init+0x144>)
 8002f7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f82:	6013      	str	r3, [r2, #0]

	/*Come out of reset mode  */
	I2C1->CR1 &= ~(1U<<15);
 8002f84:	4b10      	ldr	r3, [pc, #64]	; (8002fc8 <I2C1_Init+0x144>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a0f      	ldr	r2, [pc, #60]	; (8002fc8 <I2C1_Init+0x144>)
 8002f8a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002f8e:	6013      	str	r3, [r2, #0]

	/*Set Peripheral clock frequency*/
	I2C1->CR2 = (1U<<4);   //16 Mhz
 8002f90:	4b0d      	ldr	r3, [pc, #52]	; (8002fc8 <I2C1_Init+0x144>)
 8002f92:	2210      	movs	r2, #16
 8002f94:	605a      	str	r2, [r3, #4]
//
//	/*Set rise time */
//	I2C1->TRISE = SD_MODE_MAX_RISE_TIME; //(1000ns/(1/16MHz)+1 = 17

	/*Set I2C to fast mode, 400kHz clock */
	I2C1->CCR = 1; //Refer to ST reference manual for derivation
 8002f96:	4b0c      	ldr	r3, [pc, #48]	; (8002fc8 <I2C1_Init+0x144>)
 8002f98:	2201      	movs	r2, #1
 8002f9a:	61da      	str	r2, [r3, #28]
	I2C1->CCR = I2C_FAST_DUTY; //Set to Fast mode and duty cycle of 16/9
 8002f9c:	4b0a      	ldr	r3, [pc, #40]	; (8002fc8 <I2C1_Init+0x144>)
 8002f9e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002fa2:	61da      	str	r2, [r3, #28]

	/*Set rise time */
	I2C1->TRISE = 6;//FS_MODE_MAX_RISE_TIME; //(300ns/(1/16MHz)+1 = 5.8
 8002fa4:	4b08      	ldr	r3, [pc, #32]	; (8002fc8 <I2C1_Init+0x144>)
 8002fa6:	2206      	movs	r2, #6
 8002fa8:	621a      	str	r2, [r3, #32]

	/*Enable I2C1 module */
	I2C1->CR1 |= CR1_PE;
 8002faa:	4b07      	ldr	r3, [pc, #28]	; (8002fc8 <I2C1_Init+0x144>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a06      	ldr	r2, [pc, #24]	; (8002fc8 <I2C1_Init+0x144>)
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	6013      	str	r3, [r2, #0]
}
 8002fb6:	bf00      	nop
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	40023800 	.word	0x40023800
 8002fc4:	40020400 	.word	0x40020400
 8002fc8:	40005400 	.word	0x40005400

08002fcc <I2C1_byteRead>:

void I2C1_byteRead(char saddr, char maddr, char* data) {
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	603a      	str	r2, [r7, #0]
 8002fd6:	71fb      	strb	r3, [r7, #7]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	71bb      	strb	r3, [r7, #6]

	  volatile int tmp;

	  /* Wait until bus not busy */
	  while (I2C1->SR2 & (SR2_BUSY)){}
 8002fdc:	bf00      	nop
 8002fde:	4b37      	ldr	r3, [pc, #220]	; (80030bc <I2C1_byteRead+0xf0>)
 8002fe0:	699b      	ldr	r3, [r3, #24]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f9      	bne.n	8002fde <I2C1_byteRead+0x12>

	  /* Generate start condition */
	  I2C1->CR1 |= CR1_START;
 8002fea:	4b34      	ldr	r3, [pc, #208]	; (80030bc <I2C1_byteRead+0xf0>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a33      	ldr	r2, [pc, #204]	; (80030bc <I2C1_byteRead+0xf0>)
 8002ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff4:	6013      	str	r3, [r2, #0]

	  /* Wait until start condition flag is set, note the negation */
	  /* Stay in loop if start flag is not set */
	  while (!(I2C1->SR1 & (SR1_SB))){}
 8002ff6:	bf00      	nop
 8002ff8:	4b30      	ldr	r3, [pc, #192]	; (80030bc <I2C1_byteRead+0xf0>)
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	f003 0301 	and.w	r3, r3, #1
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0f9      	beq.n	8002ff8 <I2C1_byteRead+0x2c>

	  /* Transmit slave address + Write (0) */
	  /* This slave address is sent to each slave device along with an indication to establish either read or write communication */
	  /* Yo device A, I want to write to one of your memory registers */
	  I2C1->DR = saddr << 1; // shifting the address left makes room for the R/W bit, which is 0 for write
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	005a      	lsls	r2, r3, #1
 8003008:	4b2c      	ldr	r3, [pc, #176]	; (80030bc <I2C1_byteRead+0xf0>)
 800300a:	611a      	str	r2, [r3, #16]

	  /* Wait until address flag is set */
	  /* Each slave device compares the address from master to its own address and sends an ACK if matched */
	  /* I'm device A and of course you can write to one of my registers */
	  while (!(I2C1->SR1 & (SR1_ADDR))){}
 800300c:	bf00      	nop
 800300e:	4b2b      	ldr	r3, [pc, #172]	; (80030bc <I2C1_byteRead+0xf0>)
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0f9      	beq.n	800300e <I2C1_byteRead+0x42>

	  /* Clear address flag by reading SR2 register */
	  tmp = I2C1->SR2;
 800301a:	4b28      	ldr	r3, [pc, #160]	; (80030bc <I2C1_byteRead+0xf0>)
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	60fb      	str	r3, [r7, #12]

	  /*Wait until transmitter empty */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 8003020:	bf00      	nop
 8003022:	4b26      	ldr	r3, [pc, #152]	; (80030bc <I2C1_byteRead+0xf0>)
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0f9      	beq.n	8003022 <I2C1_byteRead+0x56>

	  /* Send register address */
	  /* Aight, here is the address of the register I'm want to write to read from*/
	  I2C1->DR = maddr;
 800302e:	4a23      	ldr	r2, [pc, #140]	; (80030bc <I2C1_byteRead+0xf0>)
 8003030:	79bb      	ldrb	r3, [r7, #6]
 8003032:	6113      	str	r3, [r2, #16]

	  /*Wait until transmitter empty */
	  /* No probs */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 8003034:	bf00      	nop
 8003036:	4b21      	ldr	r3, [pc, #132]	; (80030bc <I2C1_byteRead+0xf0>)
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0f9      	beq.n	8003036 <I2C1_byteRead+0x6a>

	 /* Begin actual reading process once slave device and register of interest are understood between master and slave*/
	 /*Generate restart */
	 I2C1->CR1 |= CR1_START;
 8003042:	4b1e      	ldr	r3, [pc, #120]	; (80030bc <I2C1_byteRead+0xf0>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a1d      	ldr	r2, [pc, #116]	; (80030bc <I2C1_byteRead+0xf0>)
 8003048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800304c:	6013      	str	r3, [r2, #0]

	 /* Wait until start flag is set */
	 while (!(I2C1->SR1 & SR1_SB)){}
 800304e:	bf00      	nop
 8003050:	4b1a      	ldr	r3, [pc, #104]	; (80030bc <I2C1_byteRead+0xf0>)
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b00      	cmp	r3, #0
 800305a:	d0f9      	beq.n	8003050 <I2C1_byteRead+0x84>

	 /* Transmit slave address + Read */
	 I2C1->DR = saddr << 1 | 1;
 800305c:	79fb      	ldrb	r3, [r7, #7]
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	f043 0201 	orr.w	r2, r3, #1
 8003064:	4b15      	ldr	r3, [pc, #84]	; (80030bc <I2C1_byteRead+0xf0>)
 8003066:	611a      	str	r2, [r3, #16]

	 /* Wait until addr flag is set */
	 while (!(I2C1->SR1 & (SR1_ADDR))){}
 8003068:	bf00      	nop
 800306a:	4b14      	ldr	r3, [pc, #80]	; (80030bc <I2C1_byteRead+0xf0>)
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d0f9      	beq.n	800306a <I2C1_byteRead+0x9e>

	 /* Clear addr flag */
	 tmp = I2C1->SR2;
 8003076:	4b11      	ldr	r3, [pc, #68]	; (80030bc <I2C1_byteRead+0xf0>)
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	60fb      	str	r3, [r7, #12]

	 /* Disable Acknowledge */
	 I2C1->CR1 &= ~CR1_ACK;
 800307c:	4b0f      	ldr	r3, [pc, #60]	; (80030bc <I2C1_byteRead+0xf0>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a0e      	ldr	r2, [pc, #56]	; (80030bc <I2C1_byteRead+0xf0>)
 8003082:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003086:	6013      	str	r3, [r2, #0]

	 /* Generate stop after data received */
	 I2C1->CR1 |= CR1_STOP;
 8003088:	4b0c      	ldr	r3, [pc, #48]	; (80030bc <I2C1_byteRead+0xf0>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a0b      	ldr	r2, [pc, #44]	; (80030bc <I2C1_byteRead+0xf0>)
 800308e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003092:	6013      	str	r3, [r2, #0]

	 /* Wait until RXNE flag is set
	  * Wait until receiver is not empty (has contents to read)*/
	 while (!(I2C1->SR1 & SR1_RXNE)){}
 8003094:	bf00      	nop
 8003096:	4b09      	ldr	r3, [pc, #36]	; (80030bc <I2C1_byteRead+0xf0>)
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d0f9      	beq.n	8003096 <I2C1_byteRead+0xca>

	 /* Read data from DR */
	 *data++ = I2C1->DR;
 80030a2:	4b06      	ldr	r3, [pc, #24]	; (80030bc <I2C1_byteRead+0xf0>)
 80030a4:	6919      	ldr	r1, [r3, #16]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	1c5a      	adds	r2, r3, #1
 80030aa:	603a      	str	r2, [r7, #0]
 80030ac:	b2ca      	uxtb	r2, r1
 80030ae:	701a      	strb	r2, [r3, #0]
}
 80030b0:	bf00      	nop
 80030b2:	3714      	adds	r7, #20
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	40005400 	.word	0x40005400

080030c0 <I2C1_burstRead>:

void I2C1_burstRead(char saddr, char maddr, int n, char* data) {
 80030c0:	b480      	push	{r7}
 80030c2:	b087      	sub	sp, #28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60ba      	str	r2, [r7, #8]
 80030c8:	607b      	str	r3, [r7, #4]
 80030ca:	4603      	mov	r3, r0
 80030cc:	73fb      	strb	r3, [r7, #15]
 80030ce:	460b      	mov	r3, r1
 80030d0:	73bb      	strb	r3, [r7, #14]

	  volatile int tmp;

	  /* Wait until bus not busy */
	  while (I2C1->SR2 & (SR2_BUSY)){}
 80030d2:	bf00      	nop
 80030d4:	4b47      	ldr	r3, [pc, #284]	; (80031f4 <I2C1_burstRead+0x134>)
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1f9      	bne.n	80030d4 <I2C1_burstRead+0x14>

	  /* Generate start condition */
	  I2C1->CR1 |= CR1_START;
 80030e0:	4b44      	ldr	r3, [pc, #272]	; (80031f4 <I2C1_burstRead+0x134>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a43      	ldr	r2, [pc, #268]	; (80031f4 <I2C1_burstRead+0x134>)
 80030e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030ea:	6013      	str	r3, [r2, #0]

	  /* Wait until start condition flag is set, note the negation */
	  /* Stay in loop if start flag is not set */
	  while (!(I2C1->SR1 & (SR1_SB))){}
 80030ec:	bf00      	nop
 80030ee:	4b41      	ldr	r3, [pc, #260]	; (80031f4 <I2C1_burstRead+0x134>)
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d0f9      	beq.n	80030ee <I2C1_burstRead+0x2e>

	  /* Transmit slave address + Write (0) */
	  /* This slave address is sent to each slave device along with an indication to establish either read or write communication */
	  I2C1->DR = saddr << 1; // shifting the address left makes room for the R/W bit, which is 0 for write
 80030fa:	7bfb      	ldrb	r3, [r7, #15]
 80030fc:	005a      	lsls	r2, r3, #1
 80030fe:	4b3d      	ldr	r3, [pc, #244]	; (80031f4 <I2C1_burstRead+0x134>)
 8003100:	611a      	str	r2, [r3, #16]

	  /* Wait until address flag is set */
	  /* Each slave device compares the address from master to its own address and sends an ACK if matched */
	  while (!(I2C1->SR1 & (SR1_ADDR))){}
 8003102:	bf00      	nop
 8003104:	4b3b      	ldr	r3, [pc, #236]	; (80031f4 <I2C1_burstRead+0x134>)
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b00      	cmp	r3, #0
 800310e:	d0f9      	beq.n	8003104 <I2C1_burstRead+0x44>

	  /* Clear address flag by reading SR2 register */
	  tmp = I2C1->SR2;
 8003110:	4b38      	ldr	r3, [pc, #224]	; (80031f4 <I2C1_burstRead+0x134>)
 8003112:	699b      	ldr	r3, [r3, #24]
 8003114:	617b      	str	r3, [r7, #20]

	  /*Wait until transmitter empty */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 8003116:	bf00      	nop
 8003118:	4b36      	ldr	r3, [pc, #216]	; (80031f4 <I2C1_burstRead+0x134>)
 800311a:	695b      	ldr	r3, [r3, #20]
 800311c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003120:	2b00      	cmp	r3, #0
 8003122:	d0f9      	beq.n	8003118 <I2C1_burstRead+0x58>

	  /* Send register address */
	  I2C1->DR = maddr;
 8003124:	4a33      	ldr	r2, [pc, #204]	; (80031f4 <I2C1_burstRead+0x134>)
 8003126:	7bbb      	ldrb	r3, [r7, #14]
 8003128:	6113      	str	r3, [r2, #16]

	  /*Wait until transmitter empty */
	  while (!(I2C1->SR1 & SR1_TXE)){}
 800312a:	bf00      	nop
 800312c:	4b31      	ldr	r3, [pc, #196]	; (80031f4 <I2C1_burstRead+0x134>)
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003134:	2b00      	cmp	r3, #0
 8003136:	d0f9      	beq.n	800312c <I2C1_burstRead+0x6c>

	 /* Begin actual reading process once slave device and register of interest are understood between master and slave*/
	 /*Generate restart */
	 I2C1->CR1 |= CR1_START;
 8003138:	4b2e      	ldr	r3, [pc, #184]	; (80031f4 <I2C1_burstRead+0x134>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a2d      	ldr	r2, [pc, #180]	; (80031f4 <I2C1_burstRead+0x134>)
 800313e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003142:	6013      	str	r3, [r2, #0]

	 /* Wait until start flag is set */
	 while (!(I2C1->SR1 & SR1_SB)){}
 8003144:	bf00      	nop
 8003146:	4b2b      	ldr	r3, [pc, #172]	; (80031f4 <I2C1_burstRead+0x134>)
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	2b00      	cmp	r3, #0
 8003150:	d0f9      	beq.n	8003146 <I2C1_burstRead+0x86>

	 /* Transmit slave address + Read */
	 I2C1->DR = saddr << 1 | 1;
 8003152:	7bfb      	ldrb	r3, [r7, #15]
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	f043 0201 	orr.w	r2, r3, #1
 800315a:	4b26      	ldr	r3, [pc, #152]	; (80031f4 <I2C1_burstRead+0x134>)
 800315c:	611a      	str	r2, [r3, #16]

	 /* Wait until addr flag is set */
	 while (!(I2C1->SR1 & (SR1_ADDR))){}
 800315e:	bf00      	nop
 8003160:	4b24      	ldr	r3, [pc, #144]	; (80031f4 <I2C1_burstRead+0x134>)
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0f9      	beq.n	8003160 <I2C1_burstRead+0xa0>

	 /* Clear addr flag */
	 tmp = I2C1->SR2;
 800316c:	4b21      	ldr	r3, [pc, #132]	; (80031f4 <I2C1_burstRead+0x134>)
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	617b      	str	r3, [r7, #20]

	 /* Enable Acknowledge */
	 I2C1->CR1 |= CR1_ACK;
 8003172:	4b20      	ldr	r3, [pc, #128]	; (80031f4 <I2C1_burstRead+0x134>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a1f      	ldr	r2, [pc, #124]	; (80031f4 <I2C1_burstRead+0x134>)
 8003178:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800317c:	6013      	str	r3, [r2, #0]

	 while(n > 0U)
 800317e:	e02e      	b.n	80031de <I2C1_burstRead+0x11e>
	 {
		 /*if one byte*/
		 if(n == 1U)
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	2b01      	cmp	r3, #1
 8003184:	d11a      	bne.n	80031bc <I2C1_burstRead+0xfc>
		 {
			 /* Disable Acknowledge */
			 I2C1->CR1 &= ~CR1_ACK;
 8003186:	4b1b      	ldr	r3, [pc, #108]	; (80031f4 <I2C1_burstRead+0x134>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a1a      	ldr	r2, [pc, #104]	; (80031f4 <I2C1_burstRead+0x134>)
 800318c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003190:	6013      	str	r3, [r2, #0]

			 /* Generate Stop */
			 I2C1->CR1 |= CR1_STOP;
 8003192:	4b18      	ldr	r3, [pc, #96]	; (80031f4 <I2C1_burstRead+0x134>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a17      	ldr	r2, [pc, #92]	; (80031f4 <I2C1_burstRead+0x134>)
 8003198:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800319c:	6013      	str	r3, [r2, #0]

			 /* Wait for RXNE flag set */
			 while (!(I2C1->SR1 & SR1_RXNE)){}
 800319e:	bf00      	nop
 80031a0:	4b14      	ldr	r3, [pc, #80]	; (80031f4 <I2C1_burstRead+0x134>)
 80031a2:	695b      	ldr	r3, [r3, #20]
 80031a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d0f9      	beq.n	80031a0 <I2C1_burstRead+0xe0>

			 /* Read data from DR */
			 *data++ = I2C1->DR;
 80031ac:	4b11      	ldr	r3, [pc, #68]	; (80031f4 <I2C1_burstRead+0x134>)
 80031ae:	6919      	ldr	r1, [r3, #16]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	1c5a      	adds	r2, r3, #1
 80031b4:	607a      	str	r2, [r7, #4]
 80031b6:	b2ca      	uxtb	r2, r1
 80031b8:	701a      	strb	r2, [r3, #0]
			 break;
 80031ba:	e014      	b.n	80031e6 <I2C1_burstRead+0x126>
		 }
		 else
		 {
			 /* Wait until RXNE flag is set */
			 while (!(I2C1->SR1 & SR1_RXNE)){}
 80031bc:	bf00      	nop
 80031be:	4b0d      	ldr	r3, [pc, #52]	; (80031f4 <I2C1_burstRead+0x134>)
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0f9      	beq.n	80031be <I2C1_burstRead+0xfe>

			 /* Read data from DR */
			 (*data++) = I2C1->DR;
 80031ca:	4b0a      	ldr	r3, [pc, #40]	; (80031f4 <I2C1_burstRead+0x134>)
 80031cc:	6919      	ldr	r1, [r3, #16]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	607a      	str	r2, [r7, #4]
 80031d4:	b2ca      	uxtb	r2, r1
 80031d6:	701a      	strb	r2, [r3, #0]

			 n--;
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	3b01      	subs	r3, #1
 80031dc:	60bb      	str	r3, [r7, #8]
	 while(n > 0U)
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d1cd      	bne.n	8003180 <I2C1_burstRead+0xc0>
		 }
	 }

}
 80031e4:	bf00      	nop
 80031e6:	bf00      	nop
 80031e8:	371c      	adds	r7, #28
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	40005400 	.word	0x40005400

080031f8 <I2C1_burstWrite>:

void I2C1_burstWrite(char saddr, char maddr, int n, char* data) {
 80031f8:	b480      	push	{r7}
 80031fa:	b087      	sub	sp, #28
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	60ba      	str	r2, [r7, #8]
 8003200:	607b      	str	r3, [r7, #4]
 8003202:	4603      	mov	r3, r0
 8003204:	73fb      	strb	r3, [r7, #15]
 8003206:	460b      	mov	r3, r1
 8003208:	73bb      	strb	r3, [r7, #14]

	/* Temporary variable to read SR2*/
	volatile int tmp;

	/* Wait until bus not busy */
	while (I2C1->SR2 & (SR2_BUSY)){}
 800320a:	bf00      	nop
 800320c:	4b2a      	ldr	r3, [pc, #168]	; (80032b8 <I2C1_burstWrite+0xc0>)
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1f9      	bne.n	800320c <I2C1_burstWrite+0x14>

	/* Generate start condition */
	I2C1->CR1 |= CR1_START;
 8003218:	4b27      	ldr	r3, [pc, #156]	; (80032b8 <I2C1_burstWrite+0xc0>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a26      	ldr	r2, [pc, #152]	; (80032b8 <I2C1_burstWrite+0xc0>)
 800321e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003222:	6013      	str	r3, [r2, #0]

	/* Wait until start condition flag is set, note the negation */
	/* Stay in loop if start flag is not set*/
	while (!(I2C1->SR1 & (SR1_SB))){}
 8003224:	bf00      	nop
 8003226:	4b24      	ldr	r3, [pc, #144]	; (80032b8 <I2C1_burstWrite+0xc0>)
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	2b00      	cmp	r3, #0
 8003230:	d0f9      	beq.n	8003226 <I2C1_burstWrite+0x2e>

	/* Transmit slave address + Write (0) */
	/* This slave address is sent to each slave device along with an indication to establish either read or write communication*/
	/* Yo device A, I want to write to one of your memory registers */
	I2C1->DR = saddr << 1; // shifting the address left makes room for the R/W bit, which is 0 for write
 8003232:	7bfb      	ldrb	r3, [r7, #15]
 8003234:	005a      	lsls	r2, r3, #1
 8003236:	4b20      	ldr	r3, [pc, #128]	; (80032b8 <I2C1_burstWrite+0xc0>)
 8003238:	611a      	str	r2, [r3, #16]

	/* Wait until address flag is set */
	/* Each slave device compares the address from master to its own address and sends an ACK if mathced*/
	/* I'm device A and of course you can write to one of my registers */
	while (!(I2C1->SR1 & (SR1_ADDR))){}
 800323a:	bf00      	nop
 800323c:	4b1e      	ldr	r3, [pc, #120]	; (80032b8 <I2C1_burstWrite+0xc0>)
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0f9      	beq.n	800323c <I2C1_burstWrite+0x44>

	/* Clear address flag by reading SR2 register */
	tmp = I2C1->SR2;
 8003248:	4b1b      	ldr	r3, [pc, #108]	; (80032b8 <I2C1_burstWrite+0xc0>)
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	613b      	str	r3, [r7, #16]

	/*Wait until data register empty */
	while (!(I2C1->SR1 & SR1_TXE)){}
 800324e:	bf00      	nop
 8003250:	4b19      	ldr	r3, [pc, #100]	; (80032b8 <I2C1_burstWrite+0xc0>)
 8003252:	695b      	ldr	r3, [r3, #20]
 8003254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0f9      	beq.n	8003250 <I2C1_burstWrite+0x58>

	/* Send register address */
	/* aight here is the register I'm writing to write to and the value I want written */
	I2C1->DR = maddr;
 800325c:	4a16      	ldr	r2, [pc, #88]	; (80032b8 <I2C1_burstWrite+0xc0>)
 800325e:	7bbb      	ldrb	r3, [r7, #14]
 8003260:	6113      	str	r3, [r2, #16]

	for (int i = 0; i < n; i++) {
 8003262:	2300      	movs	r3, #0
 8003264:	617b      	str	r3, [r7, #20]
 8003266:	e00f      	b.n	8003288 <I2C1_burstWrite+0x90>

		/*Wait until data register empty */
		while (!(I2C1->SR1 & SR1_TXE)){}
 8003268:	bf00      	nop
 800326a:	4b13      	ldr	r3, [pc, #76]	; (80032b8 <I2C1_burstWrite+0xc0>)
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003272:	2b00      	cmp	r3, #0
 8003274:	d0f9      	beq.n	800326a <I2C1_burstWrite+0x72>

		/* Transmit memory address */
		I2C1->DR = *data++;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	1c5a      	adds	r2, r3, #1
 800327a:	607a      	str	r2, [r7, #4]
 800327c:	781a      	ldrb	r2, [r3, #0]
 800327e:	4b0e      	ldr	r3, [pc, #56]	; (80032b8 <I2C1_burstWrite+0xc0>)
 8003280:	611a      	str	r2, [r3, #16]
	for (int i = 0; i < n; i++) {
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	3301      	adds	r3, #1
 8003286:	617b      	str	r3, [r7, #20]
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	429a      	cmp	r2, r3
 800328e:	dbeb      	blt.n	8003268 <I2C1_burstWrite+0x70>
	}
	/* Wait until transfer finished */
	while (!(I2C1->SR1 & (SR1_BTF))){}
 8003290:	bf00      	nop
 8003292:	4b09      	ldr	r3, [pc, #36]	; (80032b8 <I2C1_burstWrite+0xc0>)
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	f003 0304 	and.w	r3, r3, #4
 800329a:	2b00      	cmp	r3, #0
 800329c:	d0f9      	beq.n	8003292 <I2C1_burstWrite+0x9a>

	/* Generate stop */
	I2C1->CR1 |= CR1_STOP;
 800329e:	4b06      	ldr	r3, [pc, #24]	; (80032b8 <I2C1_burstWrite+0xc0>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a05      	ldr	r2, [pc, #20]	; (80032b8 <I2C1_burstWrite+0xc0>)
 80032a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032a8:	6013      	str	r3, [r2, #0]
}
 80032aa:	bf00      	nop
 80032ac:	371c      	adds	r7, #28
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	40005400 	.word	0x40005400

080032bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	f5ad 6de0 	sub.w	sp, sp, #1792	; 0x700
 80032c2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80032c4:	f000 ff02 	bl	80040cc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80032c8:	f000 f8f0 	bl	80034ac <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80032cc:	f000 f982 	bl	80035d4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80032d0:	f000 f956 	bl	8003580 <MX_USART2_UART_Init>
	MX_BlueNRG_MS_Init();
 80032d4:	f7fd fdee 	bl	8000eb4 <MX_BlueNRG_MS_Init>
	/* USER CODE BEGIN 2 */
	GPIO_Init();
 80032d8:	f7ff fd86 	bl	8002de8 <GPIO_Init>
	I2C1_Init();
 80032dc:	f7ff fdd2 	bl	8002e84 <I2C1_Init>

	/* Mux *
	 * Note: calling enableChannel closes all the mux outputs before opening the specified channel
	 * Switching between channels puts previously ON channel in idle mode (LED still on but not measuring)
	 * Sensor state of previously ON channel resets to sleep mode with power on reset (i.e. power off then power on)*/
	enableChannel(CHANNEL_0);
 80032e0:	2001      	movs	r0, #1
 80032e2:	f000 fa3d 	bl	8003760 <enableChannel>
	/* Sensor */
	// Containers to receive channel data
	uint16_t channel_data[CHANNELSIZE];
	uint16_t temp_data[CHANNELSIZE];

	uint32_t sum_data[CHANNELSIZE] = {0};
 80032e6:	f507 63e0 	add.w	r3, r7, #1792	; 0x700
 80032ea:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 80032ee:	4618      	mov	r0, r3
 80032f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032f4:	461a      	mov	r2, r3
 80032f6:	2100      	movs	r1, #0
 80032f8:	f005 f80a 	bl	8008310 <memset>
	float avg_data[CHANNELSIZE] = {0};
 80032fc:	f507 63e0 	add.w	r3, r7, #1792	; 0x700
 8003300:	f5a3 7345 	sub.w	r3, r3, #788	; 0x314
 8003304:	4618      	mov	r0, r3
 8003306:	f44f 7380 	mov.w	r3, #256	; 0x100
 800330a:	461a      	mov	r2, r3
 800330c:	2100      	movs	r1, #0
 800330e:	f004 ffff 	bl	8008310 <memset>

	startup();
 8003312:	f7fe fcab 	bl	8001c6c <startup>
	HAL_Delay(2000);
 8003316:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800331a:	f000 ff49 	bl	80041b0 <HAL_Delay>
	startMeasurements(true);
 800331e:	2001      	movs	r0, #1
 8003320:	f7ff f8b2 	bl	8002488 <startMeasurements>

	int count = 0;
 8003324:	2300      	movs	r3, #0
 8003326:	f8c7 36fc 	str.w	r3, [r7, #1788]	; 0x6fc

	/* Infinite loop */
	while (measurementActive()) {
 800332a:	e0a6      	b.n	800347a <main+0x1be>

		char uart_buf[1000];
		int uart_buf_len;
		performMeasurements(channel_data, temp_data);
 800332c:	f207 52ec 	addw	r2, r7, #1516	; 0x5ec
 8003330:	f207 636c 	addw	r3, r7, #1644	; 0x66c
 8003334:	4611      	mov	r1, r2
 8003336:	4618      	mov	r0, r3
 8003338:	f7fe fcc0 	bl	8001cbc <performMeasurements>
		printf("%i\n\r", -1);
 800333c:	f04f 31ff 	mov.w	r1, #4294967295
 8003340:	4857      	ldr	r0, [pc, #348]	; (80034a0 <main+0x1e4>)
 8003342:	f004 fe77 	bl	8008034 <iprintf>
		printf("%i\n\r", count);
 8003346:	f8d7 16fc 	ldr.w	r1, [r7, #1788]	; 0x6fc
 800334a:	4855      	ldr	r0, [pc, #340]	; (80034a0 <main+0x1e4>)
 800334c:	f004 fe72 	bl	8008034 <iprintf>

		// Accumulate the readings
		for (int i = 0; i < CHANNELSIZE; i++){
 8003350:	2300      	movs	r3, #0
 8003352:	f8c7 36f8 	str.w	r3, [r7, #1784]	; 0x6f8
 8003356:	e01d      	b.n	8003394 <main+0xd8>
		   sum_data[i] += channel_data[i];
 8003358:	f507 63e0 	add.w	r3, r7, #1792	; 0x700
 800335c:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8003360:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	; 0x6f8
 8003364:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003368:	f8d7 36f8 	ldr.w	r3, [r7, #1784]	; 0x6f8
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8003372:	443b      	add	r3, r7
 8003374:	f833 3c94 	ldrh.w	r3, [r3, #-148]
 8003378:	18d1      	adds	r1, r2, r3
 800337a:	f507 63e0 	add.w	r3, r7, #1792	; 0x700
 800337e:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8003382:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	; 0x6f8
 8003386:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int i = 0; i < CHANNELSIZE; i++){
 800338a:	f8d7 36f8 	ldr.w	r3, [r7, #1784]	; 0x6f8
 800338e:	3301      	adds	r3, #1
 8003390:	f8c7 36f8 	str.w	r3, [r7, #1784]	; 0x6f8
 8003394:	f8d7 36f8 	ldr.w	r3, [r7, #1784]	; 0x6f8
 8003398:	2b3f      	cmp	r3, #63	; 0x3f
 800339a:	dddd      	ble.n	8003358 <main+0x9c>
		}

		if (count >= AVERAGE_COUNT){
 800339c:	f8d7 36fc 	ldr.w	r3, [r7, #1788]	; 0x6fc
 80033a0:	2b1d      	cmp	r3, #29
 80033a2:	dd60      	ble.n	8003466 <main+0x1aa>
			for (int i = 0; i < CHANNELSIZE; i++){
 80033a4:	2300      	movs	r3, #0
 80033a6:	f8c7 36f4 	str.w	r3, [r7, #1780]	; 0x6f4
 80033aa:	e027      	b.n	80033fc <main+0x140>
				avg_data[i] = (float)sum_data[i] / AVERAGE_COUNT;
 80033ac:	f507 63e0 	add.w	r3, r7, #1792	; 0x700
 80033b0:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 80033b4:	f8d7 26f4 	ldr.w	r2, [r7, #1780]	; 0x6f4
 80033b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033bc:	ee07 3a90 	vmov	s15, r3
 80033c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033c4:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 80033c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033cc:	f507 63e0 	add.w	r3, r7, #1792	; 0x700
 80033d0:	f5a3 7245 	sub.w	r2, r3, #788	; 0x314
 80033d4:	f8d7 36f4 	ldr.w	r3, [r7, #1780]	; 0x6f4
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	4413      	add	r3, r2
 80033dc:	edc3 7a00 	vstr	s15, [r3]
				sum_data[i] = 0; //Reset sum for next averaging window
 80033e0:	f507 63e0 	add.w	r3, r7, #1792	; 0x700
 80033e4:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 80033e8:	f8d7 26f4 	ldr.w	r2, [r7, #1780]	; 0x6f4
 80033ec:	2100      	movs	r1, #0
 80033ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (int i = 0; i < CHANNELSIZE; i++){
 80033f2:	f8d7 36f4 	ldr.w	r3, [r7, #1780]	; 0x6f4
 80033f6:	3301      	adds	r3, #1
 80033f8:	f8c7 36f4 	str.w	r3, [r7, #1780]	; 0x6f4
 80033fc:	f8d7 36f4 	ldr.w	r3, [r7, #1780]	; 0x6f4
 8003400:	2b3f      	cmp	r3, #63	; 0x3f
 8003402:	ddd3      	ble.n	80033ac <main+0xf0>
			}

			for (int i = 0; i < CHANNELSIZE; i++){
 8003404:	2300      	movs	r3, #0
 8003406:	f8c7 36f0 	str.w	r3, [r7, #1776]	; 0x6f0
 800340a:	e020      	b.n	800344e <main+0x192>
				uart_buf_len = sprintf(uart_buf, "%.3f\n\r", avg_data[i]);
 800340c:	f507 63e0 	add.w	r3, r7, #1792	; 0x700
 8003410:	f5a3 7245 	sub.w	r2, r3, #788	; 0x314
 8003414:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	; 0x6f0
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f7fd f89a 	bl	8000558 <__aeabi_f2d>
 8003424:	4602      	mov	r2, r0
 8003426:	460b      	mov	r3, r1
 8003428:	1d38      	adds	r0, r7, #4
 800342a:	491e      	ldr	r1, [pc, #120]	; (80034a4 <main+0x1e8>)
 800342c:	f004 fe78 	bl	8008120 <siprintf>
 8003430:	f8c7 06ec 	str.w	r0, [r7, #1772]	; 0x6ec
				HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 8003434:	f8d7 36ec 	ldr.w	r3, [r7, #1772]	; 0x6ec
 8003438:	b29a      	uxth	r2, r3
 800343a:	1d39      	adds	r1, r7, #4
 800343c:	2364      	movs	r3, #100	; 0x64
 800343e:	481a      	ldr	r0, [pc, #104]	; (80034a8 <main+0x1ec>)
 8003440:	f002 fb00 	bl	8005a44 <HAL_UART_Transmit>
			for (int i = 0; i < CHANNELSIZE; i++){
 8003444:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	; 0x6f0
 8003448:	3301      	adds	r3, #1
 800344a:	f8c7 36f0 	str.w	r3, [r7, #1776]	; 0x6f0
 800344e:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	; 0x6f0
 8003452:	2b3f      	cmp	r3, #63	; 0x3f
 8003454:	ddda      	ble.n	800340c <main+0x150>

			}
			MX_BlueNRG_MS_Process(avg_data);
 8003456:	f507 737b 	add.w	r3, r7, #1004	; 0x3ec
 800345a:	4618      	mov	r0, r3
 800345c:	f7fd fdec 	bl	8001038 <MX_BlueNRG_MS_Process>
			count = 0;
 8003460:	2300      	movs	r3, #0
 8003462:	f8c7 36fc 	str.w	r3, [r7, #1788]	; 0x6fc
		}
		count++;
 8003466:	f8d7 36fc 	ldr.w	r3, [r7, #1788]	; 0x6fc
 800346a:	3301      	adds	r3, #1
 800346c:	f8c7 36fc 	str.w	r3, [r7, #1788]	; 0x6fc

		/* Blue pushbutton breaks out of the while loop to put the device to sleep,
		 * have to reset the board to restart measurements */
		if (UserBtn_Control())
 8003470:	f7ff fcec 	bl	8002e4c <UserBtn_Control>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d106      	bne.n	8003488 <main+0x1cc>
	while (measurementActive()) {
 800347a:	f7ff f844 	bl	8002506 <measurementActive>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	f47f af53 	bne.w	800332c <main+0x70>
 8003486:	e000      	b.n	800348a <main+0x1ce>
		{
			break;
 8003488:	bf00      	nop
		}
	}

	stopMeasurements();
 800348a:	f7ff f820 	bl	80024ce <stopMeasurements>
	sleep();
 800348e:	f7fe fdd3 	bl	8002038 <sleep>
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	f507 67e0 	add.w	r7, r7, #1792	; 0x700
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	0800a4e4 	.word	0x0800a4e4
 80034a4:	0800a4ec 	.word	0x0800a4ec
 80034a8:	20000334 	.word	0x20000334

080034ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b094      	sub	sp, #80	; 0x50
 80034b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034b2:	f107 0320 	add.w	r3, r7, #32
 80034b6:	2230      	movs	r2, #48	; 0x30
 80034b8:	2100      	movs	r1, #0
 80034ba:	4618      	mov	r0, r3
 80034bc:	f004 ff28 	bl	8008310 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034c0:	f107 030c 	add.w	r3, r7, #12
 80034c4:	2200      	movs	r2, #0
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	605a      	str	r2, [r3, #4]
 80034ca:	609a      	str	r2, [r3, #8]
 80034cc:	60da      	str	r2, [r3, #12]
 80034ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80034d0:	2300      	movs	r3, #0
 80034d2:	60bb      	str	r3, [r7, #8]
 80034d4:	4b28      	ldr	r3, [pc, #160]	; (8003578 <SystemClock_Config+0xcc>)
 80034d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d8:	4a27      	ldr	r2, [pc, #156]	; (8003578 <SystemClock_Config+0xcc>)
 80034da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034de:	6413      	str	r3, [r2, #64]	; 0x40
 80034e0:	4b25      	ldr	r3, [pc, #148]	; (8003578 <SystemClock_Config+0xcc>)
 80034e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e8:	60bb      	str	r3, [r7, #8]
 80034ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80034ec:	2300      	movs	r3, #0
 80034ee:	607b      	str	r3, [r7, #4]
 80034f0:	4b22      	ldr	r3, [pc, #136]	; (800357c <SystemClock_Config+0xd0>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80034f8:	4a20      	ldr	r2, [pc, #128]	; (800357c <SystemClock_Config+0xd0>)
 80034fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034fe:	6013      	str	r3, [r2, #0]
 8003500:	4b1e      	ldr	r3, [pc, #120]	; (800357c <SystemClock_Config+0xd0>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003508:	607b      	str	r3, [r7, #4]
 800350a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800350c:	2302      	movs	r3, #2
 800350e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003510:	2301      	movs	r3, #1
 8003512:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003514:	2310      	movs	r3, #16
 8003516:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003518:	2302      	movs	r3, #2
 800351a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800351c:	2300      	movs	r3, #0
 800351e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003520:	2308      	movs	r3, #8
 8003522:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8003524:	2340      	movs	r3, #64	; 0x40
 8003526:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003528:	2302      	movs	r3, #2
 800352a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800352c:	2307      	movs	r3, #7
 800352e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003530:	f107 0320 	add.w	r3, r7, #32
 8003534:	4618      	mov	r0, r3
 8003536:	f001 fa77 	bl	8004a28 <HAL_RCC_OscConfig>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003540:	f000 f8c6 	bl	80036d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003544:	230f      	movs	r3, #15
 8003546:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003548:	2302      	movs	r3, #2
 800354a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 800354c:	2390      	movs	r3, #144	; 0x90
 800354e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003550:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003554:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003556:	2300      	movs	r3, #0
 8003558:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800355a:	f107 030c 	add.w	r3, r7, #12
 800355e:	2100      	movs	r1, #0
 8003560:	4618      	mov	r0, r3
 8003562:	f001 fcd9 	bl	8004f18 <HAL_RCC_ClockConfig>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d001      	beq.n	8003570 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800356c:	f000 f8b0 	bl	80036d0 <Error_Handler>
  }
}
 8003570:	bf00      	nop
 8003572:	3750      	adds	r7, #80	; 0x50
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	40023800 	.word	0x40023800
 800357c:	40007000 	.word	0x40007000

08003580 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003584:	4b11      	ldr	r3, [pc, #68]	; (80035cc <MX_USART2_UART_Init+0x4c>)
 8003586:	4a12      	ldr	r2, [pc, #72]	; (80035d0 <MX_USART2_UART_Init+0x50>)
 8003588:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800358a:	4b10      	ldr	r3, [pc, #64]	; (80035cc <MX_USART2_UART_Init+0x4c>)
 800358c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003590:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003592:	4b0e      	ldr	r3, [pc, #56]	; (80035cc <MX_USART2_UART_Init+0x4c>)
 8003594:	2200      	movs	r2, #0
 8003596:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003598:	4b0c      	ldr	r3, [pc, #48]	; (80035cc <MX_USART2_UART_Init+0x4c>)
 800359a:	2200      	movs	r2, #0
 800359c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800359e:	4b0b      	ldr	r3, [pc, #44]	; (80035cc <MX_USART2_UART_Init+0x4c>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80035a4:	4b09      	ldr	r3, [pc, #36]	; (80035cc <MX_USART2_UART_Init+0x4c>)
 80035a6:	220c      	movs	r2, #12
 80035a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035aa:	4b08      	ldr	r3, [pc, #32]	; (80035cc <MX_USART2_UART_Init+0x4c>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80035b0:	4b06      	ldr	r3, [pc, #24]	; (80035cc <MX_USART2_UART_Init+0x4c>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80035b6:	4805      	ldr	r0, [pc, #20]	; (80035cc <MX_USART2_UART_Init+0x4c>)
 80035b8:	f002 f9f4 	bl	80059a4 <HAL_UART_Init>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d001      	beq.n	80035c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80035c2:	f000 f885 	bl	80036d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80035c6:	bf00      	nop
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	20000334 	.word	0x20000334
 80035d0:	40004400 	.word	0x40004400

080035d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08a      	sub	sp, #40	; 0x28
 80035d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035da:	f107 0314 	add.w	r3, r7, #20
 80035de:	2200      	movs	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]
 80035e2:	605a      	str	r2, [r3, #4]
 80035e4:	609a      	str	r2, [r3, #8]
 80035e6:	60da      	str	r2, [r3, #12]
 80035e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	4b36      	ldr	r3, [pc, #216]	; (80036c8 <MX_GPIO_Init+0xf4>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f2:	4a35      	ldr	r2, [pc, #212]	; (80036c8 <MX_GPIO_Init+0xf4>)
 80035f4:	f043 0304 	orr.w	r3, r3, #4
 80035f8:	6313      	str	r3, [r2, #48]	; 0x30
 80035fa:	4b33      	ldr	r3, [pc, #204]	; (80036c8 <MX_GPIO_Init+0xf4>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fe:	f003 0304 	and.w	r3, r3, #4
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003606:	2300      	movs	r3, #0
 8003608:	60fb      	str	r3, [r7, #12]
 800360a:	4b2f      	ldr	r3, [pc, #188]	; (80036c8 <MX_GPIO_Init+0xf4>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	4a2e      	ldr	r2, [pc, #184]	; (80036c8 <MX_GPIO_Init+0xf4>)
 8003610:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003614:	6313      	str	r3, [r2, #48]	; 0x30
 8003616:	4b2c      	ldr	r3, [pc, #176]	; (80036c8 <MX_GPIO_Init+0xf4>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800361e:	60fb      	str	r3, [r7, #12]
 8003620:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003622:	2300      	movs	r3, #0
 8003624:	60bb      	str	r3, [r7, #8]
 8003626:	4b28      	ldr	r3, [pc, #160]	; (80036c8 <MX_GPIO_Init+0xf4>)
 8003628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362a:	4a27      	ldr	r2, [pc, #156]	; (80036c8 <MX_GPIO_Init+0xf4>)
 800362c:	f043 0301 	orr.w	r3, r3, #1
 8003630:	6313      	str	r3, [r2, #48]	; 0x30
 8003632:	4b25      	ldr	r3, [pc, #148]	; (80036c8 <MX_GPIO_Init+0xf4>)
 8003634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	60bb      	str	r3, [r7, #8]
 800363c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800363e:	2300      	movs	r3, #0
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	4b21      	ldr	r3, [pc, #132]	; (80036c8 <MX_GPIO_Init+0xf4>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003646:	4a20      	ldr	r2, [pc, #128]	; (80036c8 <MX_GPIO_Init+0xf4>)
 8003648:	f043 0302 	orr.w	r3, r3, #2
 800364c:	6313      	str	r3, [r2, #48]	; 0x30
 800364e:	4b1e      	ldr	r3, [pc, #120]	; (80036c8 <MX_GPIO_Init+0xf4>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	607b      	str	r3, [r7, #4]
 8003658:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 800365a:	2200      	movs	r2, #0
 800365c:	f44f 7181 	mov.w	r1, #258	; 0x102
 8003660:	481a      	ldr	r0, [pc, #104]	; (80036cc <MX_GPIO_Init+0xf8>)
 8003662:	f001 f9ad 	bl	80049c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003666:	2301      	movs	r3, #1
 8003668:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800366a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800366e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003670:	2300      	movs	r3, #0
 8003672:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003674:	f107 0314 	add.w	r3, r7, #20
 8003678:	4619      	mov	r1, r3
 800367a:	4814      	ldr	r0, [pc, #80]	; (80036cc <MX_GPIO_Init+0xf8>)
 800367c:	f000 ff20 	bl	80044c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 8003680:	f44f 7381 	mov.w	r3, #258	; 0x102
 8003684:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003686:	2301      	movs	r3, #1
 8003688:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368a:	2300      	movs	r3, #0
 800368c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800368e:	2300      	movs	r3, #0
 8003690:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003692:	f107 0314 	add.w	r3, r7, #20
 8003696:	4619      	mov	r1, r3
 8003698:	480c      	ldr	r0, [pc, #48]	; (80036cc <MX_GPIO_Init+0xf8>)
 800369a:	f000 ff11 	bl	80044c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800369e:	2200      	movs	r2, #0
 80036a0:	2100      	movs	r1, #0
 80036a2:	2006      	movs	r0, #6
 80036a4:	f000 fe83 	bl	80043ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80036a8:	2006      	movs	r0, #6
 80036aa:	f000 fe9c 	bl	80043e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80036ae:	2200      	movs	r2, #0
 80036b0:	2100      	movs	r1, #0
 80036b2:	2028      	movs	r0, #40	; 0x28
 80036b4:	f000 fe7b 	bl	80043ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80036b8:	2028      	movs	r0, #40	; 0x28
 80036ba:	f000 fe94 	bl	80043e6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80036be:	bf00      	nop
 80036c0:	3728      	adds	r7, #40	; 0x28
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	40023800 	.word	0x40023800
 80036cc:	40020000 	.word	0x40020000

080036d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036d4:	b672      	cpsid	i
}
 80036d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80036d8:	e7fe      	b.n	80036d8 <Error_Handler+0x8>

080036da <selectMux_and_control>:
	return false;
}

//If using reconfigured address selector pins from default
void selectMux_and_control(uint8_t mux_address, uint8_t control_byte)
{
 80036da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036de:	b087      	sub	sp, #28
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	4603      	mov	r3, r0
 80036e4:	460a      	mov	r2, r1
 80036e6:	71fb      	strb	r3, [r7, #7]
 80036e8:	4613      	mov	r3, r2
 80036ea:	71bb      	strb	r3, [r7, #6]
 80036ec:	466b      	mov	r3, sp
 80036ee:	461e      	mov	r6, r3
	uint8_t bufferSize = 1;
 80036f0:	2301      	movs	r3, #1
 80036f2:	75fb      	strb	r3, [r7, #23]
	char data[bufferSize];
 80036f4:	7df9      	ldrb	r1, [r7, #23]
 80036f6:	460b      	mov	r3, r1
 80036f8:	3b01      	subs	r3, #1
 80036fa:	613b      	str	r3, [r7, #16]
 80036fc:	b2cb      	uxtb	r3, r1
 80036fe:	2200      	movs	r2, #0
 8003700:	4698      	mov	r8, r3
 8003702:	4691      	mov	r9, r2
 8003704:	f04f 0200 	mov.w	r2, #0
 8003708:	f04f 0300 	mov.w	r3, #0
 800370c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003710:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003714:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003718:	b2cb      	uxtb	r3, r1
 800371a:	2200      	movs	r2, #0
 800371c:	461c      	mov	r4, r3
 800371e:	4615      	mov	r5, r2
 8003720:	f04f 0200 	mov.w	r2, #0
 8003724:	f04f 0300 	mov.w	r3, #0
 8003728:	00eb      	lsls	r3, r5, #3
 800372a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800372e:	00e2      	lsls	r2, r4, #3
 8003730:	460b      	mov	r3, r1
 8003732:	3307      	adds	r3, #7
 8003734:	08db      	lsrs	r3, r3, #3
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	ebad 0d03 	sub.w	sp, sp, r3
 800373c:	466b      	mov	r3, sp
 800373e:	3300      	adds	r3, #0
 8003740:	60fb      	str	r3, [r7, #12]

	data[0] = control_byte;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	79ba      	ldrb	r2, [r7, #6]
 8003746:	701a      	strb	r2, [r3, #0]
	I2C1_burstWrite(mux_address, 0, bufferSize, data);
 8003748:	7dfa      	ldrb	r2, [r7, #23]
 800374a:	79f8      	ldrb	r0, [r7, #7]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2100      	movs	r1, #0
 8003750:	f7ff fd52 	bl	80031f8 <I2C1_burstWrite>
 8003754:	46b5      	mov	sp, r6
}
 8003756:	bf00      	nop
 8003758:	371c      	adds	r7, #28
 800375a:	46bd      	mov	sp, r7
 800375c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003760 <enableChannel>:

//Default Mux address of 0x70
void enableChannel(uint8_t channel)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	4603      	mov	r3, r0
 8003768:	71fb      	strb	r3, [r7, #7]
	disableChannels();
 800376a:	f000 f809 	bl	8003780 <disableChannels>
	selectMux_and_control(MUX_ADDR, channel);
 800376e:	79fb      	ldrb	r3, [r7, #7]
 8003770:	4619      	mov	r1, r3
 8003772:	2070      	movs	r0, #112	; 0x70
 8003774:	f7ff ffb1 	bl	80036da <selectMux_and_control>
}
 8003778:	bf00      	nop
 800377a:	3708      	adds	r7, #8
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <disableChannels>:

//Disables all channels
void disableChannels()
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
	selectMux_and_control(MUX_ADDR, RESET);
 8003784:	2100      	movs	r1, #0
 8003786:	2070      	movs	r0, #112	; 0x70
 8003788:	f7ff ffa7 	bl	80036da <selectMux_and_control>
}
 800378c:	bf00      	nop
 800378e:	bd80      	pop	{r7, pc}

08003790 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	607b      	str	r3, [r7, #4]
 800379a:	4b10      	ldr	r3, [pc, #64]	; (80037dc <HAL_MspInit+0x4c>)
 800379c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379e:	4a0f      	ldr	r2, [pc, #60]	; (80037dc <HAL_MspInit+0x4c>)
 80037a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037a4:	6453      	str	r3, [r2, #68]	; 0x44
 80037a6:	4b0d      	ldr	r3, [pc, #52]	; (80037dc <HAL_MspInit+0x4c>)
 80037a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037ae:	607b      	str	r3, [r7, #4]
 80037b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037b2:	2300      	movs	r3, #0
 80037b4:	603b      	str	r3, [r7, #0]
 80037b6:	4b09      	ldr	r3, [pc, #36]	; (80037dc <HAL_MspInit+0x4c>)
 80037b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ba:	4a08      	ldr	r2, [pc, #32]	; (80037dc <HAL_MspInit+0x4c>)
 80037bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037c0:	6413      	str	r3, [r2, #64]	; 0x40
 80037c2:	4b06      	ldr	r3, [pc, #24]	; (80037dc <HAL_MspInit+0x4c>)
 80037c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ca:	603b      	str	r3, [r7, #0]
 80037cc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80037ce:	2007      	movs	r0, #7
 80037d0:	f000 fde2 	bl	8004398 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037d4:	bf00      	nop
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	40023800 	.word	0x40023800

080037e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b08a      	sub	sp, #40	; 0x28
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e8:	f107 0314 	add.w	r3, r7, #20
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	60da      	str	r2, [r3, #12]
 80037f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a19      	ldr	r2, [pc, #100]	; (8003864 <HAL_UART_MspInit+0x84>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d12b      	bne.n	800385a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003802:	2300      	movs	r3, #0
 8003804:	613b      	str	r3, [r7, #16]
 8003806:	4b18      	ldr	r3, [pc, #96]	; (8003868 <HAL_UART_MspInit+0x88>)
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	4a17      	ldr	r2, [pc, #92]	; (8003868 <HAL_UART_MspInit+0x88>)
 800380c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003810:	6413      	str	r3, [r2, #64]	; 0x40
 8003812:	4b15      	ldr	r3, [pc, #84]	; (8003868 <HAL_UART_MspInit+0x88>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800381a:	613b      	str	r3, [r7, #16]
 800381c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800381e:	2300      	movs	r3, #0
 8003820:	60fb      	str	r3, [r7, #12]
 8003822:	4b11      	ldr	r3, [pc, #68]	; (8003868 <HAL_UART_MspInit+0x88>)
 8003824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003826:	4a10      	ldr	r2, [pc, #64]	; (8003868 <HAL_UART_MspInit+0x88>)
 8003828:	f043 0301 	orr.w	r3, r3, #1
 800382c:	6313      	str	r3, [r2, #48]	; 0x30
 800382e:	4b0e      	ldr	r3, [pc, #56]	; (8003868 <HAL_UART_MspInit+0x88>)
 8003830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003832:	f003 0301 	and.w	r3, r3, #1
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800383a:	230c      	movs	r3, #12
 800383c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800383e:	2302      	movs	r3, #2
 8003840:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003842:	2300      	movs	r3, #0
 8003844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003846:	2300      	movs	r3, #0
 8003848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800384a:	2307      	movs	r3, #7
 800384c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800384e:	f107 0314 	add.w	r3, r7, #20
 8003852:	4619      	mov	r1, r3
 8003854:	4805      	ldr	r0, [pc, #20]	; (800386c <HAL_UART_MspInit+0x8c>)
 8003856:	f000 fe33 	bl	80044c0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800385a:	bf00      	nop
 800385c:	3728      	adds	r7, #40	; 0x28
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	40004400 	.word	0x40004400
 8003868:	40023800 	.word	0x40023800
 800386c:	40020000 	.word	0x40020000

08003870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003874:	e7fe      	b.n	8003874 <NMI_Handler+0x4>

08003876 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003876:	b480      	push	{r7}
 8003878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800387a:	e7fe      	b.n	800387a <HardFault_Handler+0x4>

0800387c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003880:	e7fe      	b.n	8003880 <MemManage_Handler+0x4>

08003882 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003882:	b480      	push	{r7}
 8003884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003886:	e7fe      	b.n	8003886 <BusFault_Handler+0x4>

08003888 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800388c:	e7fe      	b.n	800388c <UsageFault_Handler+0x4>

0800388e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800388e:	b480      	push	{r7}
 8003890:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003892:	bf00      	nop
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038a0:	bf00      	nop
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr

080038aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038aa:	b480      	push	{r7}
 80038ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038ae:	bf00      	nop
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038bc:	f000 fc58 	bl	8004170 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038c0:	bf00      	nop
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 80038c8:	4802      	ldr	r0, [pc, #8]	; (80038d4 <EXTI0_IRQHandler+0x10>)
 80038ca:	f000 fdd5 	bl	8004478 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80038ce:	bf00      	nop
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	2000022c 	.word	0x2000022c

080038d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 80038dc:	4802      	ldr	r0, [pc, #8]	; (80038e8 <EXTI15_10_IRQHandler+0x10>)
 80038de:	f000 fdcb 	bl	8004478 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80038e2:	bf00      	nop
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	20000018 	.word	0x20000018

080038ec <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80038f2:	2300      	movs	r3, #0
 80038f4:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 80038f6:	4b12      	ldr	r3, [pc, #72]	; (8003940 <BSP_SPI1_Init+0x54>)
 80038f8:	4a12      	ldr	r2, [pc, #72]	; (8003944 <BSP_SPI1_Init+0x58>)
 80038fa:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 80038fc:	4b12      	ldr	r3, [pc, #72]	; (8003948 <BSP_SPI1_Init+0x5c>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	1c5a      	adds	r2, r3, #1
 8003902:	4911      	ldr	r1, [pc, #68]	; (8003948 <BSP_SPI1_Init+0x5c>)
 8003904:	600a      	str	r2, [r1, #0]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d114      	bne.n	8003934 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 800390a:	480d      	ldr	r0, [pc, #52]	; (8003940 <BSP_SPI1_Init+0x54>)
 800390c:	f001 ff60 	bl	80057d0 <HAL_SPI_GetState>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d10e      	bne.n	8003934 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8003916:	480a      	ldr	r0, [pc, #40]	; (8003940 <BSP_SPI1_Init+0x54>)
 8003918:	f000 f87c 	bl	8003a14 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d108      	bne.n	8003934 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8003922:	4807      	ldr	r0, [pc, #28]	; (8003940 <BSP_SPI1_Init+0x54>)
 8003924:	f000 f83a 	bl	800399c <MX_SPI1_Init>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d002      	beq.n	8003934 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 800392e:	f06f 0307 	mvn.w	r3, #7
 8003932:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8003934:	687b      	ldr	r3, [r7, #4]
}
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	2000037c 	.word	0x2000037c
 8003944:	40013000 	.word	0x40013000
 8003948:	200003d4 	.word	0x200003d4

0800394c <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b088      	sub	sp, #32
 8003950:	af02      	add	r7, sp, #8
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	4613      	mov	r3, r2
 8003958:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800395a:	2300      	movs	r3, #0
 800395c:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 800395e:	88fb      	ldrh	r3, [r7, #6]
 8003960:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003964:	9200      	str	r2, [sp, #0]
 8003966:	68ba      	ldr	r2, [r7, #8]
 8003968:	68f9      	ldr	r1, [r7, #12]
 800396a:	4807      	ldr	r0, [pc, #28]	; (8003988 <BSP_SPI1_SendRecv+0x3c>)
 800396c:	f001 fd87 	bl	800547e <HAL_SPI_TransmitReceive>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d002      	beq.n	800397c <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8003976:	f06f 0305 	mvn.w	r3, #5
 800397a:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800397c:	697b      	ldr	r3, [r7, #20]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	2000037c 	.word	0x2000037c

0800398c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8003990:	f000 fc02 	bl	8004198 <HAL_GetTick>
 8003994:	4603      	mov	r3, r0
}
 8003996:	4618      	mov	r0, r3
 8003998:	bd80      	pop	{r7, pc}
	...

0800399c <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80039a4:	2300      	movs	r3, #0
 80039a6:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	4a19      	ldr	r2, [pc, #100]	; (8003a10 <MX_SPI1_Init+0x74>)
 80039ac:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80039b4:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039d4:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2218      	movs	r2, #24
 80039da:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 10;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	220a      	movs	r2, #10
 80039f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f001 fcaf 	bl	8005358 <HAL_SPI_Init>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	40013000 	.word	0x40013000

08003a14 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08a      	sub	sp, #40	; 0x28
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	613b      	str	r3, [r7, #16]
 8003a20:	4b2d      	ldr	r3, [pc, #180]	; (8003ad8 <SPI1_MspInit+0xc4>)
 8003a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a24:	4a2c      	ldr	r2, [pc, #176]	; (8003ad8 <SPI1_MspInit+0xc4>)
 8003a26:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a2a:	6453      	str	r3, [r2, #68]	; 0x44
 8003a2c:	4b2a      	ldr	r3, [pc, #168]	; (8003ad8 <SPI1_MspInit+0xc4>)
 8003a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a34:	613b      	str	r3, [r7, #16]
 8003a36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a38:	2300      	movs	r3, #0
 8003a3a:	60fb      	str	r3, [r7, #12]
 8003a3c:	4b26      	ldr	r3, [pc, #152]	; (8003ad8 <SPI1_MspInit+0xc4>)
 8003a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a40:	4a25      	ldr	r2, [pc, #148]	; (8003ad8 <SPI1_MspInit+0xc4>)
 8003a42:	f043 0301 	orr.w	r3, r3, #1
 8003a46:	6313      	str	r3, [r2, #48]	; 0x30
 8003a48:	4b23      	ldr	r3, [pc, #140]	; (8003ad8 <SPI1_MspInit+0xc4>)
 8003a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4c:	f003 0301 	and.w	r3, r3, #1
 8003a50:	60fb      	str	r3, [r7, #12]
 8003a52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a54:	2300      	movs	r3, #0
 8003a56:	60bb      	str	r3, [r7, #8]
 8003a58:	4b1f      	ldr	r3, [pc, #124]	; (8003ad8 <SPI1_MspInit+0xc4>)
 8003a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5c:	4a1e      	ldr	r2, [pc, #120]	; (8003ad8 <SPI1_MspInit+0xc4>)
 8003a5e:	f043 0302 	orr.w	r3, r3, #2
 8003a62:	6313      	str	r3, [r2, #48]	; 0x30
 8003a64:	4b1c      	ldr	r3, [pc, #112]	; (8003ad8 <SPI1_MspInit+0xc4>)
 8003a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	60bb      	str	r3, [r7, #8]
 8003a6e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8003a70:	2340      	movs	r3, #64	; 0x40
 8003a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a74:	2302      	movs	r3, #2
 8003a76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8003a80:	2305      	movs	r3, #5
 8003a82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8003a84:	f107 0314 	add.w	r3, r7, #20
 8003a88:	4619      	mov	r1, r3
 8003a8a:	4814      	ldr	r0, [pc, #80]	; (8003adc <SPI1_MspInit+0xc8>)
 8003a8c:	f000 fd18 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8003a90:	2380      	movs	r3, #128	; 0x80
 8003a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a94:	2302      	movs	r3, #2
 8003a96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8003aa0:	2305      	movs	r3, #5
 8003aa2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8003aa4:	f107 0314 	add.w	r3, r7, #20
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	480c      	ldr	r0, [pc, #48]	; (8003adc <SPI1_MspInit+0xc8>)
 8003aac:	f000 fd08 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8003ab0:	2308      	movs	r3, #8
 8003ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab4:	2302      	movs	r3, #2
 8003ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003abc:	2303      	movs	r3, #3
 8003abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8003ac0:	2305      	movs	r3, #5
 8003ac2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8003ac4:	f107 0314 	add.w	r3, r7, #20
 8003ac8:	4619      	mov	r1, r3
 8003aca:	4805      	ldr	r0, [pc, #20]	; (8003ae0 <SPI1_MspInit+0xcc>)
 8003acc:	f000 fcf8 	bl	80044c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8003ad0:	bf00      	nop
 8003ad2:	3728      	adds	r7, #40	; 0x28
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40023800 	.word	0x40023800
 8003adc:	40020000 	.word	0x40020000
 8003ae0:	40020400 	.word	0x40020400

08003ae4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	af00      	add	r7, sp, #0
  return 1;
 8003ae8:	2301      	movs	r3, #1
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <_kill>:

int _kill(int pid, int sig)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003afe:	f004 fc59 	bl	80083b4 <__errno>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2216      	movs	r2, #22
 8003b06:	601a      	str	r2, [r3, #0]
  return -1;
 8003b08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <_exit>:

void _exit (int status)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f7ff ffe7 	bl	8003af4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b26:	e7fe      	b.n	8003b26 <_exit+0x12>

08003b28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]
 8003b38:	e00a      	b.n	8003b50 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b3a:	f3af 8000 	nop.w
 8003b3e:	4601      	mov	r1, r0
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	1c5a      	adds	r2, r3, #1
 8003b44:	60ba      	str	r2, [r7, #8]
 8003b46:	b2ca      	uxtb	r2, r1
 8003b48:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	617b      	str	r3, [r7, #20]
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	dbf0      	blt.n	8003b3a <_read+0x12>
  }

  return len;
 8003b58:	687b      	ldr	r3, [r7, #4]
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3718      	adds	r7, #24
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b086      	sub	sp, #24
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	60f8      	str	r0, [r7, #12]
 8003b6a:	60b9      	str	r1, [r7, #8]
 8003b6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
 8003b72:	e009      	b.n	8003b88 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	1c5a      	adds	r2, r3, #1
 8003b78:	60ba      	str	r2, [r7, #8]
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f000 fa3f 	bl	8004000 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	3301      	adds	r3, #1
 8003b86:	617b      	str	r3, [r7, #20]
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	dbf1      	blt.n	8003b74 <_write+0x12>
  }
  return len;
 8003b90:	687b      	ldr	r3, [r7, #4]
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3718      	adds	r7, #24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <_close>:

int _close(int file)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b083      	sub	sp, #12
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ba2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	370c      	adds	r7, #12
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr

08003bb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b083      	sub	sp, #12
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
 8003bba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003bc2:	605a      	str	r2, [r3, #4]
  return 0;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	370c      	adds	r7, #12
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr

08003bd2 <_isatty>:

int _isatty(int file)
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	b083      	sub	sp, #12
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003bda:	2301      	movs	r3, #1
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3714      	adds	r7, #20
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
	...

08003c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c0c:	4a14      	ldr	r2, [pc, #80]	; (8003c60 <_sbrk+0x5c>)
 8003c0e:	4b15      	ldr	r3, [pc, #84]	; (8003c64 <_sbrk+0x60>)
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c18:	4b13      	ldr	r3, [pc, #76]	; (8003c68 <_sbrk+0x64>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d102      	bne.n	8003c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c20:	4b11      	ldr	r3, [pc, #68]	; (8003c68 <_sbrk+0x64>)
 8003c22:	4a12      	ldr	r2, [pc, #72]	; (8003c6c <_sbrk+0x68>)
 8003c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c26:	4b10      	ldr	r3, [pc, #64]	; (8003c68 <_sbrk+0x64>)
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	693a      	ldr	r2, [r7, #16]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d207      	bcs.n	8003c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c34:	f004 fbbe 	bl	80083b4 <__errno>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	220c      	movs	r2, #12
 8003c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c42:	e009      	b.n	8003c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c44:	4b08      	ldr	r3, [pc, #32]	; (8003c68 <_sbrk+0x64>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c4a:	4b07      	ldr	r3, [pc, #28]	; (8003c68 <_sbrk+0x64>)
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4413      	add	r3, r2
 8003c52:	4a05      	ldr	r2, [pc, #20]	; (8003c68 <_sbrk+0x64>)
 8003c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c56:	68fb      	ldr	r3, [r7, #12]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20018000 	.word	0x20018000
 8003c64:	00000400 	.word	0x00000400
 8003c68:	200003d8 	.word	0x200003d8
 8003c6c:	20000868 	.word	0x20000868

08003c70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c74:	4b06      	ldr	r3, [pc, #24]	; (8003c90 <SystemInit+0x20>)
 8003c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c7a:	4a05      	ldr	r2, [pc, #20]	; (8003c90 <SystemInit+0x20>)
 8003c7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c84:	bf00      	nop
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	e000ed00 	.word	0xe000ed00

08003c94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003c94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ccc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003c98:	f7ff ffea 	bl	8003c70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c9c:	480c      	ldr	r0, [pc, #48]	; (8003cd0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003c9e:	490d      	ldr	r1, [pc, #52]	; (8003cd4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003ca0:	4a0d      	ldr	r2, [pc, #52]	; (8003cd8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003ca2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ca4:	e002      	b.n	8003cac <LoopCopyDataInit>

08003ca6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ca6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ca8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003caa:	3304      	adds	r3, #4

08003cac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cb0:	d3f9      	bcc.n	8003ca6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cb2:	4a0a      	ldr	r2, [pc, #40]	; (8003cdc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003cb4:	4c0a      	ldr	r4, [pc, #40]	; (8003ce0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003cb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cb8:	e001      	b.n	8003cbe <LoopFillZerobss>

08003cba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cbc:	3204      	adds	r2, #4

08003cbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cc0:	d3fb      	bcc.n	8003cba <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8003cc2:	f004 fb7d 	bl	80083c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003cc6:	f7ff faf9 	bl	80032bc <main>
  bx  lr    
 8003cca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003ccc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003cd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003cd4:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8003cd8:	0800a8a4 	.word	0x0800a8a4
  ldr r2, =_sbss
 8003cdc:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8003ce0:	20000864 	.word	0x20000864

08003ce4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ce4:	e7fe      	b.n	8003ce4 <ADC_IRQHandler>
	...

08003ce8 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	4603      	mov	r3, r0
 8003cf0:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8003cf2:	79fb      	ldrb	r3, [r7, #7]
 8003cf4:	4a04      	ldr	r2, [pc, #16]	; (8003d08 <BSP_LED_Init+0x20>)
 8003cf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cfa:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	0800a50c 	.word	0x0800a50c

08003d0c <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	4603      	mov	r3, r0
 8003d14:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8003d16:	79fb      	ldrb	r3, [r7, #7]
 8003d18:	4a06      	ldr	r2, [pc, #24]	; (8003d34 <BSP_LED_Toggle+0x28>)
 8003d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	4611      	mov	r1, r2
 8003d22:	4618      	mov	r0, r3
 8003d24:	f000 fe65 	bl	80049f2 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3708      	adds	r7, #8
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	20000010 	.word	0x20000010

08003d38 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b088      	sub	sp, #32
 8003d3c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d3e:	2300      	movs	r3, #0
 8003d40:	60bb      	str	r3, [r7, #8]
 8003d42:	4b1c      	ldr	r3, [pc, #112]	; (8003db4 <LED_USER_GPIO_Init+0x7c>)
 8003d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d46:	4a1b      	ldr	r2, [pc, #108]	; (8003db4 <LED_USER_GPIO_Init+0x7c>)
 8003d48:	f043 0301 	orr.w	r3, r3, #1
 8003d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d4e:	4b19      	ldr	r3, [pc, #100]	; (8003db4 <LED_USER_GPIO_Init+0x7c>)
 8003d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	60bb      	str	r3, [r7, #8]
 8003d58:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d5a:	f107 030c 	add.w	r3, r7, #12
 8003d5e:	2200      	movs	r2, #0
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	605a      	str	r2, [r3, #4]
 8003d64:	609a      	str	r2, [r3, #8]
 8003d66:	60da      	str	r2, [r3, #12]
 8003d68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	607b      	str	r3, [r7, #4]
 8003d6e:	4b11      	ldr	r3, [pc, #68]	; (8003db4 <LED_USER_GPIO_Init+0x7c>)
 8003d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d72:	4a10      	ldr	r2, [pc, #64]	; (8003db4 <LED_USER_GPIO_Init+0x7c>)
 8003d74:	f043 0301 	orr.w	r3, r3, #1
 8003d78:	6313      	str	r3, [r2, #48]	; 0x30
 8003d7a:	4b0e      	ldr	r3, [pc, #56]	; (8003db4 <LED_USER_GPIO_Init+0x7c>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	607b      	str	r3, [r7, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8003d86:	2200      	movs	r2, #0
 8003d88:	2120      	movs	r1, #32
 8003d8a:	480b      	ldr	r0, [pc, #44]	; (8003db8 <LED_USER_GPIO_Init+0x80>)
 8003d8c:	f000 fe18 	bl	80049c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8003d90:	2320      	movs	r3, #32
 8003d92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d94:	2301      	movs	r3, #1
 8003d96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8003da0:	f107 030c 	add.w	r3, r7, #12
 8003da4:	4619      	mov	r1, r3
 8003da6:	4804      	ldr	r0, [pc, #16]	; (8003db8 <LED_USER_GPIO_Init+0x80>)
 8003da8:	f000 fb8a 	bl	80044c0 <HAL_GPIO_Init>

}
 8003dac:	bf00      	nop
 8003dae:	3720      	adds	r7, #32
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	40023800 	.word	0x40023800
 8003db8:	40020000 	.word	0x40020000

08003dbc <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	460a      	mov	r2, r1
 8003dc6:	71fb      	strb	r3, [r7, #7]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8003dd0:	79fb      	ldrb	r3, [r7, #7]
 8003dd2:	4a1f      	ldr	r2, [pc, #124]	; (8003e50 <BSP_PB_Init+0x94>)
 8003dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dd8:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8003dda:	79bb      	ldrb	r3, [r7, #6]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d132      	bne.n	8003e46 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8003de0:	79fb      	ldrb	r3, [r7, #7]
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	4a1b      	ldr	r2, [pc, #108]	; (8003e54 <BSP_PB_Init+0x98>)
 8003de6:	441a      	add	r2, r3
 8003de8:	79fb      	ldrb	r3, [r7, #7]
 8003dea:	491b      	ldr	r1, [pc, #108]	; (8003e58 <BSP_PB_Init+0x9c>)
 8003dec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003df0:	4619      	mov	r1, r3
 8003df2:	4610      	mov	r0, r2
 8003df4:	f000 fb2b 	bl	800444e <HAL_EXTI_GetHandle>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003dfe:	f06f 0303 	mvn.w	r3, #3
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	e01f      	b.n	8003e46 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8003e06:	79fb      	ldrb	r3, [r7, #7]
 8003e08:	00db      	lsls	r3, r3, #3
 8003e0a:	4a12      	ldr	r2, [pc, #72]	; (8003e54 <BSP_PB_Init+0x98>)
 8003e0c:	1898      	adds	r0, r3, r2
 8003e0e:	79fb      	ldrb	r3, [r7, #7]
 8003e10:	4a12      	ldr	r2, [pc, #72]	; (8003e5c <BSP_PB_Init+0xa0>)
 8003e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e16:	461a      	mov	r2, r3
 8003e18:	2100      	movs	r1, #0
 8003e1a:	f000 fafe 	bl	800441a <HAL_EXTI_RegisterCallback>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d003      	beq.n	8003e2c <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003e24:	f06f 0303 	mvn.w	r3, #3
 8003e28:	60fb      	str	r3, [r7, #12]
 8003e2a:	e00c      	b.n	8003e46 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8003e2c:	2028      	movs	r0, #40	; 0x28
 8003e2e:	79fb      	ldrb	r3, [r7, #7]
 8003e30:	4a0b      	ldr	r2, [pc, #44]	; (8003e60 <BSP_PB_Init+0xa4>)
 8003e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e36:	2200      	movs	r2, #0
 8003e38:	4619      	mov	r1, r3
 8003e3a:	f000 fab8 	bl	80043ae <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8003e3e:	2328      	movs	r3, #40	; 0x28
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fad0 	bl	80043e6 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8003e46:	68fb      	ldr	r3, [r7, #12]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3710      	adds	r7, #16
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	0800a510 	.word	0x0800a510
 8003e54:	20000018 	.word	0x20000018
 8003e58:	0800a514 	.word	0x0800a514
 8003e5c:	0800a518 	.word	0x0800a518
 8003e60:	0800a51c 	.word	0x0800a51c

08003e64 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8003e6e:	79fb      	ldrb	r3, [r7, #7]
 8003e70:	4a09      	ldr	r2, [pc, #36]	; (8003e98 <BSP_PB_GetState+0x34>)
 8003e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e7a:	4611      	mov	r1, r2
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f000 fd87 	bl	8004990 <HAL_GPIO_ReadPin>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	bf0c      	ite	eq
 8003e88:	2301      	moveq	r3, #1
 8003e8a:	2300      	movne	r3, #0
 8003e8c:	b2db      	uxtb	r3, r3
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3708      	adds	r7, #8
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	20000014 	.word	0x20000014

08003e9c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8003ea0:	2000      	movs	r0, #0
 8003ea2:	f7fd f969 	bl	8001178 <BSP_PB_Callback>
}
 8003ea6:	bf00      	nop
 8003ea8:	bd80      	pop	{r7, pc}
	...

08003eac <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	60bb      	str	r3, [r7, #8]
 8003eb6:	4b1a      	ldr	r3, [pc, #104]	; (8003f20 <BUTTON_USER_GPIO_Init+0x74>)
 8003eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eba:	4a19      	ldr	r2, [pc, #100]	; (8003f20 <BUTTON_USER_GPIO_Init+0x74>)
 8003ebc:	f043 0304 	orr.w	r3, r3, #4
 8003ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ec2:	4b17      	ldr	r3, [pc, #92]	; (8003f20 <BUTTON_USER_GPIO_Init+0x74>)
 8003ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec6:	f003 0304 	and.w	r3, r3, #4
 8003eca:	60bb      	str	r3, [r7, #8]
 8003ecc:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ece:	f107 030c 	add.w	r3, r7, #12
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	601a      	str	r2, [r3, #0]
 8003ed6:	605a      	str	r2, [r3, #4]
 8003ed8:	609a      	str	r2, [r3, #8]
 8003eda:	60da      	str	r2, [r3, #12]
 8003edc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ede:	2300      	movs	r3, #0
 8003ee0:	607b      	str	r3, [r7, #4]
 8003ee2:	4b0f      	ldr	r3, [pc, #60]	; (8003f20 <BUTTON_USER_GPIO_Init+0x74>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee6:	4a0e      	ldr	r2, [pc, #56]	; (8003f20 <BUTTON_USER_GPIO_Init+0x74>)
 8003ee8:	f043 0304 	orr.w	r3, r3, #4
 8003eec:	6313      	str	r3, [r2, #48]	; 0x30
 8003eee:	4b0c      	ldr	r3, [pc, #48]	; (8003f20 <BUTTON_USER_GPIO_Init+0x74>)
 8003ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef2:	f003 0304 	and.w	r3, r3, #4
 8003ef6:	607b      	str	r3, [r7, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8003efa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003efe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003f00:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003f04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f06:	2300      	movs	r3, #0
 8003f08:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8003f0a:	f107 030c 	add.w	r3, r7, #12
 8003f0e:	4619      	mov	r1, r3
 8003f10:	4804      	ldr	r0, [pc, #16]	; (8003f24 <BUTTON_USER_GPIO_Init+0x78>)
 8003f12:	f000 fad5 	bl	80044c0 <HAL_GPIO_Init>

}
 8003f16:	bf00      	nop
 8003f18:	3720      	adds	r7, #32
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	40023800 	.word	0x40023800
 8003f24:	40020800 	.word	0x40020800

08003f28 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	4603      	mov	r3, r0
 8003f30:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8003f32:	2300      	movs	r3, #0
 8003f34:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8003f36:	79fb      	ldrb	r3, [r7, #7]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d903      	bls.n	8003f44 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003f3c:	f06f 0301 	mvn.w	r3, #1
 8003f40:	60fb      	str	r3, [r7, #12]
 8003f42:	e025      	b.n	8003f90 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8003f44:	79fb      	ldrb	r3, [r7, #7]
 8003f46:	79fa      	ldrb	r2, [r7, #7]
 8003f48:	4914      	ldr	r1, [pc, #80]	; (8003f9c <BSP_COM_Init+0x74>)
 8003f4a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003f4e:	4814      	ldr	r0, [pc, #80]	; (8003fa0 <BSP_COM_Init+0x78>)
 8003f50:	4613      	mov	r3, r2
 8003f52:	00db      	lsls	r3, r3, #3
 8003f54:	4413      	add	r3, r2
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	4403      	add	r3, r0
 8003f5a:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 8003f5c:	79fa      	ldrb	r2, [r7, #7]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	4413      	add	r3, r2
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	4a0e      	ldr	r2, [pc, #56]	; (8003fa0 <BSP_COM_Init+0x78>)
 8003f68:	4413      	add	r3, r2
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 f864 	bl	8004038 <USART1_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 8003f70:	79fa      	ldrb	r2, [r7, #7]
 8003f72:	4613      	mov	r3, r2
 8003f74:	00db      	lsls	r3, r3, #3
 8003f76:	4413      	add	r3, r2
 8003f78:	00db      	lsls	r3, r3, #3
 8003f7a:	4a09      	ldr	r2, [pc, #36]	; (8003fa0 <BSP_COM_Init+0x78>)
 8003f7c:	4413      	add	r3, r2
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f000 f810 	bl	8003fa4 <MX_USART1_UART_Init>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d002      	beq.n	8003f90 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003f8a:	f06f 0303 	mvn.w	r3, #3
 8003f8e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8003f90:	68fb      	ldr	r3, [r7, #12]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	20000020 	.word	0x20000020
 8003fa0:	200003dc 	.word	0x200003dc

08003fa4 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8003fac:	2300      	movs	r3, #0
 8003fae:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a12      	ldr	r2, [pc, #72]	; (8003ffc <MX_USART1_UART_Init+0x58>)
 8003fb4:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003fbc:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	220c      	movs	r2, #12
 8003fd4:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(huart) != HAL_OK)
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f001 fcde 	bl	80059a4 <HAL_UART_Init>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <MX_USART1_UART_Init+0x4e>
  {
    ret = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	40011000 	.word	0x40011000

08004000 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 8004008:	4b09      	ldr	r3, [pc, #36]	; (8004030 <__io_putchar+0x30>)
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	461a      	mov	r2, r3
 800400e:	4613      	mov	r3, r2
 8004010:	00db      	lsls	r3, r3, #3
 8004012:	4413      	add	r3, r2
 8004014:	00db      	lsls	r3, r3, #3
 8004016:	4a07      	ldr	r2, [pc, #28]	; (8004034 <__io_putchar+0x34>)
 8004018:	1898      	adds	r0, r3, r2
 800401a:	1d39      	adds	r1, r7, #4
 800401c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004020:	2201      	movs	r2, #1
 8004022:	f001 fd0f 	bl	8005a44 <HAL_UART_Transmit>
  return ch;
 8004026:	687b      	ldr	r3, [r7, #4]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3708      	adds	r7, #8
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	20000424 	.word	0x20000424
 8004034:	200003dc 	.word	0x200003dc

08004038 <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b08a      	sub	sp, #40	; 0x28
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004040:	2300      	movs	r3, #0
 8004042:	613b      	str	r3, [r7, #16]
 8004044:	4b1f      	ldr	r3, [pc, #124]	; (80040c4 <USART1_MspInit+0x8c>)
 8004046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004048:	4a1e      	ldr	r2, [pc, #120]	; (80040c4 <USART1_MspInit+0x8c>)
 800404a:	f043 0310 	orr.w	r3, r3, #16
 800404e:	6453      	str	r3, [r2, #68]	; 0x44
 8004050:	4b1c      	ldr	r3, [pc, #112]	; (80040c4 <USART1_MspInit+0x8c>)
 8004052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004054:	f003 0310 	and.w	r3, r3, #16
 8004058:	613b      	str	r3, [r7, #16]
 800405a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800405c:	2300      	movs	r3, #0
 800405e:	60fb      	str	r3, [r7, #12]
 8004060:	4b18      	ldr	r3, [pc, #96]	; (80040c4 <USART1_MspInit+0x8c>)
 8004062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004064:	4a17      	ldr	r2, [pc, #92]	; (80040c4 <USART1_MspInit+0x8c>)
 8004066:	f043 0301 	orr.w	r3, r3, #1
 800406a:	6313      	str	r3, [r2, #48]	; 0x30
 800406c:	4b15      	ldr	r3, [pc, #84]	; (80040c4 <USART1_MspInit+0x8c>)
 800406e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	60fb      	str	r3, [r7, #12]
 8004076:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8004078:	f44f 7300 	mov.w	r3, #512	; 0x200
 800407c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800407e:	2302      	movs	r3, #2
 8004080:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004082:	2300      	movs	r3, #0
 8004084:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004086:	2303      	movs	r3, #3
 8004088:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 800408a:	2307      	movs	r3, #7
 800408c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 800408e:	f107 0314 	add.w	r3, r7, #20
 8004092:	4619      	mov	r1, r3
 8004094:	480c      	ldr	r0, [pc, #48]	; (80040c8 <USART1_MspInit+0x90>)
 8004096:	f000 fa13 	bl	80044c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 800409a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800409e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040a0:	2302      	movs	r3, #2
 80040a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a4:	2300      	movs	r3, #0
 80040a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040a8:	2303      	movs	r3, #3
 80040aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 80040ac:	2307      	movs	r3, #7
 80040ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 80040b0:	f107 0314 	add.w	r3, r7, #20
 80040b4:	4619      	mov	r1, r3
 80040b6:	4804      	ldr	r0, [pc, #16]	; (80040c8 <USART1_MspInit+0x90>)
 80040b8:	f000 fa02 	bl	80044c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 80040bc:	bf00      	nop
 80040be:	3728      	adds	r7, #40	; 0x28
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	40023800 	.word	0x40023800
 80040c8:	40020000 	.word	0x40020000

080040cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80040d0:	4b0e      	ldr	r3, [pc, #56]	; (800410c <HAL_Init+0x40>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a0d      	ldr	r2, [pc, #52]	; (800410c <HAL_Init+0x40>)
 80040d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80040dc:	4b0b      	ldr	r3, [pc, #44]	; (800410c <HAL_Init+0x40>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a0a      	ldr	r2, [pc, #40]	; (800410c <HAL_Init+0x40>)
 80040e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040e8:	4b08      	ldr	r3, [pc, #32]	; (800410c <HAL_Init+0x40>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a07      	ldr	r2, [pc, #28]	; (800410c <HAL_Init+0x40>)
 80040ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040f4:	2003      	movs	r0, #3
 80040f6:	f000 f94f 	bl	8004398 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040fa:	2000      	movs	r0, #0
 80040fc:	f000 f808 	bl	8004110 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004100:	f7ff fb46 	bl	8003790 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	40023c00 	.word	0x40023c00

08004110 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004118:	4b12      	ldr	r3, [pc, #72]	; (8004164 <HAL_InitTick+0x54>)
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	4b12      	ldr	r3, [pc, #72]	; (8004168 <HAL_InitTick+0x58>)
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	4619      	mov	r1, r3
 8004122:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004126:	fbb3 f3f1 	udiv	r3, r3, r1
 800412a:	fbb2 f3f3 	udiv	r3, r2, r3
 800412e:	4618      	mov	r0, r3
 8004130:	f000 f967 	bl	8004402 <HAL_SYSTICK_Config>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d001      	beq.n	800413e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e00e      	b.n	800415c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2b0f      	cmp	r3, #15
 8004142:	d80a      	bhi.n	800415a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004144:	2200      	movs	r2, #0
 8004146:	6879      	ldr	r1, [r7, #4]
 8004148:	f04f 30ff 	mov.w	r0, #4294967295
 800414c:	f000 f92f 	bl	80043ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004150:	4a06      	ldr	r2, [pc, #24]	; (800416c <HAL_InitTick+0x5c>)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004156:	2300      	movs	r3, #0
 8004158:	e000      	b.n	800415c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
}
 800415c:	4618      	mov	r0, r3
 800415e:	3708      	adds	r7, #8
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	2000000c 	.word	0x2000000c
 8004168:	20000028 	.word	0x20000028
 800416c:	20000024 	.word	0x20000024

08004170 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004170:	b480      	push	{r7}
 8004172:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004174:	4b06      	ldr	r3, [pc, #24]	; (8004190 <HAL_IncTick+0x20>)
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	461a      	mov	r2, r3
 800417a:	4b06      	ldr	r3, [pc, #24]	; (8004194 <HAL_IncTick+0x24>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4413      	add	r3, r2
 8004180:	4a04      	ldr	r2, [pc, #16]	; (8004194 <HAL_IncTick+0x24>)
 8004182:	6013      	str	r3, [r2, #0]
}
 8004184:	bf00      	nop
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	20000028 	.word	0x20000028
 8004194:	20000428 	.word	0x20000428

08004198 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0
  return uwTick;
 800419c:	4b03      	ldr	r3, [pc, #12]	; (80041ac <HAL_GetTick+0x14>)
 800419e:	681b      	ldr	r3, [r3, #0]
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	20000428 	.word	0x20000428

080041b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041b8:	f7ff ffee 	bl	8004198 <HAL_GetTick>
 80041bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c8:	d005      	beq.n	80041d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041ca:	4b0a      	ldr	r3, [pc, #40]	; (80041f4 <HAL_Delay+0x44>)
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	461a      	mov	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	4413      	add	r3, r2
 80041d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80041d6:	bf00      	nop
 80041d8:	f7ff ffde 	bl	8004198 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d8f7      	bhi.n	80041d8 <HAL_Delay+0x28>
  {
  }
}
 80041e8:	bf00      	nop
 80041ea:	bf00      	nop
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	20000028 	.word	0x20000028

080041f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b085      	sub	sp, #20
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f003 0307 	and.w	r3, r3, #7
 8004206:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004208:	4b0c      	ldr	r3, [pc, #48]	; (800423c <__NVIC_SetPriorityGrouping+0x44>)
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800420e:	68ba      	ldr	r2, [r7, #8]
 8004210:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004214:	4013      	ands	r3, r2
 8004216:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004220:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004228:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800422a:	4a04      	ldr	r2, [pc, #16]	; (800423c <__NVIC_SetPriorityGrouping+0x44>)
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	60d3      	str	r3, [r2, #12]
}
 8004230:	bf00      	nop
 8004232:	3714      	adds	r7, #20
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	e000ed00 	.word	0xe000ed00

08004240 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004244:	4b04      	ldr	r3, [pc, #16]	; (8004258 <__NVIC_GetPriorityGrouping+0x18>)
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	0a1b      	lsrs	r3, r3, #8
 800424a:	f003 0307 	and.w	r3, r3, #7
}
 800424e:	4618      	mov	r0, r3
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	e000ed00 	.word	0xe000ed00

0800425c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	4603      	mov	r3, r0
 8004264:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800426a:	2b00      	cmp	r3, #0
 800426c:	db0b      	blt.n	8004286 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800426e:	79fb      	ldrb	r3, [r7, #7]
 8004270:	f003 021f 	and.w	r2, r3, #31
 8004274:	4907      	ldr	r1, [pc, #28]	; (8004294 <__NVIC_EnableIRQ+0x38>)
 8004276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427a:	095b      	lsrs	r3, r3, #5
 800427c:	2001      	movs	r0, #1
 800427e:	fa00 f202 	lsl.w	r2, r0, r2
 8004282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004286:	bf00      	nop
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr
 8004292:	bf00      	nop
 8004294:	e000e100 	.word	0xe000e100

08004298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	4603      	mov	r3, r0
 80042a0:	6039      	str	r1, [r7, #0]
 80042a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	db0a      	blt.n	80042c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	b2da      	uxtb	r2, r3
 80042b0:	490c      	ldr	r1, [pc, #48]	; (80042e4 <__NVIC_SetPriority+0x4c>)
 80042b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042b6:	0112      	lsls	r2, r2, #4
 80042b8:	b2d2      	uxtb	r2, r2
 80042ba:	440b      	add	r3, r1
 80042bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042c0:	e00a      	b.n	80042d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	b2da      	uxtb	r2, r3
 80042c6:	4908      	ldr	r1, [pc, #32]	; (80042e8 <__NVIC_SetPriority+0x50>)
 80042c8:	79fb      	ldrb	r3, [r7, #7]
 80042ca:	f003 030f 	and.w	r3, r3, #15
 80042ce:	3b04      	subs	r3, #4
 80042d0:	0112      	lsls	r2, r2, #4
 80042d2:	b2d2      	uxtb	r2, r2
 80042d4:	440b      	add	r3, r1
 80042d6:	761a      	strb	r2, [r3, #24]
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr
 80042e4:	e000e100 	.word	0xe000e100
 80042e8:	e000ed00 	.word	0xe000ed00

080042ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b089      	sub	sp, #36	; 0x24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f003 0307 	and.w	r3, r3, #7
 80042fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	f1c3 0307 	rsb	r3, r3, #7
 8004306:	2b04      	cmp	r3, #4
 8004308:	bf28      	it	cs
 800430a:	2304      	movcs	r3, #4
 800430c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	3304      	adds	r3, #4
 8004312:	2b06      	cmp	r3, #6
 8004314:	d902      	bls.n	800431c <NVIC_EncodePriority+0x30>
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	3b03      	subs	r3, #3
 800431a:	e000      	b.n	800431e <NVIC_EncodePriority+0x32>
 800431c:	2300      	movs	r3, #0
 800431e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004320:	f04f 32ff 	mov.w	r2, #4294967295
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	fa02 f303 	lsl.w	r3, r2, r3
 800432a:	43da      	mvns	r2, r3
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	401a      	ands	r2, r3
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004334:	f04f 31ff 	mov.w	r1, #4294967295
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	fa01 f303 	lsl.w	r3, r1, r3
 800433e:	43d9      	mvns	r1, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004344:	4313      	orrs	r3, r2
         );
}
 8004346:	4618      	mov	r0, r3
 8004348:	3724      	adds	r7, #36	; 0x24
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
	...

08004354 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	3b01      	subs	r3, #1
 8004360:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004364:	d301      	bcc.n	800436a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004366:	2301      	movs	r3, #1
 8004368:	e00f      	b.n	800438a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800436a:	4a0a      	ldr	r2, [pc, #40]	; (8004394 <SysTick_Config+0x40>)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	3b01      	subs	r3, #1
 8004370:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004372:	210f      	movs	r1, #15
 8004374:	f04f 30ff 	mov.w	r0, #4294967295
 8004378:	f7ff ff8e 	bl	8004298 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800437c:	4b05      	ldr	r3, [pc, #20]	; (8004394 <SysTick_Config+0x40>)
 800437e:	2200      	movs	r2, #0
 8004380:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004382:	4b04      	ldr	r3, [pc, #16]	; (8004394 <SysTick_Config+0x40>)
 8004384:	2207      	movs	r2, #7
 8004386:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3708      	adds	r7, #8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	e000e010 	.word	0xe000e010

08004398 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f7ff ff29 	bl	80041f8 <__NVIC_SetPriorityGrouping>
}
 80043a6:	bf00      	nop
 80043a8:	3708      	adds	r7, #8
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b086      	sub	sp, #24
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	4603      	mov	r3, r0
 80043b6:	60b9      	str	r1, [r7, #8]
 80043b8:	607a      	str	r2, [r7, #4]
 80043ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043bc:	2300      	movs	r3, #0
 80043be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043c0:	f7ff ff3e 	bl	8004240 <__NVIC_GetPriorityGrouping>
 80043c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	68b9      	ldr	r1, [r7, #8]
 80043ca:	6978      	ldr	r0, [r7, #20]
 80043cc:	f7ff ff8e 	bl	80042ec <NVIC_EncodePriority>
 80043d0:	4602      	mov	r2, r0
 80043d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043d6:	4611      	mov	r1, r2
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff ff5d 	bl	8004298 <__NVIC_SetPriority>
}
 80043de:	bf00      	nop
 80043e0:	3718      	adds	r7, #24
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}

080043e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043e6:	b580      	push	{r7, lr}
 80043e8:	b082      	sub	sp, #8
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	4603      	mov	r3, r0
 80043ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f4:	4618      	mov	r0, r3
 80043f6:	f7ff ff31 	bl	800425c <__NVIC_EnableIRQ>
}
 80043fa:	bf00      	nop
 80043fc:	3708      	adds	r7, #8
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}

08004402 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004402:	b580      	push	{r7, lr}
 8004404:	b082      	sub	sp, #8
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7ff ffa2 	bl	8004354 <SysTick_Config>
 8004410:	4603      	mov	r3, r0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3708      	adds	r7, #8
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}

0800441a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800441a:	b480      	push	{r7}
 800441c:	b087      	sub	sp, #28
 800441e:	af00      	add	r7, sp, #0
 8004420:	60f8      	str	r0, [r7, #12]
 8004422:	460b      	mov	r3, r1
 8004424:	607a      	str	r2, [r7, #4]
 8004426:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004428:	2300      	movs	r3, #0
 800442a:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800442c:	7afb      	ldrb	r3, [r7, #11]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d103      	bne.n	800443a <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	605a      	str	r2, [r3, #4]
      break;
 8004438:	e002      	b.n	8004440 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	75fb      	strb	r3, [r7, #23]
      break;
 800443e:	bf00      	nop
  }

  return status;
 8004440:	7dfb      	ldrb	r3, [r7, #23]
}
 8004442:	4618      	mov	r0, r3
 8004444:	371c      	adds	r7, #28
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr

0800444e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800444e:	b480      	push	{r7}
 8004450:	b083      	sub	sp, #12
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
 8004456:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e003      	b.n	800446a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	683a      	ldr	r2, [r7, #0]
 8004466:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004468:	2300      	movs	r3, #0
  }
}
 800446a:	4618      	mov	r0, r3
 800446c:	370c      	adds	r7, #12
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
	...

08004478 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 031f 	and.w	r3, r3, #31
 8004488:	2201      	movs	r2, #1
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8004490:	4b0a      	ldr	r3, [pc, #40]	; (80044bc <HAL_EXTI_IRQHandler+0x44>)
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	4013      	ands	r3, r2
 8004498:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d009      	beq.n	80044b4 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 80044a0:	4a06      	ldr	r2, [pc, #24]	; (80044bc <HAL_EXTI_IRQHandler+0x44>)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d002      	beq.n	80044b4 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	4798      	blx	r3
    }
  }
}
 80044b4:	bf00      	nop
 80044b6:	3710      	adds	r7, #16
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	40013c00 	.word	0x40013c00

080044c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b089      	sub	sp, #36	; 0x24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044ca:	2300      	movs	r3, #0
 80044cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044ce:	2300      	movs	r3, #0
 80044d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044d2:	2300      	movs	r3, #0
 80044d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044d6:	2300      	movs	r3, #0
 80044d8:	61fb      	str	r3, [r7, #28]
 80044da:	e159      	b.n	8004790 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044dc:	2201      	movs	r2, #1
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	4013      	ands	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	f040 8148 	bne.w	800478a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	2b01      	cmp	r3, #1
 8004504:	d005      	beq.n	8004512 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800450e:	2b02      	cmp	r3, #2
 8004510:	d130      	bne.n	8004574 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	2203      	movs	r2, #3
 800451e:	fa02 f303 	lsl.w	r3, r2, r3
 8004522:	43db      	mvns	r3, r3
 8004524:	69ba      	ldr	r2, [r7, #24]
 8004526:	4013      	ands	r3, r2
 8004528:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	fa02 f303 	lsl.w	r3, r2, r3
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	4313      	orrs	r3, r2
 800453a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004548:	2201      	movs	r2, #1
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	fa02 f303 	lsl.w	r3, r2, r3
 8004550:	43db      	mvns	r3, r3
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	4013      	ands	r3, r2
 8004556:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	091b      	lsrs	r3, r3, #4
 800455e:	f003 0201 	and.w	r2, r3, #1
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	4313      	orrs	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 0303 	and.w	r3, r3, #3
 800457c:	2b03      	cmp	r3, #3
 800457e:	d017      	beq.n	80045b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	2203      	movs	r2, #3
 800458c:	fa02 f303 	lsl.w	r3, r2, r3
 8004590:	43db      	mvns	r3, r3
 8004592:	69ba      	ldr	r2, [r7, #24]
 8004594:	4013      	ands	r3, r2
 8004596:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	689a      	ldr	r2, [r3, #8]
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f003 0303 	and.w	r3, r3, #3
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d123      	bne.n	8004604 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	08da      	lsrs	r2, r3, #3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3208      	adds	r2, #8
 80045c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	f003 0307 	and.w	r3, r3, #7
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	220f      	movs	r2, #15
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	43db      	mvns	r3, r3
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	4013      	ands	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	691a      	ldr	r2, [r3, #16]
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	f003 0307 	and.w	r3, r3, #7
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	fa02 f303 	lsl.w	r3, r2, r3
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	08da      	lsrs	r2, r3, #3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	3208      	adds	r2, #8
 80045fe:	69b9      	ldr	r1, [r7, #24]
 8004600:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	005b      	lsls	r3, r3, #1
 800460e:	2203      	movs	r2, #3
 8004610:	fa02 f303 	lsl.w	r3, r2, r3
 8004614:	43db      	mvns	r3, r3
 8004616:	69ba      	ldr	r2, [r7, #24]
 8004618:	4013      	ands	r3, r2
 800461a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f003 0203 	and.w	r2, r3, #3
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	4313      	orrs	r3, r2
 8004630:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	69ba      	ldr	r2, [r7, #24]
 8004636:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004640:	2b00      	cmp	r3, #0
 8004642:	f000 80a2 	beq.w	800478a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004646:	2300      	movs	r3, #0
 8004648:	60fb      	str	r3, [r7, #12]
 800464a:	4b57      	ldr	r3, [pc, #348]	; (80047a8 <HAL_GPIO_Init+0x2e8>)
 800464c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800464e:	4a56      	ldr	r2, [pc, #344]	; (80047a8 <HAL_GPIO_Init+0x2e8>)
 8004650:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004654:	6453      	str	r3, [r2, #68]	; 0x44
 8004656:	4b54      	ldr	r3, [pc, #336]	; (80047a8 <HAL_GPIO_Init+0x2e8>)
 8004658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800465a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800465e:	60fb      	str	r3, [r7, #12]
 8004660:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004662:	4a52      	ldr	r2, [pc, #328]	; (80047ac <HAL_GPIO_Init+0x2ec>)
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	089b      	lsrs	r3, r3, #2
 8004668:	3302      	adds	r3, #2
 800466a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800466e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	f003 0303 	and.w	r3, r3, #3
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	220f      	movs	r2, #15
 800467a:	fa02 f303 	lsl.w	r3, r2, r3
 800467e:	43db      	mvns	r3, r3
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	4013      	ands	r3, r2
 8004684:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a49      	ldr	r2, [pc, #292]	; (80047b0 <HAL_GPIO_Init+0x2f0>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d019      	beq.n	80046c2 <HAL_GPIO_Init+0x202>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a48      	ldr	r2, [pc, #288]	; (80047b4 <HAL_GPIO_Init+0x2f4>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d013      	beq.n	80046be <HAL_GPIO_Init+0x1fe>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a47      	ldr	r2, [pc, #284]	; (80047b8 <HAL_GPIO_Init+0x2f8>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d00d      	beq.n	80046ba <HAL_GPIO_Init+0x1fa>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a46      	ldr	r2, [pc, #280]	; (80047bc <HAL_GPIO_Init+0x2fc>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d007      	beq.n	80046b6 <HAL_GPIO_Init+0x1f6>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a45      	ldr	r2, [pc, #276]	; (80047c0 <HAL_GPIO_Init+0x300>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d101      	bne.n	80046b2 <HAL_GPIO_Init+0x1f2>
 80046ae:	2304      	movs	r3, #4
 80046b0:	e008      	b.n	80046c4 <HAL_GPIO_Init+0x204>
 80046b2:	2307      	movs	r3, #7
 80046b4:	e006      	b.n	80046c4 <HAL_GPIO_Init+0x204>
 80046b6:	2303      	movs	r3, #3
 80046b8:	e004      	b.n	80046c4 <HAL_GPIO_Init+0x204>
 80046ba:	2302      	movs	r3, #2
 80046bc:	e002      	b.n	80046c4 <HAL_GPIO_Init+0x204>
 80046be:	2301      	movs	r3, #1
 80046c0:	e000      	b.n	80046c4 <HAL_GPIO_Init+0x204>
 80046c2:	2300      	movs	r3, #0
 80046c4:	69fa      	ldr	r2, [r7, #28]
 80046c6:	f002 0203 	and.w	r2, r2, #3
 80046ca:	0092      	lsls	r2, r2, #2
 80046cc:	4093      	lsls	r3, r2
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046d4:	4935      	ldr	r1, [pc, #212]	; (80047ac <HAL_GPIO_Init+0x2ec>)
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	089b      	lsrs	r3, r3, #2
 80046da:	3302      	adds	r3, #2
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046e2:	4b38      	ldr	r3, [pc, #224]	; (80047c4 <HAL_GPIO_Init+0x304>)
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	43db      	mvns	r3, r3
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	4013      	ands	r3, r2
 80046f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	4313      	orrs	r3, r2
 8004704:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004706:	4a2f      	ldr	r2, [pc, #188]	; (80047c4 <HAL_GPIO_Init+0x304>)
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800470c:	4b2d      	ldr	r3, [pc, #180]	; (80047c4 <HAL_GPIO_Init+0x304>)
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	43db      	mvns	r3, r3
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	4013      	ands	r3, r2
 800471a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	4313      	orrs	r3, r2
 800472e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004730:	4a24      	ldr	r2, [pc, #144]	; (80047c4 <HAL_GPIO_Init+0x304>)
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004736:	4b23      	ldr	r3, [pc, #140]	; (80047c4 <HAL_GPIO_Init+0x304>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	43db      	mvns	r3, r3
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4013      	ands	r3, r2
 8004744:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	4313      	orrs	r3, r2
 8004758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800475a:	4a1a      	ldr	r2, [pc, #104]	; (80047c4 <HAL_GPIO_Init+0x304>)
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004760:	4b18      	ldr	r3, [pc, #96]	; (80047c4 <HAL_GPIO_Init+0x304>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	43db      	mvns	r3, r3
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	4013      	ands	r3, r2
 800476e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004784:	4a0f      	ldr	r2, [pc, #60]	; (80047c4 <HAL_GPIO_Init+0x304>)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	3301      	adds	r3, #1
 800478e:	61fb      	str	r3, [r7, #28]
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	2b0f      	cmp	r3, #15
 8004794:	f67f aea2 	bls.w	80044dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004798:	bf00      	nop
 800479a:	bf00      	nop
 800479c:	3724      	adds	r7, #36	; 0x24
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	40023800 	.word	0x40023800
 80047ac:	40013800 	.word	0x40013800
 80047b0:	40020000 	.word	0x40020000
 80047b4:	40020400 	.word	0x40020400
 80047b8:	40020800 	.word	0x40020800
 80047bc:	40020c00 	.word	0x40020c00
 80047c0:	40021000 	.word	0x40021000
 80047c4:	40013c00 	.word	0x40013c00

080047c8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b087      	sub	sp, #28
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80047da:	2300      	movs	r3, #0
 80047dc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047de:	2300      	movs	r3, #0
 80047e0:	617b      	str	r3, [r7, #20]
 80047e2:	e0bb      	b.n	800495c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80047e4:	2201      	movs	r2, #1
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ec:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	4013      	ands	r3, r2
 80047f4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80047f6:	68fa      	ldr	r2, [r7, #12]
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	f040 80ab 	bne.w	8004956 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004800:	4a5c      	ldr	r2, [pc, #368]	; (8004974 <HAL_GPIO_DeInit+0x1ac>)
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	089b      	lsrs	r3, r3, #2
 8004806:	3302      	adds	r3, #2
 8004808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800480c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	f003 0303 	and.w	r3, r3, #3
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	220f      	movs	r2, #15
 8004818:	fa02 f303 	lsl.w	r3, r2, r3
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	4013      	ands	r3, r2
 8004820:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a54      	ldr	r2, [pc, #336]	; (8004978 <HAL_GPIO_DeInit+0x1b0>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d019      	beq.n	800485e <HAL_GPIO_DeInit+0x96>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a53      	ldr	r2, [pc, #332]	; (800497c <HAL_GPIO_DeInit+0x1b4>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d013      	beq.n	800485a <HAL_GPIO_DeInit+0x92>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a52      	ldr	r2, [pc, #328]	; (8004980 <HAL_GPIO_DeInit+0x1b8>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d00d      	beq.n	8004856 <HAL_GPIO_DeInit+0x8e>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a51      	ldr	r2, [pc, #324]	; (8004984 <HAL_GPIO_DeInit+0x1bc>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d007      	beq.n	8004852 <HAL_GPIO_DeInit+0x8a>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a50      	ldr	r2, [pc, #320]	; (8004988 <HAL_GPIO_DeInit+0x1c0>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d101      	bne.n	800484e <HAL_GPIO_DeInit+0x86>
 800484a:	2304      	movs	r3, #4
 800484c:	e008      	b.n	8004860 <HAL_GPIO_DeInit+0x98>
 800484e:	2307      	movs	r3, #7
 8004850:	e006      	b.n	8004860 <HAL_GPIO_DeInit+0x98>
 8004852:	2303      	movs	r3, #3
 8004854:	e004      	b.n	8004860 <HAL_GPIO_DeInit+0x98>
 8004856:	2302      	movs	r3, #2
 8004858:	e002      	b.n	8004860 <HAL_GPIO_DeInit+0x98>
 800485a:	2301      	movs	r3, #1
 800485c:	e000      	b.n	8004860 <HAL_GPIO_DeInit+0x98>
 800485e:	2300      	movs	r3, #0
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	f002 0203 	and.w	r2, r2, #3
 8004866:	0092      	lsls	r2, r2, #2
 8004868:	4093      	lsls	r3, r2
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	429a      	cmp	r2, r3
 800486e:	d132      	bne.n	80048d6 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004870:	4b46      	ldr	r3, [pc, #280]	; (800498c <HAL_GPIO_DeInit+0x1c4>)
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	43db      	mvns	r3, r3
 8004878:	4944      	ldr	r1, [pc, #272]	; (800498c <HAL_GPIO_DeInit+0x1c4>)
 800487a:	4013      	ands	r3, r2
 800487c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800487e:	4b43      	ldr	r3, [pc, #268]	; (800498c <HAL_GPIO_DeInit+0x1c4>)
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	43db      	mvns	r3, r3
 8004886:	4941      	ldr	r1, [pc, #260]	; (800498c <HAL_GPIO_DeInit+0x1c4>)
 8004888:	4013      	ands	r3, r2
 800488a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800488c:	4b3f      	ldr	r3, [pc, #252]	; (800498c <HAL_GPIO_DeInit+0x1c4>)
 800488e:	68da      	ldr	r2, [r3, #12]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	43db      	mvns	r3, r3
 8004894:	493d      	ldr	r1, [pc, #244]	; (800498c <HAL_GPIO_DeInit+0x1c4>)
 8004896:	4013      	ands	r3, r2
 8004898:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800489a:	4b3c      	ldr	r3, [pc, #240]	; (800498c <HAL_GPIO_DeInit+0x1c4>)
 800489c:	689a      	ldr	r2, [r3, #8]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	43db      	mvns	r3, r3
 80048a2:	493a      	ldr	r1, [pc, #232]	; (800498c <HAL_GPIO_DeInit+0x1c4>)
 80048a4:	4013      	ands	r3, r2
 80048a6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f003 0303 	and.w	r3, r3, #3
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	220f      	movs	r2, #15
 80048b2:	fa02 f303 	lsl.w	r3, r2, r3
 80048b6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80048b8:	4a2e      	ldr	r2, [pc, #184]	; (8004974 <HAL_GPIO_DeInit+0x1ac>)
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	089b      	lsrs	r3, r3, #2
 80048be:	3302      	adds	r3, #2
 80048c0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	43da      	mvns	r2, r3
 80048c8:	482a      	ldr	r0, [pc, #168]	; (8004974 <HAL_GPIO_DeInit+0x1ac>)
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	089b      	lsrs	r3, r3, #2
 80048ce:	400a      	ands	r2, r1
 80048d0:	3302      	adds	r3, #2
 80048d2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	2103      	movs	r1, #3
 80048e0:	fa01 f303 	lsl.w	r3, r1, r3
 80048e4:	43db      	mvns	r3, r3
 80048e6:	401a      	ands	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	08da      	lsrs	r2, r3, #3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	3208      	adds	r2, #8
 80048f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f003 0307 	and.w	r3, r3, #7
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	220f      	movs	r2, #15
 8004902:	fa02 f303 	lsl.w	r3, r2, r3
 8004906:	43db      	mvns	r3, r3
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	08d2      	lsrs	r2, r2, #3
 800490c:	4019      	ands	r1, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	3208      	adds	r2, #8
 8004912:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	68da      	ldr	r2, [r3, #12]
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	005b      	lsls	r3, r3, #1
 800491e:	2103      	movs	r1, #3
 8004920:	fa01 f303 	lsl.w	r3, r1, r3
 8004924:	43db      	mvns	r3, r3
 8004926:	401a      	ands	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685a      	ldr	r2, [r3, #4]
 8004930:	2101      	movs	r1, #1
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	fa01 f303 	lsl.w	r3, r1, r3
 8004938:	43db      	mvns	r3, r3
 800493a:	401a      	ands	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689a      	ldr	r2, [r3, #8]
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	005b      	lsls	r3, r3, #1
 8004948:	2103      	movs	r1, #3
 800494a:	fa01 f303 	lsl.w	r3, r1, r3
 800494e:	43db      	mvns	r3, r3
 8004950:	401a      	ands	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	3301      	adds	r3, #1
 800495a:	617b      	str	r3, [r7, #20]
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	2b0f      	cmp	r3, #15
 8004960:	f67f af40 	bls.w	80047e4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004964:	bf00      	nop
 8004966:	bf00      	nop
 8004968:	371c      	adds	r7, #28
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	40013800 	.word	0x40013800
 8004978:	40020000 	.word	0x40020000
 800497c:	40020400 	.word	0x40020400
 8004980:	40020800 	.word	0x40020800
 8004984:	40020c00 	.word	0x40020c00
 8004988:	40021000 	.word	0x40021000
 800498c:	40013c00 	.word	0x40013c00

08004990 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	460b      	mov	r3, r1
 800499a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	887b      	ldrh	r3, [r7, #2]
 80049a2:	4013      	ands	r3, r2
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d002      	beq.n	80049ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80049a8:	2301      	movs	r3, #1
 80049aa:	73fb      	strb	r3, [r7, #15]
 80049ac:	e001      	b.n	80049b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049ae:	2300      	movs	r3, #0
 80049b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	460b      	mov	r3, r1
 80049ca:	807b      	strh	r3, [r7, #2]
 80049cc:	4613      	mov	r3, r2
 80049ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049d0:	787b      	ldrb	r3, [r7, #1]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d003      	beq.n	80049de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049d6:	887a      	ldrh	r2, [r7, #2]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049dc:	e003      	b.n	80049e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049de:	887b      	ldrh	r3, [r7, #2]
 80049e0:	041a      	lsls	r2, r3, #16
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	619a      	str	r2, [r3, #24]
}
 80049e6:	bf00      	nop
 80049e8:	370c      	adds	r7, #12
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr

080049f2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049f2:	b480      	push	{r7}
 80049f4:	b085      	sub	sp, #20
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
 80049fa:	460b      	mov	r3, r1
 80049fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004a04:	887a      	ldrh	r2, [r7, #2]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	4013      	ands	r3, r2
 8004a0a:	041a      	lsls	r2, r3, #16
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	43d9      	mvns	r1, r3
 8004a10:	887b      	ldrh	r3, [r7, #2]
 8004a12:	400b      	ands	r3, r1
 8004a14:	431a      	orrs	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	619a      	str	r2, [r3, #24]
}
 8004a1a:	bf00      	nop
 8004a1c:	3714      	adds	r7, #20
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
	...

08004a28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b086      	sub	sp, #24
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e267      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0301 	and.w	r3, r3, #1
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d075      	beq.n	8004b32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a46:	4b88      	ldr	r3, [pc, #544]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 030c 	and.w	r3, r3, #12
 8004a4e:	2b04      	cmp	r3, #4
 8004a50:	d00c      	beq.n	8004a6c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a52:	4b85      	ldr	r3, [pc, #532]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a5a:	2b08      	cmp	r3, #8
 8004a5c:	d112      	bne.n	8004a84 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a5e:	4b82      	ldr	r3, [pc, #520]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a6a:	d10b      	bne.n	8004a84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a6c:	4b7e      	ldr	r3, [pc, #504]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d05b      	beq.n	8004b30 <HAL_RCC_OscConfig+0x108>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d157      	bne.n	8004b30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e242      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a8c:	d106      	bne.n	8004a9c <HAL_RCC_OscConfig+0x74>
 8004a8e:	4b76      	ldr	r3, [pc, #472]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a75      	ldr	r2, [pc, #468]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004a94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a98:	6013      	str	r3, [r2, #0]
 8004a9a:	e01d      	b.n	8004ad8 <HAL_RCC_OscConfig+0xb0>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004aa4:	d10c      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x98>
 8004aa6:	4b70      	ldr	r3, [pc, #448]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a6f      	ldr	r2, [pc, #444]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004aac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ab0:	6013      	str	r3, [r2, #0]
 8004ab2:	4b6d      	ldr	r3, [pc, #436]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a6c      	ldr	r2, [pc, #432]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004ab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004abc:	6013      	str	r3, [r2, #0]
 8004abe:	e00b      	b.n	8004ad8 <HAL_RCC_OscConfig+0xb0>
 8004ac0:	4b69      	ldr	r3, [pc, #420]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a68      	ldr	r2, [pc, #416]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004ac6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aca:	6013      	str	r3, [r2, #0]
 8004acc:	4b66      	ldr	r3, [pc, #408]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a65      	ldr	r2, [pc, #404]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004ad2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ad6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d013      	beq.n	8004b08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae0:	f7ff fb5a 	bl	8004198 <HAL_GetTick>
 8004ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ae6:	e008      	b.n	8004afa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ae8:	f7ff fb56 	bl	8004198 <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	2b64      	cmp	r3, #100	; 0x64
 8004af4:	d901      	bls.n	8004afa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e207      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004afa:	4b5b      	ldr	r3, [pc, #364]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d0f0      	beq.n	8004ae8 <HAL_RCC_OscConfig+0xc0>
 8004b06:	e014      	b.n	8004b32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b08:	f7ff fb46 	bl	8004198 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b10:	f7ff fb42 	bl	8004198 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b64      	cmp	r3, #100	; 0x64
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e1f3      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b22:	4b51      	ldr	r3, [pc, #324]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1f0      	bne.n	8004b10 <HAL_RCC_OscConfig+0xe8>
 8004b2e:	e000      	b.n	8004b32 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d063      	beq.n	8004c06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b3e:	4b4a      	ldr	r3, [pc, #296]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 030c 	and.w	r3, r3, #12
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00b      	beq.n	8004b62 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b4a:	4b47      	ldr	r3, [pc, #284]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b52:	2b08      	cmp	r3, #8
 8004b54:	d11c      	bne.n	8004b90 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b56:	4b44      	ldr	r3, [pc, #272]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d116      	bne.n	8004b90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b62:	4b41      	ldr	r3, [pc, #260]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d005      	beq.n	8004b7a <HAL_RCC_OscConfig+0x152>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d001      	beq.n	8004b7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e1c7      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b7a:	4b3b      	ldr	r3, [pc, #236]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	4937      	ldr	r1, [pc, #220]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b8e:	e03a      	b.n	8004c06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d020      	beq.n	8004bda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b98:	4b34      	ldr	r3, [pc, #208]	; (8004c6c <HAL_RCC_OscConfig+0x244>)
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b9e:	f7ff fafb 	bl	8004198 <HAL_GetTick>
 8004ba2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ba4:	e008      	b.n	8004bb8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ba6:	f7ff faf7 	bl	8004198 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d901      	bls.n	8004bb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e1a8      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bb8:	4b2b      	ldr	r3, [pc, #172]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0302 	and.w	r3, r3, #2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d0f0      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bc4:	4b28      	ldr	r3, [pc, #160]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	691b      	ldr	r3, [r3, #16]
 8004bd0:	00db      	lsls	r3, r3, #3
 8004bd2:	4925      	ldr	r1, [pc, #148]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	600b      	str	r3, [r1, #0]
 8004bd8:	e015      	b.n	8004c06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bda:	4b24      	ldr	r3, [pc, #144]	; (8004c6c <HAL_RCC_OscConfig+0x244>)
 8004bdc:	2200      	movs	r2, #0
 8004bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be0:	f7ff fada 	bl	8004198 <HAL_GetTick>
 8004be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004be6:	e008      	b.n	8004bfa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004be8:	f7ff fad6 	bl	8004198 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e187      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bfa:	4b1b      	ldr	r3, [pc, #108]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1f0      	bne.n	8004be8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0308 	and.w	r3, r3, #8
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d036      	beq.n	8004c80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	695b      	ldr	r3, [r3, #20]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d016      	beq.n	8004c48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c1a:	4b15      	ldr	r3, [pc, #84]	; (8004c70 <HAL_RCC_OscConfig+0x248>)
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c20:	f7ff faba 	bl	8004198 <HAL_GetTick>
 8004c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c26:	e008      	b.n	8004c3a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c28:	f7ff fab6 	bl	8004198 <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d901      	bls.n	8004c3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e167      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c3a:	4b0b      	ldr	r3, [pc, #44]	; (8004c68 <HAL_RCC_OscConfig+0x240>)
 8004c3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d0f0      	beq.n	8004c28 <HAL_RCC_OscConfig+0x200>
 8004c46:	e01b      	b.n	8004c80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c48:	4b09      	ldr	r3, [pc, #36]	; (8004c70 <HAL_RCC_OscConfig+0x248>)
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c4e:	f7ff faa3 	bl	8004198 <HAL_GetTick>
 8004c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c54:	e00e      	b.n	8004c74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c56:	f7ff fa9f 	bl	8004198 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d907      	bls.n	8004c74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e150      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
 8004c68:	40023800 	.word	0x40023800
 8004c6c:	42470000 	.word	0x42470000
 8004c70:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c74:	4b88      	ldr	r3, [pc, #544]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004c76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1ea      	bne.n	8004c56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0304 	and.w	r3, r3, #4
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f000 8097 	beq.w	8004dbc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c92:	4b81      	ldr	r3, [pc, #516]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d10f      	bne.n	8004cbe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	60bb      	str	r3, [r7, #8]
 8004ca2:	4b7d      	ldr	r3, [pc, #500]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca6:	4a7c      	ldr	r2, [pc, #496]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004ca8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cac:	6413      	str	r3, [r2, #64]	; 0x40
 8004cae:	4b7a      	ldr	r3, [pc, #488]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb6:	60bb      	str	r3, [r7, #8]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cbe:	4b77      	ldr	r3, [pc, #476]	; (8004e9c <HAL_RCC_OscConfig+0x474>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d118      	bne.n	8004cfc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cca:	4b74      	ldr	r3, [pc, #464]	; (8004e9c <HAL_RCC_OscConfig+0x474>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a73      	ldr	r2, [pc, #460]	; (8004e9c <HAL_RCC_OscConfig+0x474>)
 8004cd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cd6:	f7ff fa5f 	bl	8004198 <HAL_GetTick>
 8004cda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cdc:	e008      	b.n	8004cf0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cde:	f7ff fa5b 	bl	8004198 <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d901      	bls.n	8004cf0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e10c      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cf0:	4b6a      	ldr	r3, [pc, #424]	; (8004e9c <HAL_RCC_OscConfig+0x474>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d0f0      	beq.n	8004cde <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d106      	bne.n	8004d12 <HAL_RCC_OscConfig+0x2ea>
 8004d04:	4b64      	ldr	r3, [pc, #400]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d08:	4a63      	ldr	r2, [pc, #396]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d0a:	f043 0301 	orr.w	r3, r3, #1
 8004d0e:	6713      	str	r3, [r2, #112]	; 0x70
 8004d10:	e01c      	b.n	8004d4c <HAL_RCC_OscConfig+0x324>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	2b05      	cmp	r3, #5
 8004d18:	d10c      	bne.n	8004d34 <HAL_RCC_OscConfig+0x30c>
 8004d1a:	4b5f      	ldr	r3, [pc, #380]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d1e:	4a5e      	ldr	r2, [pc, #376]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d20:	f043 0304 	orr.w	r3, r3, #4
 8004d24:	6713      	str	r3, [r2, #112]	; 0x70
 8004d26:	4b5c      	ldr	r3, [pc, #368]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d2a:	4a5b      	ldr	r2, [pc, #364]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d2c:	f043 0301 	orr.w	r3, r3, #1
 8004d30:	6713      	str	r3, [r2, #112]	; 0x70
 8004d32:	e00b      	b.n	8004d4c <HAL_RCC_OscConfig+0x324>
 8004d34:	4b58      	ldr	r3, [pc, #352]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d38:	4a57      	ldr	r2, [pc, #348]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d3a:	f023 0301 	bic.w	r3, r3, #1
 8004d3e:	6713      	str	r3, [r2, #112]	; 0x70
 8004d40:	4b55      	ldr	r3, [pc, #340]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d44:	4a54      	ldr	r2, [pc, #336]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d46:	f023 0304 	bic.w	r3, r3, #4
 8004d4a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d015      	beq.n	8004d80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d54:	f7ff fa20 	bl	8004198 <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d5a:	e00a      	b.n	8004d72 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d5c:	f7ff fa1c 	bl	8004198 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e0cb      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d72:	4b49      	ldr	r3, [pc, #292]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d76:	f003 0302 	and.w	r3, r3, #2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d0ee      	beq.n	8004d5c <HAL_RCC_OscConfig+0x334>
 8004d7e:	e014      	b.n	8004daa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d80:	f7ff fa0a 	bl	8004198 <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d86:	e00a      	b.n	8004d9e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d88:	f7ff fa06 	bl	8004198 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e0b5      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d9e:	4b3e      	ldr	r3, [pc, #248]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1ee      	bne.n	8004d88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004daa:	7dfb      	ldrb	r3, [r7, #23]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d105      	bne.n	8004dbc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004db0:	4b39      	ldr	r3, [pc, #228]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db4:	4a38      	ldr	r2, [pc, #224]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004db6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	f000 80a1 	beq.w	8004f08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004dc6:	4b34      	ldr	r3, [pc, #208]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f003 030c 	and.w	r3, r3, #12
 8004dce:	2b08      	cmp	r3, #8
 8004dd0:	d05c      	beq.n	8004e8c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d141      	bne.n	8004e5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dda:	4b31      	ldr	r3, [pc, #196]	; (8004ea0 <HAL_RCC_OscConfig+0x478>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de0:	f7ff f9da 	bl	8004198 <HAL_GetTick>
 8004de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004de6:	e008      	b.n	8004dfa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004de8:	f7ff f9d6 	bl	8004198 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e087      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dfa:	4b27      	ldr	r3, [pc, #156]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d1f0      	bne.n	8004de8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	69da      	ldr	r2, [r3, #28]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e14:	019b      	lsls	r3, r3, #6
 8004e16:	431a      	orrs	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e1c:	085b      	lsrs	r3, r3, #1
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	041b      	lsls	r3, r3, #16
 8004e22:	431a      	orrs	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e28:	061b      	lsls	r3, r3, #24
 8004e2a:	491b      	ldr	r1, [pc, #108]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e30:	4b1b      	ldr	r3, [pc, #108]	; (8004ea0 <HAL_RCC_OscConfig+0x478>)
 8004e32:	2201      	movs	r2, #1
 8004e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e36:	f7ff f9af 	bl	8004198 <HAL_GetTick>
 8004e3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e3c:	e008      	b.n	8004e50 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e3e:	f7ff f9ab 	bl	8004198 <HAL_GetTick>
 8004e42:	4602      	mov	r2, r0
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d901      	bls.n	8004e50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	e05c      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e50:	4b11      	ldr	r3, [pc, #68]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d0f0      	beq.n	8004e3e <HAL_RCC_OscConfig+0x416>
 8004e5c:	e054      	b.n	8004f08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e5e:	4b10      	ldr	r3, [pc, #64]	; (8004ea0 <HAL_RCC_OscConfig+0x478>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e64:	f7ff f998 	bl	8004198 <HAL_GetTick>
 8004e68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e6a:	e008      	b.n	8004e7e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e6c:	f7ff f994 	bl	8004198 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e045      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e7e:	4b06      	ldr	r3, [pc, #24]	; (8004e98 <HAL_RCC_OscConfig+0x470>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1f0      	bne.n	8004e6c <HAL_RCC_OscConfig+0x444>
 8004e8a:	e03d      	b.n	8004f08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d107      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e038      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
 8004e98:	40023800 	.word	0x40023800
 8004e9c:	40007000 	.word	0x40007000
 8004ea0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ea4:	4b1b      	ldr	r3, [pc, #108]	; (8004f14 <HAL_RCC_OscConfig+0x4ec>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d028      	beq.n	8004f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d121      	bne.n	8004f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d11a      	bne.n	8004f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004eda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d111      	bne.n	8004f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eea:	085b      	lsrs	r3, r3, #1
 8004eec:	3b01      	subs	r3, #1
 8004eee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d107      	bne.n	8004f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004efe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d001      	beq.n	8004f08 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e000      	b.n	8004f0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3718      	adds	r7, #24
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	40023800 	.word	0x40023800

08004f18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d101      	bne.n	8004f2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e0cc      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f2c:	4b68      	ldr	r3, [pc, #416]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0307 	and.w	r3, r3, #7
 8004f34:	683a      	ldr	r2, [r7, #0]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d90c      	bls.n	8004f54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f3a:	4b65      	ldr	r3, [pc, #404]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f3c:	683a      	ldr	r2, [r7, #0]
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f42:	4b63      	ldr	r3, [pc, #396]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d001      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e0b8      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d020      	beq.n	8004fa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0304 	and.w	r3, r3, #4
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d005      	beq.n	8004f78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f6c:	4b59      	ldr	r3, [pc, #356]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	4a58      	ldr	r2, [pc, #352]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0308 	and.w	r3, r3, #8
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d005      	beq.n	8004f90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f84:	4b53      	ldr	r3, [pc, #332]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	4a52      	ldr	r2, [pc, #328]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f90:	4b50      	ldr	r3, [pc, #320]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	494d      	ldr	r1, [pc, #308]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d044      	beq.n	8005038 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d107      	bne.n	8004fc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fb6:	4b47      	ldr	r3, [pc, #284]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d119      	bne.n	8004ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e07f      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d003      	beq.n	8004fd6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fd2:	2b03      	cmp	r3, #3
 8004fd4:	d107      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fd6:	4b3f      	ldr	r3, [pc, #252]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d109      	bne.n	8004ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e06f      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe6:	4b3b      	ldr	r3, [pc, #236]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e067      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ff6:	4b37      	ldr	r3, [pc, #220]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f023 0203 	bic.w	r2, r3, #3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	4934      	ldr	r1, [pc, #208]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005004:	4313      	orrs	r3, r2
 8005006:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005008:	f7ff f8c6 	bl	8004198 <HAL_GetTick>
 800500c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800500e:	e00a      	b.n	8005026 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005010:	f7ff f8c2 	bl	8004198 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	f241 3288 	movw	r2, #5000	; 0x1388
 800501e:	4293      	cmp	r3, r2
 8005020:	d901      	bls.n	8005026 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e04f      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005026:	4b2b      	ldr	r3, [pc, #172]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 020c 	and.w	r2, r3, #12
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	429a      	cmp	r2, r3
 8005036:	d1eb      	bne.n	8005010 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005038:	4b25      	ldr	r3, [pc, #148]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0307 	and.w	r3, r3, #7
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	429a      	cmp	r2, r3
 8005044:	d20c      	bcs.n	8005060 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005046:	4b22      	ldr	r3, [pc, #136]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005048:	683a      	ldr	r2, [r7, #0]
 800504a:	b2d2      	uxtb	r2, r2
 800504c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800504e:	4b20      	ldr	r3, [pc, #128]	; (80050d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0307 	and.w	r3, r3, #7
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	429a      	cmp	r2, r3
 800505a:	d001      	beq.n	8005060 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e032      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0304 	and.w	r3, r3, #4
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800506c:	4b19      	ldr	r3, [pc, #100]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	4916      	ldr	r1, [pc, #88]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 800507a:	4313      	orrs	r3, r2
 800507c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0308 	and.w	r3, r3, #8
 8005086:	2b00      	cmp	r3, #0
 8005088:	d009      	beq.n	800509e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800508a:	4b12      	ldr	r3, [pc, #72]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	490e      	ldr	r1, [pc, #56]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 800509a:	4313      	orrs	r3, r2
 800509c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800509e:	f000 f821 	bl	80050e4 <HAL_RCC_GetSysClockFreq>
 80050a2:	4602      	mov	r2, r0
 80050a4:	4b0b      	ldr	r3, [pc, #44]	; (80050d4 <HAL_RCC_ClockConfig+0x1bc>)
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	091b      	lsrs	r3, r3, #4
 80050aa:	f003 030f 	and.w	r3, r3, #15
 80050ae:	490a      	ldr	r1, [pc, #40]	; (80050d8 <HAL_RCC_ClockConfig+0x1c0>)
 80050b0:	5ccb      	ldrb	r3, [r1, r3]
 80050b2:	fa22 f303 	lsr.w	r3, r2, r3
 80050b6:	4a09      	ldr	r2, [pc, #36]	; (80050dc <HAL_RCC_ClockConfig+0x1c4>)
 80050b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80050ba:	4b09      	ldr	r3, [pc, #36]	; (80050e0 <HAL_RCC_ClockConfig+0x1c8>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4618      	mov	r0, r3
 80050c0:	f7ff f826 	bl	8004110 <HAL_InitTick>

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	40023c00 	.word	0x40023c00
 80050d4:	40023800 	.word	0x40023800
 80050d8:	0800a4f4 	.word	0x0800a4f4
 80050dc:	2000000c 	.word	0x2000000c
 80050e0:	20000024 	.word	0x20000024

080050e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050e8:	b094      	sub	sp, #80	; 0x50
 80050ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050ec:	2300      	movs	r3, #0
 80050ee:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80050f0:	2300      	movs	r3, #0
 80050f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80050f8:	2300      	movs	r3, #0
 80050fa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050fc:	4b79      	ldr	r3, [pc, #484]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f003 030c 	and.w	r3, r3, #12
 8005104:	2b08      	cmp	r3, #8
 8005106:	d00d      	beq.n	8005124 <HAL_RCC_GetSysClockFreq+0x40>
 8005108:	2b08      	cmp	r3, #8
 800510a:	f200 80e1 	bhi.w	80052d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800510e:	2b00      	cmp	r3, #0
 8005110:	d002      	beq.n	8005118 <HAL_RCC_GetSysClockFreq+0x34>
 8005112:	2b04      	cmp	r3, #4
 8005114:	d003      	beq.n	800511e <HAL_RCC_GetSysClockFreq+0x3a>
 8005116:	e0db      	b.n	80052d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005118:	4b73      	ldr	r3, [pc, #460]	; (80052e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800511a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800511c:	e0db      	b.n	80052d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800511e:	4b73      	ldr	r3, [pc, #460]	; (80052ec <HAL_RCC_GetSysClockFreq+0x208>)
 8005120:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005122:	e0d8      	b.n	80052d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005124:	4b6f      	ldr	r3, [pc, #444]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800512c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800512e:	4b6d      	ldr	r3, [pc, #436]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d063      	beq.n	8005202 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800513a:	4b6a      	ldr	r3, [pc, #424]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	099b      	lsrs	r3, r3, #6
 8005140:	2200      	movs	r2, #0
 8005142:	63bb      	str	r3, [r7, #56]	; 0x38
 8005144:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800514c:	633b      	str	r3, [r7, #48]	; 0x30
 800514e:	2300      	movs	r3, #0
 8005150:	637b      	str	r3, [r7, #52]	; 0x34
 8005152:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005156:	4622      	mov	r2, r4
 8005158:	462b      	mov	r3, r5
 800515a:	f04f 0000 	mov.w	r0, #0
 800515e:	f04f 0100 	mov.w	r1, #0
 8005162:	0159      	lsls	r1, r3, #5
 8005164:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005168:	0150      	lsls	r0, r2, #5
 800516a:	4602      	mov	r2, r0
 800516c:	460b      	mov	r3, r1
 800516e:	4621      	mov	r1, r4
 8005170:	1a51      	subs	r1, r2, r1
 8005172:	6139      	str	r1, [r7, #16]
 8005174:	4629      	mov	r1, r5
 8005176:	eb63 0301 	sbc.w	r3, r3, r1
 800517a:	617b      	str	r3, [r7, #20]
 800517c:	f04f 0200 	mov.w	r2, #0
 8005180:	f04f 0300 	mov.w	r3, #0
 8005184:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005188:	4659      	mov	r1, fp
 800518a:	018b      	lsls	r3, r1, #6
 800518c:	4651      	mov	r1, sl
 800518e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005192:	4651      	mov	r1, sl
 8005194:	018a      	lsls	r2, r1, #6
 8005196:	4651      	mov	r1, sl
 8005198:	ebb2 0801 	subs.w	r8, r2, r1
 800519c:	4659      	mov	r1, fp
 800519e:	eb63 0901 	sbc.w	r9, r3, r1
 80051a2:	f04f 0200 	mov.w	r2, #0
 80051a6:	f04f 0300 	mov.w	r3, #0
 80051aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051b6:	4690      	mov	r8, r2
 80051b8:	4699      	mov	r9, r3
 80051ba:	4623      	mov	r3, r4
 80051bc:	eb18 0303 	adds.w	r3, r8, r3
 80051c0:	60bb      	str	r3, [r7, #8]
 80051c2:	462b      	mov	r3, r5
 80051c4:	eb49 0303 	adc.w	r3, r9, r3
 80051c8:	60fb      	str	r3, [r7, #12]
 80051ca:	f04f 0200 	mov.w	r2, #0
 80051ce:	f04f 0300 	mov.w	r3, #0
 80051d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051d6:	4629      	mov	r1, r5
 80051d8:	024b      	lsls	r3, r1, #9
 80051da:	4621      	mov	r1, r4
 80051dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051e0:	4621      	mov	r1, r4
 80051e2:	024a      	lsls	r2, r1, #9
 80051e4:	4610      	mov	r0, r2
 80051e6:	4619      	mov	r1, r3
 80051e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051ea:	2200      	movs	r2, #0
 80051ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80051ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80051f4:	f7fb fce0 	bl	8000bb8 <__aeabi_uldivmod>
 80051f8:	4602      	mov	r2, r0
 80051fa:	460b      	mov	r3, r1
 80051fc:	4613      	mov	r3, r2
 80051fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005200:	e058      	b.n	80052b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005202:	4b38      	ldr	r3, [pc, #224]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	099b      	lsrs	r3, r3, #6
 8005208:	2200      	movs	r2, #0
 800520a:	4618      	mov	r0, r3
 800520c:	4611      	mov	r1, r2
 800520e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005212:	623b      	str	r3, [r7, #32]
 8005214:	2300      	movs	r3, #0
 8005216:	627b      	str	r3, [r7, #36]	; 0x24
 8005218:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800521c:	4642      	mov	r2, r8
 800521e:	464b      	mov	r3, r9
 8005220:	f04f 0000 	mov.w	r0, #0
 8005224:	f04f 0100 	mov.w	r1, #0
 8005228:	0159      	lsls	r1, r3, #5
 800522a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800522e:	0150      	lsls	r0, r2, #5
 8005230:	4602      	mov	r2, r0
 8005232:	460b      	mov	r3, r1
 8005234:	4641      	mov	r1, r8
 8005236:	ebb2 0a01 	subs.w	sl, r2, r1
 800523a:	4649      	mov	r1, r9
 800523c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005240:	f04f 0200 	mov.w	r2, #0
 8005244:	f04f 0300 	mov.w	r3, #0
 8005248:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800524c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005250:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005254:	ebb2 040a 	subs.w	r4, r2, sl
 8005258:	eb63 050b 	sbc.w	r5, r3, fp
 800525c:	f04f 0200 	mov.w	r2, #0
 8005260:	f04f 0300 	mov.w	r3, #0
 8005264:	00eb      	lsls	r3, r5, #3
 8005266:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800526a:	00e2      	lsls	r2, r4, #3
 800526c:	4614      	mov	r4, r2
 800526e:	461d      	mov	r5, r3
 8005270:	4643      	mov	r3, r8
 8005272:	18e3      	adds	r3, r4, r3
 8005274:	603b      	str	r3, [r7, #0]
 8005276:	464b      	mov	r3, r9
 8005278:	eb45 0303 	adc.w	r3, r5, r3
 800527c:	607b      	str	r3, [r7, #4]
 800527e:	f04f 0200 	mov.w	r2, #0
 8005282:	f04f 0300 	mov.w	r3, #0
 8005286:	e9d7 4500 	ldrd	r4, r5, [r7]
 800528a:	4629      	mov	r1, r5
 800528c:	028b      	lsls	r3, r1, #10
 800528e:	4621      	mov	r1, r4
 8005290:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005294:	4621      	mov	r1, r4
 8005296:	028a      	lsls	r2, r1, #10
 8005298:	4610      	mov	r0, r2
 800529a:	4619      	mov	r1, r3
 800529c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800529e:	2200      	movs	r2, #0
 80052a0:	61bb      	str	r3, [r7, #24]
 80052a2:	61fa      	str	r2, [r7, #28]
 80052a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052a8:	f7fb fc86 	bl	8000bb8 <__aeabi_uldivmod>
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	4613      	mov	r3, r2
 80052b2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80052b4:	4b0b      	ldr	r3, [pc, #44]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	0c1b      	lsrs	r3, r3, #16
 80052ba:	f003 0303 	and.w	r3, r3, #3
 80052be:	3301      	adds	r3, #1
 80052c0:	005b      	lsls	r3, r3, #1
 80052c2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80052c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052ce:	e002      	b.n	80052d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052d0:	4b05      	ldr	r3, [pc, #20]	; (80052e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80052d2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3750      	adds	r7, #80	; 0x50
 80052dc:	46bd      	mov	sp, r7
 80052de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052e2:	bf00      	nop
 80052e4:	40023800 	.word	0x40023800
 80052e8:	00f42400 	.word	0x00f42400
 80052ec:	007a1200 	.word	0x007a1200

080052f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052f0:	b480      	push	{r7}
 80052f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052f4:	4b03      	ldr	r3, [pc, #12]	; (8005304 <HAL_RCC_GetHCLKFreq+0x14>)
 80052f6:	681b      	ldr	r3, [r3, #0]
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	2000000c 	.word	0x2000000c

08005308 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800530c:	f7ff fff0 	bl	80052f0 <HAL_RCC_GetHCLKFreq>
 8005310:	4602      	mov	r2, r0
 8005312:	4b05      	ldr	r3, [pc, #20]	; (8005328 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	0a9b      	lsrs	r3, r3, #10
 8005318:	f003 0307 	and.w	r3, r3, #7
 800531c:	4903      	ldr	r1, [pc, #12]	; (800532c <HAL_RCC_GetPCLK1Freq+0x24>)
 800531e:	5ccb      	ldrb	r3, [r1, r3]
 8005320:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005324:	4618      	mov	r0, r3
 8005326:	bd80      	pop	{r7, pc}
 8005328:	40023800 	.word	0x40023800
 800532c:	0800a504 	.word	0x0800a504

08005330 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005334:	f7ff ffdc 	bl	80052f0 <HAL_RCC_GetHCLKFreq>
 8005338:	4602      	mov	r2, r0
 800533a:	4b05      	ldr	r3, [pc, #20]	; (8005350 <HAL_RCC_GetPCLK2Freq+0x20>)
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	0b5b      	lsrs	r3, r3, #13
 8005340:	f003 0307 	and.w	r3, r3, #7
 8005344:	4903      	ldr	r1, [pc, #12]	; (8005354 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005346:	5ccb      	ldrb	r3, [r1, r3]
 8005348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800534c:	4618      	mov	r0, r3
 800534e:	bd80      	pop	{r7, pc}
 8005350:	40023800 	.word	0x40023800
 8005354:	0800a504 	.word	0x0800a504

08005358 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d101      	bne.n	800536a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e07b      	b.n	8005462 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536e:	2b00      	cmp	r3, #0
 8005370:	d108      	bne.n	8005384 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800537a:	d009      	beq.n	8005390 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	61da      	str	r2, [r3, #28]
 8005382:	e005      	b.n	8005390 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d106      	bne.n	80053b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f85d 	bl	800546a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2202      	movs	r2, #2
 80053b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80053d8:	431a      	orrs	r2, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053e2:	431a      	orrs	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	f003 0302 	and.w	r3, r3, #2
 80053ec:	431a      	orrs	r2, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	431a      	orrs	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005400:	431a      	orrs	r2, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	69db      	ldr	r3, [r3, #28]
 8005406:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800540a:	431a      	orrs	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005414:	ea42 0103 	orr.w	r1, r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800541c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	430a      	orrs	r2, r1
 8005426:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	699b      	ldr	r3, [r3, #24]
 800542c:	0c1b      	lsrs	r3, r3, #16
 800542e:	f003 0104 	and.w	r1, r3, #4
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005436:	f003 0210 	and.w	r2, r3, #16
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	430a      	orrs	r2, r1
 8005440:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	69da      	ldr	r2, [r3, #28]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005450:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3708      	adds	r7, #8
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800546a:	b480      	push	{r7}
 800546c:	b083      	sub	sp, #12
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8005472:	bf00      	nop
 8005474:	370c      	adds	r7, #12
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr

0800547e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800547e:	b580      	push	{r7, lr}
 8005480:	b08a      	sub	sp, #40	; 0x28
 8005482:	af00      	add	r7, sp, #0
 8005484:	60f8      	str	r0, [r7, #12]
 8005486:	60b9      	str	r1, [r7, #8]
 8005488:	607a      	str	r2, [r7, #4]
 800548a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800548c:	2301      	movs	r3, #1
 800548e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005490:	f7fe fe82 	bl	8004198 <HAL_GetTick>
 8005494:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800549c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80054a4:	887b      	ldrh	r3, [r7, #2]
 80054a6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054a8:	7ffb      	ldrb	r3, [r7, #31]
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d00c      	beq.n	80054c8 <HAL_SPI_TransmitReceive+0x4a>
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054b4:	d106      	bne.n	80054c4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d102      	bne.n	80054c4 <HAL_SPI_TransmitReceive+0x46>
 80054be:	7ffb      	ldrb	r3, [r7, #31]
 80054c0:	2b04      	cmp	r3, #4
 80054c2:	d001      	beq.n	80054c8 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80054c4:	2302      	movs	r3, #2
 80054c6:	e17f      	b.n	80057c8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d005      	beq.n	80054da <HAL_SPI_TransmitReceive+0x5c>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d002      	beq.n	80054da <HAL_SPI_TransmitReceive+0x5c>
 80054d4:	887b      	ldrh	r3, [r7, #2]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d101      	bne.n	80054de <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e174      	b.n	80057c8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d101      	bne.n	80054ec <HAL_SPI_TransmitReceive+0x6e>
 80054e8:	2302      	movs	r3, #2
 80054ea:	e16d      	b.n	80057c8 <HAL_SPI_TransmitReceive+0x34a>
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b04      	cmp	r3, #4
 80054fe:	d003      	beq.n	8005508 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2205      	movs	r2, #5
 8005504:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	887a      	ldrh	r2, [r7, #2]
 8005518:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	887a      	ldrh	r2, [r7, #2]
 800551e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	68ba      	ldr	r2, [r7, #8]
 8005524:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	887a      	ldrh	r2, [r7, #2]
 800552a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	887a      	ldrh	r2, [r7, #2]
 8005530:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005548:	2b40      	cmp	r3, #64	; 0x40
 800554a:	d007      	beq.n	800555c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800555a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005564:	d17e      	bne.n	8005664 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <HAL_SPI_TransmitReceive+0xf6>
 800556e:	8afb      	ldrh	r3, [r7, #22]
 8005570:	2b01      	cmp	r3, #1
 8005572:	d16c      	bne.n	800564e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005578:	881a      	ldrh	r2, [r3, #0]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005584:	1c9a      	adds	r2, r3, #2
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800558e:	b29b      	uxth	r3, r3
 8005590:	3b01      	subs	r3, #1
 8005592:	b29a      	uxth	r2, r3
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005598:	e059      	b.n	800564e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f003 0302 	and.w	r3, r3, #2
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d11b      	bne.n	80055e0 <HAL_SPI_TransmitReceive+0x162>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d016      	beq.n	80055e0 <HAL_SPI_TransmitReceive+0x162>
 80055b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d113      	bne.n	80055e0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055bc:	881a      	ldrh	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c8:	1c9a      	adds	r2, r3, #2
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055dc:	2300      	movs	r3, #0
 80055de:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d119      	bne.n	8005622 <HAL_SPI_TransmitReceive+0x1a4>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d014      	beq.n	8005622 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68da      	ldr	r2, [r3, #12]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005602:	b292      	uxth	r2, r2
 8005604:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800560a:	1c9a      	adds	r2, r3, #2
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005614:	b29b      	uxth	r3, r3
 8005616:	3b01      	subs	r3, #1
 8005618:	b29a      	uxth	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800561e:	2301      	movs	r3, #1
 8005620:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005622:	f7fe fdb9 	bl	8004198 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800562e:	429a      	cmp	r2, r3
 8005630:	d80d      	bhi.n	800564e <HAL_SPI_TransmitReceive+0x1d0>
 8005632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005638:	d009      	beq.n	800564e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e0bc      	b.n	80057c8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005652:	b29b      	uxth	r3, r3
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1a0      	bne.n	800559a <HAL_SPI_TransmitReceive+0x11c>
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800565c:	b29b      	uxth	r3, r3
 800565e:	2b00      	cmp	r3, #0
 8005660:	d19b      	bne.n	800559a <HAL_SPI_TransmitReceive+0x11c>
 8005662:	e082      	b.n	800576a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d002      	beq.n	8005672 <HAL_SPI_TransmitReceive+0x1f4>
 800566c:	8afb      	ldrh	r3, [r7, #22]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d171      	bne.n	8005756 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	330c      	adds	r3, #12
 800567c:	7812      	ldrb	r2, [r2, #0]
 800567e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005684:	1c5a      	adds	r2, r3, #1
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800568e:	b29b      	uxth	r3, r3
 8005690:	3b01      	subs	r3, #1
 8005692:	b29a      	uxth	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005698:	e05d      	b.n	8005756 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f003 0302 	and.w	r3, r3, #2
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d11c      	bne.n	80056e2 <HAL_SPI_TransmitReceive+0x264>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d017      	beq.n	80056e2 <HAL_SPI_TransmitReceive+0x264>
 80056b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d114      	bne.n	80056e2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	330c      	adds	r3, #12
 80056c2:	7812      	ldrb	r2, [r2, #0]
 80056c4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	3b01      	subs	r3, #1
 80056d8:	b29a      	uxth	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80056de:	2300      	movs	r3, #0
 80056e0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f003 0301 	and.w	r3, r3, #1
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d119      	bne.n	8005724 <HAL_SPI_TransmitReceive+0x2a6>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d014      	beq.n	8005724 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68da      	ldr	r2, [r3, #12]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005716:	b29b      	uxth	r3, r3
 8005718:	3b01      	subs	r3, #1
 800571a:	b29a      	uxth	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005720:	2301      	movs	r3, #1
 8005722:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005724:	f7fe fd38 	bl	8004198 <HAL_GetTick>
 8005728:	4602      	mov	r2, r0
 800572a:	6a3b      	ldr	r3, [r7, #32]
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005730:	429a      	cmp	r2, r3
 8005732:	d803      	bhi.n	800573c <HAL_SPI_TransmitReceive+0x2be>
 8005734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573a:	d102      	bne.n	8005742 <HAL_SPI_TransmitReceive+0x2c4>
 800573c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800573e:	2b00      	cmp	r3, #0
 8005740:	d109      	bne.n	8005756 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e038      	b.n	80057c8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800575a:	b29b      	uxth	r3, r3
 800575c:	2b00      	cmp	r3, #0
 800575e:	d19c      	bne.n	800569a <HAL_SPI_TransmitReceive+0x21c>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005764:	b29b      	uxth	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d197      	bne.n	800569a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800576a:	6a3a      	ldr	r2, [r7, #32]
 800576c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800576e:	68f8      	ldr	r0, [r7, #12]
 8005770:	f000 f8c4 	bl	80058fc <SPI_EndRxTxTransaction>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d008      	beq.n	800578c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2220      	movs	r2, #32
 800577e:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e01d      	b.n	80057c8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d10a      	bne.n	80057aa <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005794:	2300      	movs	r3, #0
 8005796:	613b      	str	r3, [r7, #16]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	613b      	str	r3, [r7, #16]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	613b      	str	r3, [r7, #16]
 80057a8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e000      	b.n	80057c8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80057c6:	2300      	movs	r3, #0
  }
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3728      	adds	r7, #40	; 0x28
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057de:	b2db      	uxtb	r3, r3
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b088      	sub	sp, #32
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	603b      	str	r3, [r7, #0]
 80057f8:	4613      	mov	r3, r2
 80057fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80057fc:	f7fe fccc 	bl	8004198 <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005804:	1a9b      	subs	r3, r3, r2
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	4413      	add	r3, r2
 800580a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800580c:	f7fe fcc4 	bl	8004198 <HAL_GetTick>
 8005810:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005812:	4b39      	ldr	r3, [pc, #228]	; (80058f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	015b      	lsls	r3, r3, #5
 8005818:	0d1b      	lsrs	r3, r3, #20
 800581a:	69fa      	ldr	r2, [r7, #28]
 800581c:	fb02 f303 	mul.w	r3, r2, r3
 8005820:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005822:	e054      	b.n	80058ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582a:	d050      	beq.n	80058ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800582c:	f7fe fcb4 	bl	8004198 <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	69fa      	ldr	r2, [r7, #28]
 8005838:	429a      	cmp	r2, r3
 800583a:	d902      	bls.n	8005842 <SPI_WaitFlagStateUntilTimeout+0x56>
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d13d      	bne.n	80058be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685a      	ldr	r2, [r3, #4]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005850:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800585a:	d111      	bne.n	8005880 <SPI_WaitFlagStateUntilTimeout+0x94>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005864:	d004      	beq.n	8005870 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800586e:	d107      	bne.n	8005880 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800587e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005884:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005888:	d10f      	bne.n	80058aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005898:	601a      	str	r2, [r3, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e017      	b.n	80058ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80058c4:	2300      	movs	r3, #0
 80058c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	3b01      	subs	r3, #1
 80058cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689a      	ldr	r2, [r3, #8]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	4013      	ands	r3, r2
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	429a      	cmp	r2, r3
 80058dc:	bf0c      	ite	eq
 80058de:	2301      	moveq	r3, #1
 80058e0:	2300      	movne	r3, #0
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	461a      	mov	r2, r3
 80058e6:	79fb      	ldrb	r3, [r7, #7]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d19b      	bne.n	8005824 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3720      	adds	r7, #32
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	2000000c 	.word	0x2000000c

080058fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b088      	sub	sp, #32
 8005900:	af02      	add	r7, sp, #8
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	9300      	str	r3, [sp, #0]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	2201      	movs	r2, #1
 8005910:	2102      	movs	r1, #2
 8005912:	68f8      	ldr	r0, [r7, #12]
 8005914:	f7ff ff6a 	bl	80057ec <SPI_WaitFlagStateUntilTimeout>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d007      	beq.n	800592e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005922:	f043 0220 	orr.w	r2, r3, #32
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800592a:	2303      	movs	r3, #3
 800592c:	e032      	b.n	8005994 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800592e:	4b1b      	ldr	r3, [pc, #108]	; (800599c <SPI_EndRxTxTransaction+0xa0>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a1b      	ldr	r2, [pc, #108]	; (80059a0 <SPI_EndRxTxTransaction+0xa4>)
 8005934:	fba2 2303 	umull	r2, r3, r2, r3
 8005938:	0d5b      	lsrs	r3, r3, #21
 800593a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800593e:	fb02 f303 	mul.w	r3, r2, r3
 8005942:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800594c:	d112      	bne.n	8005974 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	2200      	movs	r2, #0
 8005956:	2180      	movs	r1, #128	; 0x80
 8005958:	68f8      	ldr	r0, [r7, #12]
 800595a:	f7ff ff47 	bl	80057ec <SPI_WaitFlagStateUntilTimeout>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d016      	beq.n	8005992 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005968:	f043 0220 	orr.w	r2, r3, #32
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e00f      	b.n	8005994 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00a      	beq.n	8005990 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	3b01      	subs	r3, #1
 800597e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800598a:	2b80      	cmp	r3, #128	; 0x80
 800598c:	d0f2      	beq.n	8005974 <SPI_EndRxTxTransaction+0x78>
 800598e:	e000      	b.n	8005992 <SPI_EndRxTxTransaction+0x96>
        break;
 8005990:	bf00      	nop
  }

  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3718      	adds	r7, #24
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	2000000c 	.word	0x2000000c
 80059a0:	165e9f81 	.word	0x165e9f81

080059a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d101      	bne.n	80059b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e042      	b.n	8005a3c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d106      	bne.n	80059d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f7fd ff08 	bl	80037e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2224      	movs	r2, #36	; 0x24
 80059d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68da      	ldr	r2, [r3, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f973 	bl	8005cd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	691a      	ldr	r2, [r3, #16]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	695a      	ldr	r2, [r3, #20]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68da      	ldr	r2, [r3, #12]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2220      	movs	r2, #32
 8005a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3708      	adds	r7, #8
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b08a      	sub	sp, #40	; 0x28
 8005a48:	af02      	add	r7, sp, #8
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	603b      	str	r3, [r7, #0]
 8005a50:	4613      	mov	r3, r2
 8005a52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a54:	2300      	movs	r3, #0
 8005a56:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	2b20      	cmp	r3, #32
 8005a62:	d175      	bne.n	8005b50 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d002      	beq.n	8005a70 <HAL_UART_Transmit+0x2c>
 8005a6a:	88fb      	ldrh	r3, [r7, #6]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d101      	bne.n	8005a74 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e06e      	b.n	8005b52 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2200      	movs	r2, #0
 8005a78:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2221      	movs	r2, #33	; 0x21
 8005a7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a82:	f7fe fb89 	bl	8004198 <HAL_GetTick>
 8005a86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	88fa      	ldrh	r2, [r7, #6]
 8005a8c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	88fa      	ldrh	r2, [r7, #6]
 8005a92:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a9c:	d108      	bne.n	8005ab0 <HAL_UART_Transmit+0x6c>
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d104      	bne.n	8005ab0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	61bb      	str	r3, [r7, #24]
 8005aae:	e003      	b.n	8005ab8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ab8:	e02e      	b.n	8005b18 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	2180      	movs	r1, #128	; 0x80
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 f848 	bl	8005b5a <UART_WaitOnFlagUntilTimeout>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d005      	beq.n	8005adc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2220      	movs	r2, #32
 8005ad4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	e03a      	b.n	8005b52 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d10b      	bne.n	8005afa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005af0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	3302      	adds	r3, #2
 8005af6:	61bb      	str	r3, [r7, #24]
 8005af8:	e007      	b.n	8005b0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	781a      	ldrb	r2, [r3, #0]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	3301      	adds	r3, #1
 8005b08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	3b01      	subs	r3, #1
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1cb      	bne.n	8005aba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	9300      	str	r3, [sp, #0]
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	2140      	movs	r1, #64	; 0x40
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f000 f814 	bl	8005b5a <UART_WaitOnFlagUntilTimeout>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d005      	beq.n	8005b44 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2220      	movs	r2, #32
 8005b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005b40:	2303      	movs	r3, #3
 8005b42:	e006      	b.n	8005b52 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	e000      	b.n	8005b52 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005b50:	2302      	movs	r3, #2
  }
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3720      	adds	r7, #32
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b086      	sub	sp, #24
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	60f8      	str	r0, [r7, #12]
 8005b62:	60b9      	str	r1, [r7, #8]
 8005b64:	603b      	str	r3, [r7, #0]
 8005b66:	4613      	mov	r3, r2
 8005b68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b6a:	e03b      	b.n	8005be4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b6c:	6a3b      	ldr	r3, [r7, #32]
 8005b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b72:	d037      	beq.n	8005be4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b74:	f7fe fb10 	bl	8004198 <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	6a3a      	ldr	r2, [r7, #32]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d302      	bcc.n	8005b8a <UART_WaitOnFlagUntilTimeout+0x30>
 8005b84:	6a3b      	ldr	r3, [r7, #32]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d101      	bne.n	8005b8e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	e03a      	b.n	8005c04 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f003 0304 	and.w	r3, r3, #4
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d023      	beq.n	8005be4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	2b80      	cmp	r3, #128	; 0x80
 8005ba0:	d020      	beq.n	8005be4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	2b40      	cmp	r3, #64	; 0x40
 8005ba6:	d01d      	beq.n	8005be4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0308 	and.w	r3, r3, #8
 8005bb2:	2b08      	cmp	r3, #8
 8005bb4:	d116      	bne.n	8005be4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	617b      	str	r3, [r7, #20]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	617b      	str	r3, [r7, #20]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	617b      	str	r3, [r7, #20]
 8005bca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 f81d 	bl	8005c0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2208      	movs	r2, #8
 8005bd6:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e00f      	b.n	8005c04 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	4013      	ands	r3, r2
 8005bee:	68ba      	ldr	r2, [r7, #8]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	bf0c      	ite	eq
 8005bf4:	2301      	moveq	r3, #1
 8005bf6:	2300      	movne	r3, #0
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	79fb      	ldrb	r3, [r7, #7]
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d0b4      	beq.n	8005b6c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3718      	adds	r7, #24
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b095      	sub	sp, #84	; 0x54
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	330c      	adds	r3, #12
 8005c1a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c1e:	e853 3f00 	ldrex	r3, [r3]
 8005c22:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	330c      	adds	r3, #12
 8005c32:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c34:	643a      	str	r2, [r7, #64]	; 0x40
 8005c36:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c38:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005c3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005c3c:	e841 2300 	strex	r3, r2, [r1]
 8005c40:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d1e5      	bne.n	8005c14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	3314      	adds	r3, #20
 8005c4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c50:	6a3b      	ldr	r3, [r7, #32]
 8005c52:	e853 3f00 	ldrex	r3, [r3]
 8005c56:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	f023 0301 	bic.w	r3, r3, #1
 8005c5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	3314      	adds	r3, #20
 8005c66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c68:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c70:	e841 2300 	strex	r3, r2, [r1]
 8005c74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1e5      	bne.n	8005c48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d119      	bne.n	8005cb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	330c      	adds	r3, #12
 8005c8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	e853 3f00 	ldrex	r3, [r3]
 8005c92:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	f023 0310 	bic.w	r3, r3, #16
 8005c9a:	647b      	str	r3, [r7, #68]	; 0x44
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	330c      	adds	r3, #12
 8005ca2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ca4:	61ba      	str	r2, [r7, #24]
 8005ca6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca8:	6979      	ldr	r1, [r7, #20]
 8005caa:	69ba      	ldr	r2, [r7, #24]
 8005cac:	e841 2300 	strex	r3, r2, [r1]
 8005cb0:	613b      	str	r3, [r7, #16]
   return(result);
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1e5      	bne.n	8005c84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2220      	movs	r2, #32
 8005cbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005cc6:	bf00      	nop
 8005cc8:	3754      	adds	r7, #84	; 0x54
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
	...

08005cd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005cd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cd8:	b0c0      	sub	sp, #256	; 0x100
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cf0:	68d9      	ldr	r1, [r3, #12]
 8005cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	ea40 0301 	orr.w	r3, r0, r1
 8005cfc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d02:	689a      	ldr	r2, [r3, #8]
 8005d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	431a      	orrs	r2, r3
 8005d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d18:	69db      	ldr	r3, [r3, #28]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005d2c:	f021 010c 	bic.w	r1, r1, #12
 8005d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005d3a:	430b      	orrs	r3, r1
 8005d3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	695b      	ldr	r3, [r3, #20]
 8005d46:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d4e:	6999      	ldr	r1, [r3, #24]
 8005d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	ea40 0301 	orr.w	r3, r0, r1
 8005d5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	4b8f      	ldr	r3, [pc, #572]	; (8005fa0 <UART_SetConfig+0x2cc>)
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d005      	beq.n	8005d74 <UART_SetConfig+0xa0>
 8005d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	4b8d      	ldr	r3, [pc, #564]	; (8005fa4 <UART_SetConfig+0x2d0>)
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d104      	bne.n	8005d7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d74:	f7ff fadc 	bl	8005330 <HAL_RCC_GetPCLK2Freq>
 8005d78:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005d7c:	e003      	b.n	8005d86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d7e:	f7ff fac3 	bl	8005308 <HAL_RCC_GetPCLK1Freq>
 8005d82:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d90:	f040 810c 	bne.w	8005fac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005d9e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005da2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005da6:	4622      	mov	r2, r4
 8005da8:	462b      	mov	r3, r5
 8005daa:	1891      	adds	r1, r2, r2
 8005dac:	65b9      	str	r1, [r7, #88]	; 0x58
 8005dae:	415b      	adcs	r3, r3
 8005db0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005db2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005db6:	4621      	mov	r1, r4
 8005db8:	eb12 0801 	adds.w	r8, r2, r1
 8005dbc:	4629      	mov	r1, r5
 8005dbe:	eb43 0901 	adc.w	r9, r3, r1
 8005dc2:	f04f 0200 	mov.w	r2, #0
 8005dc6:	f04f 0300 	mov.w	r3, #0
 8005dca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005dce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005dd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005dd6:	4690      	mov	r8, r2
 8005dd8:	4699      	mov	r9, r3
 8005dda:	4623      	mov	r3, r4
 8005ddc:	eb18 0303 	adds.w	r3, r8, r3
 8005de0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005de4:	462b      	mov	r3, r5
 8005de6:	eb49 0303 	adc.w	r3, r9, r3
 8005dea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005dfa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005dfe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005e02:	460b      	mov	r3, r1
 8005e04:	18db      	adds	r3, r3, r3
 8005e06:	653b      	str	r3, [r7, #80]	; 0x50
 8005e08:	4613      	mov	r3, r2
 8005e0a:	eb42 0303 	adc.w	r3, r2, r3
 8005e0e:	657b      	str	r3, [r7, #84]	; 0x54
 8005e10:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005e14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005e18:	f7fa fece 	bl	8000bb8 <__aeabi_uldivmod>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	460b      	mov	r3, r1
 8005e20:	4b61      	ldr	r3, [pc, #388]	; (8005fa8 <UART_SetConfig+0x2d4>)
 8005e22:	fba3 2302 	umull	r2, r3, r3, r2
 8005e26:	095b      	lsrs	r3, r3, #5
 8005e28:	011c      	lsls	r4, r3, #4
 8005e2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005e34:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005e38:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005e3c:	4642      	mov	r2, r8
 8005e3e:	464b      	mov	r3, r9
 8005e40:	1891      	adds	r1, r2, r2
 8005e42:	64b9      	str	r1, [r7, #72]	; 0x48
 8005e44:	415b      	adcs	r3, r3
 8005e46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e48:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005e4c:	4641      	mov	r1, r8
 8005e4e:	eb12 0a01 	adds.w	sl, r2, r1
 8005e52:	4649      	mov	r1, r9
 8005e54:	eb43 0b01 	adc.w	fp, r3, r1
 8005e58:	f04f 0200 	mov.w	r2, #0
 8005e5c:	f04f 0300 	mov.w	r3, #0
 8005e60:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e64:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e6c:	4692      	mov	sl, r2
 8005e6e:	469b      	mov	fp, r3
 8005e70:	4643      	mov	r3, r8
 8005e72:	eb1a 0303 	adds.w	r3, sl, r3
 8005e76:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e7a:	464b      	mov	r3, r9
 8005e7c:	eb4b 0303 	adc.w	r3, fp, r3
 8005e80:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e90:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005e94:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005e98:	460b      	mov	r3, r1
 8005e9a:	18db      	adds	r3, r3, r3
 8005e9c:	643b      	str	r3, [r7, #64]	; 0x40
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	eb42 0303 	adc.w	r3, r2, r3
 8005ea4:	647b      	str	r3, [r7, #68]	; 0x44
 8005ea6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005eaa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005eae:	f7fa fe83 	bl	8000bb8 <__aeabi_uldivmod>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	4611      	mov	r1, r2
 8005eb8:	4b3b      	ldr	r3, [pc, #236]	; (8005fa8 <UART_SetConfig+0x2d4>)
 8005eba:	fba3 2301 	umull	r2, r3, r3, r1
 8005ebe:	095b      	lsrs	r3, r3, #5
 8005ec0:	2264      	movs	r2, #100	; 0x64
 8005ec2:	fb02 f303 	mul.w	r3, r2, r3
 8005ec6:	1acb      	subs	r3, r1, r3
 8005ec8:	00db      	lsls	r3, r3, #3
 8005eca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005ece:	4b36      	ldr	r3, [pc, #216]	; (8005fa8 <UART_SetConfig+0x2d4>)
 8005ed0:	fba3 2302 	umull	r2, r3, r3, r2
 8005ed4:	095b      	lsrs	r3, r3, #5
 8005ed6:	005b      	lsls	r3, r3, #1
 8005ed8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005edc:	441c      	add	r4, r3
 8005ede:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ee8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005eec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005ef0:	4642      	mov	r2, r8
 8005ef2:	464b      	mov	r3, r9
 8005ef4:	1891      	adds	r1, r2, r2
 8005ef6:	63b9      	str	r1, [r7, #56]	; 0x38
 8005ef8:	415b      	adcs	r3, r3
 8005efa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005efc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005f00:	4641      	mov	r1, r8
 8005f02:	1851      	adds	r1, r2, r1
 8005f04:	6339      	str	r1, [r7, #48]	; 0x30
 8005f06:	4649      	mov	r1, r9
 8005f08:	414b      	adcs	r3, r1
 8005f0a:	637b      	str	r3, [r7, #52]	; 0x34
 8005f0c:	f04f 0200 	mov.w	r2, #0
 8005f10:	f04f 0300 	mov.w	r3, #0
 8005f14:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005f18:	4659      	mov	r1, fp
 8005f1a:	00cb      	lsls	r3, r1, #3
 8005f1c:	4651      	mov	r1, sl
 8005f1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f22:	4651      	mov	r1, sl
 8005f24:	00ca      	lsls	r2, r1, #3
 8005f26:	4610      	mov	r0, r2
 8005f28:	4619      	mov	r1, r3
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	4642      	mov	r2, r8
 8005f2e:	189b      	adds	r3, r3, r2
 8005f30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005f34:	464b      	mov	r3, r9
 8005f36:	460a      	mov	r2, r1
 8005f38:	eb42 0303 	adc.w	r3, r2, r3
 8005f3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005f4c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005f50:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005f54:	460b      	mov	r3, r1
 8005f56:	18db      	adds	r3, r3, r3
 8005f58:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	eb42 0303 	adc.w	r3, r2, r3
 8005f60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005f66:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005f6a:	f7fa fe25 	bl	8000bb8 <__aeabi_uldivmod>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	460b      	mov	r3, r1
 8005f72:	4b0d      	ldr	r3, [pc, #52]	; (8005fa8 <UART_SetConfig+0x2d4>)
 8005f74:	fba3 1302 	umull	r1, r3, r3, r2
 8005f78:	095b      	lsrs	r3, r3, #5
 8005f7a:	2164      	movs	r1, #100	; 0x64
 8005f7c:	fb01 f303 	mul.w	r3, r1, r3
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	00db      	lsls	r3, r3, #3
 8005f84:	3332      	adds	r3, #50	; 0x32
 8005f86:	4a08      	ldr	r2, [pc, #32]	; (8005fa8 <UART_SetConfig+0x2d4>)
 8005f88:	fba2 2303 	umull	r2, r3, r2, r3
 8005f8c:	095b      	lsrs	r3, r3, #5
 8005f8e:	f003 0207 	and.w	r2, r3, #7
 8005f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4422      	add	r2, r4
 8005f9a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f9c:	e106      	b.n	80061ac <UART_SetConfig+0x4d8>
 8005f9e:	bf00      	nop
 8005fa0:	40011000 	.word	0x40011000
 8005fa4:	40011400 	.word	0x40011400
 8005fa8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005fb6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005fba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005fbe:	4642      	mov	r2, r8
 8005fc0:	464b      	mov	r3, r9
 8005fc2:	1891      	adds	r1, r2, r2
 8005fc4:	6239      	str	r1, [r7, #32]
 8005fc6:	415b      	adcs	r3, r3
 8005fc8:	627b      	str	r3, [r7, #36]	; 0x24
 8005fca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005fce:	4641      	mov	r1, r8
 8005fd0:	1854      	adds	r4, r2, r1
 8005fd2:	4649      	mov	r1, r9
 8005fd4:	eb43 0501 	adc.w	r5, r3, r1
 8005fd8:	f04f 0200 	mov.w	r2, #0
 8005fdc:	f04f 0300 	mov.w	r3, #0
 8005fe0:	00eb      	lsls	r3, r5, #3
 8005fe2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005fe6:	00e2      	lsls	r2, r4, #3
 8005fe8:	4614      	mov	r4, r2
 8005fea:	461d      	mov	r5, r3
 8005fec:	4643      	mov	r3, r8
 8005fee:	18e3      	adds	r3, r4, r3
 8005ff0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005ff4:	464b      	mov	r3, r9
 8005ff6:	eb45 0303 	adc.w	r3, r5, r3
 8005ffa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800600a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800600e:	f04f 0200 	mov.w	r2, #0
 8006012:	f04f 0300 	mov.w	r3, #0
 8006016:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800601a:	4629      	mov	r1, r5
 800601c:	008b      	lsls	r3, r1, #2
 800601e:	4621      	mov	r1, r4
 8006020:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006024:	4621      	mov	r1, r4
 8006026:	008a      	lsls	r2, r1, #2
 8006028:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800602c:	f7fa fdc4 	bl	8000bb8 <__aeabi_uldivmod>
 8006030:	4602      	mov	r2, r0
 8006032:	460b      	mov	r3, r1
 8006034:	4b60      	ldr	r3, [pc, #384]	; (80061b8 <UART_SetConfig+0x4e4>)
 8006036:	fba3 2302 	umull	r2, r3, r3, r2
 800603a:	095b      	lsrs	r3, r3, #5
 800603c:	011c      	lsls	r4, r3, #4
 800603e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006042:	2200      	movs	r2, #0
 8006044:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006048:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800604c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006050:	4642      	mov	r2, r8
 8006052:	464b      	mov	r3, r9
 8006054:	1891      	adds	r1, r2, r2
 8006056:	61b9      	str	r1, [r7, #24]
 8006058:	415b      	adcs	r3, r3
 800605a:	61fb      	str	r3, [r7, #28]
 800605c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006060:	4641      	mov	r1, r8
 8006062:	1851      	adds	r1, r2, r1
 8006064:	6139      	str	r1, [r7, #16]
 8006066:	4649      	mov	r1, r9
 8006068:	414b      	adcs	r3, r1
 800606a:	617b      	str	r3, [r7, #20]
 800606c:	f04f 0200 	mov.w	r2, #0
 8006070:	f04f 0300 	mov.w	r3, #0
 8006074:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006078:	4659      	mov	r1, fp
 800607a:	00cb      	lsls	r3, r1, #3
 800607c:	4651      	mov	r1, sl
 800607e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006082:	4651      	mov	r1, sl
 8006084:	00ca      	lsls	r2, r1, #3
 8006086:	4610      	mov	r0, r2
 8006088:	4619      	mov	r1, r3
 800608a:	4603      	mov	r3, r0
 800608c:	4642      	mov	r2, r8
 800608e:	189b      	adds	r3, r3, r2
 8006090:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006094:	464b      	mov	r3, r9
 8006096:	460a      	mov	r2, r1
 8006098:	eb42 0303 	adc.w	r3, r2, r3
 800609c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80060a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	67bb      	str	r3, [r7, #120]	; 0x78
 80060aa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80060ac:	f04f 0200 	mov.w	r2, #0
 80060b0:	f04f 0300 	mov.w	r3, #0
 80060b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80060b8:	4649      	mov	r1, r9
 80060ba:	008b      	lsls	r3, r1, #2
 80060bc:	4641      	mov	r1, r8
 80060be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060c2:	4641      	mov	r1, r8
 80060c4:	008a      	lsls	r2, r1, #2
 80060c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80060ca:	f7fa fd75 	bl	8000bb8 <__aeabi_uldivmod>
 80060ce:	4602      	mov	r2, r0
 80060d0:	460b      	mov	r3, r1
 80060d2:	4611      	mov	r1, r2
 80060d4:	4b38      	ldr	r3, [pc, #224]	; (80061b8 <UART_SetConfig+0x4e4>)
 80060d6:	fba3 2301 	umull	r2, r3, r3, r1
 80060da:	095b      	lsrs	r3, r3, #5
 80060dc:	2264      	movs	r2, #100	; 0x64
 80060de:	fb02 f303 	mul.w	r3, r2, r3
 80060e2:	1acb      	subs	r3, r1, r3
 80060e4:	011b      	lsls	r3, r3, #4
 80060e6:	3332      	adds	r3, #50	; 0x32
 80060e8:	4a33      	ldr	r2, [pc, #204]	; (80061b8 <UART_SetConfig+0x4e4>)
 80060ea:	fba2 2303 	umull	r2, r3, r2, r3
 80060ee:	095b      	lsrs	r3, r3, #5
 80060f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060f4:	441c      	add	r4, r3
 80060f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060fa:	2200      	movs	r2, #0
 80060fc:	673b      	str	r3, [r7, #112]	; 0x70
 80060fe:	677a      	str	r2, [r7, #116]	; 0x74
 8006100:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006104:	4642      	mov	r2, r8
 8006106:	464b      	mov	r3, r9
 8006108:	1891      	adds	r1, r2, r2
 800610a:	60b9      	str	r1, [r7, #8]
 800610c:	415b      	adcs	r3, r3
 800610e:	60fb      	str	r3, [r7, #12]
 8006110:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006114:	4641      	mov	r1, r8
 8006116:	1851      	adds	r1, r2, r1
 8006118:	6039      	str	r1, [r7, #0]
 800611a:	4649      	mov	r1, r9
 800611c:	414b      	adcs	r3, r1
 800611e:	607b      	str	r3, [r7, #4]
 8006120:	f04f 0200 	mov.w	r2, #0
 8006124:	f04f 0300 	mov.w	r3, #0
 8006128:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800612c:	4659      	mov	r1, fp
 800612e:	00cb      	lsls	r3, r1, #3
 8006130:	4651      	mov	r1, sl
 8006132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006136:	4651      	mov	r1, sl
 8006138:	00ca      	lsls	r2, r1, #3
 800613a:	4610      	mov	r0, r2
 800613c:	4619      	mov	r1, r3
 800613e:	4603      	mov	r3, r0
 8006140:	4642      	mov	r2, r8
 8006142:	189b      	adds	r3, r3, r2
 8006144:	66bb      	str	r3, [r7, #104]	; 0x68
 8006146:	464b      	mov	r3, r9
 8006148:	460a      	mov	r2, r1
 800614a:	eb42 0303 	adc.w	r3, r2, r3
 800614e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	663b      	str	r3, [r7, #96]	; 0x60
 800615a:	667a      	str	r2, [r7, #100]	; 0x64
 800615c:	f04f 0200 	mov.w	r2, #0
 8006160:	f04f 0300 	mov.w	r3, #0
 8006164:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006168:	4649      	mov	r1, r9
 800616a:	008b      	lsls	r3, r1, #2
 800616c:	4641      	mov	r1, r8
 800616e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006172:	4641      	mov	r1, r8
 8006174:	008a      	lsls	r2, r1, #2
 8006176:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800617a:	f7fa fd1d 	bl	8000bb8 <__aeabi_uldivmod>
 800617e:	4602      	mov	r2, r0
 8006180:	460b      	mov	r3, r1
 8006182:	4b0d      	ldr	r3, [pc, #52]	; (80061b8 <UART_SetConfig+0x4e4>)
 8006184:	fba3 1302 	umull	r1, r3, r3, r2
 8006188:	095b      	lsrs	r3, r3, #5
 800618a:	2164      	movs	r1, #100	; 0x64
 800618c:	fb01 f303 	mul.w	r3, r1, r3
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	3332      	adds	r3, #50	; 0x32
 8006196:	4a08      	ldr	r2, [pc, #32]	; (80061b8 <UART_SetConfig+0x4e4>)
 8006198:	fba2 2303 	umull	r2, r3, r2, r3
 800619c:	095b      	lsrs	r3, r3, #5
 800619e:	f003 020f 	and.w	r2, r3, #15
 80061a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4422      	add	r2, r4
 80061aa:	609a      	str	r2, [r3, #8]
}
 80061ac:	bf00      	nop
 80061ae:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80061b2:	46bd      	mov	sp, r7
 80061b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061b8:	51eb851f 	.word	0x51eb851f

080061bc <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b08c      	sub	sp, #48	; 0x30
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	603b      	str	r3, [r7, #0]
 80061c4:	4603      	mov	r3, r0
 80061c6:	71fb      	strb	r3, [r7, #7]
 80061c8:	460b      	mov	r3, r1
 80061ca:	71bb      	strb	r3, [r7, #6]
 80061cc:	4613      	mov	r3, r2
 80061ce:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 80061d0:	79fb      	ldrb	r3, [r7, #7]
 80061d2:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 80061d4:	79bb      	ldrb	r3, [r7, #6]
 80061d6:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 80061d8:	797b      	ldrb	r3, [r7, #5]
 80061da:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80061dc:	f107 030c 	add.w	r3, r7, #12
 80061e0:	2207      	movs	r2, #7
 80061e2:	2100      	movs	r1, #0
 80061e4:	4618      	mov	r0, r3
 80061e6:	f002 f893 	bl	8008310 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80061ea:	f107 0318 	add.w	r3, r7, #24
 80061ee:	2218      	movs	r2, #24
 80061f0:	2100      	movs	r1, #0
 80061f2:	4618      	mov	r0, r3
 80061f4:	f002 f88c 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80061f8:	233f      	movs	r3, #63	; 0x3f
 80061fa:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 80061fc:	238a      	movs	r3, #138	; 0x8a
 80061fe:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 8006200:	f107 0314 	add.w	r3, r7, #20
 8006204:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 8006206:	2303      	movs	r3, #3
 8006208:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &resp;
 800620a:	f107 030c 	add.w	r3, r7, #12
 800620e:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 8006210:	2307      	movs	r3, #7
 8006212:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006214:	f107 0318 	add.w	r3, r7, #24
 8006218:	2100      	movs	r1, #0
 800621a:	4618      	mov	r0, r3
 800621c:	f000 fe78 	bl	8006f10 <hci_send_req>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	da01      	bge.n	800622a <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8006226:	23ff      	movs	r3, #255	; 0xff
 8006228:	e014      	b.n	8006254 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 800622a:	7b3b      	ldrb	r3, [r7, #12]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d001      	beq.n	8006234 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 8006230:	7b3b      	ldrb	r3, [r7, #12]
 8006232:	e00f      	b.n	8006254 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8006234:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8006238:	b29a      	uxth	r2, r3
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800623e:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8006242:	b29a      	uxth	r2, r3
 8006244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006246:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8006248:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800624c:	b29a      	uxth	r2, r3
 800624e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006250:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	3730      	adds	r7, #48	; 0x30
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}

0800625c <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b08e      	sub	sp, #56	; 0x38
 8006260:	af00      	add	r7, sp, #0
 8006262:	60b9      	str	r1, [r7, #8]
 8006264:	607a      	str	r2, [r7, #4]
 8006266:	603b      	str	r3, [r7, #0]
 8006268:	4603      	mov	r3, r0
 800626a:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 800626c:	7bfb      	ldrb	r3, [r7, #15]
 800626e:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006270:	f107 0314 	add.w	r3, r7, #20
 8006274:	2207      	movs	r2, #7
 8006276:	2100      	movs	r1, #0
 8006278:	4618      	mov	r0, r3
 800627a:	f002 f849 	bl	8008310 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800627e:	f107 0320 	add.w	r3, r7, #32
 8006282:	2218      	movs	r2, #24
 8006284:	2100      	movs	r1, #0
 8006286:	4618      	mov	r0, r3
 8006288:	f002 f842 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800628c:	233f      	movs	r3, #63	; 0x3f
 800628e:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 8006290:	238a      	movs	r3, #138	; 0x8a
 8006292:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = &cp;
 8006294:	f107 031c 	add.w	r3, r7, #28
 8006298:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = sizeof(cp);
 800629a:	2301      	movs	r3, #1
 800629c:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 800629e:	f107 0314 	add.w	r3, r7, #20
 80062a2:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 80062a4:	2307      	movs	r3, #7
 80062a6:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 80062a8:	f107 0320 	add.w	r3, r7, #32
 80062ac:	2100      	movs	r1, #0
 80062ae:	4618      	mov	r0, r3
 80062b0:	f000 fe2e 	bl	8006f10 <hci_send_req>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	da01      	bge.n	80062be <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 80062ba:	23ff      	movs	r3, #255	; 0xff
 80062bc:	e014      	b.n	80062e8 <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 80062be:	7d3b      	ldrb	r3, [r7, #20]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 80062c4:	7d3b      	ldrb	r3, [r7, #20]
 80062c6:	e00f      	b.n	80062e8 <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 80062c8:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80062d2:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 80062d6:	b29a      	uxth	r2, r3
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80062dc:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 80062e0:	b29a      	uxth	r2, r3
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3738      	adds	r7, #56	; 0x38
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 80062f0:	b590      	push	{r4, r7, lr}
 80062f2:	b095      	sub	sp, #84	; 0x54
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	4604      	mov	r4, r0
 80062f8:	4608      	mov	r0, r1
 80062fa:	4611      	mov	r1, r2
 80062fc:	461a      	mov	r2, r3
 80062fe:	4623      	mov	r3, r4
 8006300:	71fb      	strb	r3, [r7, #7]
 8006302:	4603      	mov	r3, r0
 8006304:	80bb      	strh	r3, [r7, #4]
 8006306:	460b      	mov	r3, r1
 8006308:	807b      	strh	r3, [r7, #2]
 800630a:	4613      	mov	r3, r2
 800630c:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 800630e:	2300      	movs	r3, #0
 8006310:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8006314:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8006318:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 800631c:	4413      	add	r3, r2
 800631e:	330e      	adds	r3, #14
 8006320:	2b28      	cmp	r3, #40	; 0x28
 8006322:	d901      	bls.n	8006328 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8006324:	2342      	movs	r3, #66	; 0x42
 8006326:	e0c9      	b.n	80064bc <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 8006328:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800632c:	3350      	adds	r3, #80	; 0x50
 800632e:	443b      	add	r3, r7
 8006330:	79fa      	ldrb	r2, [r7, #7]
 8006332:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8006336:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800633a:	3301      	adds	r3, #1
 800633c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8006340:	88bb      	ldrh	r3, [r7, #4]
 8006342:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8006344:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006348:	f107 0208 	add.w	r2, r7, #8
 800634c:	4413      	add	r3, r2
 800634e:	88ba      	ldrh	r2, [r7, #4]
 8006350:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8006352:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006356:	3302      	adds	r3, #2
 8006358:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 800635c:	887b      	ldrh	r3, [r7, #2]
 800635e:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8006360:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006364:	f107 0208 	add.w	r2, r7, #8
 8006368:	4413      	add	r3, r2
 800636a:	887a      	ldrh	r2, [r7, #2]
 800636c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800636e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006372:	3302      	adds	r3, #2
 8006374:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = OwnAddrType;
 8006378:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800637c:	3350      	adds	r3, #80	; 0x50
 800637e:	443b      	add	r3, r7
 8006380:	79ba      	ldrb	r2, [r7, #6]
 8006382:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8006386:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800638a:	3301      	adds	r3, #1
 800638c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 8006390:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006394:	3350      	adds	r3, #80	; 0x50
 8006396:	443b      	add	r3, r7
 8006398:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800639c:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80063a0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80063a4:	3301      	adds	r3, #1
 80063a6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = LocalNameLen;
 80063aa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80063ae:	3350      	adds	r3, #80	; 0x50
 80063b0:	443b      	add	r3, r7
 80063b2:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 80063b6:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80063ba:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80063be:	3301      	adds	r3, #1
 80063c0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 80063c4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80063c8:	f107 0208 	add.w	r2, r7, #8
 80063cc:	4413      	add	r3, r2
 80063ce:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 80063d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063d4:	4618      	mov	r0, r3
 80063d6:	f002 f81a 	bl	800840e <memcpy>
  indx +=  LocalNameLen;
 80063da:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80063de:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80063e2:	4413      	add	r3, r2
 80063e4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 80063e8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80063ec:	3350      	adds	r3, #80	; 0x50
 80063ee:	443b      	add	r3, r7
 80063f0:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 80063f4:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80063f8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80063fc:	3301      	adds	r3, #1
 80063fe:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8006402:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006406:	f107 0208 	add.w	r2, r7, #8
 800640a:	4413      	add	r3, r2
 800640c:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8006410:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8006412:	4618      	mov	r0, r3
 8006414:	f001 fffb 	bl	800840e <memcpy>
  indx +=  ServiceUUIDLen;  
 8006418:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800641c:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8006420:	4413      	add	r3, r2
 8006422:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 8006426:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800642a:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 800642e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006432:	f107 0208 	add.w	r2, r7, #8
 8006436:	4413      	add	r3, r2
 8006438:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 800643c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800643e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006442:	3302      	adds	r3, #2
 8006444:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 8006448:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800644c:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8006450:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006454:	f107 0208 	add.w	r2, r7, #8
 8006458:	4413      	add	r3, r2
 800645a:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 800645e:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 8006460:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006464:	3302      	adds	r3, #2
 8006466:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800646a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800646e:	2218      	movs	r2, #24
 8006470:	2100      	movs	r1, #0
 8006472:	4618      	mov	r0, r3
 8006474:	f001 ff4c 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8006478:	233f      	movs	r3, #63	; 0x3f
 800647a:	86bb      	strh	r3, [r7, #52]	; 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800647c:	2383      	movs	r3, #131	; 0x83
 800647e:	86fb      	strh	r3, [r7, #54]	; 0x36
  rq.cparam = (void *)buffer;
 8006480:	f107 0308 	add.w	r3, r7, #8
 8006484:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.clen = indx;
 8006486:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800648a:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rparam = &status;
 800648c:	f107 0333 	add.w	r3, r7, #51	; 0x33
 8006490:	647b      	str	r3, [r7, #68]	; 0x44
  rq.rlen = 1;
 8006492:	2301      	movs	r3, #1
 8006494:	64bb      	str	r3, [r7, #72]	; 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 8006496:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800649a:	2100      	movs	r1, #0
 800649c:	4618      	mov	r0, r3
 800649e:	f000 fd37 	bl	8006f10 <hci_send_req>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	da01      	bge.n	80064ac <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 80064a8:	23ff      	movs	r3, #255	; 0xff
 80064aa:	e007      	b.n	80064bc <aci_gap_set_discoverable+0x1cc>

  if (status) {
 80064ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d002      	beq.n	80064ba <aci_gap_set_discoverable+0x1ca>
    return status;
 80064b4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80064b8:	e000      	b.n	80064bc <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3754      	adds	r7, #84	; 0x54
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd90      	pop	{r4, r7, pc}

080064c4 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 80064c4:	b590      	push	{r4, r7, lr}
 80064c6:	b091      	sub	sp, #68	; 0x44
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	603a      	str	r2, [r7, #0]
 80064cc:	461a      	mov	r2, r3
 80064ce:	4603      	mov	r3, r0
 80064d0:	71fb      	strb	r3, [r7, #7]
 80064d2:	460b      	mov	r3, r1
 80064d4:	71bb      	strb	r3, [r7, #6]
 80064d6:	4613      	mov	r3, r2
 80064d8:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 80064da:	79fb      	ldrb	r3, [r7, #7]
 80064dc:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 80064de:	79bb      	ldrb	r3, [r7, #6]
 80064e0:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 80064e2:	79bb      	ldrb	r3, [r7, #6]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00a      	beq.n	80064fe <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 80064e8:	683a      	ldr	r2, [r7, #0]
 80064ea:	f107 030e 	add.w	r3, r7, #14
 80064ee:	6814      	ldr	r4, [r2, #0]
 80064f0:	6850      	ldr	r0, [r2, #4]
 80064f2:	6891      	ldr	r1, [r2, #8]
 80064f4:	68d2      	ldr	r2, [r2, #12]
 80064f6:	601c      	str	r4, [r3, #0]
 80064f8:	6058      	str	r0, [r3, #4]
 80064fa:	6099      	str	r1, [r3, #8]
 80064fc:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 80064fe:	797b      	ldrb	r3, [r7, #5]
 8006500:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 8006502:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8006506:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 8006508:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800650c:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 8006510:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006512:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
  cp.bonding_mode = bonding_mode;
 8006516:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800651a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800651e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006522:	2218      	movs	r2, #24
 8006524:	2100      	movs	r1, #0
 8006526:	4618      	mov	r0, r3
 8006528:	f001 fef2 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800652c:	233f      	movs	r3, #63	; 0x3f
 800652e:	853b      	strh	r3, [r7, #40]	; 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 8006530:	2386      	movs	r3, #134	; 0x86
 8006532:	857b      	strh	r3, [r7, #42]	; 0x2a
  rq.cparam = &cp;
 8006534:	f107 030c 	add.w	r3, r7, #12
 8006538:	633b      	str	r3, [r7, #48]	; 0x30
  rq.clen = sizeof(cp);
 800653a:	231a      	movs	r3, #26
 800653c:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rparam = &status;
 800653e:	f107 030b 	add.w	r3, r7, #11
 8006542:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rlen = 1;
 8006544:	2301      	movs	r3, #1
 8006546:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 8006548:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800654c:	2100      	movs	r1, #0
 800654e:	4618      	mov	r0, r3
 8006550:	f000 fcde 	bl	8006f10 <hci_send_req>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	da01      	bge.n	800655e <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 800655a:	23ff      	movs	r3, #255	; 0xff
 800655c:	e005      	b.n	800656a <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 800655e:	7afb      	ldrb	r3, [r7, #11]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d001      	beq.n	8006568 <aci_gap_set_auth_requirement+0xa4>
    return status;
 8006564:	7afb      	ldrb	r3, [r7, #11]
 8006566:	e000      	b.n	800656a <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3744      	adds	r7, #68	; 0x44
 800656e:	46bd      	mov	sp, r7
 8006570:	bd90      	pop	{r4, r7, pc}

08006572 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b088      	sub	sp, #32
 8006576:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006578:	f107 0308 	add.w	r3, r7, #8
 800657c:	2218      	movs	r2, #24
 800657e:	2100      	movs	r1, #0
 8006580:	4618      	mov	r0, r3
 8006582:	f001 fec5 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8006586:	233f      	movs	r3, #63	; 0x3f
 8006588:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800658a:	f240 1301 	movw	r3, #257	; 0x101
 800658e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006590:	1dfb      	adds	r3, r7, #7
 8006592:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006594:	2301      	movs	r3, #1
 8006596:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8006598:	f107 0308 	add.w	r3, r7, #8
 800659c:	2100      	movs	r1, #0
 800659e:	4618      	mov	r0, r3
 80065a0:	f000 fcb6 	bl	8006f10 <hci_send_req>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	da01      	bge.n	80065ae <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 80065aa:	23ff      	movs	r3, #255	; 0xff
 80065ac:	e000      	b.n	80065b0 <aci_gatt_init+0x3e>

  return status;
 80065ae:	79fb      	ldrb	r3, [r7, #7]
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3720      	adds	r7, #32
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b090      	sub	sp, #64	; 0x40
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6039      	str	r1, [r7, #0]
 80065c0:	4611      	mov	r1, r2
 80065c2:	461a      	mov	r2, r3
 80065c4:	4603      	mov	r3, r0
 80065c6:	71fb      	strb	r3, [r7, #7]
 80065c8:	460b      	mov	r3, r1
 80065ca:	71bb      	strb	r3, [r7, #6]
 80065cc:	4613      	mov	r3, r2
 80065ce:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 80065d0:	2300      	movs	r3, #0
 80065d2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_uuid_type;
 80065d6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80065da:	3340      	adds	r3, #64	; 0x40
 80065dc:	443b      	add	r3, r7
 80065de:	79fa      	ldrb	r2, [r7, #7]
 80065e0:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80065e4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80065e8:	3301      	adds	r3, #1
 80065ea:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 80065ee:	79fb      	ldrb	r3, [r7, #7]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d103      	bne.n	80065fc <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 80065f4:	2302      	movs	r3, #2
 80065f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80065fa:	e002      	b.n	8006602 <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 80065fc:	2310      	movs	r3, #16
 80065fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8006602:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006606:	f107 020c 	add.w	r2, r7, #12
 800660a:	4413      	add	r3, r2
 800660c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8006610:	6839      	ldr	r1, [r7, #0]
 8006612:	4618      	mov	r0, r3
 8006614:	f001 fefb 	bl	800840e <memcpy>
  indx +=  uuid_len;
 8006618:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 800661c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006620:	4413      	add	r3, r2
 8006622:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_type;
 8006626:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800662a:	3340      	adds	r3, #64	; 0x40
 800662c:	443b      	add	r3, r7
 800662e:	79ba      	ldrb	r2, [r7, #6]
 8006630:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8006634:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006638:	3301      	adds	r3, #1
 800663a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = max_attr_records;
 800663e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006642:	3340      	adds	r3, #64	; 0x40
 8006644:	443b      	add	r3, r7
 8006646:	797a      	ldrb	r2, [r7, #5]
 8006648:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800664c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006650:	3301      	adds	r3, #1
 8006652:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006656:	f107 0320 	add.w	r3, r7, #32
 800665a:	2203      	movs	r2, #3
 800665c:	2100      	movs	r1, #0
 800665e:	4618      	mov	r0, r3
 8006660:	f001 fe56 	bl	8008310 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006664:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006668:	2218      	movs	r2, #24
 800666a:	2100      	movs	r1, #0
 800666c:	4618      	mov	r0, r3
 800666e:	f001 fe4f 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8006672:	233f      	movs	r3, #63	; 0x3f
 8006674:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 8006676:	f44f 7381 	mov.w	r3, #258	; 0x102
 800667a:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 800667c:	f107 030c 	add.w	r3, r7, #12
 8006680:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 8006682:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006686:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 8006688:	f107 0320 	add.w	r3, r7, #32
 800668c:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800668e:	2303      	movs	r3, #3
 8006690:	63bb      	str	r3, [r7, #56]	; 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8006692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006696:	2100      	movs	r1, #0
 8006698:	4618      	mov	r0, r3
 800669a:	f000 fc39 	bl	8006f10 <hci_send_req>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	da01      	bge.n	80066a8 <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 80066a4:	23ff      	movs	r3, #255	; 0xff
 80066a6:	e00c      	b.n	80066c2 <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 80066a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d002      	beq.n	80066b6 <aci_gatt_add_serv+0xfe>
    return resp.status;
 80066b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80066b4:	e005      	b.n	80066c2 <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 80066b6:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 80066ba:	b29a      	uxth	r2, r3
 80066bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066be:	801a      	strh	r2, [r3, #0]

  return 0;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3740      	adds	r7, #64	; 0x40
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b092      	sub	sp, #72	; 0x48
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	603a      	str	r2, [r7, #0]
 80066d2:	461a      	mov	r2, r3
 80066d4:	4603      	mov	r3, r0
 80066d6:	80fb      	strh	r3, [r7, #6]
 80066d8:	460b      	mov	r3, r1
 80066da:	717b      	strb	r3, [r7, #5]
 80066dc:	4613      	mov	r3, r2
 80066de:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 80066e0:	2300      	movs	r3, #0
 80066e2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  serviceHandle = htobs(serviceHandle);
 80066e6:	88fb      	ldrh	r3, [r7, #6]
 80066e8:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 80066ea:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80066ee:	f107 020c 	add.w	r2, r7, #12
 80066f2:	4413      	add	r3, r2
 80066f4:	88fa      	ldrh	r2, [r7, #6]
 80066f6:	801a      	strh	r2, [r3, #0]
  indx += 2;
 80066f8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80066fc:	3302      	adds	r3, #2
 80066fe:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charUuidType;
 8006702:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006706:	3348      	adds	r3, #72	; 0x48
 8006708:	443b      	add	r3, r7
 800670a:	797a      	ldrb	r2, [r7, #5]
 800670c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8006710:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006714:	3301      	adds	r3, #1
 8006716:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800671a:	797b      	ldrb	r3, [r7, #5]
 800671c:	2b01      	cmp	r3, #1
 800671e:	d103      	bne.n	8006728 <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 8006720:	2302      	movs	r3, #2
 8006722:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8006726:	e002      	b.n	800672e <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 8006728:	2310      	movs	r3, #16
 800672a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 800672e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006732:	f107 020c 	add.w	r2, r7, #12
 8006736:	4413      	add	r3, r2
 8006738:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800673c:	6839      	ldr	r1, [r7, #0]
 800673e:	4618      	mov	r0, r3
 8006740:	f001 fe65 	bl	800840e <memcpy>
  indx +=  uuid_len;
 8006744:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8006748:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800674c:	4413      	add	r3, r2
 800674e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charValueLen;
 8006752:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006756:	3348      	adds	r3, #72	; 0x48
 8006758:	443b      	add	r3, r7
 800675a:	793a      	ldrb	r2, [r7, #4]
 800675c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8006760:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006764:	3301      	adds	r3, #1
 8006766:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charProperties;
 800676a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800676e:	3348      	adds	r3, #72	; 0x48
 8006770:	443b      	add	r3, r7
 8006772:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8006776:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800677a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800677e:	3301      	adds	r3, #1
 8006780:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = secPermissions;
 8006784:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006788:	3348      	adds	r3, #72	; 0x48
 800678a:	443b      	add	r3, r7
 800678c:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8006790:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8006794:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006798:	3301      	adds	r3, #1
 800679a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = gattEvtMask;
 800679e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067a2:	3348      	adds	r3, #72	; 0x48
 80067a4:	443b      	add	r3, r7
 80067a6:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 80067aa:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80067ae:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067b2:	3301      	adds	r3, #1
 80067b4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = encryKeySize;
 80067b8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067bc:	3348      	adds	r3, #72	; 0x48
 80067be:	443b      	add	r3, r7
 80067c0:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 80067c4:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80067c8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067cc:	3301      	adds	r3, #1
 80067ce:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = isVariable;
 80067d2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067d6:	3348      	adds	r3, #72	; 0x48
 80067d8:	443b      	add	r3, r7
 80067da:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80067de:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80067e2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80067e6:	3301      	adds	r3, #1
 80067e8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80067ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80067f0:	2203      	movs	r2, #3
 80067f2:	2100      	movs	r1, #0
 80067f4:	4618      	mov	r0, r3
 80067f6:	f001 fd8b 	bl	8008310 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80067fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80067fe:	2218      	movs	r2, #24
 8006800:	2100      	movs	r1, #0
 8006802:	4618      	mov	r0, r3
 8006804:	f001 fd84 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8006808:	233f      	movs	r3, #63	; 0x3f
 800680a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 800680c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006810:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 8006812:	f107 030c 	add.w	r3, r7, #12
 8006816:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 8006818:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800681c:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 800681e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006822:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 8006824:	2303      	movs	r3, #3
 8006826:	643b      	str	r3, [r7, #64]	; 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 8006828:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800682c:	2100      	movs	r1, #0
 800682e:	4618      	mov	r0, r3
 8006830:	f000 fb6e 	bl	8006f10 <hci_send_req>
 8006834:	4603      	mov	r3, r0
 8006836:	2b00      	cmp	r3, #0
 8006838:	da01      	bge.n	800683e <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 800683a:	23ff      	movs	r3, #255	; 0xff
 800683c:	e00c      	b.n	8006858 <aci_gatt_add_char+0x18e>

  if (resp.status) {
 800683e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006842:	2b00      	cmp	r3, #0
 8006844:	d002      	beq.n	800684c <aci_gatt_add_char+0x182>
    return resp.status;
 8006846:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800684a:	e005      	b.n	8006858 <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 800684c:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 8006850:	b29a      	uxth	r2, r3
 8006852:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006854:	801a      	strh	r2, [r3, #0]

  return 0;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3748      	adds	r7, #72	; 0x48
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 8006860:	b590      	push	{r4, r7, lr}
 8006862:	b0ab      	sub	sp, #172	; 0xac
 8006864:	af00      	add	r7, sp, #0
 8006866:	4604      	mov	r4, r0
 8006868:	4608      	mov	r0, r1
 800686a:	4611      	mov	r1, r2
 800686c:	461a      	mov	r2, r3
 800686e:	4623      	mov	r3, r4
 8006870:	80fb      	strh	r3, [r7, #6]
 8006872:	4603      	mov	r3, r0
 8006874:	80bb      	strh	r3, [r7, #4]
 8006876:	460b      	mov	r3, r1
 8006878:	70fb      	strb	r3, [r7, #3]
 800687a:	4613      	mov	r3, r2
 800687c:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800687e:	2300      	movs	r3, #0
 8006880:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8006884:	78bb      	ldrb	r3, [r7, #2]
 8006886:	2b7a      	cmp	r3, #122	; 0x7a
 8006888:	d901      	bls.n	800688e <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800688a:	2342      	movs	r3, #66	; 0x42
 800688c:	e074      	b.n	8006978 <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 800688e:	88fb      	ldrh	r3, [r7, #6]
 8006890:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8006892:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006896:	f107 0208 	add.w	r2, r7, #8
 800689a:	4413      	add	r3, r2
 800689c:	88fa      	ldrh	r2, [r7, #6]
 800689e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 80068a0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80068a4:	3302      	adds	r3, #2
 80068a6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  charHandle = htobs(charHandle);
 80068aa:	88bb      	ldrh	r3, [r7, #4]
 80068ac:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 80068ae:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80068b2:	f107 0208 	add.w	r2, r7, #8
 80068b6:	4413      	add	r3, r2
 80068b8:	88ba      	ldrh	r2, [r7, #4]
 80068ba:	801a      	strh	r2, [r3, #0]
  indx += 2;
 80068bc:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80068c0:	3302      	adds	r3, #2
 80068c2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValOffset;
 80068c6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80068ca:	33a8      	adds	r3, #168	; 0xa8
 80068cc:	443b      	add	r3, r7
 80068ce:	78fa      	ldrb	r2, [r7, #3]
 80068d0:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 80068d4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80068d8:	3301      	adds	r3, #1
 80068da:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValueLen;
 80068de:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80068e2:	33a8      	adds	r3, #168	; 0xa8
 80068e4:	443b      	add	r3, r7
 80068e6:	78ba      	ldrb	r2, [r7, #2]
 80068e8:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 80068ec:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80068f0:	3301      	adds	r3, #1
 80068f2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 80068f6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80068fa:	f107 0208 	add.w	r2, r7, #8
 80068fe:	4413      	add	r3, r2
 8006900:	78ba      	ldrb	r2, [r7, #2]
 8006902:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8006906:	4618      	mov	r0, r3
 8006908:	f001 fd81 	bl	800840e <memcpy>
  indx +=  charValueLen;
 800690c:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8006910:	78bb      	ldrb	r3, [r7, #2]
 8006912:	4413      	add	r3, r2
 8006914:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006918:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800691c:	2218      	movs	r2, #24
 800691e:	2100      	movs	r1, #0
 8006920:	4618      	mov	r0, r3
 8006922:	f001 fcf5 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8006926:	233f      	movs	r3, #63	; 0x3f
 8006928:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 800692c:	f44f 7383 	mov.w	r3, #262	; 0x106
 8006930:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8006934:	f107 0308 	add.w	r3, r7, #8
 8006938:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 800693c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006940:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8006944:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8006948:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 800694c:	2301      	movs	r3, #1
 800694e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8006952:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006956:	2100      	movs	r1, #0
 8006958:	4618      	mov	r0, r3
 800695a:	f000 fad9 	bl	8006f10 <hci_send_req>
 800695e:	4603      	mov	r3, r0
 8006960:	2b00      	cmp	r3, #0
 8006962:	da01      	bge.n	8006968 <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 8006964:	23ff      	movs	r3, #255	; 0xff
 8006966:	e007      	b.n	8006978 <aci_gatt_update_char_value+0x118>

  if (status) {
 8006968:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800696c:	2b00      	cmp	r3, #0
 800696e:	d002      	beq.n	8006976 <aci_gatt_update_char_value+0x116>
    return status;
 8006970:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8006974:	e000      	b.n	8006978 <aci_gatt_update_char_value+0x118>
  }

  return 0;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	37ac      	adds	r7, #172	; 0xac
 800697c:	46bd      	mov	sp, r7
 800697e:	bd90      	pop	{r4, r7, pc}

08006980 <aci_gatt_write_without_response>:
  return status;
}

tBleStatus aci_gatt_write_without_response(uint16_t conn_handle, uint16_t attr_handle,
                                              uint8_t val_len, const uint8_t* attr_val)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b092      	sub	sp, #72	; 0x48
 8006984:	af00      	add	r7, sp, #0
 8006986:	607b      	str	r3, [r7, #4]
 8006988:	4603      	mov	r3, r0
 800698a:	81fb      	strh	r3, [r7, #14]
 800698c:	460b      	mov	r3, r1
 800698e:	81bb      	strh	r3, [r7, #12]
 8006990:	4613      	mov	r3, r2
 8006992:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  uint8_t status;
  gatt_write_without_resp_cp cp;
  
  if(val_len > sizeof(cp.attr_val))
 8006994:	7afb      	ldrb	r3, [r7, #11]
 8006996:	2b14      	cmp	r3, #20
 8006998:	d901      	bls.n	800699e <aci_gatt_write_without_response+0x1e>
    return BLE_STATUS_INVALID_PARAMS;
 800699a:	2342      	movs	r3, #66	; 0x42
 800699c:	e031      	b.n	8006a02 <aci_gatt_write_without_response+0x82>

  cp.conn_handle = htobs(conn_handle);
 800699e:	89fb      	ldrh	r3, [r7, #14]
 80069a0:	82bb      	strh	r3, [r7, #20]
  cp.attr_handle = htobs(attr_handle);
 80069a2:	89bb      	ldrh	r3, [r7, #12]
 80069a4:	82fb      	strh	r3, [r7, #22]
  cp.val_len = val_len;
 80069a6:	7afb      	ldrb	r3, [r7, #11]
 80069a8:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(cp.attr_val, attr_val, val_len);
 80069aa:	7afa      	ldrb	r2, [r7, #11]
 80069ac:	f107 0314 	add.w	r3, r7, #20
 80069b0:	3305      	adds	r3, #5
 80069b2:	6879      	ldr	r1, [r7, #4]
 80069b4:	4618      	mov	r0, r3
 80069b6:	f001 fd2a 	bl	800840e <memcpy>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80069ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80069be:	2218      	movs	r2, #24
 80069c0:	2100      	movs	r1, #0
 80069c2:	4618      	mov	r0, r3
 80069c4:	f001 fca4 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80069c8:	233f      	movs	r3, #63	; 0x3f
 80069ca:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_GATT_WRITE_WITHOUT_RESPONSE;
 80069cc:	f240 1323 	movw	r3, #291	; 0x123
 80069d0:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &cp;
 80069d2:	f107 0314 	add.w	r3, r7, #20
 80069d6:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = GATT_WRITE_WITHOUT_RESPONSE_CP_SIZE + val_len; 
 80069d8:	7afb      	ldrb	r3, [r7, #11]
 80069da:	3305      	adds	r3, #5
 80069dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 80069de:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80069e2:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 80069e4:	2301      	movs	r3, #1
 80069e6:	647b      	str	r3, [r7, #68]	; 0x44

  if (hci_send_req(&rq, FALSE) < 0)
 80069e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80069ec:	2100      	movs	r1, #0
 80069ee:	4618      	mov	r0, r3
 80069f0:	f000 fa8e 	bl	8006f10 <hci_send_req>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	da01      	bge.n	80069fe <aci_gatt_write_without_response+0x7e>
    return BLE_STATUS_TIMEOUT;
 80069fa:	23ff      	movs	r3, #255	; 0xff
 80069fc:	e001      	b.n	8006a02 <aci_gatt_write_without_response+0x82>

  return status;
 80069fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3748      	adds	r7, #72	; 0x48
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b0aa      	sub	sp, #168	; 0xa8
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	4603      	mov	r3, r0
 8006a12:	603a      	str	r2, [r7, #0]
 8006a14:	71fb      	strb	r3, [r7, #7]
 8006a16:	460b      	mov	r3, r1
 8006a18:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8006a20:	79bb      	ldrb	r3, [r7, #6]
 8006a22:	2b7e      	cmp	r3, #126	; 0x7e
 8006a24:	d901      	bls.n	8006a2a <aci_hal_write_config_data+0x20>
    return BLE_STATUS_INVALID_PARAMS;
 8006a26:	2342      	movs	r3, #66	; 0x42
 8006a28:	e050      	b.n	8006acc <aci_hal_write_config_data+0xc2>

  buffer[indx] = offset;
 8006a2a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006a2e:	33a8      	adds	r3, #168	; 0xa8
 8006a30:	443b      	add	r3, r7
 8006a32:	79fa      	ldrb	r2, [r7, #7]
 8006a34:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006a38:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = len;
 8006a42:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006a46:	33a8      	adds	r3, #168	; 0xa8
 8006a48:	443b      	add	r3, r7
 8006a4a:	79ba      	ldrb	r2, [r7, #6]
 8006a4c:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006a50:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006a54:	3301      	adds	r3, #1
 8006a56:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, val, len);
 8006a5a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006a5e:	f107 0208 	add.w	r2, r7, #8
 8006a62:	4413      	add	r3, r2
 8006a64:	79ba      	ldrb	r2, [r7, #6]
 8006a66:	6839      	ldr	r1, [r7, #0]
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f001 fcd0 	bl	800840e <memcpy>
  indx +=  len;
 8006a6e:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8006a72:	79bb      	ldrb	r3, [r7, #6]
 8006a74:	4413      	add	r3, r2
 8006a76:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006a7a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006a7e:	2218      	movs	r2, #24
 8006a80:	2100      	movs	r1, #0
 8006a82:	4618      	mov	r0, r3
 8006a84:	f001 fc44 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8006a88:	233f      	movs	r3, #63	; 0x3f
 8006a8a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 8006a8e:	230c      	movs	r3, #12
 8006a90:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8006a94:	f107 0308 	add.w	r3, r7, #8
 8006a98:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 8006a9c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006aa0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8006aa4:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8006aa8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 8006aac:	2301      	movs	r3, #1
 8006aae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8006ab2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f000 fa29 	bl	8006f10 <hci_send_req>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	da01      	bge.n	8006ac8 <aci_hal_write_config_data+0xbe>
    return BLE_STATUS_TIMEOUT;
 8006ac4:	23ff      	movs	r3, #255	; 0xff
 8006ac6:	e001      	b.n	8006acc <aci_hal_write_config_data+0xc2>

  return status;
 8006ac8:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	37a8      	adds	r7, #168	; 0xa8
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b08a      	sub	sp, #40	; 0x28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	4603      	mov	r3, r0
 8006adc:	460a      	mov	r2, r1
 8006ade:	71fb      	strb	r3, [r7, #7]
 8006ae0:	4613      	mov	r3, r2
 8006ae2:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 8006ae4:	79fb      	ldrb	r3, [r7, #7]
 8006ae6:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 8006ae8:	79bb      	ldrb	r3, [r7, #6]
 8006aea:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006aec:	f107 0310 	add.w	r3, r7, #16
 8006af0:	2218      	movs	r2, #24
 8006af2:	2100      	movs	r1, #0
 8006af4:	4618      	mov	r0, r3
 8006af6:	f001 fc0b 	bl	8008310 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8006afa:	233f      	movs	r3, #63	; 0x3f
 8006afc:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8006afe:	230f      	movs	r3, #15
 8006b00:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8006b02:	f107 030c 	add.w	r3, r7, #12
 8006b06:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8006b08:	2302      	movs	r3, #2
 8006b0a:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8006b0c:	f107 030b 	add.w	r3, r7, #11
 8006b10:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8006b12:	2301      	movs	r3, #1
 8006b14:	627b      	str	r3, [r7, #36]	; 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 8006b16:	f107 0310 	add.w	r3, r7, #16
 8006b1a:	2100      	movs	r1, #0
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f000 f9f7 	bl	8006f10 <hci_send_req>
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	da01      	bge.n	8006b2c <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8006b28:	23ff      	movs	r3, #255	; 0xff
 8006b2a:	e000      	b.n	8006b2e <aci_hal_set_tx_power_level+0x5a>

  return status;
 8006b2c:	7afb      	ldrb	r3, [r7, #11]
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3728      	adds	r7, #40	; 0x28
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8006b36:	b590      	push	{r4, r7, lr}
 8006b38:	b089      	sub	sp, #36	; 0x24
 8006b3a:	af02      	add	r7, sp, #8
 8006b3c:	6078      	str	r0, [r7, #4]
 8006b3e:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8006b40:	f107 0410 	add.w	r4, r7, #16
 8006b44:	f107 0215 	add.w	r2, r7, #21
 8006b48:	f107 0112 	add.w	r1, r7, #18
 8006b4c:	f107 0016 	add.w	r0, r7, #22
 8006b50:	f107 030e 	add.w	r3, r7, #14
 8006b54:	9300      	str	r3, [sp, #0]
 8006b56:	4623      	mov	r3, r4
 8006b58:	f000 f853 	bl	8006c02 <hci_le_read_local_version>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8006b60:	7dfb      	ldrb	r3, [r7, #23]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d126      	bne.n	8006bb4 <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 8006b66:	8a7b      	ldrh	r3, [r7, #18]
 8006b68:	0a1b      	lsrs	r3, r3, #8
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	b2da      	uxtb	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8006b72:	8a7b      	ldrh	r3, [r7, #18]
 8006b74:	021b      	lsls	r3, r3, #8
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	881b      	ldrh	r3, [r3, #0]
 8006b80:	b21a      	sxth	r2, r3
 8006b82:	89fb      	ldrh	r3, [r7, #14]
 8006b84:	091b      	lsrs	r3, r3, #4
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	011b      	lsls	r3, r3, #4
 8006b8a:	b21b      	sxth	r3, r3
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	b21b      	sxth	r3, r3
 8006b90:	4313      	orrs	r3, r2
 8006b92:	b21b      	sxth	r3, r3
 8006b94:	b29a      	uxth	r2, r3
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	881b      	ldrh	r3, [r3, #0]
 8006b9e:	b21a      	sxth	r2, r3
 8006ba0:	89fb      	ldrh	r3, [r7, #14]
 8006ba2:	b21b      	sxth	r3, r3
 8006ba4:	f003 030f 	and.w	r3, r3, #15
 8006ba8:	b21b      	sxth	r3, r3
 8006baa:	4313      	orrs	r3, r2
 8006bac:	b21b      	sxth	r3, r3
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8006bb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	371c      	adds	r7, #28
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd90      	pop	{r4, r7, pc}

08006bbe <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8006bbe:	b580      	push	{r7, lr}
 8006bc0:	b088      	sub	sp, #32
 8006bc2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006bc4:	f107 0308 	add.w	r3, r7, #8
 8006bc8:	2218      	movs	r2, #24
 8006bca:	2100      	movs	r1, #0
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f001 fb9f 	bl	8008310 <memset>
  rq.ogf = OGF_HOST_CTL;
 8006bd2:	2303      	movs	r3, #3
 8006bd4:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006bda:	1dfb      	adds	r3, r7, #7
 8006bdc:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006bde:	2301      	movs	r3, #1
 8006be0:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006be2:	f107 0308 	add.w	r3, r7, #8
 8006be6:	2100      	movs	r1, #0
 8006be8:	4618      	mov	r0, r3
 8006bea:	f000 f991 	bl	8006f10 <hci_send_req>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	da01      	bge.n	8006bf8 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8006bf4:	23ff      	movs	r3, #255	; 0xff
 8006bf6:	e000      	b.n	8006bfa <hci_reset+0x3c>
  
  return status;  
 8006bf8:	79fb      	ldrb	r3, [r7, #7]
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3720      	adds	r7, #32
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}

08006c02 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b08e      	sub	sp, #56	; 0x38
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	60f8      	str	r0, [r7, #12]
 8006c0a:	60b9      	str	r1, [r7, #8]
 8006c0c:	607a      	str	r2, [r7, #4]
 8006c0e:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006c10:	f107 0314 	add.w	r3, r7, #20
 8006c14:	2209      	movs	r2, #9
 8006c16:	2100      	movs	r1, #0
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f001 fb79 	bl	8008310 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006c1e:	f107 0320 	add.w	r3, r7, #32
 8006c22:	2218      	movs	r2, #24
 8006c24:	2100      	movs	r1, #0
 8006c26:	4618      	mov	r0, r3
 8006c28:	f001 fb72 	bl	8008310 <memset>
  rq.ogf = OGF_INFO_PARAM;
 8006c2c:	2304      	movs	r3, #4
 8006c2e:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8006c30:	2301      	movs	r3, #1
 8006c32:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = NULL;
 8006c34:	2300      	movs	r3, #0
 8006c36:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = 0;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 8006c3c:	f107 0314 	add.w	r3, r7, #20
 8006c40:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8006c42:	2309      	movs	r3, #9
 8006c44:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006c46:	f107 0320 	add.w	r3, r7, #32
 8006c4a:	2100      	movs	r1, #0
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f000 f95f 	bl	8006f10 <hci_send_req>
 8006c52:	4603      	mov	r3, r0
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	da01      	bge.n	8006c5c <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 8006c58:	23ff      	movs	r3, #255	; 0xff
 8006c5a:	e018      	b.n	8006c8e <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 8006c5c:	7d3b      	ldrb	r3, [r7, #20]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d001      	beq.n	8006c66 <hci_le_read_local_version+0x64>
    return resp.status;
 8006c62:	7d3b      	ldrb	r3, [r7, #20]
 8006c64:	e013      	b.n	8006c8e <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 8006c66:	7d7a      	ldrb	r2, [r7, #21]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 8006c6c:	8afa      	ldrh	r2, [r7, #22]
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8006c72:	7e3a      	ldrb	r2, [r7, #24]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 8006c78:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8006c82:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c8a:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3738      	adds	r7, #56	; 0x38
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b092      	sub	sp, #72	; 0x48
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	6039      	str	r1, [r7, #0]
 8006ca0:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8006ca2:	f107 0310 	add.w	r3, r7, #16
 8006ca6:	2220      	movs	r2, #32
 8006ca8:	2100      	movs	r1, #0
 8006caa:	4618      	mov	r0, r3
 8006cac:	f001 fb30 	bl	8008310 <memset>
  scan_resp_cp.length = length;
 8006cb0:	79fb      	ldrb	r3, [r7, #7]
 8006cb2:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 8006cb4:	79fb      	ldrb	r3, [r7, #7]
 8006cb6:	2b1f      	cmp	r3, #31
 8006cb8:	bf28      	it	cs
 8006cba:	231f      	movcs	r3, #31
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	f107 0310 	add.w	r3, r7, #16
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	6839      	ldr	r1, [r7, #0]
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f001 fba0 	bl	800840e <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006cce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006cd2:	2218      	movs	r2, #24
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f001 fb1a 	bl	8008310 <memset>
  rq.ogf = OGF_LE_CTL;
 8006cdc:	2308      	movs	r3, #8
 8006cde:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8006ce0:	2309      	movs	r3, #9
 8006ce2:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &scan_resp_cp;
 8006ce4:	f107 0310 	add.w	r3, r7, #16
 8006ce8:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 8006cea:	2320      	movs	r3, #32
 8006cec:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 8006cee:	f107 030f 	add.w	r3, r7, #15
 8006cf2:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006cf8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006cfc:	2100      	movs	r1, #0
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f000 f906 	bl	8006f10 <hci_send_req>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	da01      	bge.n	8006d0e <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 8006d0a:	23ff      	movs	r3, #255	; 0xff
 8006d0c:	e000      	b.n	8006d10 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 8006d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3748      	adds	r7, #72	; 0x48
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b085      	sub	sp, #20
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	3308      	adds	r3, #8
 8006d24:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	781b      	ldrb	r3, [r3, #0]
 8006d2a:	2b04      	cmp	r3, #4
 8006d2c:	d001      	beq.n	8006d32 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e00c      	b.n	8006d4c <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	3302      	adds	r3, #2
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	461a      	mov	r2, r3
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8006d40:	3b03      	subs	r3, #3
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d001      	beq.n	8006d4a <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8006d46:	2302      	movs	r3, #2
 8006d48:	e000      	b.n	8006d4c <verify_packet+0x34>
  
  return 0;      
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3714      	adds	r7, #20
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b0a6      	sub	sp, #152	; 0x98
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	607b      	str	r3, [r7, #4]
 8006d60:	4603      	mov	r3, r0
 8006d62:	81fb      	strh	r3, [r7, #14]
 8006d64:	460b      	mov	r3, r1
 8006d66:	81bb      	strh	r3, [r7, #12]
 8006d68:	4613      	mov	r3, r2
 8006d6a:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8006d6c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006d70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d74:	b21a      	sxth	r2, r3
 8006d76:	89fb      	ldrh	r3, [r7, #14]
 8006d78:	029b      	lsls	r3, r3, #10
 8006d7a:	b21b      	sxth	r3, r3
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	b21b      	sxth	r3, r3
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8006d84:	7afb      	ldrb	r3, [r7, #11]
 8006d86:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8006d8c:	f107 0318 	add.w	r3, r7, #24
 8006d90:	3301      	adds	r3, #1
 8006d92:	461a      	mov	r2, r3
 8006d94:	f107 0314 	add.w	r3, r7, #20
 8006d98:	8819      	ldrh	r1, [r3, #0]
 8006d9a:	789b      	ldrb	r3, [r3, #2]
 8006d9c:	8011      	strh	r1, [r2, #0]
 8006d9e:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8006da0:	f107 0318 	add.w	r3, r7, #24
 8006da4:	3304      	adds	r3, #4
 8006da6:	7afa      	ldrb	r2, [r7, #11]
 8006da8:	6879      	ldr	r1, [r7, #4]
 8006daa:	4618      	mov	r0, r3
 8006dac:	f001 fb2f 	bl	800840e <memcpy>
  
  if (hciContext.io.Send)
 8006db0:	4b08      	ldr	r3, [pc, #32]	; (8006dd4 <send_cmd+0x7c>)
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d009      	beq.n	8006dcc <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8006db8:	4b06      	ldr	r3, [pc, #24]	; (8006dd4 <send_cmd+0x7c>)
 8006dba:	691b      	ldr	r3, [r3, #16]
 8006dbc:	7afa      	ldrb	r2, [r7, #11]
 8006dbe:	b292      	uxth	r2, r2
 8006dc0:	3204      	adds	r2, #4
 8006dc2:	b291      	uxth	r1, r2
 8006dc4:	f107 0218 	add.w	r2, r7, #24
 8006dc8:	4610      	mov	r0, r2
 8006dca:	4798      	blx	r3
  }
}
 8006dcc:	bf00      	nop
 8006dce:	3798      	adds	r7, #152	; 0x98
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	200006f8 	.word	0x200006f8

08006dd8 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b084      	sub	sp, #16
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8006de2:	e00a      	b.n	8006dfa <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8006de4:	f107 030c 	add.w	r3, r7, #12
 8006de8:	4619      	mov	r1, r3
 8006dea:	6838      	ldr	r0, [r7, #0]
 8006dec:	f000 fae8 	bl	80073c0 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	4619      	mov	r1, r3
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 fa4f 	bl	8007298 <list_insert_head>
  while (!list_is_empty(src_list))
 8006dfa:	6838      	ldr	r0, [r7, #0]
 8006dfc:	f000 fa2a 	bl	8007254 <list_is_empty>
 8006e00:	4603      	mov	r3, r0
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d0ee      	beq.n	8006de4 <move_list+0xc>
  }
}
 8006e06:	bf00      	nop
 8006e08:	bf00      	nop
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b082      	sub	sp, #8
 8006e14:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8006e16:	e009      	b.n	8006e2c <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8006e18:	1d3b      	adds	r3, r7, #4
 8006e1a:	4619      	mov	r1, r3
 8006e1c:	4809      	ldr	r0, [pc, #36]	; (8006e44 <free_event_list+0x34>)
 8006e1e:	f000 faa8 	bl	8007372 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4619      	mov	r1, r3
 8006e26:	4808      	ldr	r0, [pc, #32]	; (8006e48 <free_event_list+0x38>)
 8006e28:	f000 fa5c 	bl	80072e4 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8006e2c:	4806      	ldr	r0, [pc, #24]	; (8006e48 <free_event_list+0x38>)
 8006e2e:	f000 faee 	bl	800740e <list_get_size>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	ddef      	ble.n	8006e18 <free_event_list+0x8>
  }
}
 8006e38:	bf00      	nop
 8006e3a:	bf00      	nop
 8006e3c:	3708      	adds	r7, #8
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	20000434 	.word	0x20000434
 8006e48:	2000042c 	.word	0x2000042c

08006e4c <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d002      	beq.n	8006e62 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8006e5c:	4a18      	ldr	r2, [pc, #96]	; (8006ec0 <hci_init+0x74>)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8006e62:	4818      	ldr	r0, [pc, #96]	; (8006ec4 <hci_init+0x78>)
 8006e64:	f000 f9e6 	bl	8007234 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8006e68:	4817      	ldr	r0, [pc, #92]	; (8006ec8 <hci_init+0x7c>)
 8006e6a:	f000 f9e3 	bl	8007234 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8006e6e:	f7fa fd73 	bl	8001958 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8006e72:	2300      	movs	r3, #0
 8006e74:	73fb      	strb	r3, [r7, #15]
 8006e76:	e00c      	b.n	8006e92 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8006e78:	7bfb      	ldrb	r3, [r7, #15]
 8006e7a:	228c      	movs	r2, #140	; 0x8c
 8006e7c:	fb02 f303 	mul.w	r3, r2, r3
 8006e80:	4a12      	ldr	r2, [pc, #72]	; (8006ecc <hci_init+0x80>)
 8006e82:	4413      	add	r3, r2
 8006e84:	4619      	mov	r1, r3
 8006e86:	480f      	ldr	r0, [pc, #60]	; (8006ec4 <hci_init+0x78>)
 8006e88:	f000 fa2c 	bl	80072e4 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8006e8c:	7bfb      	ldrb	r3, [r7, #15]
 8006e8e:	3301      	adds	r3, #1
 8006e90:	73fb      	strb	r3, [r7, #15]
 8006e92:	7bfb      	ldrb	r3, [r7, #15]
 8006e94:	2b04      	cmp	r3, #4
 8006e96:	d9ef      	bls.n	8006e78 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8006e98:	4b09      	ldr	r3, [pc, #36]	; (8006ec0 <hci_init+0x74>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d003      	beq.n	8006ea8 <hci_init+0x5c>
 8006ea0:	4b07      	ldr	r3, [pc, #28]	; (8006ec0 <hci_init+0x74>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2000      	movs	r0, #0
 8006ea6:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8006ea8:	4b05      	ldr	r3, [pc, #20]	; (8006ec0 <hci_init+0x74>)
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d002      	beq.n	8006eb6 <hci_init+0x6a>
 8006eb0:	4b03      	ldr	r3, [pc, #12]	; (8006ec0 <hci_init+0x74>)
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	4798      	blx	r3
}
 8006eb6:	bf00      	nop
 8006eb8:	3710      	adds	r7, #16
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	200006f8 	.word	0x200006f8
 8006ec4:	2000042c 	.word	0x2000042c
 8006ec8:	20000434 	.word	0x20000434
 8006ecc:	2000043c 	.word	0x2000043c

08006ed0 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b083      	sub	sp, #12
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a0b      	ldr	r2, [pc, #44]	; (8006f0c <hci_register_io_bus+0x3c>)
 8006ede:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	4a09      	ldr	r2, [pc, #36]	; (8006f0c <hci_register_io_bus+0x3c>)
 8006ee6:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	4a07      	ldr	r2, [pc, #28]	; (8006f0c <hci_register_io_bus+0x3c>)
 8006eee:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	699b      	ldr	r3, [r3, #24]
 8006ef4:	4a05      	ldr	r2, [pc, #20]	; (8006f0c <hci_register_io_bus+0x3c>)
 8006ef6:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	4a03      	ldr	r2, [pc, #12]	; (8006f0c <hci_register_io_bus+0x3c>)
 8006efe:	6093      	str	r3, [r2, #8]
}
 8006f00:	bf00      	nop
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr
 8006f0c:	200006f8 	.word	0x200006f8

08006f10 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b08e      	sub	sp, #56	; 0x38
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	460b      	mov	r3, r1
 8006f1a:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	885b      	ldrh	r3, [r3, #2]
 8006f20:	b21b      	sxth	r3, r3
 8006f22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f26:	b21a      	sxth	r2, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	881b      	ldrh	r3, [r3, #0]
 8006f2c:	029b      	lsls	r3, r3, #10
 8006f2e:	b21b      	sxth	r3, r3
 8006f30:	4313      	orrs	r3, r2
 8006f32:	b21b      	sxth	r3, r3
 8006f34:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8006f36:	2300      	movs	r3, #0
 8006f38:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8006f3a:	f107 0308 	add.w	r3, r7, #8
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f000 f978 	bl	8007234 <list_init_head>

  free_event_list();
 8006f44:	f7ff ff64 	bl	8006e10 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	8818      	ldrh	r0, [r3, #0]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	8859      	ldrh	r1, [r3, #2]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	b2da      	uxtb	r2, r3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f7ff fefd 	bl	8006d58 <send_cmd>
  
  if (async)
 8006f5e:	78fb      	ldrb	r3, [r7, #3]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d001      	beq.n	8006f68 <hci_send_req+0x58>
  {
    return 0;
 8006f64:	2300      	movs	r3, #0
 8006f66:	e0e2      	b.n	800712e <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8006f68:	f7fd f916 	bl	8004198 <HAL_GetTick>
 8006f6c:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8006f6e:	f7fd f913 	bl	8004198 <HAL_GetTick>
 8006f72:	4602      	mov	r2, r0
 8006f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f76:	1ad3      	subs	r3, r2, r3
 8006f78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f7c:	f200 80b3 	bhi.w	80070e6 <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8006f80:	486d      	ldr	r0, [pc, #436]	; (8007138 <hci_send_req+0x228>)
 8006f82:	f000 f967 	bl	8007254 <list_is_empty>
 8006f86:	4603      	mov	r3, r0
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d000      	beq.n	8006f8e <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8006f8c:	e7ef      	b.n	8006f6e <hci_send_req+0x5e>
      {
        break;
 8006f8e:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8006f90:	f107 0310 	add.w	r3, r7, #16
 8006f94:	4619      	mov	r1, r3
 8006f96:	4868      	ldr	r0, [pc, #416]	; (8007138 <hci_send_req+0x228>)
 8006f98:	f000 f9eb 	bl	8007372 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	3308      	adds	r3, #8
 8006fa0:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8006fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	2b04      	cmp	r3, #4
 8006fa8:	d17f      	bne.n	80070aa <hci_send_req+0x19a>
    {
      event_pckt = (void *)(hci_hdr->data);
 8006faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fac:	3301      	adds	r3, #1
 8006fae:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	3308      	adds	r3, #8
 8006fb4:	3303      	adds	r3, #3
 8006fb6:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8006fbe:	3b03      	subs	r3, #3
 8006fc0:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8006fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	2b3e      	cmp	r3, #62	; 0x3e
 8006fc8:	d04c      	beq.n	8007064 <hci_send_req+0x154>
 8006fca:	2b3e      	cmp	r3, #62	; 0x3e
 8006fcc:	dc68      	bgt.n	80070a0 <hci_send_req+0x190>
 8006fce:	2b10      	cmp	r3, #16
 8006fd0:	f000 808b 	beq.w	80070ea <hci_send_req+0x1da>
 8006fd4:	2b10      	cmp	r3, #16
 8006fd6:	dc63      	bgt.n	80070a0 <hci_send_req+0x190>
 8006fd8:	2b0e      	cmp	r3, #14
 8006fda:	d023      	beq.n	8007024 <hci_send_req+0x114>
 8006fdc:	2b0f      	cmp	r3, #15
 8006fde:	d15f      	bne.n	80070a0 <hci_send_req+0x190>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8006fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe2:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8006fe4:	69bb      	ldr	r3, [r7, #24]
 8006fe6:	885b      	ldrh	r3, [r3, #2]
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d17e      	bne.n	80070ee <hci_send_req+0x1de>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	2b0f      	cmp	r3, #15
 8006ff6:	d004      	beq.n	8007002 <hci_send_req+0xf2>
          if (cs->status) {
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d051      	beq.n	80070a4 <hci_send_req+0x194>
            goto failed;
 8007000:	e078      	b.n	80070f4 <hci_send_req+0x1e4>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	695a      	ldr	r2, [r3, #20]
 8007006:	6a3b      	ldr	r3, [r7, #32]
 8007008:	429a      	cmp	r2, r3
 800700a:	bf28      	it	cs
 800700c:	461a      	movcs	r2, r3
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6918      	ldr	r0, [r3, #16]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	461a      	mov	r2, r3
 800701c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800701e:	f001 f9f6 	bl	800840e <memcpy>
        goto done;
 8007022:	e078      	b.n	8007116 <hci_send_req+0x206>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8007024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007026:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800702e:	b29b      	uxth	r3, r3
 8007030:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8007032:	429a      	cmp	r2, r3
 8007034:	d15d      	bne.n	80070f2 <hci_send_req+0x1e2>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8007036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007038:	3303      	adds	r3, #3
 800703a:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800703c:	6a3b      	ldr	r3, [r7, #32]
 800703e:	3b03      	subs	r3, #3
 8007040:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	695a      	ldr	r2, [r3, #20]
 8007046:	6a3b      	ldr	r3, [r7, #32]
 8007048:	429a      	cmp	r2, r3
 800704a:	bf28      	it	cs
 800704c:	461a      	movcs	r2, r3
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6918      	ldr	r0, [r3, #16]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	695b      	ldr	r3, [r3, #20]
 800705a:	461a      	mov	r2, r3
 800705c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800705e:	f001 f9d6 	bl	800840e <memcpy>
        goto done;
 8007062:	e058      	b.n	8007116 <hci_send_req+0x206>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8007064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007066:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8007068:	69fb      	ldr	r3, [r7, #28]
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	461a      	mov	r2, r3
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	429a      	cmp	r2, r3
 8007074:	d118      	bne.n	80070a8 <hci_send_req+0x198>
          break;
      
        len -= 1;
 8007076:	6a3b      	ldr	r3, [r7, #32]
 8007078:	3b01      	subs	r3, #1
 800707a:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	695a      	ldr	r2, [r3, #20]
 8007080:	6a3b      	ldr	r3, [r7, #32]
 8007082:	429a      	cmp	r2, r3
 8007084:	bf28      	it	cs
 8007086:	461a      	movcs	r2, r3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6918      	ldr	r0, [r3, #16]
 8007090:	69fb      	ldr	r3, [r7, #28]
 8007092:	1c59      	adds	r1, r3, #1
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	695b      	ldr	r3, [r3, #20]
 8007098:	461a      	mov	r2, r3
 800709a:	f001 f9b8 	bl	800840e <memcpy>
        goto done;
 800709e:	e03a      	b.n	8007116 <hci_send_req+0x206>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 80070a0:	bf00      	nop
 80070a2:	e002      	b.n	80070aa <hci_send_req+0x19a>
          break;
 80070a4:	bf00      	nop
 80070a6:	e000      	b.n	80070aa <hci_send_req+0x19a>
          break;
 80070a8:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 80070aa:	4824      	ldr	r0, [pc, #144]	; (800713c <hci_send_req+0x22c>)
 80070ac:	f000 f8d2 	bl	8007254 <list_is_empty>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00d      	beq.n	80070d2 <hci_send_req+0x1c2>
 80070b6:	4820      	ldr	r0, [pc, #128]	; (8007138 <hci_send_req+0x228>)
 80070b8:	f000 f8cc 	bl	8007254 <list_is_empty>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d007      	beq.n	80070d2 <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	4619      	mov	r1, r3
 80070c6:	481d      	ldr	r0, [pc, #116]	; (800713c <hci_send_req+0x22c>)
 80070c8:	f000 f90c 	bl	80072e4 <list_insert_tail>
      hciReadPacket=NULL;
 80070cc:	2300      	movs	r3, #0
 80070ce:	613b      	str	r3, [r7, #16]
 80070d0:	e008      	b.n	80070e4 <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 80070d2:	693a      	ldr	r2, [r7, #16]
 80070d4:	f107 0308 	add.w	r3, r7, #8
 80070d8:	4611      	mov	r1, r2
 80070da:	4618      	mov	r0, r3
 80070dc:	f000 f902 	bl	80072e4 <list_insert_tail>
      hciReadPacket=NULL;
 80070e0:	2300      	movs	r3, #0
 80070e2:	613b      	str	r3, [r7, #16]
  {
 80070e4:	e740      	b.n	8006f68 <hci_send_req+0x58>
        goto failed;
 80070e6:	bf00      	nop
 80070e8:	e004      	b.n	80070f4 <hci_send_req+0x1e4>
        goto failed;
 80070ea:	bf00      	nop
 80070ec:	e002      	b.n	80070f4 <hci_send_req+0x1e4>
          goto failed;
 80070ee:	bf00      	nop
 80070f0:	e000      	b.n	80070f4 <hci_send_req+0x1e4>
          goto failed;
 80070f2:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d004      	beq.n	8007104 <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	4619      	mov	r1, r3
 80070fe:	480f      	ldr	r0, [pc, #60]	; (800713c <hci_send_req+0x22c>)
 8007100:	f000 f8ca 	bl	8007298 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8007104:	f107 0308 	add.w	r3, r7, #8
 8007108:	4619      	mov	r1, r3
 800710a:	480b      	ldr	r0, [pc, #44]	; (8007138 <hci_send_req+0x228>)
 800710c:	f7ff fe64 	bl	8006dd8 <move_list>

  return -1;
 8007110:	f04f 33ff 	mov.w	r3, #4294967295
 8007114:	e00b      	b.n	800712e <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	4619      	mov	r1, r3
 800711a:	4808      	ldr	r0, [pc, #32]	; (800713c <hci_send_req+0x22c>)
 800711c:	f000 f8bc 	bl	8007298 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8007120:	f107 0308 	add.w	r3, r7, #8
 8007124:	4619      	mov	r1, r3
 8007126:	4804      	ldr	r0, [pc, #16]	; (8007138 <hci_send_req+0x228>)
 8007128:	f7ff fe56 	bl	8006dd8 <move_list>

  return 0;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3738      	adds	r7, #56	; 0x38
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	20000434 	.word	0x20000434
 800713c:	2000042c 	.word	0x2000042c

08007140 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 8007146:	2300      	movs	r3, #0
 8007148:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800714a:	e013      	b.n	8007174 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800714c:	1d3b      	adds	r3, r7, #4
 800714e:	4619      	mov	r1, r3
 8007150:	480e      	ldr	r0, [pc, #56]	; (800718c <hci_user_evt_proc+0x4c>)
 8007152:	f000 f90e 	bl	8007372 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8007156:	4b0e      	ldr	r3, [pc, #56]	; (8007190 <hci_user_evt_proc+0x50>)
 8007158:	69db      	ldr	r3, [r3, #28]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d005      	beq.n	800716a <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800715e:	4b0c      	ldr	r3, [pc, #48]	; (8007190 <hci_user_evt_proc+0x50>)
 8007160:	69db      	ldr	r3, [r3, #28]
 8007162:	687a      	ldr	r2, [r7, #4]
 8007164:	3208      	adds	r2, #8
 8007166:	4610      	mov	r0, r2
 8007168:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4619      	mov	r1, r3
 800716e:	4809      	ldr	r0, [pc, #36]	; (8007194 <hci_user_evt_proc+0x54>)
 8007170:	f000 f8b8 	bl	80072e4 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8007174:	4805      	ldr	r0, [pc, #20]	; (800718c <hci_user_evt_proc+0x4c>)
 8007176:	f000 f86d 	bl	8007254 <list_is_empty>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d0e5      	beq.n	800714c <hci_user_evt_proc+0xc>
  }
}
 8007180:	bf00      	nop
 8007182:	bf00      	nop
 8007184:	3708      	adds	r7, #8
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	20000434 	.word	0x20000434
 8007190:	200006f8 	.word	0x200006f8
 8007194:	2000042c 	.word	0x2000042c

08007198 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b086      	sub	sp, #24
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 80071a0:	2300      	movs	r3, #0
 80071a2:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 80071a4:	2300      	movs	r3, #0
 80071a6:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80071a8:	481f      	ldr	r0, [pc, #124]	; (8007228 <hci_notify_asynch_evt+0x90>)
 80071aa:	f000 f853 	bl	8007254 <list_is_empty>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d132      	bne.n	800721a <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80071b4:	f107 030c 	add.w	r3, r7, #12
 80071b8:	4619      	mov	r1, r3
 80071ba:	481b      	ldr	r0, [pc, #108]	; (8007228 <hci_notify_asynch_evt+0x90>)
 80071bc:	f000 f8d9 	bl	8007372 <list_remove_head>
    
    if (hciContext.io.Receive)
 80071c0:	4b1a      	ldr	r3, [pc, #104]	; (800722c <hci_notify_asynch_evt+0x94>)
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d02a      	beq.n	800721e <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80071c8:	4b18      	ldr	r3, [pc, #96]	; (800722c <hci_notify_asynch_evt+0x94>)
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	3208      	adds	r2, #8
 80071d0:	2180      	movs	r1, #128	; 0x80
 80071d2:	4610      	mov	r0, r2
 80071d4:	4798      	blx	r3
 80071d6:	4603      	mov	r3, r0
 80071d8:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 80071da:	7cfb      	ldrb	r3, [r7, #19]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d016      	beq.n	800720e <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	7cfa      	ldrb	r2, [r7, #19]
 80071e4:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7ff fd94 	bl	8006d18 <verify_packet>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d105      	bne.n	8007202 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	4619      	mov	r1, r3
 80071fa:	480d      	ldr	r0, [pc, #52]	; (8007230 <hci_notify_asynch_evt+0x98>)
 80071fc:	f000 f872 	bl	80072e4 <list_insert_tail>
 8007200:	e00d      	b.n	800721e <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	4619      	mov	r1, r3
 8007206:	4808      	ldr	r0, [pc, #32]	; (8007228 <hci_notify_asynch_evt+0x90>)
 8007208:	f000 f846 	bl	8007298 <list_insert_head>
 800720c:	e007      	b.n	800721e <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	4619      	mov	r1, r3
 8007212:	4805      	ldr	r0, [pc, #20]	; (8007228 <hci_notify_asynch_evt+0x90>)
 8007214:	f000 f840 	bl	8007298 <list_insert_head>
 8007218:	e001      	b.n	800721e <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800721a:	2301      	movs	r3, #1
 800721c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800721e:	697b      	ldr	r3, [r7, #20]

}
 8007220:	4618      	mov	r0, r3
 8007222:	3718      	adds	r7, #24
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}
 8007228:	2000042c 	.word	0x2000042c
 800722c:	200006f8 	.word	0x200006f8
 8007230:	20000434 	.word	0x20000434

08007234 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	605a      	str	r2, [r3, #4]
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8007254:	b480      	push	{r7}
 8007256:	b087      	sub	sp, #28
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800725c:	f3ef 8310 	mrs	r3, PRIMASK
 8007260:	60fb      	str	r3, [r7, #12]
  return(result);
 8007262:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007264:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007266:	b672      	cpsid	i
}
 8007268:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	429a      	cmp	r2, r3
 8007272:	d102      	bne.n	800727a <list_is_empty+0x26>
  {
    return_value = 1;
 8007274:	2301      	movs	r3, #1
 8007276:	75fb      	strb	r3, [r7, #23]
 8007278:	e001      	b.n	800727e <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800727a:	2300      	movs	r3, #0
 800727c:	75fb      	strb	r3, [r7, #23]
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	f383 8810 	msr	PRIMASK, r3
}
 8007288:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800728a:	7dfb      	ldrb	r3, [r7, #23]
}
 800728c:	4618      	mov	r0, r3
 800728e:	371c      	adds	r7, #28
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8007298:	b480      	push	{r7}
 800729a:	b087      	sub	sp, #28
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80072a2:	f3ef 8310 	mrs	r3, PRIMASK
 80072a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80072a8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80072aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80072ac:	b672      	cpsid	i
}
 80072ae:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	683a      	ldr	r2, [r7, #0]
 80072c2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	683a      	ldr	r2, [r7, #0]
 80072ca:	605a      	str	r2, [r3, #4]
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	f383 8810 	msr	PRIMASK, r3
}
 80072d6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80072d8:	bf00      	nop
 80072da:	371c      	adds	r7, #28
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b087      	sub	sp, #28
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80072ee:	f3ef 8310 	mrs	r3, PRIMASK
 80072f2:	60fb      	str	r3, [r7, #12]
  return(result);
 80072f4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80072f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80072f8:	b672      	cpsid	i
}
 80072fa:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	685a      	ldr	r2, [r3, #4]
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	683a      	ldr	r2, [r7, #0]
 800730e:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	683a      	ldr	r2, [r7, #0]
 8007316:	601a      	str	r2, [r3, #0]
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	f383 8810 	msr	PRIMASK, r3
}
 8007322:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007324:	bf00      	nop
 8007326:	371c      	adds	r7, #28
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8007330:	b480      	push	{r7}
 8007332:	b087      	sub	sp, #28
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007338:	f3ef 8310 	mrs	r3, PRIMASK
 800733c:	60fb      	str	r3, [r7, #12]
  return(result);
 800733e:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007340:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007342:	b672      	cpsid	i
}
 8007344:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	6812      	ldr	r2, [r2, #0]
 800734e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	6852      	ldr	r2, [r2, #4]
 8007358:	605a      	str	r2, [r3, #4]
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	f383 8810 	msr	PRIMASK, r3
}
 8007364:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007366:	bf00      	nop
 8007368:	371c      	adds	r7, #28
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr

08007372 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8007372:	b580      	push	{r7, lr}
 8007374:	b086      	sub	sp, #24
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
 800737a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800737c:	f3ef 8310 	mrs	r3, PRIMASK
 8007380:	60fb      	str	r3, [r7, #12]
  return(result);
 8007382:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007384:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007386:	b672      	cpsid	i
}
 8007388:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4618      	mov	r0, r3
 8007398:	f7ff ffca 	bl	8007330 <list_remove_node>
  (*node)->next = NULL;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2200      	movs	r2, #0
 80073a2:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2200      	movs	r2, #0
 80073aa:	605a      	str	r2, [r3, #4]
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	f383 8810 	msr	PRIMASK, r3
}
 80073b6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80073b8:	bf00      	nop
 80073ba:	3718      	adds	r7, #24
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80073ca:	f3ef 8310 	mrs	r3, PRIMASK
 80073ce:	60fb      	str	r3, [r7, #12]
  return(result);
 80073d0:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80073d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80073d4:	b672      	cpsid	i
}
 80073d6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	685a      	ldr	r2, [r3, #4]
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	4618      	mov	r0, r3
 80073e6:	f7ff ffa3 	bl	8007330 <list_remove_node>
  (*node)->next = NULL;
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2200      	movs	r2, #0
 80073f0:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2200      	movs	r2, #0
 80073f8:	605a      	str	r2, [r3, #4]
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	f383 8810 	msr	PRIMASK, r3
}
 8007404:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007406:	bf00      	nop
 8007408:	3718      	adds	r7, #24
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800740e:	b480      	push	{r7}
 8007410:	b089      	sub	sp, #36	; 0x24
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
  int size = 0;
 8007416:	2300      	movs	r3, #0
 8007418:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800741a:	f3ef 8310 	mrs	r3, PRIMASK
 800741e:	613b      	str	r3, [r7, #16]
  return(result);
 8007420:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007422:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007424:	b672      	cpsid	i
}
 8007426:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800742e:	e005      	b.n	800743c <list_get_size+0x2e>
  {
    size++;
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	3301      	adds	r3, #1
 8007434:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800743c:	69ba      	ldr	r2, [r7, #24]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	429a      	cmp	r2, r3
 8007442:	d1f5      	bne.n	8007430 <list_get_size+0x22>
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f383 8810 	msr	PRIMASK, r3
}
 800744e:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8007450:	69fb      	ldr	r3, [r7, #28]
}
 8007452:	4618      	mov	r0, r3
 8007454:	3724      	adds	r7, #36	; 0x24
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr

0800745e <__cvt>:
 800745e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007462:	ec55 4b10 	vmov	r4, r5, d0
 8007466:	2d00      	cmp	r5, #0
 8007468:	460e      	mov	r6, r1
 800746a:	4619      	mov	r1, r3
 800746c:	462b      	mov	r3, r5
 800746e:	bfbb      	ittet	lt
 8007470:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007474:	461d      	movlt	r5, r3
 8007476:	2300      	movge	r3, #0
 8007478:	232d      	movlt	r3, #45	; 0x2d
 800747a:	700b      	strb	r3, [r1, #0]
 800747c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800747e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007482:	4691      	mov	r9, r2
 8007484:	f023 0820 	bic.w	r8, r3, #32
 8007488:	bfbc      	itt	lt
 800748a:	4622      	movlt	r2, r4
 800748c:	4614      	movlt	r4, r2
 800748e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007492:	d005      	beq.n	80074a0 <__cvt+0x42>
 8007494:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007498:	d100      	bne.n	800749c <__cvt+0x3e>
 800749a:	3601      	adds	r6, #1
 800749c:	2102      	movs	r1, #2
 800749e:	e000      	b.n	80074a2 <__cvt+0x44>
 80074a0:	2103      	movs	r1, #3
 80074a2:	ab03      	add	r3, sp, #12
 80074a4:	9301      	str	r3, [sp, #4]
 80074a6:	ab02      	add	r3, sp, #8
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	ec45 4b10 	vmov	d0, r4, r5
 80074ae:	4653      	mov	r3, sl
 80074b0:	4632      	mov	r2, r6
 80074b2:	f001 f845 	bl	8008540 <_dtoa_r>
 80074b6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80074ba:	4607      	mov	r7, r0
 80074bc:	d102      	bne.n	80074c4 <__cvt+0x66>
 80074be:	f019 0f01 	tst.w	r9, #1
 80074c2:	d022      	beq.n	800750a <__cvt+0xac>
 80074c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80074c8:	eb07 0906 	add.w	r9, r7, r6
 80074cc:	d110      	bne.n	80074f0 <__cvt+0x92>
 80074ce:	783b      	ldrb	r3, [r7, #0]
 80074d0:	2b30      	cmp	r3, #48	; 0x30
 80074d2:	d10a      	bne.n	80074ea <__cvt+0x8c>
 80074d4:	2200      	movs	r2, #0
 80074d6:	2300      	movs	r3, #0
 80074d8:	4620      	mov	r0, r4
 80074da:	4629      	mov	r1, r5
 80074dc:	f7f9 fafc 	bl	8000ad8 <__aeabi_dcmpeq>
 80074e0:	b918      	cbnz	r0, 80074ea <__cvt+0x8c>
 80074e2:	f1c6 0601 	rsb	r6, r6, #1
 80074e6:	f8ca 6000 	str.w	r6, [sl]
 80074ea:	f8da 3000 	ldr.w	r3, [sl]
 80074ee:	4499      	add	r9, r3
 80074f0:	2200      	movs	r2, #0
 80074f2:	2300      	movs	r3, #0
 80074f4:	4620      	mov	r0, r4
 80074f6:	4629      	mov	r1, r5
 80074f8:	f7f9 faee 	bl	8000ad8 <__aeabi_dcmpeq>
 80074fc:	b108      	cbz	r0, 8007502 <__cvt+0xa4>
 80074fe:	f8cd 900c 	str.w	r9, [sp, #12]
 8007502:	2230      	movs	r2, #48	; 0x30
 8007504:	9b03      	ldr	r3, [sp, #12]
 8007506:	454b      	cmp	r3, r9
 8007508:	d307      	bcc.n	800751a <__cvt+0xbc>
 800750a:	9b03      	ldr	r3, [sp, #12]
 800750c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800750e:	1bdb      	subs	r3, r3, r7
 8007510:	4638      	mov	r0, r7
 8007512:	6013      	str	r3, [r2, #0]
 8007514:	b004      	add	sp, #16
 8007516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800751a:	1c59      	adds	r1, r3, #1
 800751c:	9103      	str	r1, [sp, #12]
 800751e:	701a      	strb	r2, [r3, #0]
 8007520:	e7f0      	b.n	8007504 <__cvt+0xa6>

08007522 <__exponent>:
 8007522:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007524:	4603      	mov	r3, r0
 8007526:	2900      	cmp	r1, #0
 8007528:	bfb8      	it	lt
 800752a:	4249      	neglt	r1, r1
 800752c:	f803 2b02 	strb.w	r2, [r3], #2
 8007530:	bfb4      	ite	lt
 8007532:	222d      	movlt	r2, #45	; 0x2d
 8007534:	222b      	movge	r2, #43	; 0x2b
 8007536:	2909      	cmp	r1, #9
 8007538:	7042      	strb	r2, [r0, #1]
 800753a:	dd2a      	ble.n	8007592 <__exponent+0x70>
 800753c:	f10d 0207 	add.w	r2, sp, #7
 8007540:	4617      	mov	r7, r2
 8007542:	260a      	movs	r6, #10
 8007544:	4694      	mov	ip, r2
 8007546:	fb91 f5f6 	sdiv	r5, r1, r6
 800754a:	fb06 1415 	mls	r4, r6, r5, r1
 800754e:	3430      	adds	r4, #48	; 0x30
 8007550:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007554:	460c      	mov	r4, r1
 8007556:	2c63      	cmp	r4, #99	; 0x63
 8007558:	f102 32ff 	add.w	r2, r2, #4294967295
 800755c:	4629      	mov	r1, r5
 800755e:	dcf1      	bgt.n	8007544 <__exponent+0x22>
 8007560:	3130      	adds	r1, #48	; 0x30
 8007562:	f1ac 0402 	sub.w	r4, ip, #2
 8007566:	f802 1c01 	strb.w	r1, [r2, #-1]
 800756a:	1c41      	adds	r1, r0, #1
 800756c:	4622      	mov	r2, r4
 800756e:	42ba      	cmp	r2, r7
 8007570:	d30a      	bcc.n	8007588 <__exponent+0x66>
 8007572:	f10d 0209 	add.w	r2, sp, #9
 8007576:	eba2 020c 	sub.w	r2, r2, ip
 800757a:	42bc      	cmp	r4, r7
 800757c:	bf88      	it	hi
 800757e:	2200      	movhi	r2, #0
 8007580:	4413      	add	r3, r2
 8007582:	1a18      	subs	r0, r3, r0
 8007584:	b003      	add	sp, #12
 8007586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007588:	f812 5b01 	ldrb.w	r5, [r2], #1
 800758c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007590:	e7ed      	b.n	800756e <__exponent+0x4c>
 8007592:	2330      	movs	r3, #48	; 0x30
 8007594:	3130      	adds	r1, #48	; 0x30
 8007596:	7083      	strb	r3, [r0, #2]
 8007598:	70c1      	strb	r1, [r0, #3]
 800759a:	1d03      	adds	r3, r0, #4
 800759c:	e7f1      	b.n	8007582 <__exponent+0x60>
	...

080075a0 <_printf_float>:
 80075a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075a4:	ed2d 8b02 	vpush	{d8}
 80075a8:	b08d      	sub	sp, #52	; 0x34
 80075aa:	460c      	mov	r4, r1
 80075ac:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80075b0:	4616      	mov	r6, r2
 80075b2:	461f      	mov	r7, r3
 80075b4:	4605      	mov	r5, r0
 80075b6:	f000 feb3 	bl	8008320 <_localeconv_r>
 80075ba:	f8d0 a000 	ldr.w	sl, [r0]
 80075be:	4650      	mov	r0, sl
 80075c0:	f7f8 fe5e 	bl	8000280 <strlen>
 80075c4:	2300      	movs	r3, #0
 80075c6:	930a      	str	r3, [sp, #40]	; 0x28
 80075c8:	6823      	ldr	r3, [r4, #0]
 80075ca:	9305      	str	r3, [sp, #20]
 80075cc:	f8d8 3000 	ldr.w	r3, [r8]
 80075d0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80075d4:	3307      	adds	r3, #7
 80075d6:	f023 0307 	bic.w	r3, r3, #7
 80075da:	f103 0208 	add.w	r2, r3, #8
 80075de:	f8c8 2000 	str.w	r2, [r8]
 80075e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80075ea:	9307      	str	r3, [sp, #28]
 80075ec:	f8cd 8018 	str.w	r8, [sp, #24]
 80075f0:	ee08 0a10 	vmov	s16, r0
 80075f4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80075f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075fc:	4b9e      	ldr	r3, [pc, #632]	; (8007878 <_printf_float+0x2d8>)
 80075fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007602:	f7f9 fa9b 	bl	8000b3c <__aeabi_dcmpun>
 8007606:	bb88      	cbnz	r0, 800766c <_printf_float+0xcc>
 8007608:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800760c:	4b9a      	ldr	r3, [pc, #616]	; (8007878 <_printf_float+0x2d8>)
 800760e:	f04f 32ff 	mov.w	r2, #4294967295
 8007612:	f7f9 fa75 	bl	8000b00 <__aeabi_dcmple>
 8007616:	bb48      	cbnz	r0, 800766c <_printf_float+0xcc>
 8007618:	2200      	movs	r2, #0
 800761a:	2300      	movs	r3, #0
 800761c:	4640      	mov	r0, r8
 800761e:	4649      	mov	r1, r9
 8007620:	f7f9 fa64 	bl	8000aec <__aeabi_dcmplt>
 8007624:	b110      	cbz	r0, 800762c <_printf_float+0x8c>
 8007626:	232d      	movs	r3, #45	; 0x2d
 8007628:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800762c:	4a93      	ldr	r2, [pc, #588]	; (800787c <_printf_float+0x2dc>)
 800762e:	4b94      	ldr	r3, [pc, #592]	; (8007880 <_printf_float+0x2e0>)
 8007630:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007634:	bf94      	ite	ls
 8007636:	4690      	movls	r8, r2
 8007638:	4698      	movhi	r8, r3
 800763a:	2303      	movs	r3, #3
 800763c:	6123      	str	r3, [r4, #16]
 800763e:	9b05      	ldr	r3, [sp, #20]
 8007640:	f023 0304 	bic.w	r3, r3, #4
 8007644:	6023      	str	r3, [r4, #0]
 8007646:	f04f 0900 	mov.w	r9, #0
 800764a:	9700      	str	r7, [sp, #0]
 800764c:	4633      	mov	r3, r6
 800764e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007650:	4621      	mov	r1, r4
 8007652:	4628      	mov	r0, r5
 8007654:	f000 f9da 	bl	8007a0c <_printf_common>
 8007658:	3001      	adds	r0, #1
 800765a:	f040 8090 	bne.w	800777e <_printf_float+0x1de>
 800765e:	f04f 30ff 	mov.w	r0, #4294967295
 8007662:	b00d      	add	sp, #52	; 0x34
 8007664:	ecbd 8b02 	vpop	{d8}
 8007668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766c:	4642      	mov	r2, r8
 800766e:	464b      	mov	r3, r9
 8007670:	4640      	mov	r0, r8
 8007672:	4649      	mov	r1, r9
 8007674:	f7f9 fa62 	bl	8000b3c <__aeabi_dcmpun>
 8007678:	b140      	cbz	r0, 800768c <_printf_float+0xec>
 800767a:	464b      	mov	r3, r9
 800767c:	2b00      	cmp	r3, #0
 800767e:	bfbc      	itt	lt
 8007680:	232d      	movlt	r3, #45	; 0x2d
 8007682:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007686:	4a7f      	ldr	r2, [pc, #508]	; (8007884 <_printf_float+0x2e4>)
 8007688:	4b7f      	ldr	r3, [pc, #508]	; (8007888 <_printf_float+0x2e8>)
 800768a:	e7d1      	b.n	8007630 <_printf_float+0x90>
 800768c:	6863      	ldr	r3, [r4, #4]
 800768e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007692:	9206      	str	r2, [sp, #24]
 8007694:	1c5a      	adds	r2, r3, #1
 8007696:	d13f      	bne.n	8007718 <_printf_float+0x178>
 8007698:	2306      	movs	r3, #6
 800769a:	6063      	str	r3, [r4, #4]
 800769c:	9b05      	ldr	r3, [sp, #20]
 800769e:	6861      	ldr	r1, [r4, #4]
 80076a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80076a4:	2300      	movs	r3, #0
 80076a6:	9303      	str	r3, [sp, #12]
 80076a8:	ab0a      	add	r3, sp, #40	; 0x28
 80076aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80076ae:	ab09      	add	r3, sp, #36	; 0x24
 80076b0:	ec49 8b10 	vmov	d0, r8, r9
 80076b4:	9300      	str	r3, [sp, #0]
 80076b6:	6022      	str	r2, [r4, #0]
 80076b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80076bc:	4628      	mov	r0, r5
 80076be:	f7ff fece 	bl	800745e <__cvt>
 80076c2:	9b06      	ldr	r3, [sp, #24]
 80076c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076c6:	2b47      	cmp	r3, #71	; 0x47
 80076c8:	4680      	mov	r8, r0
 80076ca:	d108      	bne.n	80076de <_printf_float+0x13e>
 80076cc:	1cc8      	adds	r0, r1, #3
 80076ce:	db02      	blt.n	80076d6 <_printf_float+0x136>
 80076d0:	6863      	ldr	r3, [r4, #4]
 80076d2:	4299      	cmp	r1, r3
 80076d4:	dd41      	ble.n	800775a <_printf_float+0x1ba>
 80076d6:	f1ab 0302 	sub.w	r3, fp, #2
 80076da:	fa5f fb83 	uxtb.w	fp, r3
 80076de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80076e2:	d820      	bhi.n	8007726 <_printf_float+0x186>
 80076e4:	3901      	subs	r1, #1
 80076e6:	465a      	mov	r2, fp
 80076e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80076ec:	9109      	str	r1, [sp, #36]	; 0x24
 80076ee:	f7ff ff18 	bl	8007522 <__exponent>
 80076f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076f4:	1813      	adds	r3, r2, r0
 80076f6:	2a01      	cmp	r2, #1
 80076f8:	4681      	mov	r9, r0
 80076fa:	6123      	str	r3, [r4, #16]
 80076fc:	dc02      	bgt.n	8007704 <_printf_float+0x164>
 80076fe:	6822      	ldr	r2, [r4, #0]
 8007700:	07d2      	lsls	r2, r2, #31
 8007702:	d501      	bpl.n	8007708 <_printf_float+0x168>
 8007704:	3301      	adds	r3, #1
 8007706:	6123      	str	r3, [r4, #16]
 8007708:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800770c:	2b00      	cmp	r3, #0
 800770e:	d09c      	beq.n	800764a <_printf_float+0xaa>
 8007710:	232d      	movs	r3, #45	; 0x2d
 8007712:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007716:	e798      	b.n	800764a <_printf_float+0xaa>
 8007718:	9a06      	ldr	r2, [sp, #24]
 800771a:	2a47      	cmp	r2, #71	; 0x47
 800771c:	d1be      	bne.n	800769c <_printf_float+0xfc>
 800771e:	2b00      	cmp	r3, #0
 8007720:	d1bc      	bne.n	800769c <_printf_float+0xfc>
 8007722:	2301      	movs	r3, #1
 8007724:	e7b9      	b.n	800769a <_printf_float+0xfa>
 8007726:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800772a:	d118      	bne.n	800775e <_printf_float+0x1be>
 800772c:	2900      	cmp	r1, #0
 800772e:	6863      	ldr	r3, [r4, #4]
 8007730:	dd0b      	ble.n	800774a <_printf_float+0x1aa>
 8007732:	6121      	str	r1, [r4, #16]
 8007734:	b913      	cbnz	r3, 800773c <_printf_float+0x19c>
 8007736:	6822      	ldr	r2, [r4, #0]
 8007738:	07d0      	lsls	r0, r2, #31
 800773a:	d502      	bpl.n	8007742 <_printf_float+0x1a2>
 800773c:	3301      	adds	r3, #1
 800773e:	440b      	add	r3, r1
 8007740:	6123      	str	r3, [r4, #16]
 8007742:	65a1      	str	r1, [r4, #88]	; 0x58
 8007744:	f04f 0900 	mov.w	r9, #0
 8007748:	e7de      	b.n	8007708 <_printf_float+0x168>
 800774a:	b913      	cbnz	r3, 8007752 <_printf_float+0x1b2>
 800774c:	6822      	ldr	r2, [r4, #0]
 800774e:	07d2      	lsls	r2, r2, #31
 8007750:	d501      	bpl.n	8007756 <_printf_float+0x1b6>
 8007752:	3302      	adds	r3, #2
 8007754:	e7f4      	b.n	8007740 <_printf_float+0x1a0>
 8007756:	2301      	movs	r3, #1
 8007758:	e7f2      	b.n	8007740 <_printf_float+0x1a0>
 800775a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800775e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007760:	4299      	cmp	r1, r3
 8007762:	db05      	blt.n	8007770 <_printf_float+0x1d0>
 8007764:	6823      	ldr	r3, [r4, #0]
 8007766:	6121      	str	r1, [r4, #16]
 8007768:	07d8      	lsls	r0, r3, #31
 800776a:	d5ea      	bpl.n	8007742 <_printf_float+0x1a2>
 800776c:	1c4b      	adds	r3, r1, #1
 800776e:	e7e7      	b.n	8007740 <_printf_float+0x1a0>
 8007770:	2900      	cmp	r1, #0
 8007772:	bfd4      	ite	le
 8007774:	f1c1 0202 	rsble	r2, r1, #2
 8007778:	2201      	movgt	r2, #1
 800777a:	4413      	add	r3, r2
 800777c:	e7e0      	b.n	8007740 <_printf_float+0x1a0>
 800777e:	6823      	ldr	r3, [r4, #0]
 8007780:	055a      	lsls	r2, r3, #21
 8007782:	d407      	bmi.n	8007794 <_printf_float+0x1f4>
 8007784:	6923      	ldr	r3, [r4, #16]
 8007786:	4642      	mov	r2, r8
 8007788:	4631      	mov	r1, r6
 800778a:	4628      	mov	r0, r5
 800778c:	47b8      	blx	r7
 800778e:	3001      	adds	r0, #1
 8007790:	d12c      	bne.n	80077ec <_printf_float+0x24c>
 8007792:	e764      	b.n	800765e <_printf_float+0xbe>
 8007794:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007798:	f240 80e0 	bls.w	800795c <_printf_float+0x3bc>
 800779c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80077a0:	2200      	movs	r2, #0
 80077a2:	2300      	movs	r3, #0
 80077a4:	f7f9 f998 	bl	8000ad8 <__aeabi_dcmpeq>
 80077a8:	2800      	cmp	r0, #0
 80077aa:	d034      	beq.n	8007816 <_printf_float+0x276>
 80077ac:	4a37      	ldr	r2, [pc, #220]	; (800788c <_printf_float+0x2ec>)
 80077ae:	2301      	movs	r3, #1
 80077b0:	4631      	mov	r1, r6
 80077b2:	4628      	mov	r0, r5
 80077b4:	47b8      	blx	r7
 80077b6:	3001      	adds	r0, #1
 80077b8:	f43f af51 	beq.w	800765e <_printf_float+0xbe>
 80077bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077c0:	429a      	cmp	r2, r3
 80077c2:	db02      	blt.n	80077ca <_printf_float+0x22a>
 80077c4:	6823      	ldr	r3, [r4, #0]
 80077c6:	07d8      	lsls	r0, r3, #31
 80077c8:	d510      	bpl.n	80077ec <_printf_float+0x24c>
 80077ca:	ee18 3a10 	vmov	r3, s16
 80077ce:	4652      	mov	r2, sl
 80077d0:	4631      	mov	r1, r6
 80077d2:	4628      	mov	r0, r5
 80077d4:	47b8      	blx	r7
 80077d6:	3001      	adds	r0, #1
 80077d8:	f43f af41 	beq.w	800765e <_printf_float+0xbe>
 80077dc:	f04f 0800 	mov.w	r8, #0
 80077e0:	f104 091a 	add.w	r9, r4, #26
 80077e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077e6:	3b01      	subs	r3, #1
 80077e8:	4543      	cmp	r3, r8
 80077ea:	dc09      	bgt.n	8007800 <_printf_float+0x260>
 80077ec:	6823      	ldr	r3, [r4, #0]
 80077ee:	079b      	lsls	r3, r3, #30
 80077f0:	f100 8107 	bmi.w	8007a02 <_printf_float+0x462>
 80077f4:	68e0      	ldr	r0, [r4, #12]
 80077f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077f8:	4298      	cmp	r0, r3
 80077fa:	bfb8      	it	lt
 80077fc:	4618      	movlt	r0, r3
 80077fe:	e730      	b.n	8007662 <_printf_float+0xc2>
 8007800:	2301      	movs	r3, #1
 8007802:	464a      	mov	r2, r9
 8007804:	4631      	mov	r1, r6
 8007806:	4628      	mov	r0, r5
 8007808:	47b8      	blx	r7
 800780a:	3001      	adds	r0, #1
 800780c:	f43f af27 	beq.w	800765e <_printf_float+0xbe>
 8007810:	f108 0801 	add.w	r8, r8, #1
 8007814:	e7e6      	b.n	80077e4 <_printf_float+0x244>
 8007816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007818:	2b00      	cmp	r3, #0
 800781a:	dc39      	bgt.n	8007890 <_printf_float+0x2f0>
 800781c:	4a1b      	ldr	r2, [pc, #108]	; (800788c <_printf_float+0x2ec>)
 800781e:	2301      	movs	r3, #1
 8007820:	4631      	mov	r1, r6
 8007822:	4628      	mov	r0, r5
 8007824:	47b8      	blx	r7
 8007826:	3001      	adds	r0, #1
 8007828:	f43f af19 	beq.w	800765e <_printf_float+0xbe>
 800782c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007830:	4313      	orrs	r3, r2
 8007832:	d102      	bne.n	800783a <_printf_float+0x29a>
 8007834:	6823      	ldr	r3, [r4, #0]
 8007836:	07d9      	lsls	r1, r3, #31
 8007838:	d5d8      	bpl.n	80077ec <_printf_float+0x24c>
 800783a:	ee18 3a10 	vmov	r3, s16
 800783e:	4652      	mov	r2, sl
 8007840:	4631      	mov	r1, r6
 8007842:	4628      	mov	r0, r5
 8007844:	47b8      	blx	r7
 8007846:	3001      	adds	r0, #1
 8007848:	f43f af09 	beq.w	800765e <_printf_float+0xbe>
 800784c:	f04f 0900 	mov.w	r9, #0
 8007850:	f104 0a1a 	add.w	sl, r4, #26
 8007854:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007856:	425b      	negs	r3, r3
 8007858:	454b      	cmp	r3, r9
 800785a:	dc01      	bgt.n	8007860 <_printf_float+0x2c0>
 800785c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800785e:	e792      	b.n	8007786 <_printf_float+0x1e6>
 8007860:	2301      	movs	r3, #1
 8007862:	4652      	mov	r2, sl
 8007864:	4631      	mov	r1, r6
 8007866:	4628      	mov	r0, r5
 8007868:	47b8      	blx	r7
 800786a:	3001      	adds	r0, #1
 800786c:	f43f aef7 	beq.w	800765e <_printf_float+0xbe>
 8007870:	f109 0901 	add.w	r9, r9, #1
 8007874:	e7ee      	b.n	8007854 <_printf_float+0x2b4>
 8007876:	bf00      	nop
 8007878:	7fefffff 	.word	0x7fefffff
 800787c:	0800a520 	.word	0x0800a520
 8007880:	0800a524 	.word	0x0800a524
 8007884:	0800a528 	.word	0x0800a528
 8007888:	0800a52c 	.word	0x0800a52c
 800788c:	0800a530 	.word	0x0800a530
 8007890:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007892:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007894:	429a      	cmp	r2, r3
 8007896:	bfa8      	it	ge
 8007898:	461a      	movge	r2, r3
 800789a:	2a00      	cmp	r2, #0
 800789c:	4691      	mov	r9, r2
 800789e:	dc37      	bgt.n	8007910 <_printf_float+0x370>
 80078a0:	f04f 0b00 	mov.w	fp, #0
 80078a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078a8:	f104 021a 	add.w	r2, r4, #26
 80078ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80078ae:	9305      	str	r3, [sp, #20]
 80078b0:	eba3 0309 	sub.w	r3, r3, r9
 80078b4:	455b      	cmp	r3, fp
 80078b6:	dc33      	bgt.n	8007920 <_printf_float+0x380>
 80078b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078bc:	429a      	cmp	r2, r3
 80078be:	db3b      	blt.n	8007938 <_printf_float+0x398>
 80078c0:	6823      	ldr	r3, [r4, #0]
 80078c2:	07da      	lsls	r2, r3, #31
 80078c4:	d438      	bmi.n	8007938 <_printf_float+0x398>
 80078c6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80078ca:	eba2 0903 	sub.w	r9, r2, r3
 80078ce:	9b05      	ldr	r3, [sp, #20]
 80078d0:	1ad2      	subs	r2, r2, r3
 80078d2:	4591      	cmp	r9, r2
 80078d4:	bfa8      	it	ge
 80078d6:	4691      	movge	r9, r2
 80078d8:	f1b9 0f00 	cmp.w	r9, #0
 80078dc:	dc35      	bgt.n	800794a <_printf_float+0x3aa>
 80078de:	f04f 0800 	mov.w	r8, #0
 80078e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078e6:	f104 0a1a 	add.w	sl, r4, #26
 80078ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078ee:	1a9b      	subs	r3, r3, r2
 80078f0:	eba3 0309 	sub.w	r3, r3, r9
 80078f4:	4543      	cmp	r3, r8
 80078f6:	f77f af79 	ble.w	80077ec <_printf_float+0x24c>
 80078fa:	2301      	movs	r3, #1
 80078fc:	4652      	mov	r2, sl
 80078fe:	4631      	mov	r1, r6
 8007900:	4628      	mov	r0, r5
 8007902:	47b8      	blx	r7
 8007904:	3001      	adds	r0, #1
 8007906:	f43f aeaa 	beq.w	800765e <_printf_float+0xbe>
 800790a:	f108 0801 	add.w	r8, r8, #1
 800790e:	e7ec      	b.n	80078ea <_printf_float+0x34a>
 8007910:	4613      	mov	r3, r2
 8007912:	4631      	mov	r1, r6
 8007914:	4642      	mov	r2, r8
 8007916:	4628      	mov	r0, r5
 8007918:	47b8      	blx	r7
 800791a:	3001      	adds	r0, #1
 800791c:	d1c0      	bne.n	80078a0 <_printf_float+0x300>
 800791e:	e69e      	b.n	800765e <_printf_float+0xbe>
 8007920:	2301      	movs	r3, #1
 8007922:	4631      	mov	r1, r6
 8007924:	4628      	mov	r0, r5
 8007926:	9205      	str	r2, [sp, #20]
 8007928:	47b8      	blx	r7
 800792a:	3001      	adds	r0, #1
 800792c:	f43f ae97 	beq.w	800765e <_printf_float+0xbe>
 8007930:	9a05      	ldr	r2, [sp, #20]
 8007932:	f10b 0b01 	add.w	fp, fp, #1
 8007936:	e7b9      	b.n	80078ac <_printf_float+0x30c>
 8007938:	ee18 3a10 	vmov	r3, s16
 800793c:	4652      	mov	r2, sl
 800793e:	4631      	mov	r1, r6
 8007940:	4628      	mov	r0, r5
 8007942:	47b8      	blx	r7
 8007944:	3001      	adds	r0, #1
 8007946:	d1be      	bne.n	80078c6 <_printf_float+0x326>
 8007948:	e689      	b.n	800765e <_printf_float+0xbe>
 800794a:	9a05      	ldr	r2, [sp, #20]
 800794c:	464b      	mov	r3, r9
 800794e:	4442      	add	r2, r8
 8007950:	4631      	mov	r1, r6
 8007952:	4628      	mov	r0, r5
 8007954:	47b8      	blx	r7
 8007956:	3001      	adds	r0, #1
 8007958:	d1c1      	bne.n	80078de <_printf_float+0x33e>
 800795a:	e680      	b.n	800765e <_printf_float+0xbe>
 800795c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800795e:	2a01      	cmp	r2, #1
 8007960:	dc01      	bgt.n	8007966 <_printf_float+0x3c6>
 8007962:	07db      	lsls	r3, r3, #31
 8007964:	d53a      	bpl.n	80079dc <_printf_float+0x43c>
 8007966:	2301      	movs	r3, #1
 8007968:	4642      	mov	r2, r8
 800796a:	4631      	mov	r1, r6
 800796c:	4628      	mov	r0, r5
 800796e:	47b8      	blx	r7
 8007970:	3001      	adds	r0, #1
 8007972:	f43f ae74 	beq.w	800765e <_printf_float+0xbe>
 8007976:	ee18 3a10 	vmov	r3, s16
 800797a:	4652      	mov	r2, sl
 800797c:	4631      	mov	r1, r6
 800797e:	4628      	mov	r0, r5
 8007980:	47b8      	blx	r7
 8007982:	3001      	adds	r0, #1
 8007984:	f43f ae6b 	beq.w	800765e <_printf_float+0xbe>
 8007988:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800798c:	2200      	movs	r2, #0
 800798e:	2300      	movs	r3, #0
 8007990:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007994:	f7f9 f8a0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007998:	b9d8      	cbnz	r0, 80079d2 <_printf_float+0x432>
 800799a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800799e:	f108 0201 	add.w	r2, r8, #1
 80079a2:	4631      	mov	r1, r6
 80079a4:	4628      	mov	r0, r5
 80079a6:	47b8      	blx	r7
 80079a8:	3001      	adds	r0, #1
 80079aa:	d10e      	bne.n	80079ca <_printf_float+0x42a>
 80079ac:	e657      	b.n	800765e <_printf_float+0xbe>
 80079ae:	2301      	movs	r3, #1
 80079b0:	4652      	mov	r2, sl
 80079b2:	4631      	mov	r1, r6
 80079b4:	4628      	mov	r0, r5
 80079b6:	47b8      	blx	r7
 80079b8:	3001      	adds	r0, #1
 80079ba:	f43f ae50 	beq.w	800765e <_printf_float+0xbe>
 80079be:	f108 0801 	add.w	r8, r8, #1
 80079c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079c4:	3b01      	subs	r3, #1
 80079c6:	4543      	cmp	r3, r8
 80079c8:	dcf1      	bgt.n	80079ae <_printf_float+0x40e>
 80079ca:	464b      	mov	r3, r9
 80079cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80079d0:	e6da      	b.n	8007788 <_printf_float+0x1e8>
 80079d2:	f04f 0800 	mov.w	r8, #0
 80079d6:	f104 0a1a 	add.w	sl, r4, #26
 80079da:	e7f2      	b.n	80079c2 <_printf_float+0x422>
 80079dc:	2301      	movs	r3, #1
 80079de:	4642      	mov	r2, r8
 80079e0:	e7df      	b.n	80079a2 <_printf_float+0x402>
 80079e2:	2301      	movs	r3, #1
 80079e4:	464a      	mov	r2, r9
 80079e6:	4631      	mov	r1, r6
 80079e8:	4628      	mov	r0, r5
 80079ea:	47b8      	blx	r7
 80079ec:	3001      	adds	r0, #1
 80079ee:	f43f ae36 	beq.w	800765e <_printf_float+0xbe>
 80079f2:	f108 0801 	add.w	r8, r8, #1
 80079f6:	68e3      	ldr	r3, [r4, #12]
 80079f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079fa:	1a5b      	subs	r3, r3, r1
 80079fc:	4543      	cmp	r3, r8
 80079fe:	dcf0      	bgt.n	80079e2 <_printf_float+0x442>
 8007a00:	e6f8      	b.n	80077f4 <_printf_float+0x254>
 8007a02:	f04f 0800 	mov.w	r8, #0
 8007a06:	f104 0919 	add.w	r9, r4, #25
 8007a0a:	e7f4      	b.n	80079f6 <_printf_float+0x456>

08007a0c <_printf_common>:
 8007a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a10:	4616      	mov	r6, r2
 8007a12:	4699      	mov	r9, r3
 8007a14:	688a      	ldr	r2, [r1, #8]
 8007a16:	690b      	ldr	r3, [r1, #16]
 8007a18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	bfb8      	it	lt
 8007a20:	4613      	movlt	r3, r2
 8007a22:	6033      	str	r3, [r6, #0]
 8007a24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a28:	4607      	mov	r7, r0
 8007a2a:	460c      	mov	r4, r1
 8007a2c:	b10a      	cbz	r2, 8007a32 <_printf_common+0x26>
 8007a2e:	3301      	adds	r3, #1
 8007a30:	6033      	str	r3, [r6, #0]
 8007a32:	6823      	ldr	r3, [r4, #0]
 8007a34:	0699      	lsls	r1, r3, #26
 8007a36:	bf42      	ittt	mi
 8007a38:	6833      	ldrmi	r3, [r6, #0]
 8007a3a:	3302      	addmi	r3, #2
 8007a3c:	6033      	strmi	r3, [r6, #0]
 8007a3e:	6825      	ldr	r5, [r4, #0]
 8007a40:	f015 0506 	ands.w	r5, r5, #6
 8007a44:	d106      	bne.n	8007a54 <_printf_common+0x48>
 8007a46:	f104 0a19 	add.w	sl, r4, #25
 8007a4a:	68e3      	ldr	r3, [r4, #12]
 8007a4c:	6832      	ldr	r2, [r6, #0]
 8007a4e:	1a9b      	subs	r3, r3, r2
 8007a50:	42ab      	cmp	r3, r5
 8007a52:	dc26      	bgt.n	8007aa2 <_printf_common+0x96>
 8007a54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007a58:	1e13      	subs	r3, r2, #0
 8007a5a:	6822      	ldr	r2, [r4, #0]
 8007a5c:	bf18      	it	ne
 8007a5e:	2301      	movne	r3, #1
 8007a60:	0692      	lsls	r2, r2, #26
 8007a62:	d42b      	bmi.n	8007abc <_printf_common+0xb0>
 8007a64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a68:	4649      	mov	r1, r9
 8007a6a:	4638      	mov	r0, r7
 8007a6c:	47c0      	blx	r8
 8007a6e:	3001      	adds	r0, #1
 8007a70:	d01e      	beq.n	8007ab0 <_printf_common+0xa4>
 8007a72:	6823      	ldr	r3, [r4, #0]
 8007a74:	6922      	ldr	r2, [r4, #16]
 8007a76:	f003 0306 	and.w	r3, r3, #6
 8007a7a:	2b04      	cmp	r3, #4
 8007a7c:	bf02      	ittt	eq
 8007a7e:	68e5      	ldreq	r5, [r4, #12]
 8007a80:	6833      	ldreq	r3, [r6, #0]
 8007a82:	1aed      	subeq	r5, r5, r3
 8007a84:	68a3      	ldr	r3, [r4, #8]
 8007a86:	bf0c      	ite	eq
 8007a88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a8c:	2500      	movne	r5, #0
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	bfc4      	itt	gt
 8007a92:	1a9b      	subgt	r3, r3, r2
 8007a94:	18ed      	addgt	r5, r5, r3
 8007a96:	2600      	movs	r6, #0
 8007a98:	341a      	adds	r4, #26
 8007a9a:	42b5      	cmp	r5, r6
 8007a9c:	d11a      	bne.n	8007ad4 <_printf_common+0xc8>
 8007a9e:	2000      	movs	r0, #0
 8007aa0:	e008      	b.n	8007ab4 <_printf_common+0xa8>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	4652      	mov	r2, sl
 8007aa6:	4649      	mov	r1, r9
 8007aa8:	4638      	mov	r0, r7
 8007aaa:	47c0      	blx	r8
 8007aac:	3001      	adds	r0, #1
 8007aae:	d103      	bne.n	8007ab8 <_printf_common+0xac>
 8007ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ab8:	3501      	adds	r5, #1
 8007aba:	e7c6      	b.n	8007a4a <_printf_common+0x3e>
 8007abc:	18e1      	adds	r1, r4, r3
 8007abe:	1c5a      	adds	r2, r3, #1
 8007ac0:	2030      	movs	r0, #48	; 0x30
 8007ac2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007ac6:	4422      	add	r2, r4
 8007ac8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007acc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ad0:	3302      	adds	r3, #2
 8007ad2:	e7c7      	b.n	8007a64 <_printf_common+0x58>
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	4622      	mov	r2, r4
 8007ad8:	4649      	mov	r1, r9
 8007ada:	4638      	mov	r0, r7
 8007adc:	47c0      	blx	r8
 8007ade:	3001      	adds	r0, #1
 8007ae0:	d0e6      	beq.n	8007ab0 <_printf_common+0xa4>
 8007ae2:	3601      	adds	r6, #1
 8007ae4:	e7d9      	b.n	8007a9a <_printf_common+0x8e>
	...

08007ae8 <_printf_i>:
 8007ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007aec:	7e0f      	ldrb	r7, [r1, #24]
 8007aee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007af0:	2f78      	cmp	r7, #120	; 0x78
 8007af2:	4691      	mov	r9, r2
 8007af4:	4680      	mov	r8, r0
 8007af6:	460c      	mov	r4, r1
 8007af8:	469a      	mov	sl, r3
 8007afa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007afe:	d807      	bhi.n	8007b10 <_printf_i+0x28>
 8007b00:	2f62      	cmp	r7, #98	; 0x62
 8007b02:	d80a      	bhi.n	8007b1a <_printf_i+0x32>
 8007b04:	2f00      	cmp	r7, #0
 8007b06:	f000 80d4 	beq.w	8007cb2 <_printf_i+0x1ca>
 8007b0a:	2f58      	cmp	r7, #88	; 0x58
 8007b0c:	f000 80c0 	beq.w	8007c90 <_printf_i+0x1a8>
 8007b10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007b18:	e03a      	b.n	8007b90 <_printf_i+0xa8>
 8007b1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007b1e:	2b15      	cmp	r3, #21
 8007b20:	d8f6      	bhi.n	8007b10 <_printf_i+0x28>
 8007b22:	a101      	add	r1, pc, #4	; (adr r1, 8007b28 <_printf_i+0x40>)
 8007b24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b28:	08007b81 	.word	0x08007b81
 8007b2c:	08007b95 	.word	0x08007b95
 8007b30:	08007b11 	.word	0x08007b11
 8007b34:	08007b11 	.word	0x08007b11
 8007b38:	08007b11 	.word	0x08007b11
 8007b3c:	08007b11 	.word	0x08007b11
 8007b40:	08007b95 	.word	0x08007b95
 8007b44:	08007b11 	.word	0x08007b11
 8007b48:	08007b11 	.word	0x08007b11
 8007b4c:	08007b11 	.word	0x08007b11
 8007b50:	08007b11 	.word	0x08007b11
 8007b54:	08007c99 	.word	0x08007c99
 8007b58:	08007bc1 	.word	0x08007bc1
 8007b5c:	08007c53 	.word	0x08007c53
 8007b60:	08007b11 	.word	0x08007b11
 8007b64:	08007b11 	.word	0x08007b11
 8007b68:	08007cbb 	.word	0x08007cbb
 8007b6c:	08007b11 	.word	0x08007b11
 8007b70:	08007bc1 	.word	0x08007bc1
 8007b74:	08007b11 	.word	0x08007b11
 8007b78:	08007b11 	.word	0x08007b11
 8007b7c:	08007c5b 	.word	0x08007c5b
 8007b80:	682b      	ldr	r3, [r5, #0]
 8007b82:	1d1a      	adds	r2, r3, #4
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	602a      	str	r2, [r5, #0]
 8007b88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b90:	2301      	movs	r3, #1
 8007b92:	e09f      	b.n	8007cd4 <_printf_i+0x1ec>
 8007b94:	6820      	ldr	r0, [r4, #0]
 8007b96:	682b      	ldr	r3, [r5, #0]
 8007b98:	0607      	lsls	r7, r0, #24
 8007b9a:	f103 0104 	add.w	r1, r3, #4
 8007b9e:	6029      	str	r1, [r5, #0]
 8007ba0:	d501      	bpl.n	8007ba6 <_printf_i+0xbe>
 8007ba2:	681e      	ldr	r6, [r3, #0]
 8007ba4:	e003      	b.n	8007bae <_printf_i+0xc6>
 8007ba6:	0646      	lsls	r6, r0, #25
 8007ba8:	d5fb      	bpl.n	8007ba2 <_printf_i+0xba>
 8007baa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007bae:	2e00      	cmp	r6, #0
 8007bb0:	da03      	bge.n	8007bba <_printf_i+0xd2>
 8007bb2:	232d      	movs	r3, #45	; 0x2d
 8007bb4:	4276      	negs	r6, r6
 8007bb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bba:	485a      	ldr	r0, [pc, #360]	; (8007d24 <_printf_i+0x23c>)
 8007bbc:	230a      	movs	r3, #10
 8007bbe:	e012      	b.n	8007be6 <_printf_i+0xfe>
 8007bc0:	682b      	ldr	r3, [r5, #0]
 8007bc2:	6820      	ldr	r0, [r4, #0]
 8007bc4:	1d19      	adds	r1, r3, #4
 8007bc6:	6029      	str	r1, [r5, #0]
 8007bc8:	0605      	lsls	r5, r0, #24
 8007bca:	d501      	bpl.n	8007bd0 <_printf_i+0xe8>
 8007bcc:	681e      	ldr	r6, [r3, #0]
 8007bce:	e002      	b.n	8007bd6 <_printf_i+0xee>
 8007bd0:	0641      	lsls	r1, r0, #25
 8007bd2:	d5fb      	bpl.n	8007bcc <_printf_i+0xe4>
 8007bd4:	881e      	ldrh	r6, [r3, #0]
 8007bd6:	4853      	ldr	r0, [pc, #332]	; (8007d24 <_printf_i+0x23c>)
 8007bd8:	2f6f      	cmp	r7, #111	; 0x6f
 8007bda:	bf0c      	ite	eq
 8007bdc:	2308      	moveq	r3, #8
 8007bde:	230a      	movne	r3, #10
 8007be0:	2100      	movs	r1, #0
 8007be2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007be6:	6865      	ldr	r5, [r4, #4]
 8007be8:	60a5      	str	r5, [r4, #8]
 8007bea:	2d00      	cmp	r5, #0
 8007bec:	bfa2      	ittt	ge
 8007bee:	6821      	ldrge	r1, [r4, #0]
 8007bf0:	f021 0104 	bicge.w	r1, r1, #4
 8007bf4:	6021      	strge	r1, [r4, #0]
 8007bf6:	b90e      	cbnz	r6, 8007bfc <_printf_i+0x114>
 8007bf8:	2d00      	cmp	r5, #0
 8007bfa:	d04b      	beq.n	8007c94 <_printf_i+0x1ac>
 8007bfc:	4615      	mov	r5, r2
 8007bfe:	fbb6 f1f3 	udiv	r1, r6, r3
 8007c02:	fb03 6711 	mls	r7, r3, r1, r6
 8007c06:	5dc7      	ldrb	r7, [r0, r7]
 8007c08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007c0c:	4637      	mov	r7, r6
 8007c0e:	42bb      	cmp	r3, r7
 8007c10:	460e      	mov	r6, r1
 8007c12:	d9f4      	bls.n	8007bfe <_printf_i+0x116>
 8007c14:	2b08      	cmp	r3, #8
 8007c16:	d10b      	bne.n	8007c30 <_printf_i+0x148>
 8007c18:	6823      	ldr	r3, [r4, #0]
 8007c1a:	07de      	lsls	r6, r3, #31
 8007c1c:	d508      	bpl.n	8007c30 <_printf_i+0x148>
 8007c1e:	6923      	ldr	r3, [r4, #16]
 8007c20:	6861      	ldr	r1, [r4, #4]
 8007c22:	4299      	cmp	r1, r3
 8007c24:	bfde      	ittt	le
 8007c26:	2330      	movle	r3, #48	; 0x30
 8007c28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c30:	1b52      	subs	r2, r2, r5
 8007c32:	6122      	str	r2, [r4, #16]
 8007c34:	f8cd a000 	str.w	sl, [sp]
 8007c38:	464b      	mov	r3, r9
 8007c3a:	aa03      	add	r2, sp, #12
 8007c3c:	4621      	mov	r1, r4
 8007c3e:	4640      	mov	r0, r8
 8007c40:	f7ff fee4 	bl	8007a0c <_printf_common>
 8007c44:	3001      	adds	r0, #1
 8007c46:	d14a      	bne.n	8007cde <_printf_i+0x1f6>
 8007c48:	f04f 30ff 	mov.w	r0, #4294967295
 8007c4c:	b004      	add	sp, #16
 8007c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c52:	6823      	ldr	r3, [r4, #0]
 8007c54:	f043 0320 	orr.w	r3, r3, #32
 8007c58:	6023      	str	r3, [r4, #0]
 8007c5a:	4833      	ldr	r0, [pc, #204]	; (8007d28 <_printf_i+0x240>)
 8007c5c:	2778      	movs	r7, #120	; 0x78
 8007c5e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007c62:	6823      	ldr	r3, [r4, #0]
 8007c64:	6829      	ldr	r1, [r5, #0]
 8007c66:	061f      	lsls	r7, r3, #24
 8007c68:	f851 6b04 	ldr.w	r6, [r1], #4
 8007c6c:	d402      	bmi.n	8007c74 <_printf_i+0x18c>
 8007c6e:	065f      	lsls	r7, r3, #25
 8007c70:	bf48      	it	mi
 8007c72:	b2b6      	uxthmi	r6, r6
 8007c74:	07df      	lsls	r7, r3, #31
 8007c76:	bf48      	it	mi
 8007c78:	f043 0320 	orrmi.w	r3, r3, #32
 8007c7c:	6029      	str	r1, [r5, #0]
 8007c7e:	bf48      	it	mi
 8007c80:	6023      	strmi	r3, [r4, #0]
 8007c82:	b91e      	cbnz	r6, 8007c8c <_printf_i+0x1a4>
 8007c84:	6823      	ldr	r3, [r4, #0]
 8007c86:	f023 0320 	bic.w	r3, r3, #32
 8007c8a:	6023      	str	r3, [r4, #0]
 8007c8c:	2310      	movs	r3, #16
 8007c8e:	e7a7      	b.n	8007be0 <_printf_i+0xf8>
 8007c90:	4824      	ldr	r0, [pc, #144]	; (8007d24 <_printf_i+0x23c>)
 8007c92:	e7e4      	b.n	8007c5e <_printf_i+0x176>
 8007c94:	4615      	mov	r5, r2
 8007c96:	e7bd      	b.n	8007c14 <_printf_i+0x12c>
 8007c98:	682b      	ldr	r3, [r5, #0]
 8007c9a:	6826      	ldr	r6, [r4, #0]
 8007c9c:	6961      	ldr	r1, [r4, #20]
 8007c9e:	1d18      	adds	r0, r3, #4
 8007ca0:	6028      	str	r0, [r5, #0]
 8007ca2:	0635      	lsls	r5, r6, #24
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	d501      	bpl.n	8007cac <_printf_i+0x1c4>
 8007ca8:	6019      	str	r1, [r3, #0]
 8007caa:	e002      	b.n	8007cb2 <_printf_i+0x1ca>
 8007cac:	0670      	lsls	r0, r6, #25
 8007cae:	d5fb      	bpl.n	8007ca8 <_printf_i+0x1c0>
 8007cb0:	8019      	strh	r1, [r3, #0]
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	6123      	str	r3, [r4, #16]
 8007cb6:	4615      	mov	r5, r2
 8007cb8:	e7bc      	b.n	8007c34 <_printf_i+0x14c>
 8007cba:	682b      	ldr	r3, [r5, #0]
 8007cbc:	1d1a      	adds	r2, r3, #4
 8007cbe:	602a      	str	r2, [r5, #0]
 8007cc0:	681d      	ldr	r5, [r3, #0]
 8007cc2:	6862      	ldr	r2, [r4, #4]
 8007cc4:	2100      	movs	r1, #0
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	f7f8 fa8a 	bl	80001e0 <memchr>
 8007ccc:	b108      	cbz	r0, 8007cd2 <_printf_i+0x1ea>
 8007cce:	1b40      	subs	r0, r0, r5
 8007cd0:	6060      	str	r0, [r4, #4]
 8007cd2:	6863      	ldr	r3, [r4, #4]
 8007cd4:	6123      	str	r3, [r4, #16]
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cdc:	e7aa      	b.n	8007c34 <_printf_i+0x14c>
 8007cde:	6923      	ldr	r3, [r4, #16]
 8007ce0:	462a      	mov	r2, r5
 8007ce2:	4649      	mov	r1, r9
 8007ce4:	4640      	mov	r0, r8
 8007ce6:	47d0      	blx	sl
 8007ce8:	3001      	adds	r0, #1
 8007cea:	d0ad      	beq.n	8007c48 <_printf_i+0x160>
 8007cec:	6823      	ldr	r3, [r4, #0]
 8007cee:	079b      	lsls	r3, r3, #30
 8007cf0:	d413      	bmi.n	8007d1a <_printf_i+0x232>
 8007cf2:	68e0      	ldr	r0, [r4, #12]
 8007cf4:	9b03      	ldr	r3, [sp, #12]
 8007cf6:	4298      	cmp	r0, r3
 8007cf8:	bfb8      	it	lt
 8007cfa:	4618      	movlt	r0, r3
 8007cfc:	e7a6      	b.n	8007c4c <_printf_i+0x164>
 8007cfe:	2301      	movs	r3, #1
 8007d00:	4632      	mov	r2, r6
 8007d02:	4649      	mov	r1, r9
 8007d04:	4640      	mov	r0, r8
 8007d06:	47d0      	blx	sl
 8007d08:	3001      	adds	r0, #1
 8007d0a:	d09d      	beq.n	8007c48 <_printf_i+0x160>
 8007d0c:	3501      	adds	r5, #1
 8007d0e:	68e3      	ldr	r3, [r4, #12]
 8007d10:	9903      	ldr	r1, [sp, #12]
 8007d12:	1a5b      	subs	r3, r3, r1
 8007d14:	42ab      	cmp	r3, r5
 8007d16:	dcf2      	bgt.n	8007cfe <_printf_i+0x216>
 8007d18:	e7eb      	b.n	8007cf2 <_printf_i+0x20a>
 8007d1a:	2500      	movs	r5, #0
 8007d1c:	f104 0619 	add.w	r6, r4, #25
 8007d20:	e7f5      	b.n	8007d0e <_printf_i+0x226>
 8007d22:	bf00      	nop
 8007d24:	0800a532 	.word	0x0800a532
 8007d28:	0800a543 	.word	0x0800a543

08007d2c <__sflush_r>:
 8007d2c:	898a      	ldrh	r2, [r1, #12]
 8007d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d32:	4605      	mov	r5, r0
 8007d34:	0710      	lsls	r0, r2, #28
 8007d36:	460c      	mov	r4, r1
 8007d38:	d458      	bmi.n	8007dec <__sflush_r+0xc0>
 8007d3a:	684b      	ldr	r3, [r1, #4]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	dc05      	bgt.n	8007d4c <__sflush_r+0x20>
 8007d40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	dc02      	bgt.n	8007d4c <__sflush_r+0x20>
 8007d46:	2000      	movs	r0, #0
 8007d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d4e:	2e00      	cmp	r6, #0
 8007d50:	d0f9      	beq.n	8007d46 <__sflush_r+0x1a>
 8007d52:	2300      	movs	r3, #0
 8007d54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007d58:	682f      	ldr	r7, [r5, #0]
 8007d5a:	6a21      	ldr	r1, [r4, #32]
 8007d5c:	602b      	str	r3, [r5, #0]
 8007d5e:	d032      	beq.n	8007dc6 <__sflush_r+0x9a>
 8007d60:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007d62:	89a3      	ldrh	r3, [r4, #12]
 8007d64:	075a      	lsls	r2, r3, #29
 8007d66:	d505      	bpl.n	8007d74 <__sflush_r+0x48>
 8007d68:	6863      	ldr	r3, [r4, #4]
 8007d6a:	1ac0      	subs	r0, r0, r3
 8007d6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d6e:	b10b      	cbz	r3, 8007d74 <__sflush_r+0x48>
 8007d70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007d72:	1ac0      	subs	r0, r0, r3
 8007d74:	2300      	movs	r3, #0
 8007d76:	4602      	mov	r2, r0
 8007d78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d7a:	6a21      	ldr	r1, [r4, #32]
 8007d7c:	4628      	mov	r0, r5
 8007d7e:	47b0      	blx	r6
 8007d80:	1c43      	adds	r3, r0, #1
 8007d82:	89a3      	ldrh	r3, [r4, #12]
 8007d84:	d106      	bne.n	8007d94 <__sflush_r+0x68>
 8007d86:	6829      	ldr	r1, [r5, #0]
 8007d88:	291d      	cmp	r1, #29
 8007d8a:	d82b      	bhi.n	8007de4 <__sflush_r+0xb8>
 8007d8c:	4a29      	ldr	r2, [pc, #164]	; (8007e34 <__sflush_r+0x108>)
 8007d8e:	410a      	asrs	r2, r1
 8007d90:	07d6      	lsls	r6, r2, #31
 8007d92:	d427      	bmi.n	8007de4 <__sflush_r+0xb8>
 8007d94:	2200      	movs	r2, #0
 8007d96:	6062      	str	r2, [r4, #4]
 8007d98:	04d9      	lsls	r1, r3, #19
 8007d9a:	6922      	ldr	r2, [r4, #16]
 8007d9c:	6022      	str	r2, [r4, #0]
 8007d9e:	d504      	bpl.n	8007daa <__sflush_r+0x7e>
 8007da0:	1c42      	adds	r2, r0, #1
 8007da2:	d101      	bne.n	8007da8 <__sflush_r+0x7c>
 8007da4:	682b      	ldr	r3, [r5, #0]
 8007da6:	b903      	cbnz	r3, 8007daa <__sflush_r+0x7e>
 8007da8:	6560      	str	r0, [r4, #84]	; 0x54
 8007daa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dac:	602f      	str	r7, [r5, #0]
 8007dae:	2900      	cmp	r1, #0
 8007db0:	d0c9      	beq.n	8007d46 <__sflush_r+0x1a>
 8007db2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007db6:	4299      	cmp	r1, r3
 8007db8:	d002      	beq.n	8007dc0 <__sflush_r+0x94>
 8007dba:	4628      	mov	r0, r5
 8007dbc:	f001 f9b2 	bl	8009124 <_free_r>
 8007dc0:	2000      	movs	r0, #0
 8007dc2:	6360      	str	r0, [r4, #52]	; 0x34
 8007dc4:	e7c0      	b.n	8007d48 <__sflush_r+0x1c>
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	4628      	mov	r0, r5
 8007dca:	47b0      	blx	r6
 8007dcc:	1c41      	adds	r1, r0, #1
 8007dce:	d1c8      	bne.n	8007d62 <__sflush_r+0x36>
 8007dd0:	682b      	ldr	r3, [r5, #0]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d0c5      	beq.n	8007d62 <__sflush_r+0x36>
 8007dd6:	2b1d      	cmp	r3, #29
 8007dd8:	d001      	beq.n	8007dde <__sflush_r+0xb2>
 8007dda:	2b16      	cmp	r3, #22
 8007ddc:	d101      	bne.n	8007de2 <__sflush_r+0xb6>
 8007dde:	602f      	str	r7, [r5, #0]
 8007de0:	e7b1      	b.n	8007d46 <__sflush_r+0x1a>
 8007de2:	89a3      	ldrh	r3, [r4, #12]
 8007de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007de8:	81a3      	strh	r3, [r4, #12]
 8007dea:	e7ad      	b.n	8007d48 <__sflush_r+0x1c>
 8007dec:	690f      	ldr	r7, [r1, #16]
 8007dee:	2f00      	cmp	r7, #0
 8007df0:	d0a9      	beq.n	8007d46 <__sflush_r+0x1a>
 8007df2:	0793      	lsls	r3, r2, #30
 8007df4:	680e      	ldr	r6, [r1, #0]
 8007df6:	bf08      	it	eq
 8007df8:	694b      	ldreq	r3, [r1, #20]
 8007dfa:	600f      	str	r7, [r1, #0]
 8007dfc:	bf18      	it	ne
 8007dfe:	2300      	movne	r3, #0
 8007e00:	eba6 0807 	sub.w	r8, r6, r7
 8007e04:	608b      	str	r3, [r1, #8]
 8007e06:	f1b8 0f00 	cmp.w	r8, #0
 8007e0a:	dd9c      	ble.n	8007d46 <__sflush_r+0x1a>
 8007e0c:	6a21      	ldr	r1, [r4, #32]
 8007e0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e10:	4643      	mov	r3, r8
 8007e12:	463a      	mov	r2, r7
 8007e14:	4628      	mov	r0, r5
 8007e16:	47b0      	blx	r6
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	dc06      	bgt.n	8007e2a <__sflush_r+0xfe>
 8007e1c:	89a3      	ldrh	r3, [r4, #12]
 8007e1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e22:	81a3      	strh	r3, [r4, #12]
 8007e24:	f04f 30ff 	mov.w	r0, #4294967295
 8007e28:	e78e      	b.n	8007d48 <__sflush_r+0x1c>
 8007e2a:	4407      	add	r7, r0
 8007e2c:	eba8 0800 	sub.w	r8, r8, r0
 8007e30:	e7e9      	b.n	8007e06 <__sflush_r+0xda>
 8007e32:	bf00      	nop
 8007e34:	dfbffffe 	.word	0xdfbffffe

08007e38 <_fflush_r>:
 8007e38:	b538      	push	{r3, r4, r5, lr}
 8007e3a:	690b      	ldr	r3, [r1, #16]
 8007e3c:	4605      	mov	r5, r0
 8007e3e:	460c      	mov	r4, r1
 8007e40:	b913      	cbnz	r3, 8007e48 <_fflush_r+0x10>
 8007e42:	2500      	movs	r5, #0
 8007e44:	4628      	mov	r0, r5
 8007e46:	bd38      	pop	{r3, r4, r5, pc}
 8007e48:	b118      	cbz	r0, 8007e52 <_fflush_r+0x1a>
 8007e4a:	6a03      	ldr	r3, [r0, #32]
 8007e4c:	b90b      	cbnz	r3, 8007e52 <_fflush_r+0x1a>
 8007e4e:	f000 f8bb 	bl	8007fc8 <__sinit>
 8007e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d0f3      	beq.n	8007e42 <_fflush_r+0xa>
 8007e5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007e5c:	07d0      	lsls	r0, r2, #31
 8007e5e:	d404      	bmi.n	8007e6a <_fflush_r+0x32>
 8007e60:	0599      	lsls	r1, r3, #22
 8007e62:	d402      	bmi.n	8007e6a <_fflush_r+0x32>
 8007e64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e66:	f000 fad0 	bl	800840a <__retarget_lock_acquire_recursive>
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	4621      	mov	r1, r4
 8007e6e:	f7ff ff5d 	bl	8007d2c <__sflush_r>
 8007e72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e74:	07da      	lsls	r2, r3, #31
 8007e76:	4605      	mov	r5, r0
 8007e78:	d4e4      	bmi.n	8007e44 <_fflush_r+0xc>
 8007e7a:	89a3      	ldrh	r3, [r4, #12]
 8007e7c:	059b      	lsls	r3, r3, #22
 8007e7e:	d4e1      	bmi.n	8007e44 <_fflush_r+0xc>
 8007e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e82:	f000 fac3 	bl	800840c <__retarget_lock_release_recursive>
 8007e86:	e7dd      	b.n	8007e44 <_fflush_r+0xc>

08007e88 <fflush>:
 8007e88:	4601      	mov	r1, r0
 8007e8a:	b920      	cbnz	r0, 8007e96 <fflush+0xe>
 8007e8c:	4a04      	ldr	r2, [pc, #16]	; (8007ea0 <fflush+0x18>)
 8007e8e:	4905      	ldr	r1, [pc, #20]	; (8007ea4 <fflush+0x1c>)
 8007e90:	4805      	ldr	r0, [pc, #20]	; (8007ea8 <fflush+0x20>)
 8007e92:	f000 b8b1 	b.w	8007ff8 <_fwalk_sglue>
 8007e96:	4b05      	ldr	r3, [pc, #20]	; (8007eac <fflush+0x24>)
 8007e98:	6818      	ldr	r0, [r3, #0]
 8007e9a:	f7ff bfcd 	b.w	8007e38 <_fflush_r>
 8007e9e:	bf00      	nop
 8007ea0:	2000002c 	.word	0x2000002c
 8007ea4:	08007e39 	.word	0x08007e39
 8007ea8:	20000038 	.word	0x20000038
 8007eac:	20000084 	.word	0x20000084

08007eb0 <std>:
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	b510      	push	{r4, lr}
 8007eb4:	4604      	mov	r4, r0
 8007eb6:	e9c0 3300 	strd	r3, r3, [r0]
 8007eba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ebe:	6083      	str	r3, [r0, #8]
 8007ec0:	8181      	strh	r1, [r0, #12]
 8007ec2:	6643      	str	r3, [r0, #100]	; 0x64
 8007ec4:	81c2      	strh	r2, [r0, #14]
 8007ec6:	6183      	str	r3, [r0, #24]
 8007ec8:	4619      	mov	r1, r3
 8007eca:	2208      	movs	r2, #8
 8007ecc:	305c      	adds	r0, #92	; 0x5c
 8007ece:	f000 fa1f 	bl	8008310 <memset>
 8007ed2:	4b0d      	ldr	r3, [pc, #52]	; (8007f08 <std+0x58>)
 8007ed4:	6263      	str	r3, [r4, #36]	; 0x24
 8007ed6:	4b0d      	ldr	r3, [pc, #52]	; (8007f0c <std+0x5c>)
 8007ed8:	62a3      	str	r3, [r4, #40]	; 0x28
 8007eda:	4b0d      	ldr	r3, [pc, #52]	; (8007f10 <std+0x60>)
 8007edc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ede:	4b0d      	ldr	r3, [pc, #52]	; (8007f14 <std+0x64>)
 8007ee0:	6323      	str	r3, [r4, #48]	; 0x30
 8007ee2:	4b0d      	ldr	r3, [pc, #52]	; (8007f18 <std+0x68>)
 8007ee4:	6224      	str	r4, [r4, #32]
 8007ee6:	429c      	cmp	r4, r3
 8007ee8:	d006      	beq.n	8007ef8 <std+0x48>
 8007eea:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007eee:	4294      	cmp	r4, r2
 8007ef0:	d002      	beq.n	8007ef8 <std+0x48>
 8007ef2:	33d0      	adds	r3, #208	; 0xd0
 8007ef4:	429c      	cmp	r4, r3
 8007ef6:	d105      	bne.n	8007f04 <std+0x54>
 8007ef8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f00:	f000 ba82 	b.w	8008408 <__retarget_lock_init_recursive>
 8007f04:	bd10      	pop	{r4, pc}
 8007f06:	bf00      	nop
 8007f08:	08008161 	.word	0x08008161
 8007f0c:	08008183 	.word	0x08008183
 8007f10:	080081bb 	.word	0x080081bb
 8007f14:	080081df 	.word	0x080081df
 8007f18:	20000718 	.word	0x20000718

08007f1c <stdio_exit_handler>:
 8007f1c:	4a02      	ldr	r2, [pc, #8]	; (8007f28 <stdio_exit_handler+0xc>)
 8007f1e:	4903      	ldr	r1, [pc, #12]	; (8007f2c <stdio_exit_handler+0x10>)
 8007f20:	4803      	ldr	r0, [pc, #12]	; (8007f30 <stdio_exit_handler+0x14>)
 8007f22:	f000 b869 	b.w	8007ff8 <_fwalk_sglue>
 8007f26:	bf00      	nop
 8007f28:	2000002c 	.word	0x2000002c
 8007f2c:	08007e39 	.word	0x08007e39
 8007f30:	20000038 	.word	0x20000038

08007f34 <cleanup_stdio>:
 8007f34:	6841      	ldr	r1, [r0, #4]
 8007f36:	4b0c      	ldr	r3, [pc, #48]	; (8007f68 <cleanup_stdio+0x34>)
 8007f38:	4299      	cmp	r1, r3
 8007f3a:	b510      	push	{r4, lr}
 8007f3c:	4604      	mov	r4, r0
 8007f3e:	d001      	beq.n	8007f44 <cleanup_stdio+0x10>
 8007f40:	f7ff ff7a 	bl	8007e38 <_fflush_r>
 8007f44:	68a1      	ldr	r1, [r4, #8]
 8007f46:	4b09      	ldr	r3, [pc, #36]	; (8007f6c <cleanup_stdio+0x38>)
 8007f48:	4299      	cmp	r1, r3
 8007f4a:	d002      	beq.n	8007f52 <cleanup_stdio+0x1e>
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	f7ff ff73 	bl	8007e38 <_fflush_r>
 8007f52:	68e1      	ldr	r1, [r4, #12]
 8007f54:	4b06      	ldr	r3, [pc, #24]	; (8007f70 <cleanup_stdio+0x3c>)
 8007f56:	4299      	cmp	r1, r3
 8007f58:	d004      	beq.n	8007f64 <cleanup_stdio+0x30>
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f60:	f7ff bf6a 	b.w	8007e38 <_fflush_r>
 8007f64:	bd10      	pop	{r4, pc}
 8007f66:	bf00      	nop
 8007f68:	20000718 	.word	0x20000718
 8007f6c:	20000780 	.word	0x20000780
 8007f70:	200007e8 	.word	0x200007e8

08007f74 <global_stdio_init.part.0>:
 8007f74:	b510      	push	{r4, lr}
 8007f76:	4b0b      	ldr	r3, [pc, #44]	; (8007fa4 <global_stdio_init.part.0+0x30>)
 8007f78:	4c0b      	ldr	r4, [pc, #44]	; (8007fa8 <global_stdio_init.part.0+0x34>)
 8007f7a:	4a0c      	ldr	r2, [pc, #48]	; (8007fac <global_stdio_init.part.0+0x38>)
 8007f7c:	601a      	str	r2, [r3, #0]
 8007f7e:	4620      	mov	r0, r4
 8007f80:	2200      	movs	r2, #0
 8007f82:	2104      	movs	r1, #4
 8007f84:	f7ff ff94 	bl	8007eb0 <std>
 8007f88:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	2109      	movs	r1, #9
 8007f90:	f7ff ff8e 	bl	8007eb0 <std>
 8007f94:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007f98:	2202      	movs	r2, #2
 8007f9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f9e:	2112      	movs	r1, #18
 8007fa0:	f7ff bf86 	b.w	8007eb0 <std>
 8007fa4:	20000850 	.word	0x20000850
 8007fa8:	20000718 	.word	0x20000718
 8007fac:	08007f1d 	.word	0x08007f1d

08007fb0 <__sfp_lock_acquire>:
 8007fb0:	4801      	ldr	r0, [pc, #4]	; (8007fb8 <__sfp_lock_acquire+0x8>)
 8007fb2:	f000 ba2a 	b.w	800840a <__retarget_lock_acquire_recursive>
 8007fb6:	bf00      	nop
 8007fb8:	20000859 	.word	0x20000859

08007fbc <__sfp_lock_release>:
 8007fbc:	4801      	ldr	r0, [pc, #4]	; (8007fc4 <__sfp_lock_release+0x8>)
 8007fbe:	f000 ba25 	b.w	800840c <__retarget_lock_release_recursive>
 8007fc2:	bf00      	nop
 8007fc4:	20000859 	.word	0x20000859

08007fc8 <__sinit>:
 8007fc8:	b510      	push	{r4, lr}
 8007fca:	4604      	mov	r4, r0
 8007fcc:	f7ff fff0 	bl	8007fb0 <__sfp_lock_acquire>
 8007fd0:	6a23      	ldr	r3, [r4, #32]
 8007fd2:	b11b      	cbz	r3, 8007fdc <__sinit+0x14>
 8007fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fd8:	f7ff bff0 	b.w	8007fbc <__sfp_lock_release>
 8007fdc:	4b04      	ldr	r3, [pc, #16]	; (8007ff0 <__sinit+0x28>)
 8007fde:	6223      	str	r3, [r4, #32]
 8007fe0:	4b04      	ldr	r3, [pc, #16]	; (8007ff4 <__sinit+0x2c>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d1f5      	bne.n	8007fd4 <__sinit+0xc>
 8007fe8:	f7ff ffc4 	bl	8007f74 <global_stdio_init.part.0>
 8007fec:	e7f2      	b.n	8007fd4 <__sinit+0xc>
 8007fee:	bf00      	nop
 8007ff0:	08007f35 	.word	0x08007f35
 8007ff4:	20000850 	.word	0x20000850

08007ff8 <_fwalk_sglue>:
 8007ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ffc:	4607      	mov	r7, r0
 8007ffe:	4688      	mov	r8, r1
 8008000:	4614      	mov	r4, r2
 8008002:	2600      	movs	r6, #0
 8008004:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008008:	f1b9 0901 	subs.w	r9, r9, #1
 800800c:	d505      	bpl.n	800801a <_fwalk_sglue+0x22>
 800800e:	6824      	ldr	r4, [r4, #0]
 8008010:	2c00      	cmp	r4, #0
 8008012:	d1f7      	bne.n	8008004 <_fwalk_sglue+0xc>
 8008014:	4630      	mov	r0, r6
 8008016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800801a:	89ab      	ldrh	r3, [r5, #12]
 800801c:	2b01      	cmp	r3, #1
 800801e:	d907      	bls.n	8008030 <_fwalk_sglue+0x38>
 8008020:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008024:	3301      	adds	r3, #1
 8008026:	d003      	beq.n	8008030 <_fwalk_sglue+0x38>
 8008028:	4629      	mov	r1, r5
 800802a:	4638      	mov	r0, r7
 800802c:	47c0      	blx	r8
 800802e:	4306      	orrs	r6, r0
 8008030:	3568      	adds	r5, #104	; 0x68
 8008032:	e7e9      	b.n	8008008 <_fwalk_sglue+0x10>

08008034 <iprintf>:
 8008034:	b40f      	push	{r0, r1, r2, r3}
 8008036:	b507      	push	{r0, r1, r2, lr}
 8008038:	4906      	ldr	r1, [pc, #24]	; (8008054 <iprintf+0x20>)
 800803a:	ab04      	add	r3, sp, #16
 800803c:	6808      	ldr	r0, [r1, #0]
 800803e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008042:	6881      	ldr	r1, [r0, #8]
 8008044:	9301      	str	r3, [sp, #4]
 8008046:	f001 fe6b 	bl	8009d20 <_vfiprintf_r>
 800804a:	b003      	add	sp, #12
 800804c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008050:	b004      	add	sp, #16
 8008052:	4770      	bx	lr
 8008054:	20000084 	.word	0x20000084

08008058 <putchar>:
 8008058:	4b02      	ldr	r3, [pc, #8]	; (8008064 <putchar+0xc>)
 800805a:	4601      	mov	r1, r0
 800805c:	6818      	ldr	r0, [r3, #0]
 800805e:	6882      	ldr	r2, [r0, #8]
 8008060:	f001 bfda 	b.w	800a018 <_putc_r>
 8008064:	20000084 	.word	0x20000084

08008068 <_puts_r>:
 8008068:	6a03      	ldr	r3, [r0, #32]
 800806a:	b570      	push	{r4, r5, r6, lr}
 800806c:	6884      	ldr	r4, [r0, #8]
 800806e:	4605      	mov	r5, r0
 8008070:	460e      	mov	r6, r1
 8008072:	b90b      	cbnz	r3, 8008078 <_puts_r+0x10>
 8008074:	f7ff ffa8 	bl	8007fc8 <__sinit>
 8008078:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800807a:	07db      	lsls	r3, r3, #31
 800807c:	d405      	bmi.n	800808a <_puts_r+0x22>
 800807e:	89a3      	ldrh	r3, [r4, #12]
 8008080:	0598      	lsls	r0, r3, #22
 8008082:	d402      	bmi.n	800808a <_puts_r+0x22>
 8008084:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008086:	f000 f9c0 	bl	800840a <__retarget_lock_acquire_recursive>
 800808a:	89a3      	ldrh	r3, [r4, #12]
 800808c:	0719      	lsls	r1, r3, #28
 800808e:	d513      	bpl.n	80080b8 <_puts_r+0x50>
 8008090:	6923      	ldr	r3, [r4, #16]
 8008092:	b18b      	cbz	r3, 80080b8 <_puts_r+0x50>
 8008094:	3e01      	subs	r6, #1
 8008096:	68a3      	ldr	r3, [r4, #8]
 8008098:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800809c:	3b01      	subs	r3, #1
 800809e:	60a3      	str	r3, [r4, #8]
 80080a0:	b9e9      	cbnz	r1, 80080de <_puts_r+0x76>
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	da2e      	bge.n	8008104 <_puts_r+0x9c>
 80080a6:	4622      	mov	r2, r4
 80080a8:	210a      	movs	r1, #10
 80080aa:	4628      	mov	r0, r5
 80080ac:	f000 f89b 	bl	80081e6 <__swbuf_r>
 80080b0:	3001      	adds	r0, #1
 80080b2:	d007      	beq.n	80080c4 <_puts_r+0x5c>
 80080b4:	250a      	movs	r5, #10
 80080b6:	e007      	b.n	80080c8 <_puts_r+0x60>
 80080b8:	4621      	mov	r1, r4
 80080ba:	4628      	mov	r0, r5
 80080bc:	f000 f8d0 	bl	8008260 <__swsetup_r>
 80080c0:	2800      	cmp	r0, #0
 80080c2:	d0e7      	beq.n	8008094 <_puts_r+0x2c>
 80080c4:	f04f 35ff 	mov.w	r5, #4294967295
 80080c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80080ca:	07da      	lsls	r2, r3, #31
 80080cc:	d405      	bmi.n	80080da <_puts_r+0x72>
 80080ce:	89a3      	ldrh	r3, [r4, #12]
 80080d0:	059b      	lsls	r3, r3, #22
 80080d2:	d402      	bmi.n	80080da <_puts_r+0x72>
 80080d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080d6:	f000 f999 	bl	800840c <__retarget_lock_release_recursive>
 80080da:	4628      	mov	r0, r5
 80080dc:	bd70      	pop	{r4, r5, r6, pc}
 80080de:	2b00      	cmp	r3, #0
 80080e0:	da04      	bge.n	80080ec <_puts_r+0x84>
 80080e2:	69a2      	ldr	r2, [r4, #24]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	dc06      	bgt.n	80080f6 <_puts_r+0x8e>
 80080e8:	290a      	cmp	r1, #10
 80080ea:	d004      	beq.n	80080f6 <_puts_r+0x8e>
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	1c5a      	adds	r2, r3, #1
 80080f0:	6022      	str	r2, [r4, #0]
 80080f2:	7019      	strb	r1, [r3, #0]
 80080f4:	e7cf      	b.n	8008096 <_puts_r+0x2e>
 80080f6:	4622      	mov	r2, r4
 80080f8:	4628      	mov	r0, r5
 80080fa:	f000 f874 	bl	80081e6 <__swbuf_r>
 80080fe:	3001      	adds	r0, #1
 8008100:	d1c9      	bne.n	8008096 <_puts_r+0x2e>
 8008102:	e7df      	b.n	80080c4 <_puts_r+0x5c>
 8008104:	6823      	ldr	r3, [r4, #0]
 8008106:	250a      	movs	r5, #10
 8008108:	1c5a      	adds	r2, r3, #1
 800810a:	6022      	str	r2, [r4, #0]
 800810c:	701d      	strb	r5, [r3, #0]
 800810e:	e7db      	b.n	80080c8 <_puts_r+0x60>

08008110 <puts>:
 8008110:	4b02      	ldr	r3, [pc, #8]	; (800811c <puts+0xc>)
 8008112:	4601      	mov	r1, r0
 8008114:	6818      	ldr	r0, [r3, #0]
 8008116:	f7ff bfa7 	b.w	8008068 <_puts_r>
 800811a:	bf00      	nop
 800811c:	20000084 	.word	0x20000084

08008120 <siprintf>:
 8008120:	b40e      	push	{r1, r2, r3}
 8008122:	b500      	push	{lr}
 8008124:	b09c      	sub	sp, #112	; 0x70
 8008126:	ab1d      	add	r3, sp, #116	; 0x74
 8008128:	9002      	str	r0, [sp, #8]
 800812a:	9006      	str	r0, [sp, #24]
 800812c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008130:	4809      	ldr	r0, [pc, #36]	; (8008158 <siprintf+0x38>)
 8008132:	9107      	str	r1, [sp, #28]
 8008134:	9104      	str	r1, [sp, #16]
 8008136:	4909      	ldr	r1, [pc, #36]	; (800815c <siprintf+0x3c>)
 8008138:	f853 2b04 	ldr.w	r2, [r3], #4
 800813c:	9105      	str	r1, [sp, #20]
 800813e:	6800      	ldr	r0, [r0, #0]
 8008140:	9301      	str	r3, [sp, #4]
 8008142:	a902      	add	r1, sp, #8
 8008144:	f001 fcc4 	bl	8009ad0 <_svfiprintf_r>
 8008148:	9b02      	ldr	r3, [sp, #8]
 800814a:	2200      	movs	r2, #0
 800814c:	701a      	strb	r2, [r3, #0]
 800814e:	b01c      	add	sp, #112	; 0x70
 8008150:	f85d eb04 	ldr.w	lr, [sp], #4
 8008154:	b003      	add	sp, #12
 8008156:	4770      	bx	lr
 8008158:	20000084 	.word	0x20000084
 800815c:	ffff0208 	.word	0xffff0208

08008160 <__sread>:
 8008160:	b510      	push	{r4, lr}
 8008162:	460c      	mov	r4, r1
 8008164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008168:	f000 f900 	bl	800836c <_read_r>
 800816c:	2800      	cmp	r0, #0
 800816e:	bfab      	itete	ge
 8008170:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008172:	89a3      	ldrhlt	r3, [r4, #12]
 8008174:	181b      	addge	r3, r3, r0
 8008176:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800817a:	bfac      	ite	ge
 800817c:	6563      	strge	r3, [r4, #84]	; 0x54
 800817e:	81a3      	strhlt	r3, [r4, #12]
 8008180:	bd10      	pop	{r4, pc}

08008182 <__swrite>:
 8008182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008186:	461f      	mov	r7, r3
 8008188:	898b      	ldrh	r3, [r1, #12]
 800818a:	05db      	lsls	r3, r3, #23
 800818c:	4605      	mov	r5, r0
 800818e:	460c      	mov	r4, r1
 8008190:	4616      	mov	r6, r2
 8008192:	d505      	bpl.n	80081a0 <__swrite+0x1e>
 8008194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008198:	2302      	movs	r3, #2
 800819a:	2200      	movs	r2, #0
 800819c:	f000 f8d4 	bl	8008348 <_lseek_r>
 80081a0:	89a3      	ldrh	r3, [r4, #12]
 80081a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081aa:	81a3      	strh	r3, [r4, #12]
 80081ac:	4632      	mov	r2, r6
 80081ae:	463b      	mov	r3, r7
 80081b0:	4628      	mov	r0, r5
 80081b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081b6:	f000 b8eb 	b.w	8008390 <_write_r>

080081ba <__sseek>:
 80081ba:	b510      	push	{r4, lr}
 80081bc:	460c      	mov	r4, r1
 80081be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081c2:	f000 f8c1 	bl	8008348 <_lseek_r>
 80081c6:	1c43      	adds	r3, r0, #1
 80081c8:	89a3      	ldrh	r3, [r4, #12]
 80081ca:	bf15      	itete	ne
 80081cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80081ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80081d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80081d6:	81a3      	strheq	r3, [r4, #12]
 80081d8:	bf18      	it	ne
 80081da:	81a3      	strhne	r3, [r4, #12]
 80081dc:	bd10      	pop	{r4, pc}

080081de <__sclose>:
 80081de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e2:	f000 b8a1 	b.w	8008328 <_close_r>

080081e6 <__swbuf_r>:
 80081e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081e8:	460e      	mov	r6, r1
 80081ea:	4614      	mov	r4, r2
 80081ec:	4605      	mov	r5, r0
 80081ee:	b118      	cbz	r0, 80081f8 <__swbuf_r+0x12>
 80081f0:	6a03      	ldr	r3, [r0, #32]
 80081f2:	b90b      	cbnz	r3, 80081f8 <__swbuf_r+0x12>
 80081f4:	f7ff fee8 	bl	8007fc8 <__sinit>
 80081f8:	69a3      	ldr	r3, [r4, #24]
 80081fa:	60a3      	str	r3, [r4, #8]
 80081fc:	89a3      	ldrh	r3, [r4, #12]
 80081fe:	071a      	lsls	r2, r3, #28
 8008200:	d525      	bpl.n	800824e <__swbuf_r+0x68>
 8008202:	6923      	ldr	r3, [r4, #16]
 8008204:	b31b      	cbz	r3, 800824e <__swbuf_r+0x68>
 8008206:	6823      	ldr	r3, [r4, #0]
 8008208:	6922      	ldr	r2, [r4, #16]
 800820a:	1a98      	subs	r0, r3, r2
 800820c:	6963      	ldr	r3, [r4, #20]
 800820e:	b2f6      	uxtb	r6, r6
 8008210:	4283      	cmp	r3, r0
 8008212:	4637      	mov	r7, r6
 8008214:	dc04      	bgt.n	8008220 <__swbuf_r+0x3a>
 8008216:	4621      	mov	r1, r4
 8008218:	4628      	mov	r0, r5
 800821a:	f7ff fe0d 	bl	8007e38 <_fflush_r>
 800821e:	b9e0      	cbnz	r0, 800825a <__swbuf_r+0x74>
 8008220:	68a3      	ldr	r3, [r4, #8]
 8008222:	3b01      	subs	r3, #1
 8008224:	60a3      	str	r3, [r4, #8]
 8008226:	6823      	ldr	r3, [r4, #0]
 8008228:	1c5a      	adds	r2, r3, #1
 800822a:	6022      	str	r2, [r4, #0]
 800822c:	701e      	strb	r6, [r3, #0]
 800822e:	6962      	ldr	r2, [r4, #20]
 8008230:	1c43      	adds	r3, r0, #1
 8008232:	429a      	cmp	r2, r3
 8008234:	d004      	beq.n	8008240 <__swbuf_r+0x5a>
 8008236:	89a3      	ldrh	r3, [r4, #12]
 8008238:	07db      	lsls	r3, r3, #31
 800823a:	d506      	bpl.n	800824a <__swbuf_r+0x64>
 800823c:	2e0a      	cmp	r6, #10
 800823e:	d104      	bne.n	800824a <__swbuf_r+0x64>
 8008240:	4621      	mov	r1, r4
 8008242:	4628      	mov	r0, r5
 8008244:	f7ff fdf8 	bl	8007e38 <_fflush_r>
 8008248:	b938      	cbnz	r0, 800825a <__swbuf_r+0x74>
 800824a:	4638      	mov	r0, r7
 800824c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800824e:	4621      	mov	r1, r4
 8008250:	4628      	mov	r0, r5
 8008252:	f000 f805 	bl	8008260 <__swsetup_r>
 8008256:	2800      	cmp	r0, #0
 8008258:	d0d5      	beq.n	8008206 <__swbuf_r+0x20>
 800825a:	f04f 37ff 	mov.w	r7, #4294967295
 800825e:	e7f4      	b.n	800824a <__swbuf_r+0x64>

08008260 <__swsetup_r>:
 8008260:	b538      	push	{r3, r4, r5, lr}
 8008262:	4b2a      	ldr	r3, [pc, #168]	; (800830c <__swsetup_r+0xac>)
 8008264:	4605      	mov	r5, r0
 8008266:	6818      	ldr	r0, [r3, #0]
 8008268:	460c      	mov	r4, r1
 800826a:	b118      	cbz	r0, 8008274 <__swsetup_r+0x14>
 800826c:	6a03      	ldr	r3, [r0, #32]
 800826e:	b90b      	cbnz	r3, 8008274 <__swsetup_r+0x14>
 8008270:	f7ff feaa 	bl	8007fc8 <__sinit>
 8008274:	89a3      	ldrh	r3, [r4, #12]
 8008276:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800827a:	0718      	lsls	r0, r3, #28
 800827c:	d422      	bmi.n	80082c4 <__swsetup_r+0x64>
 800827e:	06d9      	lsls	r1, r3, #27
 8008280:	d407      	bmi.n	8008292 <__swsetup_r+0x32>
 8008282:	2309      	movs	r3, #9
 8008284:	602b      	str	r3, [r5, #0]
 8008286:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800828a:	81a3      	strh	r3, [r4, #12]
 800828c:	f04f 30ff 	mov.w	r0, #4294967295
 8008290:	e034      	b.n	80082fc <__swsetup_r+0x9c>
 8008292:	0758      	lsls	r0, r3, #29
 8008294:	d512      	bpl.n	80082bc <__swsetup_r+0x5c>
 8008296:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008298:	b141      	cbz	r1, 80082ac <__swsetup_r+0x4c>
 800829a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800829e:	4299      	cmp	r1, r3
 80082a0:	d002      	beq.n	80082a8 <__swsetup_r+0x48>
 80082a2:	4628      	mov	r0, r5
 80082a4:	f000 ff3e 	bl	8009124 <_free_r>
 80082a8:	2300      	movs	r3, #0
 80082aa:	6363      	str	r3, [r4, #52]	; 0x34
 80082ac:	89a3      	ldrh	r3, [r4, #12]
 80082ae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80082b2:	81a3      	strh	r3, [r4, #12]
 80082b4:	2300      	movs	r3, #0
 80082b6:	6063      	str	r3, [r4, #4]
 80082b8:	6923      	ldr	r3, [r4, #16]
 80082ba:	6023      	str	r3, [r4, #0]
 80082bc:	89a3      	ldrh	r3, [r4, #12]
 80082be:	f043 0308 	orr.w	r3, r3, #8
 80082c2:	81a3      	strh	r3, [r4, #12]
 80082c4:	6923      	ldr	r3, [r4, #16]
 80082c6:	b94b      	cbnz	r3, 80082dc <__swsetup_r+0x7c>
 80082c8:	89a3      	ldrh	r3, [r4, #12]
 80082ca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80082ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082d2:	d003      	beq.n	80082dc <__swsetup_r+0x7c>
 80082d4:	4621      	mov	r1, r4
 80082d6:	4628      	mov	r0, r5
 80082d8:	f001 fe62 	bl	8009fa0 <__smakebuf_r>
 80082dc:	89a0      	ldrh	r0, [r4, #12]
 80082de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80082e2:	f010 0301 	ands.w	r3, r0, #1
 80082e6:	d00a      	beq.n	80082fe <__swsetup_r+0x9e>
 80082e8:	2300      	movs	r3, #0
 80082ea:	60a3      	str	r3, [r4, #8]
 80082ec:	6963      	ldr	r3, [r4, #20]
 80082ee:	425b      	negs	r3, r3
 80082f0:	61a3      	str	r3, [r4, #24]
 80082f2:	6923      	ldr	r3, [r4, #16]
 80082f4:	b943      	cbnz	r3, 8008308 <__swsetup_r+0xa8>
 80082f6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80082fa:	d1c4      	bne.n	8008286 <__swsetup_r+0x26>
 80082fc:	bd38      	pop	{r3, r4, r5, pc}
 80082fe:	0781      	lsls	r1, r0, #30
 8008300:	bf58      	it	pl
 8008302:	6963      	ldrpl	r3, [r4, #20]
 8008304:	60a3      	str	r3, [r4, #8]
 8008306:	e7f4      	b.n	80082f2 <__swsetup_r+0x92>
 8008308:	2000      	movs	r0, #0
 800830a:	e7f7      	b.n	80082fc <__swsetup_r+0x9c>
 800830c:	20000084 	.word	0x20000084

08008310 <memset>:
 8008310:	4402      	add	r2, r0
 8008312:	4603      	mov	r3, r0
 8008314:	4293      	cmp	r3, r2
 8008316:	d100      	bne.n	800831a <memset+0xa>
 8008318:	4770      	bx	lr
 800831a:	f803 1b01 	strb.w	r1, [r3], #1
 800831e:	e7f9      	b.n	8008314 <memset+0x4>

08008320 <_localeconv_r>:
 8008320:	4800      	ldr	r0, [pc, #0]	; (8008324 <_localeconv_r+0x4>)
 8008322:	4770      	bx	lr
 8008324:	20000178 	.word	0x20000178

08008328 <_close_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	4d06      	ldr	r5, [pc, #24]	; (8008344 <_close_r+0x1c>)
 800832c:	2300      	movs	r3, #0
 800832e:	4604      	mov	r4, r0
 8008330:	4608      	mov	r0, r1
 8008332:	602b      	str	r3, [r5, #0]
 8008334:	f7fb fc31 	bl	8003b9a <_close>
 8008338:	1c43      	adds	r3, r0, #1
 800833a:	d102      	bne.n	8008342 <_close_r+0x1a>
 800833c:	682b      	ldr	r3, [r5, #0]
 800833e:	b103      	cbz	r3, 8008342 <_close_r+0x1a>
 8008340:	6023      	str	r3, [r4, #0]
 8008342:	bd38      	pop	{r3, r4, r5, pc}
 8008344:	20000854 	.word	0x20000854

08008348 <_lseek_r>:
 8008348:	b538      	push	{r3, r4, r5, lr}
 800834a:	4d07      	ldr	r5, [pc, #28]	; (8008368 <_lseek_r+0x20>)
 800834c:	4604      	mov	r4, r0
 800834e:	4608      	mov	r0, r1
 8008350:	4611      	mov	r1, r2
 8008352:	2200      	movs	r2, #0
 8008354:	602a      	str	r2, [r5, #0]
 8008356:	461a      	mov	r2, r3
 8008358:	f7fb fc46 	bl	8003be8 <_lseek>
 800835c:	1c43      	adds	r3, r0, #1
 800835e:	d102      	bne.n	8008366 <_lseek_r+0x1e>
 8008360:	682b      	ldr	r3, [r5, #0]
 8008362:	b103      	cbz	r3, 8008366 <_lseek_r+0x1e>
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	bd38      	pop	{r3, r4, r5, pc}
 8008368:	20000854 	.word	0x20000854

0800836c <_read_r>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	4d07      	ldr	r5, [pc, #28]	; (800838c <_read_r+0x20>)
 8008370:	4604      	mov	r4, r0
 8008372:	4608      	mov	r0, r1
 8008374:	4611      	mov	r1, r2
 8008376:	2200      	movs	r2, #0
 8008378:	602a      	str	r2, [r5, #0]
 800837a:	461a      	mov	r2, r3
 800837c:	f7fb fbd4 	bl	8003b28 <_read>
 8008380:	1c43      	adds	r3, r0, #1
 8008382:	d102      	bne.n	800838a <_read_r+0x1e>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	b103      	cbz	r3, 800838a <_read_r+0x1e>
 8008388:	6023      	str	r3, [r4, #0]
 800838a:	bd38      	pop	{r3, r4, r5, pc}
 800838c:	20000854 	.word	0x20000854

08008390 <_write_r>:
 8008390:	b538      	push	{r3, r4, r5, lr}
 8008392:	4d07      	ldr	r5, [pc, #28]	; (80083b0 <_write_r+0x20>)
 8008394:	4604      	mov	r4, r0
 8008396:	4608      	mov	r0, r1
 8008398:	4611      	mov	r1, r2
 800839a:	2200      	movs	r2, #0
 800839c:	602a      	str	r2, [r5, #0]
 800839e:	461a      	mov	r2, r3
 80083a0:	f7fb fbdf 	bl	8003b62 <_write>
 80083a4:	1c43      	adds	r3, r0, #1
 80083a6:	d102      	bne.n	80083ae <_write_r+0x1e>
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	b103      	cbz	r3, 80083ae <_write_r+0x1e>
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	bd38      	pop	{r3, r4, r5, pc}
 80083b0:	20000854 	.word	0x20000854

080083b4 <__errno>:
 80083b4:	4b01      	ldr	r3, [pc, #4]	; (80083bc <__errno+0x8>)
 80083b6:	6818      	ldr	r0, [r3, #0]
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	20000084 	.word	0x20000084

080083c0 <__libc_init_array>:
 80083c0:	b570      	push	{r4, r5, r6, lr}
 80083c2:	4d0d      	ldr	r5, [pc, #52]	; (80083f8 <__libc_init_array+0x38>)
 80083c4:	4c0d      	ldr	r4, [pc, #52]	; (80083fc <__libc_init_array+0x3c>)
 80083c6:	1b64      	subs	r4, r4, r5
 80083c8:	10a4      	asrs	r4, r4, #2
 80083ca:	2600      	movs	r6, #0
 80083cc:	42a6      	cmp	r6, r4
 80083ce:	d109      	bne.n	80083e4 <__libc_init_array+0x24>
 80083d0:	4d0b      	ldr	r5, [pc, #44]	; (8008400 <__libc_init_array+0x40>)
 80083d2:	4c0c      	ldr	r4, [pc, #48]	; (8008404 <__libc_init_array+0x44>)
 80083d4:	f001 ff88 	bl	800a2e8 <_init>
 80083d8:	1b64      	subs	r4, r4, r5
 80083da:	10a4      	asrs	r4, r4, #2
 80083dc:	2600      	movs	r6, #0
 80083de:	42a6      	cmp	r6, r4
 80083e0:	d105      	bne.n	80083ee <__libc_init_array+0x2e>
 80083e2:	bd70      	pop	{r4, r5, r6, pc}
 80083e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80083e8:	4798      	blx	r3
 80083ea:	3601      	adds	r6, #1
 80083ec:	e7ee      	b.n	80083cc <__libc_init_array+0xc>
 80083ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80083f2:	4798      	blx	r3
 80083f4:	3601      	adds	r6, #1
 80083f6:	e7f2      	b.n	80083de <__libc_init_array+0x1e>
 80083f8:	0800a89c 	.word	0x0800a89c
 80083fc:	0800a89c 	.word	0x0800a89c
 8008400:	0800a89c 	.word	0x0800a89c
 8008404:	0800a8a0 	.word	0x0800a8a0

08008408 <__retarget_lock_init_recursive>:
 8008408:	4770      	bx	lr

0800840a <__retarget_lock_acquire_recursive>:
 800840a:	4770      	bx	lr

0800840c <__retarget_lock_release_recursive>:
 800840c:	4770      	bx	lr

0800840e <memcpy>:
 800840e:	440a      	add	r2, r1
 8008410:	4291      	cmp	r1, r2
 8008412:	f100 33ff 	add.w	r3, r0, #4294967295
 8008416:	d100      	bne.n	800841a <memcpy+0xc>
 8008418:	4770      	bx	lr
 800841a:	b510      	push	{r4, lr}
 800841c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008420:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008424:	4291      	cmp	r1, r2
 8008426:	d1f9      	bne.n	800841c <memcpy+0xe>
 8008428:	bd10      	pop	{r4, pc}

0800842a <quorem>:
 800842a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800842e:	6903      	ldr	r3, [r0, #16]
 8008430:	690c      	ldr	r4, [r1, #16]
 8008432:	42a3      	cmp	r3, r4
 8008434:	4607      	mov	r7, r0
 8008436:	db7e      	blt.n	8008536 <quorem+0x10c>
 8008438:	3c01      	subs	r4, #1
 800843a:	f101 0814 	add.w	r8, r1, #20
 800843e:	f100 0514 	add.w	r5, r0, #20
 8008442:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008446:	9301      	str	r3, [sp, #4]
 8008448:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800844c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008450:	3301      	adds	r3, #1
 8008452:	429a      	cmp	r2, r3
 8008454:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008458:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800845c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008460:	d331      	bcc.n	80084c6 <quorem+0x9c>
 8008462:	f04f 0e00 	mov.w	lr, #0
 8008466:	4640      	mov	r0, r8
 8008468:	46ac      	mov	ip, r5
 800846a:	46f2      	mov	sl, lr
 800846c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008470:	b293      	uxth	r3, r2
 8008472:	fb06 e303 	mla	r3, r6, r3, lr
 8008476:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800847a:	0c1a      	lsrs	r2, r3, #16
 800847c:	b29b      	uxth	r3, r3
 800847e:	ebaa 0303 	sub.w	r3, sl, r3
 8008482:	f8dc a000 	ldr.w	sl, [ip]
 8008486:	fa13 f38a 	uxtah	r3, r3, sl
 800848a:	fb06 220e 	mla	r2, r6, lr, r2
 800848e:	9300      	str	r3, [sp, #0]
 8008490:	9b00      	ldr	r3, [sp, #0]
 8008492:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008496:	b292      	uxth	r2, r2
 8008498:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800849c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80084a0:	f8bd 3000 	ldrh.w	r3, [sp]
 80084a4:	4581      	cmp	r9, r0
 80084a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084aa:	f84c 3b04 	str.w	r3, [ip], #4
 80084ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80084b2:	d2db      	bcs.n	800846c <quorem+0x42>
 80084b4:	f855 300b 	ldr.w	r3, [r5, fp]
 80084b8:	b92b      	cbnz	r3, 80084c6 <quorem+0x9c>
 80084ba:	9b01      	ldr	r3, [sp, #4]
 80084bc:	3b04      	subs	r3, #4
 80084be:	429d      	cmp	r5, r3
 80084c0:	461a      	mov	r2, r3
 80084c2:	d32c      	bcc.n	800851e <quorem+0xf4>
 80084c4:	613c      	str	r4, [r7, #16]
 80084c6:	4638      	mov	r0, r7
 80084c8:	f001 f9a8 	bl	800981c <__mcmp>
 80084cc:	2800      	cmp	r0, #0
 80084ce:	db22      	blt.n	8008516 <quorem+0xec>
 80084d0:	3601      	adds	r6, #1
 80084d2:	4629      	mov	r1, r5
 80084d4:	2000      	movs	r0, #0
 80084d6:	f858 2b04 	ldr.w	r2, [r8], #4
 80084da:	f8d1 c000 	ldr.w	ip, [r1]
 80084de:	b293      	uxth	r3, r2
 80084e0:	1ac3      	subs	r3, r0, r3
 80084e2:	0c12      	lsrs	r2, r2, #16
 80084e4:	fa13 f38c 	uxtah	r3, r3, ip
 80084e8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80084ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084f6:	45c1      	cmp	r9, r8
 80084f8:	f841 3b04 	str.w	r3, [r1], #4
 80084fc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008500:	d2e9      	bcs.n	80084d6 <quorem+0xac>
 8008502:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008506:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800850a:	b922      	cbnz	r2, 8008516 <quorem+0xec>
 800850c:	3b04      	subs	r3, #4
 800850e:	429d      	cmp	r5, r3
 8008510:	461a      	mov	r2, r3
 8008512:	d30a      	bcc.n	800852a <quorem+0x100>
 8008514:	613c      	str	r4, [r7, #16]
 8008516:	4630      	mov	r0, r6
 8008518:	b003      	add	sp, #12
 800851a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800851e:	6812      	ldr	r2, [r2, #0]
 8008520:	3b04      	subs	r3, #4
 8008522:	2a00      	cmp	r2, #0
 8008524:	d1ce      	bne.n	80084c4 <quorem+0x9a>
 8008526:	3c01      	subs	r4, #1
 8008528:	e7c9      	b.n	80084be <quorem+0x94>
 800852a:	6812      	ldr	r2, [r2, #0]
 800852c:	3b04      	subs	r3, #4
 800852e:	2a00      	cmp	r2, #0
 8008530:	d1f0      	bne.n	8008514 <quorem+0xea>
 8008532:	3c01      	subs	r4, #1
 8008534:	e7eb      	b.n	800850e <quorem+0xe4>
 8008536:	2000      	movs	r0, #0
 8008538:	e7ee      	b.n	8008518 <quorem+0xee>
 800853a:	0000      	movs	r0, r0
 800853c:	0000      	movs	r0, r0
	...

08008540 <_dtoa_r>:
 8008540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008544:	ed2d 8b04 	vpush	{d8-d9}
 8008548:	69c5      	ldr	r5, [r0, #28]
 800854a:	b093      	sub	sp, #76	; 0x4c
 800854c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008550:	ec57 6b10 	vmov	r6, r7, d0
 8008554:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008558:	9107      	str	r1, [sp, #28]
 800855a:	4604      	mov	r4, r0
 800855c:	920a      	str	r2, [sp, #40]	; 0x28
 800855e:	930d      	str	r3, [sp, #52]	; 0x34
 8008560:	b975      	cbnz	r5, 8008580 <_dtoa_r+0x40>
 8008562:	2010      	movs	r0, #16
 8008564:	f000 fe2a 	bl	80091bc <malloc>
 8008568:	4602      	mov	r2, r0
 800856a:	61e0      	str	r0, [r4, #28]
 800856c:	b920      	cbnz	r0, 8008578 <_dtoa_r+0x38>
 800856e:	4bae      	ldr	r3, [pc, #696]	; (8008828 <_dtoa_r+0x2e8>)
 8008570:	21ef      	movs	r1, #239	; 0xef
 8008572:	48ae      	ldr	r0, [pc, #696]	; (800882c <_dtoa_r+0x2ec>)
 8008574:	f001 fdd0 	bl	800a118 <__assert_func>
 8008578:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800857c:	6005      	str	r5, [r0, #0]
 800857e:	60c5      	str	r5, [r0, #12]
 8008580:	69e3      	ldr	r3, [r4, #28]
 8008582:	6819      	ldr	r1, [r3, #0]
 8008584:	b151      	cbz	r1, 800859c <_dtoa_r+0x5c>
 8008586:	685a      	ldr	r2, [r3, #4]
 8008588:	604a      	str	r2, [r1, #4]
 800858a:	2301      	movs	r3, #1
 800858c:	4093      	lsls	r3, r2
 800858e:	608b      	str	r3, [r1, #8]
 8008590:	4620      	mov	r0, r4
 8008592:	f000 ff07 	bl	80093a4 <_Bfree>
 8008596:	69e3      	ldr	r3, [r4, #28]
 8008598:	2200      	movs	r2, #0
 800859a:	601a      	str	r2, [r3, #0]
 800859c:	1e3b      	subs	r3, r7, #0
 800859e:	bfbb      	ittet	lt
 80085a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80085a4:	9303      	strlt	r3, [sp, #12]
 80085a6:	2300      	movge	r3, #0
 80085a8:	2201      	movlt	r2, #1
 80085aa:	bfac      	ite	ge
 80085ac:	f8c8 3000 	strge.w	r3, [r8]
 80085b0:	f8c8 2000 	strlt.w	r2, [r8]
 80085b4:	4b9e      	ldr	r3, [pc, #632]	; (8008830 <_dtoa_r+0x2f0>)
 80085b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80085ba:	ea33 0308 	bics.w	r3, r3, r8
 80085be:	d11b      	bne.n	80085f8 <_dtoa_r+0xb8>
 80085c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80085c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80085c6:	6013      	str	r3, [r2, #0]
 80085c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80085cc:	4333      	orrs	r3, r6
 80085ce:	f000 8593 	beq.w	80090f8 <_dtoa_r+0xbb8>
 80085d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085d4:	b963      	cbnz	r3, 80085f0 <_dtoa_r+0xb0>
 80085d6:	4b97      	ldr	r3, [pc, #604]	; (8008834 <_dtoa_r+0x2f4>)
 80085d8:	e027      	b.n	800862a <_dtoa_r+0xea>
 80085da:	4b97      	ldr	r3, [pc, #604]	; (8008838 <_dtoa_r+0x2f8>)
 80085dc:	9300      	str	r3, [sp, #0]
 80085de:	3308      	adds	r3, #8
 80085e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80085e2:	6013      	str	r3, [r2, #0]
 80085e4:	9800      	ldr	r0, [sp, #0]
 80085e6:	b013      	add	sp, #76	; 0x4c
 80085e8:	ecbd 8b04 	vpop	{d8-d9}
 80085ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085f0:	4b90      	ldr	r3, [pc, #576]	; (8008834 <_dtoa_r+0x2f4>)
 80085f2:	9300      	str	r3, [sp, #0]
 80085f4:	3303      	adds	r3, #3
 80085f6:	e7f3      	b.n	80085e0 <_dtoa_r+0xa0>
 80085f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80085fc:	2200      	movs	r2, #0
 80085fe:	ec51 0b17 	vmov	r0, r1, d7
 8008602:	eeb0 8a47 	vmov.f32	s16, s14
 8008606:	eef0 8a67 	vmov.f32	s17, s15
 800860a:	2300      	movs	r3, #0
 800860c:	f7f8 fa64 	bl	8000ad8 <__aeabi_dcmpeq>
 8008610:	4681      	mov	r9, r0
 8008612:	b160      	cbz	r0, 800862e <_dtoa_r+0xee>
 8008614:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008616:	2301      	movs	r3, #1
 8008618:	6013      	str	r3, [r2, #0]
 800861a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800861c:	2b00      	cmp	r3, #0
 800861e:	f000 8568 	beq.w	80090f2 <_dtoa_r+0xbb2>
 8008622:	4b86      	ldr	r3, [pc, #536]	; (800883c <_dtoa_r+0x2fc>)
 8008624:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008626:	6013      	str	r3, [r2, #0]
 8008628:	3b01      	subs	r3, #1
 800862a:	9300      	str	r3, [sp, #0]
 800862c:	e7da      	b.n	80085e4 <_dtoa_r+0xa4>
 800862e:	aa10      	add	r2, sp, #64	; 0x40
 8008630:	a911      	add	r1, sp, #68	; 0x44
 8008632:	4620      	mov	r0, r4
 8008634:	eeb0 0a48 	vmov.f32	s0, s16
 8008638:	eef0 0a68 	vmov.f32	s1, s17
 800863c:	f001 f994 	bl	8009968 <__d2b>
 8008640:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008644:	4682      	mov	sl, r0
 8008646:	2d00      	cmp	r5, #0
 8008648:	d07f      	beq.n	800874a <_dtoa_r+0x20a>
 800864a:	ee18 3a90 	vmov	r3, s17
 800864e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008652:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008656:	ec51 0b18 	vmov	r0, r1, d8
 800865a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800865e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008662:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008666:	4619      	mov	r1, r3
 8008668:	2200      	movs	r2, #0
 800866a:	4b75      	ldr	r3, [pc, #468]	; (8008840 <_dtoa_r+0x300>)
 800866c:	f7f7 fe14 	bl	8000298 <__aeabi_dsub>
 8008670:	a367      	add	r3, pc, #412	; (adr r3, 8008810 <_dtoa_r+0x2d0>)
 8008672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008676:	f7f7 ffc7 	bl	8000608 <__aeabi_dmul>
 800867a:	a367      	add	r3, pc, #412	; (adr r3, 8008818 <_dtoa_r+0x2d8>)
 800867c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008680:	f7f7 fe0c 	bl	800029c <__adddf3>
 8008684:	4606      	mov	r6, r0
 8008686:	4628      	mov	r0, r5
 8008688:	460f      	mov	r7, r1
 800868a:	f7f7 ff53 	bl	8000534 <__aeabi_i2d>
 800868e:	a364      	add	r3, pc, #400	; (adr r3, 8008820 <_dtoa_r+0x2e0>)
 8008690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008694:	f7f7 ffb8 	bl	8000608 <__aeabi_dmul>
 8008698:	4602      	mov	r2, r0
 800869a:	460b      	mov	r3, r1
 800869c:	4630      	mov	r0, r6
 800869e:	4639      	mov	r1, r7
 80086a0:	f7f7 fdfc 	bl	800029c <__adddf3>
 80086a4:	4606      	mov	r6, r0
 80086a6:	460f      	mov	r7, r1
 80086a8:	f7f8 fa5e 	bl	8000b68 <__aeabi_d2iz>
 80086ac:	2200      	movs	r2, #0
 80086ae:	4683      	mov	fp, r0
 80086b0:	2300      	movs	r3, #0
 80086b2:	4630      	mov	r0, r6
 80086b4:	4639      	mov	r1, r7
 80086b6:	f7f8 fa19 	bl	8000aec <__aeabi_dcmplt>
 80086ba:	b148      	cbz	r0, 80086d0 <_dtoa_r+0x190>
 80086bc:	4658      	mov	r0, fp
 80086be:	f7f7 ff39 	bl	8000534 <__aeabi_i2d>
 80086c2:	4632      	mov	r2, r6
 80086c4:	463b      	mov	r3, r7
 80086c6:	f7f8 fa07 	bl	8000ad8 <__aeabi_dcmpeq>
 80086ca:	b908      	cbnz	r0, 80086d0 <_dtoa_r+0x190>
 80086cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80086d0:	f1bb 0f16 	cmp.w	fp, #22
 80086d4:	d857      	bhi.n	8008786 <_dtoa_r+0x246>
 80086d6:	4b5b      	ldr	r3, [pc, #364]	; (8008844 <_dtoa_r+0x304>)
 80086d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80086dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e0:	ec51 0b18 	vmov	r0, r1, d8
 80086e4:	f7f8 fa02 	bl	8000aec <__aeabi_dcmplt>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	d04e      	beq.n	800878a <_dtoa_r+0x24a>
 80086ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80086f0:	2300      	movs	r3, #0
 80086f2:	930c      	str	r3, [sp, #48]	; 0x30
 80086f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80086f6:	1b5b      	subs	r3, r3, r5
 80086f8:	1e5a      	subs	r2, r3, #1
 80086fa:	bf45      	ittet	mi
 80086fc:	f1c3 0301 	rsbmi	r3, r3, #1
 8008700:	9305      	strmi	r3, [sp, #20]
 8008702:	2300      	movpl	r3, #0
 8008704:	2300      	movmi	r3, #0
 8008706:	9206      	str	r2, [sp, #24]
 8008708:	bf54      	ite	pl
 800870a:	9305      	strpl	r3, [sp, #20]
 800870c:	9306      	strmi	r3, [sp, #24]
 800870e:	f1bb 0f00 	cmp.w	fp, #0
 8008712:	db3c      	blt.n	800878e <_dtoa_r+0x24e>
 8008714:	9b06      	ldr	r3, [sp, #24]
 8008716:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800871a:	445b      	add	r3, fp
 800871c:	9306      	str	r3, [sp, #24]
 800871e:	2300      	movs	r3, #0
 8008720:	9308      	str	r3, [sp, #32]
 8008722:	9b07      	ldr	r3, [sp, #28]
 8008724:	2b09      	cmp	r3, #9
 8008726:	d868      	bhi.n	80087fa <_dtoa_r+0x2ba>
 8008728:	2b05      	cmp	r3, #5
 800872a:	bfc4      	itt	gt
 800872c:	3b04      	subgt	r3, #4
 800872e:	9307      	strgt	r3, [sp, #28]
 8008730:	9b07      	ldr	r3, [sp, #28]
 8008732:	f1a3 0302 	sub.w	r3, r3, #2
 8008736:	bfcc      	ite	gt
 8008738:	2500      	movgt	r5, #0
 800873a:	2501      	movle	r5, #1
 800873c:	2b03      	cmp	r3, #3
 800873e:	f200 8085 	bhi.w	800884c <_dtoa_r+0x30c>
 8008742:	e8df f003 	tbb	[pc, r3]
 8008746:	3b2e      	.short	0x3b2e
 8008748:	5839      	.short	0x5839
 800874a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800874e:	441d      	add	r5, r3
 8008750:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008754:	2b20      	cmp	r3, #32
 8008756:	bfc1      	itttt	gt
 8008758:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800875c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008760:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008764:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008768:	bfd6      	itet	le
 800876a:	f1c3 0320 	rsble	r3, r3, #32
 800876e:	ea48 0003 	orrgt.w	r0, r8, r3
 8008772:	fa06 f003 	lslle.w	r0, r6, r3
 8008776:	f7f7 fecd 	bl	8000514 <__aeabi_ui2d>
 800877a:	2201      	movs	r2, #1
 800877c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008780:	3d01      	subs	r5, #1
 8008782:	920e      	str	r2, [sp, #56]	; 0x38
 8008784:	e76f      	b.n	8008666 <_dtoa_r+0x126>
 8008786:	2301      	movs	r3, #1
 8008788:	e7b3      	b.n	80086f2 <_dtoa_r+0x1b2>
 800878a:	900c      	str	r0, [sp, #48]	; 0x30
 800878c:	e7b2      	b.n	80086f4 <_dtoa_r+0x1b4>
 800878e:	9b05      	ldr	r3, [sp, #20]
 8008790:	eba3 030b 	sub.w	r3, r3, fp
 8008794:	9305      	str	r3, [sp, #20]
 8008796:	f1cb 0300 	rsb	r3, fp, #0
 800879a:	9308      	str	r3, [sp, #32]
 800879c:	2300      	movs	r3, #0
 800879e:	930b      	str	r3, [sp, #44]	; 0x2c
 80087a0:	e7bf      	b.n	8008722 <_dtoa_r+0x1e2>
 80087a2:	2300      	movs	r3, #0
 80087a4:	9309      	str	r3, [sp, #36]	; 0x24
 80087a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	dc52      	bgt.n	8008852 <_dtoa_r+0x312>
 80087ac:	2301      	movs	r3, #1
 80087ae:	9301      	str	r3, [sp, #4]
 80087b0:	9304      	str	r3, [sp, #16]
 80087b2:	461a      	mov	r2, r3
 80087b4:	920a      	str	r2, [sp, #40]	; 0x28
 80087b6:	e00b      	b.n	80087d0 <_dtoa_r+0x290>
 80087b8:	2301      	movs	r3, #1
 80087ba:	e7f3      	b.n	80087a4 <_dtoa_r+0x264>
 80087bc:	2300      	movs	r3, #0
 80087be:	9309      	str	r3, [sp, #36]	; 0x24
 80087c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087c2:	445b      	add	r3, fp
 80087c4:	9301      	str	r3, [sp, #4]
 80087c6:	3301      	adds	r3, #1
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	9304      	str	r3, [sp, #16]
 80087cc:	bfb8      	it	lt
 80087ce:	2301      	movlt	r3, #1
 80087d0:	69e0      	ldr	r0, [r4, #28]
 80087d2:	2100      	movs	r1, #0
 80087d4:	2204      	movs	r2, #4
 80087d6:	f102 0614 	add.w	r6, r2, #20
 80087da:	429e      	cmp	r6, r3
 80087dc:	d93d      	bls.n	800885a <_dtoa_r+0x31a>
 80087de:	6041      	str	r1, [r0, #4]
 80087e0:	4620      	mov	r0, r4
 80087e2:	f000 fd9f 	bl	8009324 <_Balloc>
 80087e6:	9000      	str	r0, [sp, #0]
 80087e8:	2800      	cmp	r0, #0
 80087ea:	d139      	bne.n	8008860 <_dtoa_r+0x320>
 80087ec:	4b16      	ldr	r3, [pc, #88]	; (8008848 <_dtoa_r+0x308>)
 80087ee:	4602      	mov	r2, r0
 80087f0:	f240 11af 	movw	r1, #431	; 0x1af
 80087f4:	e6bd      	b.n	8008572 <_dtoa_r+0x32>
 80087f6:	2301      	movs	r3, #1
 80087f8:	e7e1      	b.n	80087be <_dtoa_r+0x27e>
 80087fa:	2501      	movs	r5, #1
 80087fc:	2300      	movs	r3, #0
 80087fe:	9307      	str	r3, [sp, #28]
 8008800:	9509      	str	r5, [sp, #36]	; 0x24
 8008802:	f04f 33ff 	mov.w	r3, #4294967295
 8008806:	9301      	str	r3, [sp, #4]
 8008808:	9304      	str	r3, [sp, #16]
 800880a:	2200      	movs	r2, #0
 800880c:	2312      	movs	r3, #18
 800880e:	e7d1      	b.n	80087b4 <_dtoa_r+0x274>
 8008810:	636f4361 	.word	0x636f4361
 8008814:	3fd287a7 	.word	0x3fd287a7
 8008818:	8b60c8b3 	.word	0x8b60c8b3
 800881c:	3fc68a28 	.word	0x3fc68a28
 8008820:	509f79fb 	.word	0x509f79fb
 8008824:	3fd34413 	.word	0x3fd34413
 8008828:	0800a561 	.word	0x0800a561
 800882c:	0800a578 	.word	0x0800a578
 8008830:	7ff00000 	.word	0x7ff00000
 8008834:	0800a55d 	.word	0x0800a55d
 8008838:	0800a554 	.word	0x0800a554
 800883c:	0800a531 	.word	0x0800a531
 8008840:	3ff80000 	.word	0x3ff80000
 8008844:	0800a668 	.word	0x0800a668
 8008848:	0800a5d0 	.word	0x0800a5d0
 800884c:	2301      	movs	r3, #1
 800884e:	9309      	str	r3, [sp, #36]	; 0x24
 8008850:	e7d7      	b.n	8008802 <_dtoa_r+0x2c2>
 8008852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008854:	9301      	str	r3, [sp, #4]
 8008856:	9304      	str	r3, [sp, #16]
 8008858:	e7ba      	b.n	80087d0 <_dtoa_r+0x290>
 800885a:	3101      	adds	r1, #1
 800885c:	0052      	lsls	r2, r2, #1
 800885e:	e7ba      	b.n	80087d6 <_dtoa_r+0x296>
 8008860:	69e3      	ldr	r3, [r4, #28]
 8008862:	9a00      	ldr	r2, [sp, #0]
 8008864:	601a      	str	r2, [r3, #0]
 8008866:	9b04      	ldr	r3, [sp, #16]
 8008868:	2b0e      	cmp	r3, #14
 800886a:	f200 80a8 	bhi.w	80089be <_dtoa_r+0x47e>
 800886e:	2d00      	cmp	r5, #0
 8008870:	f000 80a5 	beq.w	80089be <_dtoa_r+0x47e>
 8008874:	f1bb 0f00 	cmp.w	fp, #0
 8008878:	dd38      	ble.n	80088ec <_dtoa_r+0x3ac>
 800887a:	4bc0      	ldr	r3, [pc, #768]	; (8008b7c <_dtoa_r+0x63c>)
 800887c:	f00b 020f 	and.w	r2, fp, #15
 8008880:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008884:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008888:	e9d3 6700 	ldrd	r6, r7, [r3]
 800888c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008890:	d019      	beq.n	80088c6 <_dtoa_r+0x386>
 8008892:	4bbb      	ldr	r3, [pc, #748]	; (8008b80 <_dtoa_r+0x640>)
 8008894:	ec51 0b18 	vmov	r0, r1, d8
 8008898:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800889c:	f7f7 ffde 	bl	800085c <__aeabi_ddiv>
 80088a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088a4:	f008 080f 	and.w	r8, r8, #15
 80088a8:	2503      	movs	r5, #3
 80088aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008b80 <_dtoa_r+0x640>
 80088ae:	f1b8 0f00 	cmp.w	r8, #0
 80088b2:	d10a      	bne.n	80088ca <_dtoa_r+0x38a>
 80088b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088b8:	4632      	mov	r2, r6
 80088ba:	463b      	mov	r3, r7
 80088bc:	f7f7 ffce 	bl	800085c <__aeabi_ddiv>
 80088c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088c4:	e02b      	b.n	800891e <_dtoa_r+0x3de>
 80088c6:	2502      	movs	r5, #2
 80088c8:	e7ef      	b.n	80088aa <_dtoa_r+0x36a>
 80088ca:	f018 0f01 	tst.w	r8, #1
 80088ce:	d008      	beq.n	80088e2 <_dtoa_r+0x3a2>
 80088d0:	4630      	mov	r0, r6
 80088d2:	4639      	mov	r1, r7
 80088d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80088d8:	f7f7 fe96 	bl	8000608 <__aeabi_dmul>
 80088dc:	3501      	adds	r5, #1
 80088de:	4606      	mov	r6, r0
 80088e0:	460f      	mov	r7, r1
 80088e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80088e6:	f109 0908 	add.w	r9, r9, #8
 80088ea:	e7e0      	b.n	80088ae <_dtoa_r+0x36e>
 80088ec:	f000 809f 	beq.w	8008a2e <_dtoa_r+0x4ee>
 80088f0:	f1cb 0600 	rsb	r6, fp, #0
 80088f4:	4ba1      	ldr	r3, [pc, #644]	; (8008b7c <_dtoa_r+0x63c>)
 80088f6:	4fa2      	ldr	r7, [pc, #648]	; (8008b80 <_dtoa_r+0x640>)
 80088f8:	f006 020f 	and.w	r2, r6, #15
 80088fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008904:	ec51 0b18 	vmov	r0, r1, d8
 8008908:	f7f7 fe7e 	bl	8000608 <__aeabi_dmul>
 800890c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008910:	1136      	asrs	r6, r6, #4
 8008912:	2300      	movs	r3, #0
 8008914:	2502      	movs	r5, #2
 8008916:	2e00      	cmp	r6, #0
 8008918:	d17e      	bne.n	8008a18 <_dtoa_r+0x4d8>
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1d0      	bne.n	80088c0 <_dtoa_r+0x380>
 800891e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008920:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008924:	2b00      	cmp	r3, #0
 8008926:	f000 8084 	beq.w	8008a32 <_dtoa_r+0x4f2>
 800892a:	4b96      	ldr	r3, [pc, #600]	; (8008b84 <_dtoa_r+0x644>)
 800892c:	2200      	movs	r2, #0
 800892e:	4640      	mov	r0, r8
 8008930:	4649      	mov	r1, r9
 8008932:	f7f8 f8db 	bl	8000aec <__aeabi_dcmplt>
 8008936:	2800      	cmp	r0, #0
 8008938:	d07b      	beq.n	8008a32 <_dtoa_r+0x4f2>
 800893a:	9b04      	ldr	r3, [sp, #16]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d078      	beq.n	8008a32 <_dtoa_r+0x4f2>
 8008940:	9b01      	ldr	r3, [sp, #4]
 8008942:	2b00      	cmp	r3, #0
 8008944:	dd39      	ble.n	80089ba <_dtoa_r+0x47a>
 8008946:	4b90      	ldr	r3, [pc, #576]	; (8008b88 <_dtoa_r+0x648>)
 8008948:	2200      	movs	r2, #0
 800894a:	4640      	mov	r0, r8
 800894c:	4649      	mov	r1, r9
 800894e:	f7f7 fe5b 	bl	8000608 <__aeabi_dmul>
 8008952:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008956:	9e01      	ldr	r6, [sp, #4]
 8008958:	f10b 37ff 	add.w	r7, fp, #4294967295
 800895c:	3501      	adds	r5, #1
 800895e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008962:	4628      	mov	r0, r5
 8008964:	f7f7 fde6 	bl	8000534 <__aeabi_i2d>
 8008968:	4642      	mov	r2, r8
 800896a:	464b      	mov	r3, r9
 800896c:	f7f7 fe4c 	bl	8000608 <__aeabi_dmul>
 8008970:	4b86      	ldr	r3, [pc, #536]	; (8008b8c <_dtoa_r+0x64c>)
 8008972:	2200      	movs	r2, #0
 8008974:	f7f7 fc92 	bl	800029c <__adddf3>
 8008978:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800897c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008980:	9303      	str	r3, [sp, #12]
 8008982:	2e00      	cmp	r6, #0
 8008984:	d158      	bne.n	8008a38 <_dtoa_r+0x4f8>
 8008986:	4b82      	ldr	r3, [pc, #520]	; (8008b90 <_dtoa_r+0x650>)
 8008988:	2200      	movs	r2, #0
 800898a:	4640      	mov	r0, r8
 800898c:	4649      	mov	r1, r9
 800898e:	f7f7 fc83 	bl	8000298 <__aeabi_dsub>
 8008992:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008996:	4680      	mov	r8, r0
 8008998:	4689      	mov	r9, r1
 800899a:	f7f8 f8c5 	bl	8000b28 <__aeabi_dcmpgt>
 800899e:	2800      	cmp	r0, #0
 80089a0:	f040 8296 	bne.w	8008ed0 <_dtoa_r+0x990>
 80089a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80089a8:	4640      	mov	r0, r8
 80089aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80089ae:	4649      	mov	r1, r9
 80089b0:	f7f8 f89c 	bl	8000aec <__aeabi_dcmplt>
 80089b4:	2800      	cmp	r0, #0
 80089b6:	f040 8289 	bne.w	8008ecc <_dtoa_r+0x98c>
 80089ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 80089be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	f2c0 814e 	blt.w	8008c62 <_dtoa_r+0x722>
 80089c6:	f1bb 0f0e 	cmp.w	fp, #14
 80089ca:	f300 814a 	bgt.w	8008c62 <_dtoa_r+0x722>
 80089ce:	4b6b      	ldr	r3, [pc, #428]	; (8008b7c <_dtoa_r+0x63c>)
 80089d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80089d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80089d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089da:	2b00      	cmp	r3, #0
 80089dc:	f280 80dc 	bge.w	8008b98 <_dtoa_r+0x658>
 80089e0:	9b04      	ldr	r3, [sp, #16]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f300 80d8 	bgt.w	8008b98 <_dtoa_r+0x658>
 80089e8:	f040 826f 	bne.w	8008eca <_dtoa_r+0x98a>
 80089ec:	4b68      	ldr	r3, [pc, #416]	; (8008b90 <_dtoa_r+0x650>)
 80089ee:	2200      	movs	r2, #0
 80089f0:	4640      	mov	r0, r8
 80089f2:	4649      	mov	r1, r9
 80089f4:	f7f7 fe08 	bl	8000608 <__aeabi_dmul>
 80089f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089fc:	f7f8 f88a 	bl	8000b14 <__aeabi_dcmpge>
 8008a00:	9e04      	ldr	r6, [sp, #16]
 8008a02:	4637      	mov	r7, r6
 8008a04:	2800      	cmp	r0, #0
 8008a06:	f040 8245 	bne.w	8008e94 <_dtoa_r+0x954>
 8008a0a:	9d00      	ldr	r5, [sp, #0]
 8008a0c:	2331      	movs	r3, #49	; 0x31
 8008a0e:	f805 3b01 	strb.w	r3, [r5], #1
 8008a12:	f10b 0b01 	add.w	fp, fp, #1
 8008a16:	e241      	b.n	8008e9c <_dtoa_r+0x95c>
 8008a18:	07f2      	lsls	r2, r6, #31
 8008a1a:	d505      	bpl.n	8008a28 <_dtoa_r+0x4e8>
 8008a1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a20:	f7f7 fdf2 	bl	8000608 <__aeabi_dmul>
 8008a24:	3501      	adds	r5, #1
 8008a26:	2301      	movs	r3, #1
 8008a28:	1076      	asrs	r6, r6, #1
 8008a2a:	3708      	adds	r7, #8
 8008a2c:	e773      	b.n	8008916 <_dtoa_r+0x3d6>
 8008a2e:	2502      	movs	r5, #2
 8008a30:	e775      	b.n	800891e <_dtoa_r+0x3de>
 8008a32:	9e04      	ldr	r6, [sp, #16]
 8008a34:	465f      	mov	r7, fp
 8008a36:	e792      	b.n	800895e <_dtoa_r+0x41e>
 8008a38:	9900      	ldr	r1, [sp, #0]
 8008a3a:	4b50      	ldr	r3, [pc, #320]	; (8008b7c <_dtoa_r+0x63c>)
 8008a3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a40:	4431      	add	r1, r6
 8008a42:	9102      	str	r1, [sp, #8]
 8008a44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a46:	eeb0 9a47 	vmov.f32	s18, s14
 8008a4a:	eef0 9a67 	vmov.f32	s19, s15
 8008a4e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008a52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008a56:	2900      	cmp	r1, #0
 8008a58:	d044      	beq.n	8008ae4 <_dtoa_r+0x5a4>
 8008a5a:	494e      	ldr	r1, [pc, #312]	; (8008b94 <_dtoa_r+0x654>)
 8008a5c:	2000      	movs	r0, #0
 8008a5e:	f7f7 fefd 	bl	800085c <__aeabi_ddiv>
 8008a62:	ec53 2b19 	vmov	r2, r3, d9
 8008a66:	f7f7 fc17 	bl	8000298 <__aeabi_dsub>
 8008a6a:	9d00      	ldr	r5, [sp, #0]
 8008a6c:	ec41 0b19 	vmov	d9, r0, r1
 8008a70:	4649      	mov	r1, r9
 8008a72:	4640      	mov	r0, r8
 8008a74:	f7f8 f878 	bl	8000b68 <__aeabi_d2iz>
 8008a78:	4606      	mov	r6, r0
 8008a7a:	f7f7 fd5b 	bl	8000534 <__aeabi_i2d>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	460b      	mov	r3, r1
 8008a82:	4640      	mov	r0, r8
 8008a84:	4649      	mov	r1, r9
 8008a86:	f7f7 fc07 	bl	8000298 <__aeabi_dsub>
 8008a8a:	3630      	adds	r6, #48	; 0x30
 8008a8c:	f805 6b01 	strb.w	r6, [r5], #1
 8008a90:	ec53 2b19 	vmov	r2, r3, d9
 8008a94:	4680      	mov	r8, r0
 8008a96:	4689      	mov	r9, r1
 8008a98:	f7f8 f828 	bl	8000aec <__aeabi_dcmplt>
 8008a9c:	2800      	cmp	r0, #0
 8008a9e:	d164      	bne.n	8008b6a <_dtoa_r+0x62a>
 8008aa0:	4642      	mov	r2, r8
 8008aa2:	464b      	mov	r3, r9
 8008aa4:	4937      	ldr	r1, [pc, #220]	; (8008b84 <_dtoa_r+0x644>)
 8008aa6:	2000      	movs	r0, #0
 8008aa8:	f7f7 fbf6 	bl	8000298 <__aeabi_dsub>
 8008aac:	ec53 2b19 	vmov	r2, r3, d9
 8008ab0:	f7f8 f81c 	bl	8000aec <__aeabi_dcmplt>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	f040 80b6 	bne.w	8008c26 <_dtoa_r+0x6e6>
 8008aba:	9b02      	ldr	r3, [sp, #8]
 8008abc:	429d      	cmp	r5, r3
 8008abe:	f43f af7c 	beq.w	80089ba <_dtoa_r+0x47a>
 8008ac2:	4b31      	ldr	r3, [pc, #196]	; (8008b88 <_dtoa_r+0x648>)
 8008ac4:	ec51 0b19 	vmov	r0, r1, d9
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f7f7 fd9d 	bl	8000608 <__aeabi_dmul>
 8008ace:	4b2e      	ldr	r3, [pc, #184]	; (8008b88 <_dtoa_r+0x648>)
 8008ad0:	ec41 0b19 	vmov	d9, r0, r1
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	4640      	mov	r0, r8
 8008ad8:	4649      	mov	r1, r9
 8008ada:	f7f7 fd95 	bl	8000608 <__aeabi_dmul>
 8008ade:	4680      	mov	r8, r0
 8008ae0:	4689      	mov	r9, r1
 8008ae2:	e7c5      	b.n	8008a70 <_dtoa_r+0x530>
 8008ae4:	ec51 0b17 	vmov	r0, r1, d7
 8008ae8:	f7f7 fd8e 	bl	8000608 <__aeabi_dmul>
 8008aec:	9b02      	ldr	r3, [sp, #8]
 8008aee:	9d00      	ldr	r5, [sp, #0]
 8008af0:	930f      	str	r3, [sp, #60]	; 0x3c
 8008af2:	ec41 0b19 	vmov	d9, r0, r1
 8008af6:	4649      	mov	r1, r9
 8008af8:	4640      	mov	r0, r8
 8008afa:	f7f8 f835 	bl	8000b68 <__aeabi_d2iz>
 8008afe:	4606      	mov	r6, r0
 8008b00:	f7f7 fd18 	bl	8000534 <__aeabi_i2d>
 8008b04:	3630      	adds	r6, #48	; 0x30
 8008b06:	4602      	mov	r2, r0
 8008b08:	460b      	mov	r3, r1
 8008b0a:	4640      	mov	r0, r8
 8008b0c:	4649      	mov	r1, r9
 8008b0e:	f7f7 fbc3 	bl	8000298 <__aeabi_dsub>
 8008b12:	f805 6b01 	strb.w	r6, [r5], #1
 8008b16:	9b02      	ldr	r3, [sp, #8]
 8008b18:	429d      	cmp	r5, r3
 8008b1a:	4680      	mov	r8, r0
 8008b1c:	4689      	mov	r9, r1
 8008b1e:	f04f 0200 	mov.w	r2, #0
 8008b22:	d124      	bne.n	8008b6e <_dtoa_r+0x62e>
 8008b24:	4b1b      	ldr	r3, [pc, #108]	; (8008b94 <_dtoa_r+0x654>)
 8008b26:	ec51 0b19 	vmov	r0, r1, d9
 8008b2a:	f7f7 fbb7 	bl	800029c <__adddf3>
 8008b2e:	4602      	mov	r2, r0
 8008b30:	460b      	mov	r3, r1
 8008b32:	4640      	mov	r0, r8
 8008b34:	4649      	mov	r1, r9
 8008b36:	f7f7 fff7 	bl	8000b28 <__aeabi_dcmpgt>
 8008b3a:	2800      	cmp	r0, #0
 8008b3c:	d173      	bne.n	8008c26 <_dtoa_r+0x6e6>
 8008b3e:	ec53 2b19 	vmov	r2, r3, d9
 8008b42:	4914      	ldr	r1, [pc, #80]	; (8008b94 <_dtoa_r+0x654>)
 8008b44:	2000      	movs	r0, #0
 8008b46:	f7f7 fba7 	bl	8000298 <__aeabi_dsub>
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	4640      	mov	r0, r8
 8008b50:	4649      	mov	r1, r9
 8008b52:	f7f7 ffcb 	bl	8000aec <__aeabi_dcmplt>
 8008b56:	2800      	cmp	r0, #0
 8008b58:	f43f af2f 	beq.w	80089ba <_dtoa_r+0x47a>
 8008b5c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008b5e:	1e6b      	subs	r3, r5, #1
 8008b60:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008b66:	2b30      	cmp	r3, #48	; 0x30
 8008b68:	d0f8      	beq.n	8008b5c <_dtoa_r+0x61c>
 8008b6a:	46bb      	mov	fp, r7
 8008b6c:	e04a      	b.n	8008c04 <_dtoa_r+0x6c4>
 8008b6e:	4b06      	ldr	r3, [pc, #24]	; (8008b88 <_dtoa_r+0x648>)
 8008b70:	f7f7 fd4a 	bl	8000608 <__aeabi_dmul>
 8008b74:	4680      	mov	r8, r0
 8008b76:	4689      	mov	r9, r1
 8008b78:	e7bd      	b.n	8008af6 <_dtoa_r+0x5b6>
 8008b7a:	bf00      	nop
 8008b7c:	0800a668 	.word	0x0800a668
 8008b80:	0800a640 	.word	0x0800a640
 8008b84:	3ff00000 	.word	0x3ff00000
 8008b88:	40240000 	.word	0x40240000
 8008b8c:	401c0000 	.word	0x401c0000
 8008b90:	40140000 	.word	0x40140000
 8008b94:	3fe00000 	.word	0x3fe00000
 8008b98:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008b9c:	9d00      	ldr	r5, [sp, #0]
 8008b9e:	4642      	mov	r2, r8
 8008ba0:	464b      	mov	r3, r9
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	4639      	mov	r1, r7
 8008ba6:	f7f7 fe59 	bl	800085c <__aeabi_ddiv>
 8008baa:	f7f7 ffdd 	bl	8000b68 <__aeabi_d2iz>
 8008bae:	9001      	str	r0, [sp, #4]
 8008bb0:	f7f7 fcc0 	bl	8000534 <__aeabi_i2d>
 8008bb4:	4642      	mov	r2, r8
 8008bb6:	464b      	mov	r3, r9
 8008bb8:	f7f7 fd26 	bl	8000608 <__aeabi_dmul>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	460b      	mov	r3, r1
 8008bc0:	4630      	mov	r0, r6
 8008bc2:	4639      	mov	r1, r7
 8008bc4:	f7f7 fb68 	bl	8000298 <__aeabi_dsub>
 8008bc8:	9e01      	ldr	r6, [sp, #4]
 8008bca:	9f04      	ldr	r7, [sp, #16]
 8008bcc:	3630      	adds	r6, #48	; 0x30
 8008bce:	f805 6b01 	strb.w	r6, [r5], #1
 8008bd2:	9e00      	ldr	r6, [sp, #0]
 8008bd4:	1bae      	subs	r6, r5, r6
 8008bd6:	42b7      	cmp	r7, r6
 8008bd8:	4602      	mov	r2, r0
 8008bda:	460b      	mov	r3, r1
 8008bdc:	d134      	bne.n	8008c48 <_dtoa_r+0x708>
 8008bde:	f7f7 fb5d 	bl	800029c <__adddf3>
 8008be2:	4642      	mov	r2, r8
 8008be4:	464b      	mov	r3, r9
 8008be6:	4606      	mov	r6, r0
 8008be8:	460f      	mov	r7, r1
 8008bea:	f7f7 ff9d 	bl	8000b28 <__aeabi_dcmpgt>
 8008bee:	b9c8      	cbnz	r0, 8008c24 <_dtoa_r+0x6e4>
 8008bf0:	4642      	mov	r2, r8
 8008bf2:	464b      	mov	r3, r9
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	4639      	mov	r1, r7
 8008bf8:	f7f7 ff6e 	bl	8000ad8 <__aeabi_dcmpeq>
 8008bfc:	b110      	cbz	r0, 8008c04 <_dtoa_r+0x6c4>
 8008bfe:	9b01      	ldr	r3, [sp, #4]
 8008c00:	07db      	lsls	r3, r3, #31
 8008c02:	d40f      	bmi.n	8008c24 <_dtoa_r+0x6e4>
 8008c04:	4651      	mov	r1, sl
 8008c06:	4620      	mov	r0, r4
 8008c08:	f000 fbcc 	bl	80093a4 <_Bfree>
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008c10:	702b      	strb	r3, [r5, #0]
 8008c12:	f10b 0301 	add.w	r3, fp, #1
 8008c16:	6013      	str	r3, [r2, #0]
 8008c18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	f43f ace2 	beq.w	80085e4 <_dtoa_r+0xa4>
 8008c20:	601d      	str	r5, [r3, #0]
 8008c22:	e4df      	b.n	80085e4 <_dtoa_r+0xa4>
 8008c24:	465f      	mov	r7, fp
 8008c26:	462b      	mov	r3, r5
 8008c28:	461d      	mov	r5, r3
 8008c2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c2e:	2a39      	cmp	r2, #57	; 0x39
 8008c30:	d106      	bne.n	8008c40 <_dtoa_r+0x700>
 8008c32:	9a00      	ldr	r2, [sp, #0]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d1f7      	bne.n	8008c28 <_dtoa_r+0x6e8>
 8008c38:	9900      	ldr	r1, [sp, #0]
 8008c3a:	2230      	movs	r2, #48	; 0x30
 8008c3c:	3701      	adds	r7, #1
 8008c3e:	700a      	strb	r2, [r1, #0]
 8008c40:	781a      	ldrb	r2, [r3, #0]
 8008c42:	3201      	adds	r2, #1
 8008c44:	701a      	strb	r2, [r3, #0]
 8008c46:	e790      	b.n	8008b6a <_dtoa_r+0x62a>
 8008c48:	4ba3      	ldr	r3, [pc, #652]	; (8008ed8 <_dtoa_r+0x998>)
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	f7f7 fcdc 	bl	8000608 <__aeabi_dmul>
 8008c50:	2200      	movs	r2, #0
 8008c52:	2300      	movs	r3, #0
 8008c54:	4606      	mov	r6, r0
 8008c56:	460f      	mov	r7, r1
 8008c58:	f7f7 ff3e 	bl	8000ad8 <__aeabi_dcmpeq>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	d09e      	beq.n	8008b9e <_dtoa_r+0x65e>
 8008c60:	e7d0      	b.n	8008c04 <_dtoa_r+0x6c4>
 8008c62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c64:	2a00      	cmp	r2, #0
 8008c66:	f000 80ca 	beq.w	8008dfe <_dtoa_r+0x8be>
 8008c6a:	9a07      	ldr	r2, [sp, #28]
 8008c6c:	2a01      	cmp	r2, #1
 8008c6e:	f300 80ad 	bgt.w	8008dcc <_dtoa_r+0x88c>
 8008c72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008c74:	2a00      	cmp	r2, #0
 8008c76:	f000 80a5 	beq.w	8008dc4 <_dtoa_r+0x884>
 8008c7a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008c7e:	9e08      	ldr	r6, [sp, #32]
 8008c80:	9d05      	ldr	r5, [sp, #20]
 8008c82:	9a05      	ldr	r2, [sp, #20]
 8008c84:	441a      	add	r2, r3
 8008c86:	9205      	str	r2, [sp, #20]
 8008c88:	9a06      	ldr	r2, [sp, #24]
 8008c8a:	2101      	movs	r1, #1
 8008c8c:	441a      	add	r2, r3
 8008c8e:	4620      	mov	r0, r4
 8008c90:	9206      	str	r2, [sp, #24]
 8008c92:	f000 fc3d 	bl	8009510 <__i2b>
 8008c96:	4607      	mov	r7, r0
 8008c98:	b165      	cbz	r5, 8008cb4 <_dtoa_r+0x774>
 8008c9a:	9b06      	ldr	r3, [sp, #24]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	dd09      	ble.n	8008cb4 <_dtoa_r+0x774>
 8008ca0:	42ab      	cmp	r3, r5
 8008ca2:	9a05      	ldr	r2, [sp, #20]
 8008ca4:	bfa8      	it	ge
 8008ca6:	462b      	movge	r3, r5
 8008ca8:	1ad2      	subs	r2, r2, r3
 8008caa:	9205      	str	r2, [sp, #20]
 8008cac:	9a06      	ldr	r2, [sp, #24]
 8008cae:	1aed      	subs	r5, r5, r3
 8008cb0:	1ad3      	subs	r3, r2, r3
 8008cb2:	9306      	str	r3, [sp, #24]
 8008cb4:	9b08      	ldr	r3, [sp, #32]
 8008cb6:	b1f3      	cbz	r3, 8008cf6 <_dtoa_r+0x7b6>
 8008cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	f000 80a3 	beq.w	8008e06 <_dtoa_r+0x8c6>
 8008cc0:	2e00      	cmp	r6, #0
 8008cc2:	dd10      	ble.n	8008ce6 <_dtoa_r+0x7a6>
 8008cc4:	4639      	mov	r1, r7
 8008cc6:	4632      	mov	r2, r6
 8008cc8:	4620      	mov	r0, r4
 8008cca:	f000 fce1 	bl	8009690 <__pow5mult>
 8008cce:	4652      	mov	r2, sl
 8008cd0:	4601      	mov	r1, r0
 8008cd2:	4607      	mov	r7, r0
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f000 fc31 	bl	800953c <__multiply>
 8008cda:	4651      	mov	r1, sl
 8008cdc:	4680      	mov	r8, r0
 8008cde:	4620      	mov	r0, r4
 8008ce0:	f000 fb60 	bl	80093a4 <_Bfree>
 8008ce4:	46c2      	mov	sl, r8
 8008ce6:	9b08      	ldr	r3, [sp, #32]
 8008ce8:	1b9a      	subs	r2, r3, r6
 8008cea:	d004      	beq.n	8008cf6 <_dtoa_r+0x7b6>
 8008cec:	4651      	mov	r1, sl
 8008cee:	4620      	mov	r0, r4
 8008cf0:	f000 fcce 	bl	8009690 <__pow5mult>
 8008cf4:	4682      	mov	sl, r0
 8008cf6:	2101      	movs	r1, #1
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	f000 fc09 	bl	8009510 <__i2b>
 8008cfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	4606      	mov	r6, r0
 8008d04:	f340 8081 	ble.w	8008e0a <_dtoa_r+0x8ca>
 8008d08:	461a      	mov	r2, r3
 8008d0a:	4601      	mov	r1, r0
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	f000 fcbf 	bl	8009690 <__pow5mult>
 8008d12:	9b07      	ldr	r3, [sp, #28]
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	4606      	mov	r6, r0
 8008d18:	dd7a      	ble.n	8008e10 <_dtoa_r+0x8d0>
 8008d1a:	f04f 0800 	mov.w	r8, #0
 8008d1e:	6933      	ldr	r3, [r6, #16]
 8008d20:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008d24:	6918      	ldr	r0, [r3, #16]
 8008d26:	f000 fba5 	bl	8009474 <__hi0bits>
 8008d2a:	f1c0 0020 	rsb	r0, r0, #32
 8008d2e:	9b06      	ldr	r3, [sp, #24]
 8008d30:	4418      	add	r0, r3
 8008d32:	f010 001f 	ands.w	r0, r0, #31
 8008d36:	f000 8094 	beq.w	8008e62 <_dtoa_r+0x922>
 8008d3a:	f1c0 0320 	rsb	r3, r0, #32
 8008d3e:	2b04      	cmp	r3, #4
 8008d40:	f340 8085 	ble.w	8008e4e <_dtoa_r+0x90e>
 8008d44:	9b05      	ldr	r3, [sp, #20]
 8008d46:	f1c0 001c 	rsb	r0, r0, #28
 8008d4a:	4403      	add	r3, r0
 8008d4c:	9305      	str	r3, [sp, #20]
 8008d4e:	9b06      	ldr	r3, [sp, #24]
 8008d50:	4403      	add	r3, r0
 8008d52:	4405      	add	r5, r0
 8008d54:	9306      	str	r3, [sp, #24]
 8008d56:	9b05      	ldr	r3, [sp, #20]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	dd05      	ble.n	8008d68 <_dtoa_r+0x828>
 8008d5c:	4651      	mov	r1, sl
 8008d5e:	461a      	mov	r2, r3
 8008d60:	4620      	mov	r0, r4
 8008d62:	f000 fcef 	bl	8009744 <__lshift>
 8008d66:	4682      	mov	sl, r0
 8008d68:	9b06      	ldr	r3, [sp, #24]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	dd05      	ble.n	8008d7a <_dtoa_r+0x83a>
 8008d6e:	4631      	mov	r1, r6
 8008d70:	461a      	mov	r2, r3
 8008d72:	4620      	mov	r0, r4
 8008d74:	f000 fce6 	bl	8009744 <__lshift>
 8008d78:	4606      	mov	r6, r0
 8008d7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d072      	beq.n	8008e66 <_dtoa_r+0x926>
 8008d80:	4631      	mov	r1, r6
 8008d82:	4650      	mov	r0, sl
 8008d84:	f000 fd4a 	bl	800981c <__mcmp>
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	da6c      	bge.n	8008e66 <_dtoa_r+0x926>
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	4651      	mov	r1, sl
 8008d90:	220a      	movs	r2, #10
 8008d92:	4620      	mov	r0, r4
 8008d94:	f000 fb28 	bl	80093e8 <__multadd>
 8008d98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d9a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008d9e:	4682      	mov	sl, r0
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	f000 81b0 	beq.w	8009106 <_dtoa_r+0xbc6>
 8008da6:	2300      	movs	r3, #0
 8008da8:	4639      	mov	r1, r7
 8008daa:	220a      	movs	r2, #10
 8008dac:	4620      	mov	r0, r4
 8008dae:	f000 fb1b 	bl	80093e8 <__multadd>
 8008db2:	9b01      	ldr	r3, [sp, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	4607      	mov	r7, r0
 8008db8:	f300 8096 	bgt.w	8008ee8 <_dtoa_r+0x9a8>
 8008dbc:	9b07      	ldr	r3, [sp, #28]
 8008dbe:	2b02      	cmp	r3, #2
 8008dc0:	dc59      	bgt.n	8008e76 <_dtoa_r+0x936>
 8008dc2:	e091      	b.n	8008ee8 <_dtoa_r+0x9a8>
 8008dc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008dc6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008dca:	e758      	b.n	8008c7e <_dtoa_r+0x73e>
 8008dcc:	9b04      	ldr	r3, [sp, #16]
 8008dce:	1e5e      	subs	r6, r3, #1
 8008dd0:	9b08      	ldr	r3, [sp, #32]
 8008dd2:	42b3      	cmp	r3, r6
 8008dd4:	bfbf      	itttt	lt
 8008dd6:	9b08      	ldrlt	r3, [sp, #32]
 8008dd8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008dda:	9608      	strlt	r6, [sp, #32]
 8008ddc:	1af3      	sublt	r3, r6, r3
 8008dde:	bfb4      	ite	lt
 8008de0:	18d2      	addlt	r2, r2, r3
 8008de2:	1b9e      	subge	r6, r3, r6
 8008de4:	9b04      	ldr	r3, [sp, #16]
 8008de6:	bfbc      	itt	lt
 8008de8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008dea:	2600      	movlt	r6, #0
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	bfb7      	itett	lt
 8008df0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008df4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008df8:	1a9d      	sublt	r5, r3, r2
 8008dfa:	2300      	movlt	r3, #0
 8008dfc:	e741      	b.n	8008c82 <_dtoa_r+0x742>
 8008dfe:	9e08      	ldr	r6, [sp, #32]
 8008e00:	9d05      	ldr	r5, [sp, #20]
 8008e02:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008e04:	e748      	b.n	8008c98 <_dtoa_r+0x758>
 8008e06:	9a08      	ldr	r2, [sp, #32]
 8008e08:	e770      	b.n	8008cec <_dtoa_r+0x7ac>
 8008e0a:	9b07      	ldr	r3, [sp, #28]
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	dc19      	bgt.n	8008e44 <_dtoa_r+0x904>
 8008e10:	9b02      	ldr	r3, [sp, #8]
 8008e12:	b9bb      	cbnz	r3, 8008e44 <_dtoa_r+0x904>
 8008e14:	9b03      	ldr	r3, [sp, #12]
 8008e16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e1a:	b99b      	cbnz	r3, 8008e44 <_dtoa_r+0x904>
 8008e1c:	9b03      	ldr	r3, [sp, #12]
 8008e1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008e22:	0d1b      	lsrs	r3, r3, #20
 8008e24:	051b      	lsls	r3, r3, #20
 8008e26:	b183      	cbz	r3, 8008e4a <_dtoa_r+0x90a>
 8008e28:	9b05      	ldr	r3, [sp, #20]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	9305      	str	r3, [sp, #20]
 8008e2e:	9b06      	ldr	r3, [sp, #24]
 8008e30:	3301      	adds	r3, #1
 8008e32:	9306      	str	r3, [sp, #24]
 8008e34:	f04f 0801 	mov.w	r8, #1
 8008e38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f47f af6f 	bne.w	8008d1e <_dtoa_r+0x7de>
 8008e40:	2001      	movs	r0, #1
 8008e42:	e774      	b.n	8008d2e <_dtoa_r+0x7ee>
 8008e44:	f04f 0800 	mov.w	r8, #0
 8008e48:	e7f6      	b.n	8008e38 <_dtoa_r+0x8f8>
 8008e4a:	4698      	mov	r8, r3
 8008e4c:	e7f4      	b.n	8008e38 <_dtoa_r+0x8f8>
 8008e4e:	d082      	beq.n	8008d56 <_dtoa_r+0x816>
 8008e50:	9a05      	ldr	r2, [sp, #20]
 8008e52:	331c      	adds	r3, #28
 8008e54:	441a      	add	r2, r3
 8008e56:	9205      	str	r2, [sp, #20]
 8008e58:	9a06      	ldr	r2, [sp, #24]
 8008e5a:	441a      	add	r2, r3
 8008e5c:	441d      	add	r5, r3
 8008e5e:	9206      	str	r2, [sp, #24]
 8008e60:	e779      	b.n	8008d56 <_dtoa_r+0x816>
 8008e62:	4603      	mov	r3, r0
 8008e64:	e7f4      	b.n	8008e50 <_dtoa_r+0x910>
 8008e66:	9b04      	ldr	r3, [sp, #16]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	dc37      	bgt.n	8008edc <_dtoa_r+0x99c>
 8008e6c:	9b07      	ldr	r3, [sp, #28]
 8008e6e:	2b02      	cmp	r3, #2
 8008e70:	dd34      	ble.n	8008edc <_dtoa_r+0x99c>
 8008e72:	9b04      	ldr	r3, [sp, #16]
 8008e74:	9301      	str	r3, [sp, #4]
 8008e76:	9b01      	ldr	r3, [sp, #4]
 8008e78:	b963      	cbnz	r3, 8008e94 <_dtoa_r+0x954>
 8008e7a:	4631      	mov	r1, r6
 8008e7c:	2205      	movs	r2, #5
 8008e7e:	4620      	mov	r0, r4
 8008e80:	f000 fab2 	bl	80093e8 <__multadd>
 8008e84:	4601      	mov	r1, r0
 8008e86:	4606      	mov	r6, r0
 8008e88:	4650      	mov	r0, sl
 8008e8a:	f000 fcc7 	bl	800981c <__mcmp>
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	f73f adbb 	bgt.w	8008a0a <_dtoa_r+0x4ca>
 8008e94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e96:	9d00      	ldr	r5, [sp, #0]
 8008e98:	ea6f 0b03 	mvn.w	fp, r3
 8008e9c:	f04f 0800 	mov.w	r8, #0
 8008ea0:	4631      	mov	r1, r6
 8008ea2:	4620      	mov	r0, r4
 8008ea4:	f000 fa7e 	bl	80093a4 <_Bfree>
 8008ea8:	2f00      	cmp	r7, #0
 8008eaa:	f43f aeab 	beq.w	8008c04 <_dtoa_r+0x6c4>
 8008eae:	f1b8 0f00 	cmp.w	r8, #0
 8008eb2:	d005      	beq.n	8008ec0 <_dtoa_r+0x980>
 8008eb4:	45b8      	cmp	r8, r7
 8008eb6:	d003      	beq.n	8008ec0 <_dtoa_r+0x980>
 8008eb8:	4641      	mov	r1, r8
 8008eba:	4620      	mov	r0, r4
 8008ebc:	f000 fa72 	bl	80093a4 <_Bfree>
 8008ec0:	4639      	mov	r1, r7
 8008ec2:	4620      	mov	r0, r4
 8008ec4:	f000 fa6e 	bl	80093a4 <_Bfree>
 8008ec8:	e69c      	b.n	8008c04 <_dtoa_r+0x6c4>
 8008eca:	2600      	movs	r6, #0
 8008ecc:	4637      	mov	r7, r6
 8008ece:	e7e1      	b.n	8008e94 <_dtoa_r+0x954>
 8008ed0:	46bb      	mov	fp, r7
 8008ed2:	4637      	mov	r7, r6
 8008ed4:	e599      	b.n	8008a0a <_dtoa_r+0x4ca>
 8008ed6:	bf00      	nop
 8008ed8:	40240000 	.word	0x40240000
 8008edc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	f000 80c8 	beq.w	8009074 <_dtoa_r+0xb34>
 8008ee4:	9b04      	ldr	r3, [sp, #16]
 8008ee6:	9301      	str	r3, [sp, #4]
 8008ee8:	2d00      	cmp	r5, #0
 8008eea:	dd05      	ble.n	8008ef8 <_dtoa_r+0x9b8>
 8008eec:	4639      	mov	r1, r7
 8008eee:	462a      	mov	r2, r5
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	f000 fc27 	bl	8009744 <__lshift>
 8008ef6:	4607      	mov	r7, r0
 8008ef8:	f1b8 0f00 	cmp.w	r8, #0
 8008efc:	d05b      	beq.n	8008fb6 <_dtoa_r+0xa76>
 8008efe:	6879      	ldr	r1, [r7, #4]
 8008f00:	4620      	mov	r0, r4
 8008f02:	f000 fa0f 	bl	8009324 <_Balloc>
 8008f06:	4605      	mov	r5, r0
 8008f08:	b928      	cbnz	r0, 8008f16 <_dtoa_r+0x9d6>
 8008f0a:	4b83      	ldr	r3, [pc, #524]	; (8009118 <_dtoa_r+0xbd8>)
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008f12:	f7ff bb2e 	b.w	8008572 <_dtoa_r+0x32>
 8008f16:	693a      	ldr	r2, [r7, #16]
 8008f18:	3202      	adds	r2, #2
 8008f1a:	0092      	lsls	r2, r2, #2
 8008f1c:	f107 010c 	add.w	r1, r7, #12
 8008f20:	300c      	adds	r0, #12
 8008f22:	f7ff fa74 	bl	800840e <memcpy>
 8008f26:	2201      	movs	r2, #1
 8008f28:	4629      	mov	r1, r5
 8008f2a:	4620      	mov	r0, r4
 8008f2c:	f000 fc0a 	bl	8009744 <__lshift>
 8008f30:	9b00      	ldr	r3, [sp, #0]
 8008f32:	3301      	adds	r3, #1
 8008f34:	9304      	str	r3, [sp, #16]
 8008f36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f3a:	4413      	add	r3, r2
 8008f3c:	9308      	str	r3, [sp, #32]
 8008f3e:	9b02      	ldr	r3, [sp, #8]
 8008f40:	f003 0301 	and.w	r3, r3, #1
 8008f44:	46b8      	mov	r8, r7
 8008f46:	9306      	str	r3, [sp, #24]
 8008f48:	4607      	mov	r7, r0
 8008f4a:	9b04      	ldr	r3, [sp, #16]
 8008f4c:	4631      	mov	r1, r6
 8008f4e:	3b01      	subs	r3, #1
 8008f50:	4650      	mov	r0, sl
 8008f52:	9301      	str	r3, [sp, #4]
 8008f54:	f7ff fa69 	bl	800842a <quorem>
 8008f58:	4641      	mov	r1, r8
 8008f5a:	9002      	str	r0, [sp, #8]
 8008f5c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008f60:	4650      	mov	r0, sl
 8008f62:	f000 fc5b 	bl	800981c <__mcmp>
 8008f66:	463a      	mov	r2, r7
 8008f68:	9005      	str	r0, [sp, #20]
 8008f6a:	4631      	mov	r1, r6
 8008f6c:	4620      	mov	r0, r4
 8008f6e:	f000 fc71 	bl	8009854 <__mdiff>
 8008f72:	68c2      	ldr	r2, [r0, #12]
 8008f74:	4605      	mov	r5, r0
 8008f76:	bb02      	cbnz	r2, 8008fba <_dtoa_r+0xa7a>
 8008f78:	4601      	mov	r1, r0
 8008f7a:	4650      	mov	r0, sl
 8008f7c:	f000 fc4e 	bl	800981c <__mcmp>
 8008f80:	4602      	mov	r2, r0
 8008f82:	4629      	mov	r1, r5
 8008f84:	4620      	mov	r0, r4
 8008f86:	9209      	str	r2, [sp, #36]	; 0x24
 8008f88:	f000 fa0c 	bl	80093a4 <_Bfree>
 8008f8c:	9b07      	ldr	r3, [sp, #28]
 8008f8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f90:	9d04      	ldr	r5, [sp, #16]
 8008f92:	ea43 0102 	orr.w	r1, r3, r2
 8008f96:	9b06      	ldr	r3, [sp, #24]
 8008f98:	4319      	orrs	r1, r3
 8008f9a:	d110      	bne.n	8008fbe <_dtoa_r+0xa7e>
 8008f9c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008fa0:	d029      	beq.n	8008ff6 <_dtoa_r+0xab6>
 8008fa2:	9b05      	ldr	r3, [sp, #20]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	dd02      	ble.n	8008fae <_dtoa_r+0xa6e>
 8008fa8:	9b02      	ldr	r3, [sp, #8]
 8008faa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008fae:	9b01      	ldr	r3, [sp, #4]
 8008fb0:	f883 9000 	strb.w	r9, [r3]
 8008fb4:	e774      	b.n	8008ea0 <_dtoa_r+0x960>
 8008fb6:	4638      	mov	r0, r7
 8008fb8:	e7ba      	b.n	8008f30 <_dtoa_r+0x9f0>
 8008fba:	2201      	movs	r2, #1
 8008fbc:	e7e1      	b.n	8008f82 <_dtoa_r+0xa42>
 8008fbe:	9b05      	ldr	r3, [sp, #20]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	db04      	blt.n	8008fce <_dtoa_r+0xa8e>
 8008fc4:	9907      	ldr	r1, [sp, #28]
 8008fc6:	430b      	orrs	r3, r1
 8008fc8:	9906      	ldr	r1, [sp, #24]
 8008fca:	430b      	orrs	r3, r1
 8008fcc:	d120      	bne.n	8009010 <_dtoa_r+0xad0>
 8008fce:	2a00      	cmp	r2, #0
 8008fd0:	dded      	ble.n	8008fae <_dtoa_r+0xa6e>
 8008fd2:	4651      	mov	r1, sl
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	4620      	mov	r0, r4
 8008fd8:	f000 fbb4 	bl	8009744 <__lshift>
 8008fdc:	4631      	mov	r1, r6
 8008fde:	4682      	mov	sl, r0
 8008fe0:	f000 fc1c 	bl	800981c <__mcmp>
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	dc03      	bgt.n	8008ff0 <_dtoa_r+0xab0>
 8008fe8:	d1e1      	bne.n	8008fae <_dtoa_r+0xa6e>
 8008fea:	f019 0f01 	tst.w	r9, #1
 8008fee:	d0de      	beq.n	8008fae <_dtoa_r+0xa6e>
 8008ff0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008ff4:	d1d8      	bne.n	8008fa8 <_dtoa_r+0xa68>
 8008ff6:	9a01      	ldr	r2, [sp, #4]
 8008ff8:	2339      	movs	r3, #57	; 0x39
 8008ffa:	7013      	strb	r3, [r2, #0]
 8008ffc:	462b      	mov	r3, r5
 8008ffe:	461d      	mov	r5, r3
 8009000:	3b01      	subs	r3, #1
 8009002:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009006:	2a39      	cmp	r2, #57	; 0x39
 8009008:	d06c      	beq.n	80090e4 <_dtoa_r+0xba4>
 800900a:	3201      	adds	r2, #1
 800900c:	701a      	strb	r2, [r3, #0]
 800900e:	e747      	b.n	8008ea0 <_dtoa_r+0x960>
 8009010:	2a00      	cmp	r2, #0
 8009012:	dd07      	ble.n	8009024 <_dtoa_r+0xae4>
 8009014:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009018:	d0ed      	beq.n	8008ff6 <_dtoa_r+0xab6>
 800901a:	9a01      	ldr	r2, [sp, #4]
 800901c:	f109 0301 	add.w	r3, r9, #1
 8009020:	7013      	strb	r3, [r2, #0]
 8009022:	e73d      	b.n	8008ea0 <_dtoa_r+0x960>
 8009024:	9b04      	ldr	r3, [sp, #16]
 8009026:	9a08      	ldr	r2, [sp, #32]
 8009028:	f803 9c01 	strb.w	r9, [r3, #-1]
 800902c:	4293      	cmp	r3, r2
 800902e:	d043      	beq.n	80090b8 <_dtoa_r+0xb78>
 8009030:	4651      	mov	r1, sl
 8009032:	2300      	movs	r3, #0
 8009034:	220a      	movs	r2, #10
 8009036:	4620      	mov	r0, r4
 8009038:	f000 f9d6 	bl	80093e8 <__multadd>
 800903c:	45b8      	cmp	r8, r7
 800903e:	4682      	mov	sl, r0
 8009040:	f04f 0300 	mov.w	r3, #0
 8009044:	f04f 020a 	mov.w	r2, #10
 8009048:	4641      	mov	r1, r8
 800904a:	4620      	mov	r0, r4
 800904c:	d107      	bne.n	800905e <_dtoa_r+0xb1e>
 800904e:	f000 f9cb 	bl	80093e8 <__multadd>
 8009052:	4680      	mov	r8, r0
 8009054:	4607      	mov	r7, r0
 8009056:	9b04      	ldr	r3, [sp, #16]
 8009058:	3301      	adds	r3, #1
 800905a:	9304      	str	r3, [sp, #16]
 800905c:	e775      	b.n	8008f4a <_dtoa_r+0xa0a>
 800905e:	f000 f9c3 	bl	80093e8 <__multadd>
 8009062:	4639      	mov	r1, r7
 8009064:	4680      	mov	r8, r0
 8009066:	2300      	movs	r3, #0
 8009068:	220a      	movs	r2, #10
 800906a:	4620      	mov	r0, r4
 800906c:	f000 f9bc 	bl	80093e8 <__multadd>
 8009070:	4607      	mov	r7, r0
 8009072:	e7f0      	b.n	8009056 <_dtoa_r+0xb16>
 8009074:	9b04      	ldr	r3, [sp, #16]
 8009076:	9301      	str	r3, [sp, #4]
 8009078:	9d00      	ldr	r5, [sp, #0]
 800907a:	4631      	mov	r1, r6
 800907c:	4650      	mov	r0, sl
 800907e:	f7ff f9d4 	bl	800842a <quorem>
 8009082:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009086:	9b00      	ldr	r3, [sp, #0]
 8009088:	f805 9b01 	strb.w	r9, [r5], #1
 800908c:	1aea      	subs	r2, r5, r3
 800908e:	9b01      	ldr	r3, [sp, #4]
 8009090:	4293      	cmp	r3, r2
 8009092:	dd07      	ble.n	80090a4 <_dtoa_r+0xb64>
 8009094:	4651      	mov	r1, sl
 8009096:	2300      	movs	r3, #0
 8009098:	220a      	movs	r2, #10
 800909a:	4620      	mov	r0, r4
 800909c:	f000 f9a4 	bl	80093e8 <__multadd>
 80090a0:	4682      	mov	sl, r0
 80090a2:	e7ea      	b.n	800907a <_dtoa_r+0xb3a>
 80090a4:	9b01      	ldr	r3, [sp, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	bfc8      	it	gt
 80090aa:	461d      	movgt	r5, r3
 80090ac:	9b00      	ldr	r3, [sp, #0]
 80090ae:	bfd8      	it	le
 80090b0:	2501      	movle	r5, #1
 80090b2:	441d      	add	r5, r3
 80090b4:	f04f 0800 	mov.w	r8, #0
 80090b8:	4651      	mov	r1, sl
 80090ba:	2201      	movs	r2, #1
 80090bc:	4620      	mov	r0, r4
 80090be:	f000 fb41 	bl	8009744 <__lshift>
 80090c2:	4631      	mov	r1, r6
 80090c4:	4682      	mov	sl, r0
 80090c6:	f000 fba9 	bl	800981c <__mcmp>
 80090ca:	2800      	cmp	r0, #0
 80090cc:	dc96      	bgt.n	8008ffc <_dtoa_r+0xabc>
 80090ce:	d102      	bne.n	80090d6 <_dtoa_r+0xb96>
 80090d0:	f019 0f01 	tst.w	r9, #1
 80090d4:	d192      	bne.n	8008ffc <_dtoa_r+0xabc>
 80090d6:	462b      	mov	r3, r5
 80090d8:	461d      	mov	r5, r3
 80090da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090de:	2a30      	cmp	r2, #48	; 0x30
 80090e0:	d0fa      	beq.n	80090d8 <_dtoa_r+0xb98>
 80090e2:	e6dd      	b.n	8008ea0 <_dtoa_r+0x960>
 80090e4:	9a00      	ldr	r2, [sp, #0]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d189      	bne.n	8008ffe <_dtoa_r+0xabe>
 80090ea:	f10b 0b01 	add.w	fp, fp, #1
 80090ee:	2331      	movs	r3, #49	; 0x31
 80090f0:	e796      	b.n	8009020 <_dtoa_r+0xae0>
 80090f2:	4b0a      	ldr	r3, [pc, #40]	; (800911c <_dtoa_r+0xbdc>)
 80090f4:	f7ff ba99 	b.w	800862a <_dtoa_r+0xea>
 80090f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	f47f aa6d 	bne.w	80085da <_dtoa_r+0x9a>
 8009100:	4b07      	ldr	r3, [pc, #28]	; (8009120 <_dtoa_r+0xbe0>)
 8009102:	f7ff ba92 	b.w	800862a <_dtoa_r+0xea>
 8009106:	9b01      	ldr	r3, [sp, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	dcb5      	bgt.n	8009078 <_dtoa_r+0xb38>
 800910c:	9b07      	ldr	r3, [sp, #28]
 800910e:	2b02      	cmp	r3, #2
 8009110:	f73f aeb1 	bgt.w	8008e76 <_dtoa_r+0x936>
 8009114:	e7b0      	b.n	8009078 <_dtoa_r+0xb38>
 8009116:	bf00      	nop
 8009118:	0800a5d0 	.word	0x0800a5d0
 800911c:	0800a530 	.word	0x0800a530
 8009120:	0800a554 	.word	0x0800a554

08009124 <_free_r>:
 8009124:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009126:	2900      	cmp	r1, #0
 8009128:	d044      	beq.n	80091b4 <_free_r+0x90>
 800912a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800912e:	9001      	str	r0, [sp, #4]
 8009130:	2b00      	cmp	r3, #0
 8009132:	f1a1 0404 	sub.w	r4, r1, #4
 8009136:	bfb8      	it	lt
 8009138:	18e4      	addlt	r4, r4, r3
 800913a:	f000 f8e7 	bl	800930c <__malloc_lock>
 800913e:	4a1e      	ldr	r2, [pc, #120]	; (80091b8 <_free_r+0x94>)
 8009140:	9801      	ldr	r0, [sp, #4]
 8009142:	6813      	ldr	r3, [r2, #0]
 8009144:	b933      	cbnz	r3, 8009154 <_free_r+0x30>
 8009146:	6063      	str	r3, [r4, #4]
 8009148:	6014      	str	r4, [r2, #0]
 800914a:	b003      	add	sp, #12
 800914c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009150:	f000 b8e2 	b.w	8009318 <__malloc_unlock>
 8009154:	42a3      	cmp	r3, r4
 8009156:	d908      	bls.n	800916a <_free_r+0x46>
 8009158:	6825      	ldr	r5, [r4, #0]
 800915a:	1961      	adds	r1, r4, r5
 800915c:	428b      	cmp	r3, r1
 800915e:	bf01      	itttt	eq
 8009160:	6819      	ldreq	r1, [r3, #0]
 8009162:	685b      	ldreq	r3, [r3, #4]
 8009164:	1949      	addeq	r1, r1, r5
 8009166:	6021      	streq	r1, [r4, #0]
 8009168:	e7ed      	b.n	8009146 <_free_r+0x22>
 800916a:	461a      	mov	r2, r3
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	b10b      	cbz	r3, 8009174 <_free_r+0x50>
 8009170:	42a3      	cmp	r3, r4
 8009172:	d9fa      	bls.n	800916a <_free_r+0x46>
 8009174:	6811      	ldr	r1, [r2, #0]
 8009176:	1855      	adds	r5, r2, r1
 8009178:	42a5      	cmp	r5, r4
 800917a:	d10b      	bne.n	8009194 <_free_r+0x70>
 800917c:	6824      	ldr	r4, [r4, #0]
 800917e:	4421      	add	r1, r4
 8009180:	1854      	adds	r4, r2, r1
 8009182:	42a3      	cmp	r3, r4
 8009184:	6011      	str	r1, [r2, #0]
 8009186:	d1e0      	bne.n	800914a <_free_r+0x26>
 8009188:	681c      	ldr	r4, [r3, #0]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	6053      	str	r3, [r2, #4]
 800918e:	440c      	add	r4, r1
 8009190:	6014      	str	r4, [r2, #0]
 8009192:	e7da      	b.n	800914a <_free_r+0x26>
 8009194:	d902      	bls.n	800919c <_free_r+0x78>
 8009196:	230c      	movs	r3, #12
 8009198:	6003      	str	r3, [r0, #0]
 800919a:	e7d6      	b.n	800914a <_free_r+0x26>
 800919c:	6825      	ldr	r5, [r4, #0]
 800919e:	1961      	adds	r1, r4, r5
 80091a0:	428b      	cmp	r3, r1
 80091a2:	bf04      	itt	eq
 80091a4:	6819      	ldreq	r1, [r3, #0]
 80091a6:	685b      	ldreq	r3, [r3, #4]
 80091a8:	6063      	str	r3, [r4, #4]
 80091aa:	bf04      	itt	eq
 80091ac:	1949      	addeq	r1, r1, r5
 80091ae:	6021      	streq	r1, [r4, #0]
 80091b0:	6054      	str	r4, [r2, #4]
 80091b2:	e7ca      	b.n	800914a <_free_r+0x26>
 80091b4:	b003      	add	sp, #12
 80091b6:	bd30      	pop	{r4, r5, pc}
 80091b8:	2000085c 	.word	0x2000085c

080091bc <malloc>:
 80091bc:	4b02      	ldr	r3, [pc, #8]	; (80091c8 <malloc+0xc>)
 80091be:	4601      	mov	r1, r0
 80091c0:	6818      	ldr	r0, [r3, #0]
 80091c2:	f000 b823 	b.w	800920c <_malloc_r>
 80091c6:	bf00      	nop
 80091c8:	20000084 	.word	0x20000084

080091cc <sbrk_aligned>:
 80091cc:	b570      	push	{r4, r5, r6, lr}
 80091ce:	4e0e      	ldr	r6, [pc, #56]	; (8009208 <sbrk_aligned+0x3c>)
 80091d0:	460c      	mov	r4, r1
 80091d2:	6831      	ldr	r1, [r6, #0]
 80091d4:	4605      	mov	r5, r0
 80091d6:	b911      	cbnz	r1, 80091de <sbrk_aligned+0x12>
 80091d8:	f000 ff8e 	bl	800a0f8 <_sbrk_r>
 80091dc:	6030      	str	r0, [r6, #0]
 80091de:	4621      	mov	r1, r4
 80091e0:	4628      	mov	r0, r5
 80091e2:	f000 ff89 	bl	800a0f8 <_sbrk_r>
 80091e6:	1c43      	adds	r3, r0, #1
 80091e8:	d00a      	beq.n	8009200 <sbrk_aligned+0x34>
 80091ea:	1cc4      	adds	r4, r0, #3
 80091ec:	f024 0403 	bic.w	r4, r4, #3
 80091f0:	42a0      	cmp	r0, r4
 80091f2:	d007      	beq.n	8009204 <sbrk_aligned+0x38>
 80091f4:	1a21      	subs	r1, r4, r0
 80091f6:	4628      	mov	r0, r5
 80091f8:	f000 ff7e 	bl	800a0f8 <_sbrk_r>
 80091fc:	3001      	adds	r0, #1
 80091fe:	d101      	bne.n	8009204 <sbrk_aligned+0x38>
 8009200:	f04f 34ff 	mov.w	r4, #4294967295
 8009204:	4620      	mov	r0, r4
 8009206:	bd70      	pop	{r4, r5, r6, pc}
 8009208:	20000860 	.word	0x20000860

0800920c <_malloc_r>:
 800920c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009210:	1ccd      	adds	r5, r1, #3
 8009212:	f025 0503 	bic.w	r5, r5, #3
 8009216:	3508      	adds	r5, #8
 8009218:	2d0c      	cmp	r5, #12
 800921a:	bf38      	it	cc
 800921c:	250c      	movcc	r5, #12
 800921e:	2d00      	cmp	r5, #0
 8009220:	4607      	mov	r7, r0
 8009222:	db01      	blt.n	8009228 <_malloc_r+0x1c>
 8009224:	42a9      	cmp	r1, r5
 8009226:	d905      	bls.n	8009234 <_malloc_r+0x28>
 8009228:	230c      	movs	r3, #12
 800922a:	603b      	str	r3, [r7, #0]
 800922c:	2600      	movs	r6, #0
 800922e:	4630      	mov	r0, r6
 8009230:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009234:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009308 <_malloc_r+0xfc>
 8009238:	f000 f868 	bl	800930c <__malloc_lock>
 800923c:	f8d8 3000 	ldr.w	r3, [r8]
 8009240:	461c      	mov	r4, r3
 8009242:	bb5c      	cbnz	r4, 800929c <_malloc_r+0x90>
 8009244:	4629      	mov	r1, r5
 8009246:	4638      	mov	r0, r7
 8009248:	f7ff ffc0 	bl	80091cc <sbrk_aligned>
 800924c:	1c43      	adds	r3, r0, #1
 800924e:	4604      	mov	r4, r0
 8009250:	d155      	bne.n	80092fe <_malloc_r+0xf2>
 8009252:	f8d8 4000 	ldr.w	r4, [r8]
 8009256:	4626      	mov	r6, r4
 8009258:	2e00      	cmp	r6, #0
 800925a:	d145      	bne.n	80092e8 <_malloc_r+0xdc>
 800925c:	2c00      	cmp	r4, #0
 800925e:	d048      	beq.n	80092f2 <_malloc_r+0xe6>
 8009260:	6823      	ldr	r3, [r4, #0]
 8009262:	4631      	mov	r1, r6
 8009264:	4638      	mov	r0, r7
 8009266:	eb04 0903 	add.w	r9, r4, r3
 800926a:	f000 ff45 	bl	800a0f8 <_sbrk_r>
 800926e:	4581      	cmp	r9, r0
 8009270:	d13f      	bne.n	80092f2 <_malloc_r+0xe6>
 8009272:	6821      	ldr	r1, [r4, #0]
 8009274:	1a6d      	subs	r5, r5, r1
 8009276:	4629      	mov	r1, r5
 8009278:	4638      	mov	r0, r7
 800927a:	f7ff ffa7 	bl	80091cc <sbrk_aligned>
 800927e:	3001      	adds	r0, #1
 8009280:	d037      	beq.n	80092f2 <_malloc_r+0xe6>
 8009282:	6823      	ldr	r3, [r4, #0]
 8009284:	442b      	add	r3, r5
 8009286:	6023      	str	r3, [r4, #0]
 8009288:	f8d8 3000 	ldr.w	r3, [r8]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d038      	beq.n	8009302 <_malloc_r+0xf6>
 8009290:	685a      	ldr	r2, [r3, #4]
 8009292:	42a2      	cmp	r2, r4
 8009294:	d12b      	bne.n	80092ee <_malloc_r+0xe2>
 8009296:	2200      	movs	r2, #0
 8009298:	605a      	str	r2, [r3, #4]
 800929a:	e00f      	b.n	80092bc <_malloc_r+0xb0>
 800929c:	6822      	ldr	r2, [r4, #0]
 800929e:	1b52      	subs	r2, r2, r5
 80092a0:	d41f      	bmi.n	80092e2 <_malloc_r+0xd6>
 80092a2:	2a0b      	cmp	r2, #11
 80092a4:	d917      	bls.n	80092d6 <_malloc_r+0xca>
 80092a6:	1961      	adds	r1, r4, r5
 80092a8:	42a3      	cmp	r3, r4
 80092aa:	6025      	str	r5, [r4, #0]
 80092ac:	bf18      	it	ne
 80092ae:	6059      	strne	r1, [r3, #4]
 80092b0:	6863      	ldr	r3, [r4, #4]
 80092b2:	bf08      	it	eq
 80092b4:	f8c8 1000 	streq.w	r1, [r8]
 80092b8:	5162      	str	r2, [r4, r5]
 80092ba:	604b      	str	r3, [r1, #4]
 80092bc:	4638      	mov	r0, r7
 80092be:	f104 060b 	add.w	r6, r4, #11
 80092c2:	f000 f829 	bl	8009318 <__malloc_unlock>
 80092c6:	f026 0607 	bic.w	r6, r6, #7
 80092ca:	1d23      	adds	r3, r4, #4
 80092cc:	1af2      	subs	r2, r6, r3
 80092ce:	d0ae      	beq.n	800922e <_malloc_r+0x22>
 80092d0:	1b9b      	subs	r3, r3, r6
 80092d2:	50a3      	str	r3, [r4, r2]
 80092d4:	e7ab      	b.n	800922e <_malloc_r+0x22>
 80092d6:	42a3      	cmp	r3, r4
 80092d8:	6862      	ldr	r2, [r4, #4]
 80092da:	d1dd      	bne.n	8009298 <_malloc_r+0x8c>
 80092dc:	f8c8 2000 	str.w	r2, [r8]
 80092e0:	e7ec      	b.n	80092bc <_malloc_r+0xb0>
 80092e2:	4623      	mov	r3, r4
 80092e4:	6864      	ldr	r4, [r4, #4]
 80092e6:	e7ac      	b.n	8009242 <_malloc_r+0x36>
 80092e8:	4634      	mov	r4, r6
 80092ea:	6876      	ldr	r6, [r6, #4]
 80092ec:	e7b4      	b.n	8009258 <_malloc_r+0x4c>
 80092ee:	4613      	mov	r3, r2
 80092f0:	e7cc      	b.n	800928c <_malloc_r+0x80>
 80092f2:	230c      	movs	r3, #12
 80092f4:	603b      	str	r3, [r7, #0]
 80092f6:	4638      	mov	r0, r7
 80092f8:	f000 f80e 	bl	8009318 <__malloc_unlock>
 80092fc:	e797      	b.n	800922e <_malloc_r+0x22>
 80092fe:	6025      	str	r5, [r4, #0]
 8009300:	e7dc      	b.n	80092bc <_malloc_r+0xb0>
 8009302:	605b      	str	r3, [r3, #4]
 8009304:	deff      	udf	#255	; 0xff
 8009306:	bf00      	nop
 8009308:	2000085c 	.word	0x2000085c

0800930c <__malloc_lock>:
 800930c:	4801      	ldr	r0, [pc, #4]	; (8009314 <__malloc_lock+0x8>)
 800930e:	f7ff b87c 	b.w	800840a <__retarget_lock_acquire_recursive>
 8009312:	bf00      	nop
 8009314:	20000858 	.word	0x20000858

08009318 <__malloc_unlock>:
 8009318:	4801      	ldr	r0, [pc, #4]	; (8009320 <__malloc_unlock+0x8>)
 800931a:	f7ff b877 	b.w	800840c <__retarget_lock_release_recursive>
 800931e:	bf00      	nop
 8009320:	20000858 	.word	0x20000858

08009324 <_Balloc>:
 8009324:	b570      	push	{r4, r5, r6, lr}
 8009326:	69c6      	ldr	r6, [r0, #28]
 8009328:	4604      	mov	r4, r0
 800932a:	460d      	mov	r5, r1
 800932c:	b976      	cbnz	r6, 800934c <_Balloc+0x28>
 800932e:	2010      	movs	r0, #16
 8009330:	f7ff ff44 	bl	80091bc <malloc>
 8009334:	4602      	mov	r2, r0
 8009336:	61e0      	str	r0, [r4, #28]
 8009338:	b920      	cbnz	r0, 8009344 <_Balloc+0x20>
 800933a:	4b18      	ldr	r3, [pc, #96]	; (800939c <_Balloc+0x78>)
 800933c:	4818      	ldr	r0, [pc, #96]	; (80093a0 <_Balloc+0x7c>)
 800933e:	216b      	movs	r1, #107	; 0x6b
 8009340:	f000 feea 	bl	800a118 <__assert_func>
 8009344:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009348:	6006      	str	r6, [r0, #0]
 800934a:	60c6      	str	r6, [r0, #12]
 800934c:	69e6      	ldr	r6, [r4, #28]
 800934e:	68f3      	ldr	r3, [r6, #12]
 8009350:	b183      	cbz	r3, 8009374 <_Balloc+0x50>
 8009352:	69e3      	ldr	r3, [r4, #28]
 8009354:	68db      	ldr	r3, [r3, #12]
 8009356:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800935a:	b9b8      	cbnz	r0, 800938c <_Balloc+0x68>
 800935c:	2101      	movs	r1, #1
 800935e:	fa01 f605 	lsl.w	r6, r1, r5
 8009362:	1d72      	adds	r2, r6, #5
 8009364:	0092      	lsls	r2, r2, #2
 8009366:	4620      	mov	r0, r4
 8009368:	f000 fef4 	bl	800a154 <_calloc_r>
 800936c:	b160      	cbz	r0, 8009388 <_Balloc+0x64>
 800936e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009372:	e00e      	b.n	8009392 <_Balloc+0x6e>
 8009374:	2221      	movs	r2, #33	; 0x21
 8009376:	2104      	movs	r1, #4
 8009378:	4620      	mov	r0, r4
 800937a:	f000 feeb 	bl	800a154 <_calloc_r>
 800937e:	69e3      	ldr	r3, [r4, #28]
 8009380:	60f0      	str	r0, [r6, #12]
 8009382:	68db      	ldr	r3, [r3, #12]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d1e4      	bne.n	8009352 <_Balloc+0x2e>
 8009388:	2000      	movs	r0, #0
 800938a:	bd70      	pop	{r4, r5, r6, pc}
 800938c:	6802      	ldr	r2, [r0, #0]
 800938e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009392:	2300      	movs	r3, #0
 8009394:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009398:	e7f7      	b.n	800938a <_Balloc+0x66>
 800939a:	bf00      	nop
 800939c:	0800a561 	.word	0x0800a561
 80093a0:	0800a5e1 	.word	0x0800a5e1

080093a4 <_Bfree>:
 80093a4:	b570      	push	{r4, r5, r6, lr}
 80093a6:	69c6      	ldr	r6, [r0, #28]
 80093a8:	4605      	mov	r5, r0
 80093aa:	460c      	mov	r4, r1
 80093ac:	b976      	cbnz	r6, 80093cc <_Bfree+0x28>
 80093ae:	2010      	movs	r0, #16
 80093b0:	f7ff ff04 	bl	80091bc <malloc>
 80093b4:	4602      	mov	r2, r0
 80093b6:	61e8      	str	r0, [r5, #28]
 80093b8:	b920      	cbnz	r0, 80093c4 <_Bfree+0x20>
 80093ba:	4b09      	ldr	r3, [pc, #36]	; (80093e0 <_Bfree+0x3c>)
 80093bc:	4809      	ldr	r0, [pc, #36]	; (80093e4 <_Bfree+0x40>)
 80093be:	218f      	movs	r1, #143	; 0x8f
 80093c0:	f000 feaa 	bl	800a118 <__assert_func>
 80093c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093c8:	6006      	str	r6, [r0, #0]
 80093ca:	60c6      	str	r6, [r0, #12]
 80093cc:	b13c      	cbz	r4, 80093de <_Bfree+0x3a>
 80093ce:	69eb      	ldr	r3, [r5, #28]
 80093d0:	6862      	ldr	r2, [r4, #4]
 80093d2:	68db      	ldr	r3, [r3, #12]
 80093d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093d8:	6021      	str	r1, [r4, #0]
 80093da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80093de:	bd70      	pop	{r4, r5, r6, pc}
 80093e0:	0800a561 	.word	0x0800a561
 80093e4:	0800a5e1 	.word	0x0800a5e1

080093e8 <__multadd>:
 80093e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093ec:	690d      	ldr	r5, [r1, #16]
 80093ee:	4607      	mov	r7, r0
 80093f0:	460c      	mov	r4, r1
 80093f2:	461e      	mov	r6, r3
 80093f4:	f101 0c14 	add.w	ip, r1, #20
 80093f8:	2000      	movs	r0, #0
 80093fa:	f8dc 3000 	ldr.w	r3, [ip]
 80093fe:	b299      	uxth	r1, r3
 8009400:	fb02 6101 	mla	r1, r2, r1, r6
 8009404:	0c1e      	lsrs	r6, r3, #16
 8009406:	0c0b      	lsrs	r3, r1, #16
 8009408:	fb02 3306 	mla	r3, r2, r6, r3
 800940c:	b289      	uxth	r1, r1
 800940e:	3001      	adds	r0, #1
 8009410:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009414:	4285      	cmp	r5, r0
 8009416:	f84c 1b04 	str.w	r1, [ip], #4
 800941a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800941e:	dcec      	bgt.n	80093fa <__multadd+0x12>
 8009420:	b30e      	cbz	r6, 8009466 <__multadd+0x7e>
 8009422:	68a3      	ldr	r3, [r4, #8]
 8009424:	42ab      	cmp	r3, r5
 8009426:	dc19      	bgt.n	800945c <__multadd+0x74>
 8009428:	6861      	ldr	r1, [r4, #4]
 800942a:	4638      	mov	r0, r7
 800942c:	3101      	adds	r1, #1
 800942e:	f7ff ff79 	bl	8009324 <_Balloc>
 8009432:	4680      	mov	r8, r0
 8009434:	b928      	cbnz	r0, 8009442 <__multadd+0x5a>
 8009436:	4602      	mov	r2, r0
 8009438:	4b0c      	ldr	r3, [pc, #48]	; (800946c <__multadd+0x84>)
 800943a:	480d      	ldr	r0, [pc, #52]	; (8009470 <__multadd+0x88>)
 800943c:	21ba      	movs	r1, #186	; 0xba
 800943e:	f000 fe6b 	bl	800a118 <__assert_func>
 8009442:	6922      	ldr	r2, [r4, #16]
 8009444:	3202      	adds	r2, #2
 8009446:	f104 010c 	add.w	r1, r4, #12
 800944a:	0092      	lsls	r2, r2, #2
 800944c:	300c      	adds	r0, #12
 800944e:	f7fe ffde 	bl	800840e <memcpy>
 8009452:	4621      	mov	r1, r4
 8009454:	4638      	mov	r0, r7
 8009456:	f7ff ffa5 	bl	80093a4 <_Bfree>
 800945a:	4644      	mov	r4, r8
 800945c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009460:	3501      	adds	r5, #1
 8009462:	615e      	str	r6, [r3, #20]
 8009464:	6125      	str	r5, [r4, #16]
 8009466:	4620      	mov	r0, r4
 8009468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800946c:	0800a5d0 	.word	0x0800a5d0
 8009470:	0800a5e1 	.word	0x0800a5e1

08009474 <__hi0bits>:
 8009474:	0c03      	lsrs	r3, r0, #16
 8009476:	041b      	lsls	r3, r3, #16
 8009478:	b9d3      	cbnz	r3, 80094b0 <__hi0bits+0x3c>
 800947a:	0400      	lsls	r0, r0, #16
 800947c:	2310      	movs	r3, #16
 800947e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009482:	bf04      	itt	eq
 8009484:	0200      	lsleq	r0, r0, #8
 8009486:	3308      	addeq	r3, #8
 8009488:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800948c:	bf04      	itt	eq
 800948e:	0100      	lsleq	r0, r0, #4
 8009490:	3304      	addeq	r3, #4
 8009492:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009496:	bf04      	itt	eq
 8009498:	0080      	lsleq	r0, r0, #2
 800949a:	3302      	addeq	r3, #2
 800949c:	2800      	cmp	r0, #0
 800949e:	db05      	blt.n	80094ac <__hi0bits+0x38>
 80094a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80094a4:	f103 0301 	add.w	r3, r3, #1
 80094a8:	bf08      	it	eq
 80094aa:	2320      	moveq	r3, #32
 80094ac:	4618      	mov	r0, r3
 80094ae:	4770      	bx	lr
 80094b0:	2300      	movs	r3, #0
 80094b2:	e7e4      	b.n	800947e <__hi0bits+0xa>

080094b4 <__lo0bits>:
 80094b4:	6803      	ldr	r3, [r0, #0]
 80094b6:	f013 0207 	ands.w	r2, r3, #7
 80094ba:	d00c      	beq.n	80094d6 <__lo0bits+0x22>
 80094bc:	07d9      	lsls	r1, r3, #31
 80094be:	d422      	bmi.n	8009506 <__lo0bits+0x52>
 80094c0:	079a      	lsls	r2, r3, #30
 80094c2:	bf49      	itett	mi
 80094c4:	085b      	lsrmi	r3, r3, #1
 80094c6:	089b      	lsrpl	r3, r3, #2
 80094c8:	6003      	strmi	r3, [r0, #0]
 80094ca:	2201      	movmi	r2, #1
 80094cc:	bf5c      	itt	pl
 80094ce:	6003      	strpl	r3, [r0, #0]
 80094d0:	2202      	movpl	r2, #2
 80094d2:	4610      	mov	r0, r2
 80094d4:	4770      	bx	lr
 80094d6:	b299      	uxth	r1, r3
 80094d8:	b909      	cbnz	r1, 80094de <__lo0bits+0x2a>
 80094da:	0c1b      	lsrs	r3, r3, #16
 80094dc:	2210      	movs	r2, #16
 80094de:	b2d9      	uxtb	r1, r3
 80094e0:	b909      	cbnz	r1, 80094e6 <__lo0bits+0x32>
 80094e2:	3208      	adds	r2, #8
 80094e4:	0a1b      	lsrs	r3, r3, #8
 80094e6:	0719      	lsls	r1, r3, #28
 80094e8:	bf04      	itt	eq
 80094ea:	091b      	lsreq	r3, r3, #4
 80094ec:	3204      	addeq	r2, #4
 80094ee:	0799      	lsls	r1, r3, #30
 80094f0:	bf04      	itt	eq
 80094f2:	089b      	lsreq	r3, r3, #2
 80094f4:	3202      	addeq	r2, #2
 80094f6:	07d9      	lsls	r1, r3, #31
 80094f8:	d403      	bmi.n	8009502 <__lo0bits+0x4e>
 80094fa:	085b      	lsrs	r3, r3, #1
 80094fc:	f102 0201 	add.w	r2, r2, #1
 8009500:	d003      	beq.n	800950a <__lo0bits+0x56>
 8009502:	6003      	str	r3, [r0, #0]
 8009504:	e7e5      	b.n	80094d2 <__lo0bits+0x1e>
 8009506:	2200      	movs	r2, #0
 8009508:	e7e3      	b.n	80094d2 <__lo0bits+0x1e>
 800950a:	2220      	movs	r2, #32
 800950c:	e7e1      	b.n	80094d2 <__lo0bits+0x1e>
	...

08009510 <__i2b>:
 8009510:	b510      	push	{r4, lr}
 8009512:	460c      	mov	r4, r1
 8009514:	2101      	movs	r1, #1
 8009516:	f7ff ff05 	bl	8009324 <_Balloc>
 800951a:	4602      	mov	r2, r0
 800951c:	b928      	cbnz	r0, 800952a <__i2b+0x1a>
 800951e:	4b05      	ldr	r3, [pc, #20]	; (8009534 <__i2b+0x24>)
 8009520:	4805      	ldr	r0, [pc, #20]	; (8009538 <__i2b+0x28>)
 8009522:	f240 1145 	movw	r1, #325	; 0x145
 8009526:	f000 fdf7 	bl	800a118 <__assert_func>
 800952a:	2301      	movs	r3, #1
 800952c:	6144      	str	r4, [r0, #20]
 800952e:	6103      	str	r3, [r0, #16]
 8009530:	bd10      	pop	{r4, pc}
 8009532:	bf00      	nop
 8009534:	0800a5d0 	.word	0x0800a5d0
 8009538:	0800a5e1 	.word	0x0800a5e1

0800953c <__multiply>:
 800953c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009540:	4691      	mov	r9, r2
 8009542:	690a      	ldr	r2, [r1, #16]
 8009544:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009548:	429a      	cmp	r2, r3
 800954a:	bfb8      	it	lt
 800954c:	460b      	movlt	r3, r1
 800954e:	460c      	mov	r4, r1
 8009550:	bfbc      	itt	lt
 8009552:	464c      	movlt	r4, r9
 8009554:	4699      	movlt	r9, r3
 8009556:	6927      	ldr	r7, [r4, #16]
 8009558:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800955c:	68a3      	ldr	r3, [r4, #8]
 800955e:	6861      	ldr	r1, [r4, #4]
 8009560:	eb07 060a 	add.w	r6, r7, sl
 8009564:	42b3      	cmp	r3, r6
 8009566:	b085      	sub	sp, #20
 8009568:	bfb8      	it	lt
 800956a:	3101      	addlt	r1, #1
 800956c:	f7ff feda 	bl	8009324 <_Balloc>
 8009570:	b930      	cbnz	r0, 8009580 <__multiply+0x44>
 8009572:	4602      	mov	r2, r0
 8009574:	4b44      	ldr	r3, [pc, #272]	; (8009688 <__multiply+0x14c>)
 8009576:	4845      	ldr	r0, [pc, #276]	; (800968c <__multiply+0x150>)
 8009578:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800957c:	f000 fdcc 	bl	800a118 <__assert_func>
 8009580:	f100 0514 	add.w	r5, r0, #20
 8009584:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009588:	462b      	mov	r3, r5
 800958a:	2200      	movs	r2, #0
 800958c:	4543      	cmp	r3, r8
 800958e:	d321      	bcc.n	80095d4 <__multiply+0x98>
 8009590:	f104 0314 	add.w	r3, r4, #20
 8009594:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009598:	f109 0314 	add.w	r3, r9, #20
 800959c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80095a0:	9202      	str	r2, [sp, #8]
 80095a2:	1b3a      	subs	r2, r7, r4
 80095a4:	3a15      	subs	r2, #21
 80095a6:	f022 0203 	bic.w	r2, r2, #3
 80095aa:	3204      	adds	r2, #4
 80095ac:	f104 0115 	add.w	r1, r4, #21
 80095b0:	428f      	cmp	r7, r1
 80095b2:	bf38      	it	cc
 80095b4:	2204      	movcc	r2, #4
 80095b6:	9201      	str	r2, [sp, #4]
 80095b8:	9a02      	ldr	r2, [sp, #8]
 80095ba:	9303      	str	r3, [sp, #12]
 80095bc:	429a      	cmp	r2, r3
 80095be:	d80c      	bhi.n	80095da <__multiply+0x9e>
 80095c0:	2e00      	cmp	r6, #0
 80095c2:	dd03      	ble.n	80095cc <__multiply+0x90>
 80095c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d05b      	beq.n	8009684 <__multiply+0x148>
 80095cc:	6106      	str	r6, [r0, #16]
 80095ce:	b005      	add	sp, #20
 80095d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d4:	f843 2b04 	str.w	r2, [r3], #4
 80095d8:	e7d8      	b.n	800958c <__multiply+0x50>
 80095da:	f8b3 a000 	ldrh.w	sl, [r3]
 80095de:	f1ba 0f00 	cmp.w	sl, #0
 80095e2:	d024      	beq.n	800962e <__multiply+0xf2>
 80095e4:	f104 0e14 	add.w	lr, r4, #20
 80095e8:	46a9      	mov	r9, r5
 80095ea:	f04f 0c00 	mov.w	ip, #0
 80095ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 80095f2:	f8d9 1000 	ldr.w	r1, [r9]
 80095f6:	fa1f fb82 	uxth.w	fp, r2
 80095fa:	b289      	uxth	r1, r1
 80095fc:	fb0a 110b 	mla	r1, sl, fp, r1
 8009600:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009604:	f8d9 2000 	ldr.w	r2, [r9]
 8009608:	4461      	add	r1, ip
 800960a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800960e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009612:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009616:	b289      	uxth	r1, r1
 8009618:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800961c:	4577      	cmp	r7, lr
 800961e:	f849 1b04 	str.w	r1, [r9], #4
 8009622:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009626:	d8e2      	bhi.n	80095ee <__multiply+0xb2>
 8009628:	9a01      	ldr	r2, [sp, #4]
 800962a:	f845 c002 	str.w	ip, [r5, r2]
 800962e:	9a03      	ldr	r2, [sp, #12]
 8009630:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009634:	3304      	adds	r3, #4
 8009636:	f1b9 0f00 	cmp.w	r9, #0
 800963a:	d021      	beq.n	8009680 <__multiply+0x144>
 800963c:	6829      	ldr	r1, [r5, #0]
 800963e:	f104 0c14 	add.w	ip, r4, #20
 8009642:	46ae      	mov	lr, r5
 8009644:	f04f 0a00 	mov.w	sl, #0
 8009648:	f8bc b000 	ldrh.w	fp, [ip]
 800964c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009650:	fb09 220b 	mla	r2, r9, fp, r2
 8009654:	4452      	add	r2, sl
 8009656:	b289      	uxth	r1, r1
 8009658:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800965c:	f84e 1b04 	str.w	r1, [lr], #4
 8009660:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009664:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009668:	f8be 1000 	ldrh.w	r1, [lr]
 800966c:	fb09 110a 	mla	r1, r9, sl, r1
 8009670:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009674:	4567      	cmp	r7, ip
 8009676:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800967a:	d8e5      	bhi.n	8009648 <__multiply+0x10c>
 800967c:	9a01      	ldr	r2, [sp, #4]
 800967e:	50a9      	str	r1, [r5, r2]
 8009680:	3504      	adds	r5, #4
 8009682:	e799      	b.n	80095b8 <__multiply+0x7c>
 8009684:	3e01      	subs	r6, #1
 8009686:	e79b      	b.n	80095c0 <__multiply+0x84>
 8009688:	0800a5d0 	.word	0x0800a5d0
 800968c:	0800a5e1 	.word	0x0800a5e1

08009690 <__pow5mult>:
 8009690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009694:	4615      	mov	r5, r2
 8009696:	f012 0203 	ands.w	r2, r2, #3
 800969a:	4606      	mov	r6, r0
 800969c:	460f      	mov	r7, r1
 800969e:	d007      	beq.n	80096b0 <__pow5mult+0x20>
 80096a0:	4c25      	ldr	r4, [pc, #148]	; (8009738 <__pow5mult+0xa8>)
 80096a2:	3a01      	subs	r2, #1
 80096a4:	2300      	movs	r3, #0
 80096a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80096aa:	f7ff fe9d 	bl	80093e8 <__multadd>
 80096ae:	4607      	mov	r7, r0
 80096b0:	10ad      	asrs	r5, r5, #2
 80096b2:	d03d      	beq.n	8009730 <__pow5mult+0xa0>
 80096b4:	69f4      	ldr	r4, [r6, #28]
 80096b6:	b97c      	cbnz	r4, 80096d8 <__pow5mult+0x48>
 80096b8:	2010      	movs	r0, #16
 80096ba:	f7ff fd7f 	bl	80091bc <malloc>
 80096be:	4602      	mov	r2, r0
 80096c0:	61f0      	str	r0, [r6, #28]
 80096c2:	b928      	cbnz	r0, 80096d0 <__pow5mult+0x40>
 80096c4:	4b1d      	ldr	r3, [pc, #116]	; (800973c <__pow5mult+0xac>)
 80096c6:	481e      	ldr	r0, [pc, #120]	; (8009740 <__pow5mult+0xb0>)
 80096c8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80096cc:	f000 fd24 	bl	800a118 <__assert_func>
 80096d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096d4:	6004      	str	r4, [r0, #0]
 80096d6:	60c4      	str	r4, [r0, #12]
 80096d8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80096dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096e0:	b94c      	cbnz	r4, 80096f6 <__pow5mult+0x66>
 80096e2:	f240 2171 	movw	r1, #625	; 0x271
 80096e6:	4630      	mov	r0, r6
 80096e8:	f7ff ff12 	bl	8009510 <__i2b>
 80096ec:	2300      	movs	r3, #0
 80096ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80096f2:	4604      	mov	r4, r0
 80096f4:	6003      	str	r3, [r0, #0]
 80096f6:	f04f 0900 	mov.w	r9, #0
 80096fa:	07eb      	lsls	r3, r5, #31
 80096fc:	d50a      	bpl.n	8009714 <__pow5mult+0x84>
 80096fe:	4639      	mov	r1, r7
 8009700:	4622      	mov	r2, r4
 8009702:	4630      	mov	r0, r6
 8009704:	f7ff ff1a 	bl	800953c <__multiply>
 8009708:	4639      	mov	r1, r7
 800970a:	4680      	mov	r8, r0
 800970c:	4630      	mov	r0, r6
 800970e:	f7ff fe49 	bl	80093a4 <_Bfree>
 8009712:	4647      	mov	r7, r8
 8009714:	106d      	asrs	r5, r5, #1
 8009716:	d00b      	beq.n	8009730 <__pow5mult+0xa0>
 8009718:	6820      	ldr	r0, [r4, #0]
 800971a:	b938      	cbnz	r0, 800972c <__pow5mult+0x9c>
 800971c:	4622      	mov	r2, r4
 800971e:	4621      	mov	r1, r4
 8009720:	4630      	mov	r0, r6
 8009722:	f7ff ff0b 	bl	800953c <__multiply>
 8009726:	6020      	str	r0, [r4, #0]
 8009728:	f8c0 9000 	str.w	r9, [r0]
 800972c:	4604      	mov	r4, r0
 800972e:	e7e4      	b.n	80096fa <__pow5mult+0x6a>
 8009730:	4638      	mov	r0, r7
 8009732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009736:	bf00      	nop
 8009738:	0800a730 	.word	0x0800a730
 800973c:	0800a561 	.word	0x0800a561
 8009740:	0800a5e1 	.word	0x0800a5e1

08009744 <__lshift>:
 8009744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009748:	460c      	mov	r4, r1
 800974a:	6849      	ldr	r1, [r1, #4]
 800974c:	6923      	ldr	r3, [r4, #16]
 800974e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009752:	68a3      	ldr	r3, [r4, #8]
 8009754:	4607      	mov	r7, r0
 8009756:	4691      	mov	r9, r2
 8009758:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800975c:	f108 0601 	add.w	r6, r8, #1
 8009760:	42b3      	cmp	r3, r6
 8009762:	db0b      	blt.n	800977c <__lshift+0x38>
 8009764:	4638      	mov	r0, r7
 8009766:	f7ff fddd 	bl	8009324 <_Balloc>
 800976a:	4605      	mov	r5, r0
 800976c:	b948      	cbnz	r0, 8009782 <__lshift+0x3e>
 800976e:	4602      	mov	r2, r0
 8009770:	4b28      	ldr	r3, [pc, #160]	; (8009814 <__lshift+0xd0>)
 8009772:	4829      	ldr	r0, [pc, #164]	; (8009818 <__lshift+0xd4>)
 8009774:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009778:	f000 fcce 	bl	800a118 <__assert_func>
 800977c:	3101      	adds	r1, #1
 800977e:	005b      	lsls	r3, r3, #1
 8009780:	e7ee      	b.n	8009760 <__lshift+0x1c>
 8009782:	2300      	movs	r3, #0
 8009784:	f100 0114 	add.w	r1, r0, #20
 8009788:	f100 0210 	add.w	r2, r0, #16
 800978c:	4618      	mov	r0, r3
 800978e:	4553      	cmp	r3, sl
 8009790:	db33      	blt.n	80097fa <__lshift+0xb6>
 8009792:	6920      	ldr	r0, [r4, #16]
 8009794:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009798:	f104 0314 	add.w	r3, r4, #20
 800979c:	f019 091f 	ands.w	r9, r9, #31
 80097a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80097a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80097a8:	d02b      	beq.n	8009802 <__lshift+0xbe>
 80097aa:	f1c9 0e20 	rsb	lr, r9, #32
 80097ae:	468a      	mov	sl, r1
 80097b0:	2200      	movs	r2, #0
 80097b2:	6818      	ldr	r0, [r3, #0]
 80097b4:	fa00 f009 	lsl.w	r0, r0, r9
 80097b8:	4310      	orrs	r0, r2
 80097ba:	f84a 0b04 	str.w	r0, [sl], #4
 80097be:	f853 2b04 	ldr.w	r2, [r3], #4
 80097c2:	459c      	cmp	ip, r3
 80097c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80097c8:	d8f3      	bhi.n	80097b2 <__lshift+0x6e>
 80097ca:	ebac 0304 	sub.w	r3, ip, r4
 80097ce:	3b15      	subs	r3, #21
 80097d0:	f023 0303 	bic.w	r3, r3, #3
 80097d4:	3304      	adds	r3, #4
 80097d6:	f104 0015 	add.w	r0, r4, #21
 80097da:	4584      	cmp	ip, r0
 80097dc:	bf38      	it	cc
 80097de:	2304      	movcc	r3, #4
 80097e0:	50ca      	str	r2, [r1, r3]
 80097e2:	b10a      	cbz	r2, 80097e8 <__lshift+0xa4>
 80097e4:	f108 0602 	add.w	r6, r8, #2
 80097e8:	3e01      	subs	r6, #1
 80097ea:	4638      	mov	r0, r7
 80097ec:	612e      	str	r6, [r5, #16]
 80097ee:	4621      	mov	r1, r4
 80097f0:	f7ff fdd8 	bl	80093a4 <_Bfree>
 80097f4:	4628      	mov	r0, r5
 80097f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80097fe:	3301      	adds	r3, #1
 8009800:	e7c5      	b.n	800978e <__lshift+0x4a>
 8009802:	3904      	subs	r1, #4
 8009804:	f853 2b04 	ldr.w	r2, [r3], #4
 8009808:	f841 2f04 	str.w	r2, [r1, #4]!
 800980c:	459c      	cmp	ip, r3
 800980e:	d8f9      	bhi.n	8009804 <__lshift+0xc0>
 8009810:	e7ea      	b.n	80097e8 <__lshift+0xa4>
 8009812:	bf00      	nop
 8009814:	0800a5d0 	.word	0x0800a5d0
 8009818:	0800a5e1 	.word	0x0800a5e1

0800981c <__mcmp>:
 800981c:	b530      	push	{r4, r5, lr}
 800981e:	6902      	ldr	r2, [r0, #16]
 8009820:	690c      	ldr	r4, [r1, #16]
 8009822:	1b12      	subs	r2, r2, r4
 8009824:	d10e      	bne.n	8009844 <__mcmp+0x28>
 8009826:	f100 0314 	add.w	r3, r0, #20
 800982a:	3114      	adds	r1, #20
 800982c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009830:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009834:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009838:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800983c:	42a5      	cmp	r5, r4
 800983e:	d003      	beq.n	8009848 <__mcmp+0x2c>
 8009840:	d305      	bcc.n	800984e <__mcmp+0x32>
 8009842:	2201      	movs	r2, #1
 8009844:	4610      	mov	r0, r2
 8009846:	bd30      	pop	{r4, r5, pc}
 8009848:	4283      	cmp	r3, r0
 800984a:	d3f3      	bcc.n	8009834 <__mcmp+0x18>
 800984c:	e7fa      	b.n	8009844 <__mcmp+0x28>
 800984e:	f04f 32ff 	mov.w	r2, #4294967295
 8009852:	e7f7      	b.n	8009844 <__mcmp+0x28>

08009854 <__mdiff>:
 8009854:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009858:	460c      	mov	r4, r1
 800985a:	4606      	mov	r6, r0
 800985c:	4611      	mov	r1, r2
 800985e:	4620      	mov	r0, r4
 8009860:	4690      	mov	r8, r2
 8009862:	f7ff ffdb 	bl	800981c <__mcmp>
 8009866:	1e05      	subs	r5, r0, #0
 8009868:	d110      	bne.n	800988c <__mdiff+0x38>
 800986a:	4629      	mov	r1, r5
 800986c:	4630      	mov	r0, r6
 800986e:	f7ff fd59 	bl	8009324 <_Balloc>
 8009872:	b930      	cbnz	r0, 8009882 <__mdiff+0x2e>
 8009874:	4b3a      	ldr	r3, [pc, #232]	; (8009960 <__mdiff+0x10c>)
 8009876:	4602      	mov	r2, r0
 8009878:	f240 2137 	movw	r1, #567	; 0x237
 800987c:	4839      	ldr	r0, [pc, #228]	; (8009964 <__mdiff+0x110>)
 800987e:	f000 fc4b 	bl	800a118 <__assert_func>
 8009882:	2301      	movs	r3, #1
 8009884:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009888:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800988c:	bfa4      	itt	ge
 800988e:	4643      	movge	r3, r8
 8009890:	46a0      	movge	r8, r4
 8009892:	4630      	mov	r0, r6
 8009894:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009898:	bfa6      	itte	ge
 800989a:	461c      	movge	r4, r3
 800989c:	2500      	movge	r5, #0
 800989e:	2501      	movlt	r5, #1
 80098a0:	f7ff fd40 	bl	8009324 <_Balloc>
 80098a4:	b920      	cbnz	r0, 80098b0 <__mdiff+0x5c>
 80098a6:	4b2e      	ldr	r3, [pc, #184]	; (8009960 <__mdiff+0x10c>)
 80098a8:	4602      	mov	r2, r0
 80098aa:	f240 2145 	movw	r1, #581	; 0x245
 80098ae:	e7e5      	b.n	800987c <__mdiff+0x28>
 80098b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80098b4:	6926      	ldr	r6, [r4, #16]
 80098b6:	60c5      	str	r5, [r0, #12]
 80098b8:	f104 0914 	add.w	r9, r4, #20
 80098bc:	f108 0514 	add.w	r5, r8, #20
 80098c0:	f100 0e14 	add.w	lr, r0, #20
 80098c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80098c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80098cc:	f108 0210 	add.w	r2, r8, #16
 80098d0:	46f2      	mov	sl, lr
 80098d2:	2100      	movs	r1, #0
 80098d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80098d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80098dc:	fa11 f88b 	uxtah	r8, r1, fp
 80098e0:	b299      	uxth	r1, r3
 80098e2:	0c1b      	lsrs	r3, r3, #16
 80098e4:	eba8 0801 	sub.w	r8, r8, r1
 80098e8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80098ec:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80098f0:	fa1f f888 	uxth.w	r8, r8
 80098f4:	1419      	asrs	r1, r3, #16
 80098f6:	454e      	cmp	r6, r9
 80098f8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80098fc:	f84a 3b04 	str.w	r3, [sl], #4
 8009900:	d8e8      	bhi.n	80098d4 <__mdiff+0x80>
 8009902:	1b33      	subs	r3, r6, r4
 8009904:	3b15      	subs	r3, #21
 8009906:	f023 0303 	bic.w	r3, r3, #3
 800990a:	3304      	adds	r3, #4
 800990c:	3415      	adds	r4, #21
 800990e:	42a6      	cmp	r6, r4
 8009910:	bf38      	it	cc
 8009912:	2304      	movcc	r3, #4
 8009914:	441d      	add	r5, r3
 8009916:	4473      	add	r3, lr
 8009918:	469e      	mov	lr, r3
 800991a:	462e      	mov	r6, r5
 800991c:	4566      	cmp	r6, ip
 800991e:	d30e      	bcc.n	800993e <__mdiff+0xea>
 8009920:	f10c 0203 	add.w	r2, ip, #3
 8009924:	1b52      	subs	r2, r2, r5
 8009926:	f022 0203 	bic.w	r2, r2, #3
 800992a:	3d03      	subs	r5, #3
 800992c:	45ac      	cmp	ip, r5
 800992e:	bf38      	it	cc
 8009930:	2200      	movcc	r2, #0
 8009932:	4413      	add	r3, r2
 8009934:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009938:	b17a      	cbz	r2, 800995a <__mdiff+0x106>
 800993a:	6107      	str	r7, [r0, #16]
 800993c:	e7a4      	b.n	8009888 <__mdiff+0x34>
 800993e:	f856 8b04 	ldr.w	r8, [r6], #4
 8009942:	fa11 f288 	uxtah	r2, r1, r8
 8009946:	1414      	asrs	r4, r2, #16
 8009948:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800994c:	b292      	uxth	r2, r2
 800994e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009952:	f84e 2b04 	str.w	r2, [lr], #4
 8009956:	1421      	asrs	r1, r4, #16
 8009958:	e7e0      	b.n	800991c <__mdiff+0xc8>
 800995a:	3f01      	subs	r7, #1
 800995c:	e7ea      	b.n	8009934 <__mdiff+0xe0>
 800995e:	bf00      	nop
 8009960:	0800a5d0 	.word	0x0800a5d0
 8009964:	0800a5e1 	.word	0x0800a5e1

08009968 <__d2b>:
 8009968:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800996c:	460f      	mov	r7, r1
 800996e:	2101      	movs	r1, #1
 8009970:	ec59 8b10 	vmov	r8, r9, d0
 8009974:	4616      	mov	r6, r2
 8009976:	f7ff fcd5 	bl	8009324 <_Balloc>
 800997a:	4604      	mov	r4, r0
 800997c:	b930      	cbnz	r0, 800998c <__d2b+0x24>
 800997e:	4602      	mov	r2, r0
 8009980:	4b24      	ldr	r3, [pc, #144]	; (8009a14 <__d2b+0xac>)
 8009982:	4825      	ldr	r0, [pc, #148]	; (8009a18 <__d2b+0xb0>)
 8009984:	f240 310f 	movw	r1, #783	; 0x30f
 8009988:	f000 fbc6 	bl	800a118 <__assert_func>
 800998c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009990:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009994:	bb2d      	cbnz	r5, 80099e2 <__d2b+0x7a>
 8009996:	9301      	str	r3, [sp, #4]
 8009998:	f1b8 0300 	subs.w	r3, r8, #0
 800999c:	d026      	beq.n	80099ec <__d2b+0x84>
 800999e:	4668      	mov	r0, sp
 80099a0:	9300      	str	r3, [sp, #0]
 80099a2:	f7ff fd87 	bl	80094b4 <__lo0bits>
 80099a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80099aa:	b1e8      	cbz	r0, 80099e8 <__d2b+0x80>
 80099ac:	f1c0 0320 	rsb	r3, r0, #32
 80099b0:	fa02 f303 	lsl.w	r3, r2, r3
 80099b4:	430b      	orrs	r3, r1
 80099b6:	40c2      	lsrs	r2, r0
 80099b8:	6163      	str	r3, [r4, #20]
 80099ba:	9201      	str	r2, [sp, #4]
 80099bc:	9b01      	ldr	r3, [sp, #4]
 80099be:	61a3      	str	r3, [r4, #24]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	bf14      	ite	ne
 80099c4:	2202      	movne	r2, #2
 80099c6:	2201      	moveq	r2, #1
 80099c8:	6122      	str	r2, [r4, #16]
 80099ca:	b1bd      	cbz	r5, 80099fc <__d2b+0x94>
 80099cc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80099d0:	4405      	add	r5, r0
 80099d2:	603d      	str	r5, [r7, #0]
 80099d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80099d8:	6030      	str	r0, [r6, #0]
 80099da:	4620      	mov	r0, r4
 80099dc:	b003      	add	sp, #12
 80099de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80099e6:	e7d6      	b.n	8009996 <__d2b+0x2e>
 80099e8:	6161      	str	r1, [r4, #20]
 80099ea:	e7e7      	b.n	80099bc <__d2b+0x54>
 80099ec:	a801      	add	r0, sp, #4
 80099ee:	f7ff fd61 	bl	80094b4 <__lo0bits>
 80099f2:	9b01      	ldr	r3, [sp, #4]
 80099f4:	6163      	str	r3, [r4, #20]
 80099f6:	3020      	adds	r0, #32
 80099f8:	2201      	movs	r2, #1
 80099fa:	e7e5      	b.n	80099c8 <__d2b+0x60>
 80099fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009a00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009a04:	6038      	str	r0, [r7, #0]
 8009a06:	6918      	ldr	r0, [r3, #16]
 8009a08:	f7ff fd34 	bl	8009474 <__hi0bits>
 8009a0c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a10:	e7e2      	b.n	80099d8 <__d2b+0x70>
 8009a12:	bf00      	nop
 8009a14:	0800a5d0 	.word	0x0800a5d0
 8009a18:	0800a5e1 	.word	0x0800a5e1

08009a1c <__ssputs_r>:
 8009a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a20:	688e      	ldr	r6, [r1, #8]
 8009a22:	461f      	mov	r7, r3
 8009a24:	42be      	cmp	r6, r7
 8009a26:	680b      	ldr	r3, [r1, #0]
 8009a28:	4682      	mov	sl, r0
 8009a2a:	460c      	mov	r4, r1
 8009a2c:	4690      	mov	r8, r2
 8009a2e:	d82c      	bhi.n	8009a8a <__ssputs_r+0x6e>
 8009a30:	898a      	ldrh	r2, [r1, #12]
 8009a32:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009a36:	d026      	beq.n	8009a86 <__ssputs_r+0x6a>
 8009a38:	6965      	ldr	r5, [r4, #20]
 8009a3a:	6909      	ldr	r1, [r1, #16]
 8009a3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a40:	eba3 0901 	sub.w	r9, r3, r1
 8009a44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a48:	1c7b      	adds	r3, r7, #1
 8009a4a:	444b      	add	r3, r9
 8009a4c:	106d      	asrs	r5, r5, #1
 8009a4e:	429d      	cmp	r5, r3
 8009a50:	bf38      	it	cc
 8009a52:	461d      	movcc	r5, r3
 8009a54:	0553      	lsls	r3, r2, #21
 8009a56:	d527      	bpl.n	8009aa8 <__ssputs_r+0x8c>
 8009a58:	4629      	mov	r1, r5
 8009a5a:	f7ff fbd7 	bl	800920c <_malloc_r>
 8009a5e:	4606      	mov	r6, r0
 8009a60:	b360      	cbz	r0, 8009abc <__ssputs_r+0xa0>
 8009a62:	6921      	ldr	r1, [r4, #16]
 8009a64:	464a      	mov	r2, r9
 8009a66:	f7fe fcd2 	bl	800840e <memcpy>
 8009a6a:	89a3      	ldrh	r3, [r4, #12]
 8009a6c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009a70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a74:	81a3      	strh	r3, [r4, #12]
 8009a76:	6126      	str	r6, [r4, #16]
 8009a78:	6165      	str	r5, [r4, #20]
 8009a7a:	444e      	add	r6, r9
 8009a7c:	eba5 0509 	sub.w	r5, r5, r9
 8009a80:	6026      	str	r6, [r4, #0]
 8009a82:	60a5      	str	r5, [r4, #8]
 8009a84:	463e      	mov	r6, r7
 8009a86:	42be      	cmp	r6, r7
 8009a88:	d900      	bls.n	8009a8c <__ssputs_r+0x70>
 8009a8a:	463e      	mov	r6, r7
 8009a8c:	6820      	ldr	r0, [r4, #0]
 8009a8e:	4632      	mov	r2, r6
 8009a90:	4641      	mov	r1, r8
 8009a92:	f000 faf5 	bl	800a080 <memmove>
 8009a96:	68a3      	ldr	r3, [r4, #8]
 8009a98:	1b9b      	subs	r3, r3, r6
 8009a9a:	60a3      	str	r3, [r4, #8]
 8009a9c:	6823      	ldr	r3, [r4, #0]
 8009a9e:	4433      	add	r3, r6
 8009aa0:	6023      	str	r3, [r4, #0]
 8009aa2:	2000      	movs	r0, #0
 8009aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aa8:	462a      	mov	r2, r5
 8009aaa:	f000 fb7b 	bl	800a1a4 <_realloc_r>
 8009aae:	4606      	mov	r6, r0
 8009ab0:	2800      	cmp	r0, #0
 8009ab2:	d1e0      	bne.n	8009a76 <__ssputs_r+0x5a>
 8009ab4:	6921      	ldr	r1, [r4, #16]
 8009ab6:	4650      	mov	r0, sl
 8009ab8:	f7ff fb34 	bl	8009124 <_free_r>
 8009abc:	230c      	movs	r3, #12
 8009abe:	f8ca 3000 	str.w	r3, [sl]
 8009ac2:	89a3      	ldrh	r3, [r4, #12]
 8009ac4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ac8:	81a3      	strh	r3, [r4, #12]
 8009aca:	f04f 30ff 	mov.w	r0, #4294967295
 8009ace:	e7e9      	b.n	8009aa4 <__ssputs_r+0x88>

08009ad0 <_svfiprintf_r>:
 8009ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ad4:	4698      	mov	r8, r3
 8009ad6:	898b      	ldrh	r3, [r1, #12]
 8009ad8:	061b      	lsls	r3, r3, #24
 8009ada:	b09d      	sub	sp, #116	; 0x74
 8009adc:	4607      	mov	r7, r0
 8009ade:	460d      	mov	r5, r1
 8009ae0:	4614      	mov	r4, r2
 8009ae2:	d50e      	bpl.n	8009b02 <_svfiprintf_r+0x32>
 8009ae4:	690b      	ldr	r3, [r1, #16]
 8009ae6:	b963      	cbnz	r3, 8009b02 <_svfiprintf_r+0x32>
 8009ae8:	2140      	movs	r1, #64	; 0x40
 8009aea:	f7ff fb8f 	bl	800920c <_malloc_r>
 8009aee:	6028      	str	r0, [r5, #0]
 8009af0:	6128      	str	r0, [r5, #16]
 8009af2:	b920      	cbnz	r0, 8009afe <_svfiprintf_r+0x2e>
 8009af4:	230c      	movs	r3, #12
 8009af6:	603b      	str	r3, [r7, #0]
 8009af8:	f04f 30ff 	mov.w	r0, #4294967295
 8009afc:	e0d0      	b.n	8009ca0 <_svfiprintf_r+0x1d0>
 8009afe:	2340      	movs	r3, #64	; 0x40
 8009b00:	616b      	str	r3, [r5, #20]
 8009b02:	2300      	movs	r3, #0
 8009b04:	9309      	str	r3, [sp, #36]	; 0x24
 8009b06:	2320      	movs	r3, #32
 8009b08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b10:	2330      	movs	r3, #48	; 0x30
 8009b12:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009cb8 <_svfiprintf_r+0x1e8>
 8009b16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b1a:	f04f 0901 	mov.w	r9, #1
 8009b1e:	4623      	mov	r3, r4
 8009b20:	469a      	mov	sl, r3
 8009b22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b26:	b10a      	cbz	r2, 8009b2c <_svfiprintf_r+0x5c>
 8009b28:	2a25      	cmp	r2, #37	; 0x25
 8009b2a:	d1f9      	bne.n	8009b20 <_svfiprintf_r+0x50>
 8009b2c:	ebba 0b04 	subs.w	fp, sl, r4
 8009b30:	d00b      	beq.n	8009b4a <_svfiprintf_r+0x7a>
 8009b32:	465b      	mov	r3, fp
 8009b34:	4622      	mov	r2, r4
 8009b36:	4629      	mov	r1, r5
 8009b38:	4638      	mov	r0, r7
 8009b3a:	f7ff ff6f 	bl	8009a1c <__ssputs_r>
 8009b3e:	3001      	adds	r0, #1
 8009b40:	f000 80a9 	beq.w	8009c96 <_svfiprintf_r+0x1c6>
 8009b44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b46:	445a      	add	r2, fp
 8009b48:	9209      	str	r2, [sp, #36]	; 0x24
 8009b4a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	f000 80a1 	beq.w	8009c96 <_svfiprintf_r+0x1c6>
 8009b54:	2300      	movs	r3, #0
 8009b56:	f04f 32ff 	mov.w	r2, #4294967295
 8009b5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b5e:	f10a 0a01 	add.w	sl, sl, #1
 8009b62:	9304      	str	r3, [sp, #16]
 8009b64:	9307      	str	r3, [sp, #28]
 8009b66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b6a:	931a      	str	r3, [sp, #104]	; 0x68
 8009b6c:	4654      	mov	r4, sl
 8009b6e:	2205      	movs	r2, #5
 8009b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b74:	4850      	ldr	r0, [pc, #320]	; (8009cb8 <_svfiprintf_r+0x1e8>)
 8009b76:	f7f6 fb33 	bl	80001e0 <memchr>
 8009b7a:	9a04      	ldr	r2, [sp, #16]
 8009b7c:	b9d8      	cbnz	r0, 8009bb6 <_svfiprintf_r+0xe6>
 8009b7e:	06d0      	lsls	r0, r2, #27
 8009b80:	bf44      	itt	mi
 8009b82:	2320      	movmi	r3, #32
 8009b84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b88:	0711      	lsls	r1, r2, #28
 8009b8a:	bf44      	itt	mi
 8009b8c:	232b      	movmi	r3, #43	; 0x2b
 8009b8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b92:	f89a 3000 	ldrb.w	r3, [sl]
 8009b96:	2b2a      	cmp	r3, #42	; 0x2a
 8009b98:	d015      	beq.n	8009bc6 <_svfiprintf_r+0xf6>
 8009b9a:	9a07      	ldr	r2, [sp, #28]
 8009b9c:	4654      	mov	r4, sl
 8009b9e:	2000      	movs	r0, #0
 8009ba0:	f04f 0c0a 	mov.w	ip, #10
 8009ba4:	4621      	mov	r1, r4
 8009ba6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009baa:	3b30      	subs	r3, #48	; 0x30
 8009bac:	2b09      	cmp	r3, #9
 8009bae:	d94d      	bls.n	8009c4c <_svfiprintf_r+0x17c>
 8009bb0:	b1b0      	cbz	r0, 8009be0 <_svfiprintf_r+0x110>
 8009bb2:	9207      	str	r2, [sp, #28]
 8009bb4:	e014      	b.n	8009be0 <_svfiprintf_r+0x110>
 8009bb6:	eba0 0308 	sub.w	r3, r0, r8
 8009bba:	fa09 f303 	lsl.w	r3, r9, r3
 8009bbe:	4313      	orrs	r3, r2
 8009bc0:	9304      	str	r3, [sp, #16]
 8009bc2:	46a2      	mov	sl, r4
 8009bc4:	e7d2      	b.n	8009b6c <_svfiprintf_r+0x9c>
 8009bc6:	9b03      	ldr	r3, [sp, #12]
 8009bc8:	1d19      	adds	r1, r3, #4
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	9103      	str	r1, [sp, #12]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	bfbb      	ittet	lt
 8009bd2:	425b      	neglt	r3, r3
 8009bd4:	f042 0202 	orrlt.w	r2, r2, #2
 8009bd8:	9307      	strge	r3, [sp, #28]
 8009bda:	9307      	strlt	r3, [sp, #28]
 8009bdc:	bfb8      	it	lt
 8009bde:	9204      	strlt	r2, [sp, #16]
 8009be0:	7823      	ldrb	r3, [r4, #0]
 8009be2:	2b2e      	cmp	r3, #46	; 0x2e
 8009be4:	d10c      	bne.n	8009c00 <_svfiprintf_r+0x130>
 8009be6:	7863      	ldrb	r3, [r4, #1]
 8009be8:	2b2a      	cmp	r3, #42	; 0x2a
 8009bea:	d134      	bne.n	8009c56 <_svfiprintf_r+0x186>
 8009bec:	9b03      	ldr	r3, [sp, #12]
 8009bee:	1d1a      	adds	r2, r3, #4
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	9203      	str	r2, [sp, #12]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	bfb8      	it	lt
 8009bf8:	f04f 33ff 	movlt.w	r3, #4294967295
 8009bfc:	3402      	adds	r4, #2
 8009bfe:	9305      	str	r3, [sp, #20]
 8009c00:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009cc8 <_svfiprintf_r+0x1f8>
 8009c04:	7821      	ldrb	r1, [r4, #0]
 8009c06:	2203      	movs	r2, #3
 8009c08:	4650      	mov	r0, sl
 8009c0a:	f7f6 fae9 	bl	80001e0 <memchr>
 8009c0e:	b138      	cbz	r0, 8009c20 <_svfiprintf_r+0x150>
 8009c10:	9b04      	ldr	r3, [sp, #16]
 8009c12:	eba0 000a 	sub.w	r0, r0, sl
 8009c16:	2240      	movs	r2, #64	; 0x40
 8009c18:	4082      	lsls	r2, r0
 8009c1a:	4313      	orrs	r3, r2
 8009c1c:	3401      	adds	r4, #1
 8009c1e:	9304      	str	r3, [sp, #16]
 8009c20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c24:	4825      	ldr	r0, [pc, #148]	; (8009cbc <_svfiprintf_r+0x1ec>)
 8009c26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c2a:	2206      	movs	r2, #6
 8009c2c:	f7f6 fad8 	bl	80001e0 <memchr>
 8009c30:	2800      	cmp	r0, #0
 8009c32:	d038      	beq.n	8009ca6 <_svfiprintf_r+0x1d6>
 8009c34:	4b22      	ldr	r3, [pc, #136]	; (8009cc0 <_svfiprintf_r+0x1f0>)
 8009c36:	bb1b      	cbnz	r3, 8009c80 <_svfiprintf_r+0x1b0>
 8009c38:	9b03      	ldr	r3, [sp, #12]
 8009c3a:	3307      	adds	r3, #7
 8009c3c:	f023 0307 	bic.w	r3, r3, #7
 8009c40:	3308      	adds	r3, #8
 8009c42:	9303      	str	r3, [sp, #12]
 8009c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c46:	4433      	add	r3, r6
 8009c48:	9309      	str	r3, [sp, #36]	; 0x24
 8009c4a:	e768      	b.n	8009b1e <_svfiprintf_r+0x4e>
 8009c4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c50:	460c      	mov	r4, r1
 8009c52:	2001      	movs	r0, #1
 8009c54:	e7a6      	b.n	8009ba4 <_svfiprintf_r+0xd4>
 8009c56:	2300      	movs	r3, #0
 8009c58:	3401      	adds	r4, #1
 8009c5a:	9305      	str	r3, [sp, #20]
 8009c5c:	4619      	mov	r1, r3
 8009c5e:	f04f 0c0a 	mov.w	ip, #10
 8009c62:	4620      	mov	r0, r4
 8009c64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c68:	3a30      	subs	r2, #48	; 0x30
 8009c6a:	2a09      	cmp	r2, #9
 8009c6c:	d903      	bls.n	8009c76 <_svfiprintf_r+0x1a6>
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d0c6      	beq.n	8009c00 <_svfiprintf_r+0x130>
 8009c72:	9105      	str	r1, [sp, #20]
 8009c74:	e7c4      	b.n	8009c00 <_svfiprintf_r+0x130>
 8009c76:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c7a:	4604      	mov	r4, r0
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	e7f0      	b.n	8009c62 <_svfiprintf_r+0x192>
 8009c80:	ab03      	add	r3, sp, #12
 8009c82:	9300      	str	r3, [sp, #0]
 8009c84:	462a      	mov	r2, r5
 8009c86:	4b0f      	ldr	r3, [pc, #60]	; (8009cc4 <_svfiprintf_r+0x1f4>)
 8009c88:	a904      	add	r1, sp, #16
 8009c8a:	4638      	mov	r0, r7
 8009c8c:	f7fd fc88 	bl	80075a0 <_printf_float>
 8009c90:	1c42      	adds	r2, r0, #1
 8009c92:	4606      	mov	r6, r0
 8009c94:	d1d6      	bne.n	8009c44 <_svfiprintf_r+0x174>
 8009c96:	89ab      	ldrh	r3, [r5, #12]
 8009c98:	065b      	lsls	r3, r3, #25
 8009c9a:	f53f af2d 	bmi.w	8009af8 <_svfiprintf_r+0x28>
 8009c9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ca0:	b01d      	add	sp, #116	; 0x74
 8009ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca6:	ab03      	add	r3, sp, #12
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	462a      	mov	r2, r5
 8009cac:	4b05      	ldr	r3, [pc, #20]	; (8009cc4 <_svfiprintf_r+0x1f4>)
 8009cae:	a904      	add	r1, sp, #16
 8009cb0:	4638      	mov	r0, r7
 8009cb2:	f7fd ff19 	bl	8007ae8 <_printf_i>
 8009cb6:	e7eb      	b.n	8009c90 <_svfiprintf_r+0x1c0>
 8009cb8:	0800a73c 	.word	0x0800a73c
 8009cbc:	0800a746 	.word	0x0800a746
 8009cc0:	080075a1 	.word	0x080075a1
 8009cc4:	08009a1d 	.word	0x08009a1d
 8009cc8:	0800a742 	.word	0x0800a742

08009ccc <__sfputc_r>:
 8009ccc:	6893      	ldr	r3, [r2, #8]
 8009cce:	3b01      	subs	r3, #1
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	b410      	push	{r4}
 8009cd4:	6093      	str	r3, [r2, #8]
 8009cd6:	da08      	bge.n	8009cea <__sfputc_r+0x1e>
 8009cd8:	6994      	ldr	r4, [r2, #24]
 8009cda:	42a3      	cmp	r3, r4
 8009cdc:	db01      	blt.n	8009ce2 <__sfputc_r+0x16>
 8009cde:	290a      	cmp	r1, #10
 8009ce0:	d103      	bne.n	8009cea <__sfputc_r+0x1e>
 8009ce2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ce6:	f7fe ba7e 	b.w	80081e6 <__swbuf_r>
 8009cea:	6813      	ldr	r3, [r2, #0]
 8009cec:	1c58      	adds	r0, r3, #1
 8009cee:	6010      	str	r0, [r2, #0]
 8009cf0:	7019      	strb	r1, [r3, #0]
 8009cf2:	4608      	mov	r0, r1
 8009cf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cf8:	4770      	bx	lr

08009cfa <__sfputs_r>:
 8009cfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cfc:	4606      	mov	r6, r0
 8009cfe:	460f      	mov	r7, r1
 8009d00:	4614      	mov	r4, r2
 8009d02:	18d5      	adds	r5, r2, r3
 8009d04:	42ac      	cmp	r4, r5
 8009d06:	d101      	bne.n	8009d0c <__sfputs_r+0x12>
 8009d08:	2000      	movs	r0, #0
 8009d0a:	e007      	b.n	8009d1c <__sfputs_r+0x22>
 8009d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d10:	463a      	mov	r2, r7
 8009d12:	4630      	mov	r0, r6
 8009d14:	f7ff ffda 	bl	8009ccc <__sfputc_r>
 8009d18:	1c43      	adds	r3, r0, #1
 8009d1a:	d1f3      	bne.n	8009d04 <__sfputs_r+0xa>
 8009d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009d20 <_vfiprintf_r>:
 8009d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d24:	460d      	mov	r5, r1
 8009d26:	b09d      	sub	sp, #116	; 0x74
 8009d28:	4614      	mov	r4, r2
 8009d2a:	4698      	mov	r8, r3
 8009d2c:	4606      	mov	r6, r0
 8009d2e:	b118      	cbz	r0, 8009d38 <_vfiprintf_r+0x18>
 8009d30:	6a03      	ldr	r3, [r0, #32]
 8009d32:	b90b      	cbnz	r3, 8009d38 <_vfiprintf_r+0x18>
 8009d34:	f7fe f948 	bl	8007fc8 <__sinit>
 8009d38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d3a:	07d9      	lsls	r1, r3, #31
 8009d3c:	d405      	bmi.n	8009d4a <_vfiprintf_r+0x2a>
 8009d3e:	89ab      	ldrh	r3, [r5, #12]
 8009d40:	059a      	lsls	r2, r3, #22
 8009d42:	d402      	bmi.n	8009d4a <_vfiprintf_r+0x2a>
 8009d44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d46:	f7fe fb60 	bl	800840a <__retarget_lock_acquire_recursive>
 8009d4a:	89ab      	ldrh	r3, [r5, #12]
 8009d4c:	071b      	lsls	r3, r3, #28
 8009d4e:	d501      	bpl.n	8009d54 <_vfiprintf_r+0x34>
 8009d50:	692b      	ldr	r3, [r5, #16]
 8009d52:	b99b      	cbnz	r3, 8009d7c <_vfiprintf_r+0x5c>
 8009d54:	4629      	mov	r1, r5
 8009d56:	4630      	mov	r0, r6
 8009d58:	f7fe fa82 	bl	8008260 <__swsetup_r>
 8009d5c:	b170      	cbz	r0, 8009d7c <_vfiprintf_r+0x5c>
 8009d5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d60:	07dc      	lsls	r4, r3, #31
 8009d62:	d504      	bpl.n	8009d6e <_vfiprintf_r+0x4e>
 8009d64:	f04f 30ff 	mov.w	r0, #4294967295
 8009d68:	b01d      	add	sp, #116	; 0x74
 8009d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6e:	89ab      	ldrh	r3, [r5, #12]
 8009d70:	0598      	lsls	r0, r3, #22
 8009d72:	d4f7      	bmi.n	8009d64 <_vfiprintf_r+0x44>
 8009d74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d76:	f7fe fb49 	bl	800840c <__retarget_lock_release_recursive>
 8009d7a:	e7f3      	b.n	8009d64 <_vfiprintf_r+0x44>
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d80:	2320      	movs	r3, #32
 8009d82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d86:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d8a:	2330      	movs	r3, #48	; 0x30
 8009d8c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009f40 <_vfiprintf_r+0x220>
 8009d90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d94:	f04f 0901 	mov.w	r9, #1
 8009d98:	4623      	mov	r3, r4
 8009d9a:	469a      	mov	sl, r3
 8009d9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009da0:	b10a      	cbz	r2, 8009da6 <_vfiprintf_r+0x86>
 8009da2:	2a25      	cmp	r2, #37	; 0x25
 8009da4:	d1f9      	bne.n	8009d9a <_vfiprintf_r+0x7a>
 8009da6:	ebba 0b04 	subs.w	fp, sl, r4
 8009daa:	d00b      	beq.n	8009dc4 <_vfiprintf_r+0xa4>
 8009dac:	465b      	mov	r3, fp
 8009dae:	4622      	mov	r2, r4
 8009db0:	4629      	mov	r1, r5
 8009db2:	4630      	mov	r0, r6
 8009db4:	f7ff ffa1 	bl	8009cfa <__sfputs_r>
 8009db8:	3001      	adds	r0, #1
 8009dba:	f000 80a9 	beq.w	8009f10 <_vfiprintf_r+0x1f0>
 8009dbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009dc0:	445a      	add	r2, fp
 8009dc2:	9209      	str	r2, [sp, #36]	; 0x24
 8009dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	f000 80a1 	beq.w	8009f10 <_vfiprintf_r+0x1f0>
 8009dce:	2300      	movs	r3, #0
 8009dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8009dd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dd8:	f10a 0a01 	add.w	sl, sl, #1
 8009ddc:	9304      	str	r3, [sp, #16]
 8009dde:	9307      	str	r3, [sp, #28]
 8009de0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009de4:	931a      	str	r3, [sp, #104]	; 0x68
 8009de6:	4654      	mov	r4, sl
 8009de8:	2205      	movs	r2, #5
 8009dea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dee:	4854      	ldr	r0, [pc, #336]	; (8009f40 <_vfiprintf_r+0x220>)
 8009df0:	f7f6 f9f6 	bl	80001e0 <memchr>
 8009df4:	9a04      	ldr	r2, [sp, #16]
 8009df6:	b9d8      	cbnz	r0, 8009e30 <_vfiprintf_r+0x110>
 8009df8:	06d1      	lsls	r1, r2, #27
 8009dfa:	bf44      	itt	mi
 8009dfc:	2320      	movmi	r3, #32
 8009dfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e02:	0713      	lsls	r3, r2, #28
 8009e04:	bf44      	itt	mi
 8009e06:	232b      	movmi	r3, #43	; 0x2b
 8009e08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8009e10:	2b2a      	cmp	r3, #42	; 0x2a
 8009e12:	d015      	beq.n	8009e40 <_vfiprintf_r+0x120>
 8009e14:	9a07      	ldr	r2, [sp, #28]
 8009e16:	4654      	mov	r4, sl
 8009e18:	2000      	movs	r0, #0
 8009e1a:	f04f 0c0a 	mov.w	ip, #10
 8009e1e:	4621      	mov	r1, r4
 8009e20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e24:	3b30      	subs	r3, #48	; 0x30
 8009e26:	2b09      	cmp	r3, #9
 8009e28:	d94d      	bls.n	8009ec6 <_vfiprintf_r+0x1a6>
 8009e2a:	b1b0      	cbz	r0, 8009e5a <_vfiprintf_r+0x13a>
 8009e2c:	9207      	str	r2, [sp, #28]
 8009e2e:	e014      	b.n	8009e5a <_vfiprintf_r+0x13a>
 8009e30:	eba0 0308 	sub.w	r3, r0, r8
 8009e34:	fa09 f303 	lsl.w	r3, r9, r3
 8009e38:	4313      	orrs	r3, r2
 8009e3a:	9304      	str	r3, [sp, #16]
 8009e3c:	46a2      	mov	sl, r4
 8009e3e:	e7d2      	b.n	8009de6 <_vfiprintf_r+0xc6>
 8009e40:	9b03      	ldr	r3, [sp, #12]
 8009e42:	1d19      	adds	r1, r3, #4
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	9103      	str	r1, [sp, #12]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	bfbb      	ittet	lt
 8009e4c:	425b      	neglt	r3, r3
 8009e4e:	f042 0202 	orrlt.w	r2, r2, #2
 8009e52:	9307      	strge	r3, [sp, #28]
 8009e54:	9307      	strlt	r3, [sp, #28]
 8009e56:	bfb8      	it	lt
 8009e58:	9204      	strlt	r2, [sp, #16]
 8009e5a:	7823      	ldrb	r3, [r4, #0]
 8009e5c:	2b2e      	cmp	r3, #46	; 0x2e
 8009e5e:	d10c      	bne.n	8009e7a <_vfiprintf_r+0x15a>
 8009e60:	7863      	ldrb	r3, [r4, #1]
 8009e62:	2b2a      	cmp	r3, #42	; 0x2a
 8009e64:	d134      	bne.n	8009ed0 <_vfiprintf_r+0x1b0>
 8009e66:	9b03      	ldr	r3, [sp, #12]
 8009e68:	1d1a      	adds	r2, r3, #4
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	9203      	str	r2, [sp, #12]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	bfb8      	it	lt
 8009e72:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e76:	3402      	adds	r4, #2
 8009e78:	9305      	str	r3, [sp, #20]
 8009e7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009f50 <_vfiprintf_r+0x230>
 8009e7e:	7821      	ldrb	r1, [r4, #0]
 8009e80:	2203      	movs	r2, #3
 8009e82:	4650      	mov	r0, sl
 8009e84:	f7f6 f9ac 	bl	80001e0 <memchr>
 8009e88:	b138      	cbz	r0, 8009e9a <_vfiprintf_r+0x17a>
 8009e8a:	9b04      	ldr	r3, [sp, #16]
 8009e8c:	eba0 000a 	sub.w	r0, r0, sl
 8009e90:	2240      	movs	r2, #64	; 0x40
 8009e92:	4082      	lsls	r2, r0
 8009e94:	4313      	orrs	r3, r2
 8009e96:	3401      	adds	r4, #1
 8009e98:	9304      	str	r3, [sp, #16]
 8009e9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e9e:	4829      	ldr	r0, [pc, #164]	; (8009f44 <_vfiprintf_r+0x224>)
 8009ea0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ea4:	2206      	movs	r2, #6
 8009ea6:	f7f6 f99b 	bl	80001e0 <memchr>
 8009eaa:	2800      	cmp	r0, #0
 8009eac:	d03f      	beq.n	8009f2e <_vfiprintf_r+0x20e>
 8009eae:	4b26      	ldr	r3, [pc, #152]	; (8009f48 <_vfiprintf_r+0x228>)
 8009eb0:	bb1b      	cbnz	r3, 8009efa <_vfiprintf_r+0x1da>
 8009eb2:	9b03      	ldr	r3, [sp, #12]
 8009eb4:	3307      	adds	r3, #7
 8009eb6:	f023 0307 	bic.w	r3, r3, #7
 8009eba:	3308      	adds	r3, #8
 8009ebc:	9303      	str	r3, [sp, #12]
 8009ebe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ec0:	443b      	add	r3, r7
 8009ec2:	9309      	str	r3, [sp, #36]	; 0x24
 8009ec4:	e768      	b.n	8009d98 <_vfiprintf_r+0x78>
 8009ec6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009eca:	460c      	mov	r4, r1
 8009ecc:	2001      	movs	r0, #1
 8009ece:	e7a6      	b.n	8009e1e <_vfiprintf_r+0xfe>
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	3401      	adds	r4, #1
 8009ed4:	9305      	str	r3, [sp, #20]
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	f04f 0c0a 	mov.w	ip, #10
 8009edc:	4620      	mov	r0, r4
 8009ede:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ee2:	3a30      	subs	r2, #48	; 0x30
 8009ee4:	2a09      	cmp	r2, #9
 8009ee6:	d903      	bls.n	8009ef0 <_vfiprintf_r+0x1d0>
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d0c6      	beq.n	8009e7a <_vfiprintf_r+0x15a>
 8009eec:	9105      	str	r1, [sp, #20]
 8009eee:	e7c4      	b.n	8009e7a <_vfiprintf_r+0x15a>
 8009ef0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ef4:	4604      	mov	r4, r0
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	e7f0      	b.n	8009edc <_vfiprintf_r+0x1bc>
 8009efa:	ab03      	add	r3, sp, #12
 8009efc:	9300      	str	r3, [sp, #0]
 8009efe:	462a      	mov	r2, r5
 8009f00:	4b12      	ldr	r3, [pc, #72]	; (8009f4c <_vfiprintf_r+0x22c>)
 8009f02:	a904      	add	r1, sp, #16
 8009f04:	4630      	mov	r0, r6
 8009f06:	f7fd fb4b 	bl	80075a0 <_printf_float>
 8009f0a:	4607      	mov	r7, r0
 8009f0c:	1c78      	adds	r0, r7, #1
 8009f0e:	d1d6      	bne.n	8009ebe <_vfiprintf_r+0x19e>
 8009f10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f12:	07d9      	lsls	r1, r3, #31
 8009f14:	d405      	bmi.n	8009f22 <_vfiprintf_r+0x202>
 8009f16:	89ab      	ldrh	r3, [r5, #12]
 8009f18:	059a      	lsls	r2, r3, #22
 8009f1a:	d402      	bmi.n	8009f22 <_vfiprintf_r+0x202>
 8009f1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f1e:	f7fe fa75 	bl	800840c <__retarget_lock_release_recursive>
 8009f22:	89ab      	ldrh	r3, [r5, #12]
 8009f24:	065b      	lsls	r3, r3, #25
 8009f26:	f53f af1d 	bmi.w	8009d64 <_vfiprintf_r+0x44>
 8009f2a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f2c:	e71c      	b.n	8009d68 <_vfiprintf_r+0x48>
 8009f2e:	ab03      	add	r3, sp, #12
 8009f30:	9300      	str	r3, [sp, #0]
 8009f32:	462a      	mov	r2, r5
 8009f34:	4b05      	ldr	r3, [pc, #20]	; (8009f4c <_vfiprintf_r+0x22c>)
 8009f36:	a904      	add	r1, sp, #16
 8009f38:	4630      	mov	r0, r6
 8009f3a:	f7fd fdd5 	bl	8007ae8 <_printf_i>
 8009f3e:	e7e4      	b.n	8009f0a <_vfiprintf_r+0x1ea>
 8009f40:	0800a73c 	.word	0x0800a73c
 8009f44:	0800a746 	.word	0x0800a746
 8009f48:	080075a1 	.word	0x080075a1
 8009f4c:	08009cfb 	.word	0x08009cfb
 8009f50:	0800a742 	.word	0x0800a742

08009f54 <__swhatbuf_r>:
 8009f54:	b570      	push	{r4, r5, r6, lr}
 8009f56:	460c      	mov	r4, r1
 8009f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f5c:	2900      	cmp	r1, #0
 8009f5e:	b096      	sub	sp, #88	; 0x58
 8009f60:	4615      	mov	r5, r2
 8009f62:	461e      	mov	r6, r3
 8009f64:	da0d      	bge.n	8009f82 <__swhatbuf_r+0x2e>
 8009f66:	89a3      	ldrh	r3, [r4, #12]
 8009f68:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009f6c:	f04f 0100 	mov.w	r1, #0
 8009f70:	bf0c      	ite	eq
 8009f72:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009f76:	2340      	movne	r3, #64	; 0x40
 8009f78:	2000      	movs	r0, #0
 8009f7a:	6031      	str	r1, [r6, #0]
 8009f7c:	602b      	str	r3, [r5, #0]
 8009f7e:	b016      	add	sp, #88	; 0x58
 8009f80:	bd70      	pop	{r4, r5, r6, pc}
 8009f82:	466a      	mov	r2, sp
 8009f84:	f000 f896 	bl	800a0b4 <_fstat_r>
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	dbec      	blt.n	8009f66 <__swhatbuf_r+0x12>
 8009f8c:	9901      	ldr	r1, [sp, #4]
 8009f8e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009f92:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009f96:	4259      	negs	r1, r3
 8009f98:	4159      	adcs	r1, r3
 8009f9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f9e:	e7eb      	b.n	8009f78 <__swhatbuf_r+0x24>

08009fa0 <__smakebuf_r>:
 8009fa0:	898b      	ldrh	r3, [r1, #12]
 8009fa2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009fa4:	079d      	lsls	r5, r3, #30
 8009fa6:	4606      	mov	r6, r0
 8009fa8:	460c      	mov	r4, r1
 8009faa:	d507      	bpl.n	8009fbc <__smakebuf_r+0x1c>
 8009fac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009fb0:	6023      	str	r3, [r4, #0]
 8009fb2:	6123      	str	r3, [r4, #16]
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	6163      	str	r3, [r4, #20]
 8009fb8:	b002      	add	sp, #8
 8009fba:	bd70      	pop	{r4, r5, r6, pc}
 8009fbc:	ab01      	add	r3, sp, #4
 8009fbe:	466a      	mov	r2, sp
 8009fc0:	f7ff ffc8 	bl	8009f54 <__swhatbuf_r>
 8009fc4:	9900      	ldr	r1, [sp, #0]
 8009fc6:	4605      	mov	r5, r0
 8009fc8:	4630      	mov	r0, r6
 8009fca:	f7ff f91f 	bl	800920c <_malloc_r>
 8009fce:	b948      	cbnz	r0, 8009fe4 <__smakebuf_r+0x44>
 8009fd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fd4:	059a      	lsls	r2, r3, #22
 8009fd6:	d4ef      	bmi.n	8009fb8 <__smakebuf_r+0x18>
 8009fd8:	f023 0303 	bic.w	r3, r3, #3
 8009fdc:	f043 0302 	orr.w	r3, r3, #2
 8009fe0:	81a3      	strh	r3, [r4, #12]
 8009fe2:	e7e3      	b.n	8009fac <__smakebuf_r+0xc>
 8009fe4:	89a3      	ldrh	r3, [r4, #12]
 8009fe6:	6020      	str	r0, [r4, #0]
 8009fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fec:	81a3      	strh	r3, [r4, #12]
 8009fee:	9b00      	ldr	r3, [sp, #0]
 8009ff0:	6163      	str	r3, [r4, #20]
 8009ff2:	9b01      	ldr	r3, [sp, #4]
 8009ff4:	6120      	str	r0, [r4, #16]
 8009ff6:	b15b      	cbz	r3, 800a010 <__smakebuf_r+0x70>
 8009ff8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	f000 f86b 	bl	800a0d8 <_isatty_r>
 800a002:	b128      	cbz	r0, 800a010 <__smakebuf_r+0x70>
 800a004:	89a3      	ldrh	r3, [r4, #12]
 800a006:	f023 0303 	bic.w	r3, r3, #3
 800a00a:	f043 0301 	orr.w	r3, r3, #1
 800a00e:	81a3      	strh	r3, [r4, #12]
 800a010:	89a3      	ldrh	r3, [r4, #12]
 800a012:	431d      	orrs	r5, r3
 800a014:	81a5      	strh	r5, [r4, #12]
 800a016:	e7cf      	b.n	8009fb8 <__smakebuf_r+0x18>

0800a018 <_putc_r>:
 800a018:	b570      	push	{r4, r5, r6, lr}
 800a01a:	460d      	mov	r5, r1
 800a01c:	4614      	mov	r4, r2
 800a01e:	4606      	mov	r6, r0
 800a020:	b118      	cbz	r0, 800a02a <_putc_r+0x12>
 800a022:	6a03      	ldr	r3, [r0, #32]
 800a024:	b90b      	cbnz	r3, 800a02a <_putc_r+0x12>
 800a026:	f7fd ffcf 	bl	8007fc8 <__sinit>
 800a02a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a02c:	07d8      	lsls	r0, r3, #31
 800a02e:	d405      	bmi.n	800a03c <_putc_r+0x24>
 800a030:	89a3      	ldrh	r3, [r4, #12]
 800a032:	0599      	lsls	r1, r3, #22
 800a034:	d402      	bmi.n	800a03c <_putc_r+0x24>
 800a036:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a038:	f7fe f9e7 	bl	800840a <__retarget_lock_acquire_recursive>
 800a03c:	68a3      	ldr	r3, [r4, #8]
 800a03e:	3b01      	subs	r3, #1
 800a040:	2b00      	cmp	r3, #0
 800a042:	60a3      	str	r3, [r4, #8]
 800a044:	da05      	bge.n	800a052 <_putc_r+0x3a>
 800a046:	69a2      	ldr	r2, [r4, #24]
 800a048:	4293      	cmp	r3, r2
 800a04a:	db12      	blt.n	800a072 <_putc_r+0x5a>
 800a04c:	b2eb      	uxtb	r3, r5
 800a04e:	2b0a      	cmp	r3, #10
 800a050:	d00f      	beq.n	800a072 <_putc_r+0x5a>
 800a052:	6823      	ldr	r3, [r4, #0]
 800a054:	1c5a      	adds	r2, r3, #1
 800a056:	6022      	str	r2, [r4, #0]
 800a058:	701d      	strb	r5, [r3, #0]
 800a05a:	b2ed      	uxtb	r5, r5
 800a05c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a05e:	07da      	lsls	r2, r3, #31
 800a060:	d405      	bmi.n	800a06e <_putc_r+0x56>
 800a062:	89a3      	ldrh	r3, [r4, #12]
 800a064:	059b      	lsls	r3, r3, #22
 800a066:	d402      	bmi.n	800a06e <_putc_r+0x56>
 800a068:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a06a:	f7fe f9cf 	bl	800840c <__retarget_lock_release_recursive>
 800a06e:	4628      	mov	r0, r5
 800a070:	bd70      	pop	{r4, r5, r6, pc}
 800a072:	4629      	mov	r1, r5
 800a074:	4622      	mov	r2, r4
 800a076:	4630      	mov	r0, r6
 800a078:	f7fe f8b5 	bl	80081e6 <__swbuf_r>
 800a07c:	4605      	mov	r5, r0
 800a07e:	e7ed      	b.n	800a05c <_putc_r+0x44>

0800a080 <memmove>:
 800a080:	4288      	cmp	r0, r1
 800a082:	b510      	push	{r4, lr}
 800a084:	eb01 0402 	add.w	r4, r1, r2
 800a088:	d902      	bls.n	800a090 <memmove+0x10>
 800a08a:	4284      	cmp	r4, r0
 800a08c:	4623      	mov	r3, r4
 800a08e:	d807      	bhi.n	800a0a0 <memmove+0x20>
 800a090:	1e43      	subs	r3, r0, #1
 800a092:	42a1      	cmp	r1, r4
 800a094:	d008      	beq.n	800a0a8 <memmove+0x28>
 800a096:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a09a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a09e:	e7f8      	b.n	800a092 <memmove+0x12>
 800a0a0:	4402      	add	r2, r0
 800a0a2:	4601      	mov	r1, r0
 800a0a4:	428a      	cmp	r2, r1
 800a0a6:	d100      	bne.n	800a0aa <memmove+0x2a>
 800a0a8:	bd10      	pop	{r4, pc}
 800a0aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0b2:	e7f7      	b.n	800a0a4 <memmove+0x24>

0800a0b4 <_fstat_r>:
 800a0b4:	b538      	push	{r3, r4, r5, lr}
 800a0b6:	4d07      	ldr	r5, [pc, #28]	; (800a0d4 <_fstat_r+0x20>)
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	4604      	mov	r4, r0
 800a0bc:	4608      	mov	r0, r1
 800a0be:	4611      	mov	r1, r2
 800a0c0:	602b      	str	r3, [r5, #0]
 800a0c2:	f7f9 fd76 	bl	8003bb2 <_fstat>
 800a0c6:	1c43      	adds	r3, r0, #1
 800a0c8:	d102      	bne.n	800a0d0 <_fstat_r+0x1c>
 800a0ca:	682b      	ldr	r3, [r5, #0]
 800a0cc:	b103      	cbz	r3, 800a0d0 <_fstat_r+0x1c>
 800a0ce:	6023      	str	r3, [r4, #0]
 800a0d0:	bd38      	pop	{r3, r4, r5, pc}
 800a0d2:	bf00      	nop
 800a0d4:	20000854 	.word	0x20000854

0800a0d8 <_isatty_r>:
 800a0d8:	b538      	push	{r3, r4, r5, lr}
 800a0da:	4d06      	ldr	r5, [pc, #24]	; (800a0f4 <_isatty_r+0x1c>)
 800a0dc:	2300      	movs	r3, #0
 800a0de:	4604      	mov	r4, r0
 800a0e0:	4608      	mov	r0, r1
 800a0e2:	602b      	str	r3, [r5, #0]
 800a0e4:	f7f9 fd75 	bl	8003bd2 <_isatty>
 800a0e8:	1c43      	adds	r3, r0, #1
 800a0ea:	d102      	bne.n	800a0f2 <_isatty_r+0x1a>
 800a0ec:	682b      	ldr	r3, [r5, #0]
 800a0ee:	b103      	cbz	r3, 800a0f2 <_isatty_r+0x1a>
 800a0f0:	6023      	str	r3, [r4, #0]
 800a0f2:	bd38      	pop	{r3, r4, r5, pc}
 800a0f4:	20000854 	.word	0x20000854

0800a0f8 <_sbrk_r>:
 800a0f8:	b538      	push	{r3, r4, r5, lr}
 800a0fa:	4d06      	ldr	r5, [pc, #24]	; (800a114 <_sbrk_r+0x1c>)
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	4604      	mov	r4, r0
 800a100:	4608      	mov	r0, r1
 800a102:	602b      	str	r3, [r5, #0]
 800a104:	f7f9 fd7e 	bl	8003c04 <_sbrk>
 800a108:	1c43      	adds	r3, r0, #1
 800a10a:	d102      	bne.n	800a112 <_sbrk_r+0x1a>
 800a10c:	682b      	ldr	r3, [r5, #0]
 800a10e:	b103      	cbz	r3, 800a112 <_sbrk_r+0x1a>
 800a110:	6023      	str	r3, [r4, #0]
 800a112:	bd38      	pop	{r3, r4, r5, pc}
 800a114:	20000854 	.word	0x20000854

0800a118 <__assert_func>:
 800a118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a11a:	4614      	mov	r4, r2
 800a11c:	461a      	mov	r2, r3
 800a11e:	4b09      	ldr	r3, [pc, #36]	; (800a144 <__assert_func+0x2c>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4605      	mov	r5, r0
 800a124:	68d8      	ldr	r0, [r3, #12]
 800a126:	b14c      	cbz	r4, 800a13c <__assert_func+0x24>
 800a128:	4b07      	ldr	r3, [pc, #28]	; (800a148 <__assert_func+0x30>)
 800a12a:	9100      	str	r1, [sp, #0]
 800a12c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a130:	4906      	ldr	r1, [pc, #24]	; (800a14c <__assert_func+0x34>)
 800a132:	462b      	mov	r3, r5
 800a134:	f000 f872 	bl	800a21c <fiprintf>
 800a138:	f000 f882 	bl	800a240 <abort>
 800a13c:	4b04      	ldr	r3, [pc, #16]	; (800a150 <__assert_func+0x38>)
 800a13e:	461c      	mov	r4, r3
 800a140:	e7f3      	b.n	800a12a <__assert_func+0x12>
 800a142:	bf00      	nop
 800a144:	20000084 	.word	0x20000084
 800a148:	0800a757 	.word	0x0800a757
 800a14c:	0800a764 	.word	0x0800a764
 800a150:	0800a792 	.word	0x0800a792

0800a154 <_calloc_r>:
 800a154:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a156:	fba1 2402 	umull	r2, r4, r1, r2
 800a15a:	b94c      	cbnz	r4, 800a170 <_calloc_r+0x1c>
 800a15c:	4611      	mov	r1, r2
 800a15e:	9201      	str	r2, [sp, #4]
 800a160:	f7ff f854 	bl	800920c <_malloc_r>
 800a164:	9a01      	ldr	r2, [sp, #4]
 800a166:	4605      	mov	r5, r0
 800a168:	b930      	cbnz	r0, 800a178 <_calloc_r+0x24>
 800a16a:	4628      	mov	r0, r5
 800a16c:	b003      	add	sp, #12
 800a16e:	bd30      	pop	{r4, r5, pc}
 800a170:	220c      	movs	r2, #12
 800a172:	6002      	str	r2, [r0, #0]
 800a174:	2500      	movs	r5, #0
 800a176:	e7f8      	b.n	800a16a <_calloc_r+0x16>
 800a178:	4621      	mov	r1, r4
 800a17a:	f7fe f8c9 	bl	8008310 <memset>
 800a17e:	e7f4      	b.n	800a16a <_calloc_r+0x16>

0800a180 <__ascii_mbtowc>:
 800a180:	b082      	sub	sp, #8
 800a182:	b901      	cbnz	r1, 800a186 <__ascii_mbtowc+0x6>
 800a184:	a901      	add	r1, sp, #4
 800a186:	b142      	cbz	r2, 800a19a <__ascii_mbtowc+0x1a>
 800a188:	b14b      	cbz	r3, 800a19e <__ascii_mbtowc+0x1e>
 800a18a:	7813      	ldrb	r3, [r2, #0]
 800a18c:	600b      	str	r3, [r1, #0]
 800a18e:	7812      	ldrb	r2, [r2, #0]
 800a190:	1e10      	subs	r0, r2, #0
 800a192:	bf18      	it	ne
 800a194:	2001      	movne	r0, #1
 800a196:	b002      	add	sp, #8
 800a198:	4770      	bx	lr
 800a19a:	4610      	mov	r0, r2
 800a19c:	e7fb      	b.n	800a196 <__ascii_mbtowc+0x16>
 800a19e:	f06f 0001 	mvn.w	r0, #1
 800a1a2:	e7f8      	b.n	800a196 <__ascii_mbtowc+0x16>

0800a1a4 <_realloc_r>:
 800a1a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1a8:	4680      	mov	r8, r0
 800a1aa:	4614      	mov	r4, r2
 800a1ac:	460e      	mov	r6, r1
 800a1ae:	b921      	cbnz	r1, 800a1ba <_realloc_r+0x16>
 800a1b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1b4:	4611      	mov	r1, r2
 800a1b6:	f7ff b829 	b.w	800920c <_malloc_r>
 800a1ba:	b92a      	cbnz	r2, 800a1c8 <_realloc_r+0x24>
 800a1bc:	f7fe ffb2 	bl	8009124 <_free_r>
 800a1c0:	4625      	mov	r5, r4
 800a1c2:	4628      	mov	r0, r5
 800a1c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1c8:	f000 f841 	bl	800a24e <_malloc_usable_size_r>
 800a1cc:	4284      	cmp	r4, r0
 800a1ce:	4607      	mov	r7, r0
 800a1d0:	d802      	bhi.n	800a1d8 <_realloc_r+0x34>
 800a1d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a1d6:	d812      	bhi.n	800a1fe <_realloc_r+0x5a>
 800a1d8:	4621      	mov	r1, r4
 800a1da:	4640      	mov	r0, r8
 800a1dc:	f7ff f816 	bl	800920c <_malloc_r>
 800a1e0:	4605      	mov	r5, r0
 800a1e2:	2800      	cmp	r0, #0
 800a1e4:	d0ed      	beq.n	800a1c2 <_realloc_r+0x1e>
 800a1e6:	42bc      	cmp	r4, r7
 800a1e8:	4622      	mov	r2, r4
 800a1ea:	4631      	mov	r1, r6
 800a1ec:	bf28      	it	cs
 800a1ee:	463a      	movcs	r2, r7
 800a1f0:	f7fe f90d 	bl	800840e <memcpy>
 800a1f4:	4631      	mov	r1, r6
 800a1f6:	4640      	mov	r0, r8
 800a1f8:	f7fe ff94 	bl	8009124 <_free_r>
 800a1fc:	e7e1      	b.n	800a1c2 <_realloc_r+0x1e>
 800a1fe:	4635      	mov	r5, r6
 800a200:	e7df      	b.n	800a1c2 <_realloc_r+0x1e>

0800a202 <__ascii_wctomb>:
 800a202:	b149      	cbz	r1, 800a218 <__ascii_wctomb+0x16>
 800a204:	2aff      	cmp	r2, #255	; 0xff
 800a206:	bf85      	ittet	hi
 800a208:	238a      	movhi	r3, #138	; 0x8a
 800a20a:	6003      	strhi	r3, [r0, #0]
 800a20c:	700a      	strbls	r2, [r1, #0]
 800a20e:	f04f 30ff 	movhi.w	r0, #4294967295
 800a212:	bf98      	it	ls
 800a214:	2001      	movls	r0, #1
 800a216:	4770      	bx	lr
 800a218:	4608      	mov	r0, r1
 800a21a:	4770      	bx	lr

0800a21c <fiprintf>:
 800a21c:	b40e      	push	{r1, r2, r3}
 800a21e:	b503      	push	{r0, r1, lr}
 800a220:	4601      	mov	r1, r0
 800a222:	ab03      	add	r3, sp, #12
 800a224:	4805      	ldr	r0, [pc, #20]	; (800a23c <fiprintf+0x20>)
 800a226:	f853 2b04 	ldr.w	r2, [r3], #4
 800a22a:	6800      	ldr	r0, [r0, #0]
 800a22c:	9301      	str	r3, [sp, #4]
 800a22e:	f7ff fd77 	bl	8009d20 <_vfiprintf_r>
 800a232:	b002      	add	sp, #8
 800a234:	f85d eb04 	ldr.w	lr, [sp], #4
 800a238:	b003      	add	sp, #12
 800a23a:	4770      	bx	lr
 800a23c:	20000084 	.word	0x20000084

0800a240 <abort>:
 800a240:	b508      	push	{r3, lr}
 800a242:	2006      	movs	r0, #6
 800a244:	f000 f834 	bl	800a2b0 <raise>
 800a248:	2001      	movs	r0, #1
 800a24a:	f7f9 fc63 	bl	8003b14 <_exit>

0800a24e <_malloc_usable_size_r>:
 800a24e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a252:	1f18      	subs	r0, r3, #4
 800a254:	2b00      	cmp	r3, #0
 800a256:	bfbc      	itt	lt
 800a258:	580b      	ldrlt	r3, [r1, r0]
 800a25a:	18c0      	addlt	r0, r0, r3
 800a25c:	4770      	bx	lr

0800a25e <_raise_r>:
 800a25e:	291f      	cmp	r1, #31
 800a260:	b538      	push	{r3, r4, r5, lr}
 800a262:	4604      	mov	r4, r0
 800a264:	460d      	mov	r5, r1
 800a266:	d904      	bls.n	800a272 <_raise_r+0x14>
 800a268:	2316      	movs	r3, #22
 800a26a:	6003      	str	r3, [r0, #0]
 800a26c:	f04f 30ff 	mov.w	r0, #4294967295
 800a270:	bd38      	pop	{r3, r4, r5, pc}
 800a272:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a274:	b112      	cbz	r2, 800a27c <_raise_r+0x1e>
 800a276:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a27a:	b94b      	cbnz	r3, 800a290 <_raise_r+0x32>
 800a27c:	4620      	mov	r0, r4
 800a27e:	f000 f831 	bl	800a2e4 <_getpid_r>
 800a282:	462a      	mov	r2, r5
 800a284:	4601      	mov	r1, r0
 800a286:	4620      	mov	r0, r4
 800a288:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a28c:	f000 b818 	b.w	800a2c0 <_kill_r>
 800a290:	2b01      	cmp	r3, #1
 800a292:	d00a      	beq.n	800a2aa <_raise_r+0x4c>
 800a294:	1c59      	adds	r1, r3, #1
 800a296:	d103      	bne.n	800a2a0 <_raise_r+0x42>
 800a298:	2316      	movs	r3, #22
 800a29a:	6003      	str	r3, [r0, #0]
 800a29c:	2001      	movs	r0, #1
 800a29e:	e7e7      	b.n	800a270 <_raise_r+0x12>
 800a2a0:	2400      	movs	r4, #0
 800a2a2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a2a6:	4628      	mov	r0, r5
 800a2a8:	4798      	blx	r3
 800a2aa:	2000      	movs	r0, #0
 800a2ac:	e7e0      	b.n	800a270 <_raise_r+0x12>
	...

0800a2b0 <raise>:
 800a2b0:	4b02      	ldr	r3, [pc, #8]	; (800a2bc <raise+0xc>)
 800a2b2:	4601      	mov	r1, r0
 800a2b4:	6818      	ldr	r0, [r3, #0]
 800a2b6:	f7ff bfd2 	b.w	800a25e <_raise_r>
 800a2ba:	bf00      	nop
 800a2bc:	20000084 	.word	0x20000084

0800a2c0 <_kill_r>:
 800a2c0:	b538      	push	{r3, r4, r5, lr}
 800a2c2:	4d07      	ldr	r5, [pc, #28]	; (800a2e0 <_kill_r+0x20>)
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	4604      	mov	r4, r0
 800a2c8:	4608      	mov	r0, r1
 800a2ca:	4611      	mov	r1, r2
 800a2cc:	602b      	str	r3, [r5, #0]
 800a2ce:	f7f9 fc11 	bl	8003af4 <_kill>
 800a2d2:	1c43      	adds	r3, r0, #1
 800a2d4:	d102      	bne.n	800a2dc <_kill_r+0x1c>
 800a2d6:	682b      	ldr	r3, [r5, #0]
 800a2d8:	b103      	cbz	r3, 800a2dc <_kill_r+0x1c>
 800a2da:	6023      	str	r3, [r4, #0]
 800a2dc:	bd38      	pop	{r3, r4, r5, pc}
 800a2de:	bf00      	nop
 800a2e0:	20000854 	.word	0x20000854

0800a2e4 <_getpid_r>:
 800a2e4:	f7f9 bbfe 	b.w	8003ae4 <_getpid>

0800a2e8 <_init>:
 800a2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ea:	bf00      	nop
 800a2ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2ee:	bc08      	pop	{r3}
 800a2f0:	469e      	mov	lr, r3
 800a2f2:	4770      	bx	lr

0800a2f4 <_fini>:
 800a2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2f6:	bf00      	nop
 800a2f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2fa:	bc08      	pop	{r3}
 800a2fc:	469e      	mov	lr, r3
 800a2fe:	4770      	bx	lr
