$date
	Tue Oct 14 22:35:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tfflow_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ t $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1"
#10
1!
0"
1$
1#
#15
1"
#20
0"
0$
#25
1"
#30
0!
0"
1$
#35
1"
#40
0"
0#
#45
1"
#50
1!
0"
1#
#55
1"
#60
0!
0"
#65
1"
#70
1!
0"
