## Lab 1

<p>I copied the vhdl code from the dsd repository into https://edaplayground.com/. I used the VHDL language, as well as the GHDL compiler and EDWave to view the results. The only other notable thing was that I had to specify that the ha_tb was the 'top entity'</p>
 
![image](https://github.com/cromero2/Design6/assets/98184880/13133fd4-5689-48fb-8b5c-f6138aaaad96)
*simulation of half adder*
