var _r_e_f__m_a_t_e_r_i_a_l_s =
[
    [ "Using Registers Directly", "_i_o_d_e_f_i_n_e__o_v_e_r_v_i_e_w.html", [
      [ "Overview", "_i_o_d_e_f_i_n_e__o_v_e_r_v_i_e_w.html#IODEFINE_OVERVIEW-overview", null ],
      [ "What's in an \"iodefine\"?", "_i_o_d_e_f_i_n_e__o_v_e_r_v_i_e_w.html#IODEFINE_OVERVIEW-iodefine-contents", null ],
      [ "Where are iodefine files located?", "_i_o_d_e_f_i_n_e__o_v_e_r_v_i_e_w.html#IODEFINE_OVERVIEW-iodefine-location", null ],
      [ "Using the register definitions", "_i_o_d_e_f_i_n_e__o_v_e_r_v_i_e_w.html#IODEFINE_OVERVIEW-iodefine-use", null ],
      [ "Tips for writing hardware drivers", "_i_o_d_e_f_i_n_e__o_v_e_r_v_i_e_w.html#IODEFINE_OVERVIEW-driver-tips", null ]
    ] ],
    [ "FSP v4.0.0 FreeRTOS Stack Migration Guide", "_f_r_e_e_r_t_o_s__m_i_g_r_a_t_i_o_n.html", [
      [ "Overview", "_f_r_e_e_r_t_o_s__m_i_g_r_a_t_i_o_n.html#FREERTOS_MIGRATION-overview", null ],
      [ "Stack Migration Steps", "_f_r_e_e_r_t_o_s__m_i_g_r_a_t_i_o_n.html#FREERTOS_MIGRATION-migration-steps", null ],
      [ "List of Code Change Highlights", "_f_r_e_e_r_t_o_s__m_i_g_r_a_t_i_o_n.html#FREERTOS_MIGRATION-code-changes", null ]
    ] ],
    [ "Cortex-M85 Caches", "_c_m85__c_a_c_h_e_s.html", [
      [ "Changes", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-changes", null ],
      [ "Overview", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-overview", null ],
      [ "CM85 Cache Features", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-cm85-cache-features", null ],
      [ "RA8 Cache Background Information", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-ra8-cache-background-information", null ],
      [ "Cache Maintenance", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-cache-maintenance", null ],
      [ "Typical Cache Maintenance Scenarios", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-typical-cache-maintenance-scenarios", null ],
      [ "Cache Functions and Macros", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-cache-functions-and-macros", null ],
      [ "Cache Details", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-cache-details", null ],
      [ "Other Information", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-other-information", [
        [ "Cache ECC with FSP", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-other-information-cache-ecc-with-fsp", null ]
      ] ],
      [ "References", "_c_m85__c_a_c_h_e_s.html#CM85_CACHES-references", null ]
    ] ],
    [ "Using Ocrypto", "_u_s_i_n_g__o_c_r_y_p_t_o.html", "_u_s_i_n_g__o_c_r_y_p_t_o" ],
    [ "Linker Section Naming Guide", "_l_i_n_k_e_r__s_e_c_t_i_o_n.html", [
      [ "Overview", "_l_i_n_k_e_r__s_e_c_t_i_o_n.html#linker_section-overview", null ],
      [ "Memory Class Dictionaries", "_l_i_n_k_e_r__s_e_c_t_i_o_n.html#linker_section-memory-class", [
        [ "RAM-Resident Sections", "_l_i_n_k_e_r__s_e_c_t_i_o_n.html#linker_section-memory-class-ram", null ],
        [ "ROM-Resident Sections", "_l_i_n_k_e_r__s_e_c_t_i_o_n.html#linker_section-memory-class-rom", null ],
        [ "Summary", "_l_i_n_k_e_r__s_e_c_t_i_o_n.html#linker_section-memory-class-summary", null ]
      ] ]
    ] ]
];