<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-1775832-B1" country="EP" doc-number="1775832" kind="B1" date="20140108" family-id="37607039" file-reference-id="287182" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146589034" ucid="EP-1775832-B1"><document-id><country>EP</country><doc-number>1775832</doc-number><kind>B1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-06117200-A" is-representative="YES"><document-id mxw-id="PAPP154851226" load-source="docdb" format="epo"><country>EP</country><doc-number>06117200</doc-number><kind>A</kind><date>20060714</date><lang>EN</lang></document-id><document-id mxw-id="PAPP220035350" load-source="docdb" format="original"><country>EP</country><doc-number>06117200.3</doc-number><date>20060714</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140556217" ucid="KR-20050097449-A" load-source="docdb"><document-id format="epo"><country>KR</country><doc-number>20050097449</doc-number><kind>A</kind><date>20051017</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20130718</date></intention-to-grant-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989327418" load-source="docdb">H03F   1/02        20060101AFI20070118BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1989625520" load-source="docdb" scheme="CPC">H03F   1/0277      20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989643218" load-source="docdb" scheme="CPC">H03F   1/0222      20130101 FI20130101BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132371735" lang="DE" load-source="patent-office">Leistungsverstärker mit hohem Wirkungsgrad</invention-title><invention-title mxw-id="PT132371736" lang="EN" load-source="patent-office">High-efficiency power amplifier</invention-title><invention-title mxw-id="PT132371737" lang="FR" load-source="patent-office">Amplificateur de puissance à haut rendement</invention-title><citations><patent-citations><patcit mxw-id="PCIT370360400" load-source="docdb" ucid="WO-1999049589-A1"><document-id format="epo"><country>WO</country><doc-number>1999049589</doc-number><kind>A1</kind><date>19990930</date></document-id><sources><source name="EXA" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>HAU G ET AL: "A 20 mA quiescent current 40% PAE WCDMA HBT power amplifier module with reduced current consumption under backoff power operation", 2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM; 12-14 JUNE 2005; LONG BEACH, CA, USA, IEEE, PISCATAWAY, NJ, USA, 12 June 2005 (2005-06-12), pages 243 - 246, XP010822887, ISBN: 978-0-7803-8983-0, DOI: 10.1109/RFIC.2005.1489645</text><sources><source mxw-id="PNPL66813492" load-source="docdb" name="EXA"/></sources></nplcit><nplcit><text>SRIRATTANA N ET AL: "Linear RF CMOS power amplifier with improved efficiency and linearity in wide power levels", 2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM; 12-14 JUNE 2005; LONG BEACH, CA, USA, IEEE, PISCATAWAY, NJ, USA, 12 June 2005 (2005-06-12), pages 251 - 254, XP010823123, ISBN: 978-0-7803-8983-0, DOI: 10.1109/RFIC.2005.1489775</text><sources><source mxw-id="PNPL66813493" load-source="docdb" name="EXA"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919526858" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>KOREA ELECTRONICS TELECOMM</last-name><address><country>KR</country></address></addressbook></applicant><applicant mxw-id="PPAR919525930" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919506942" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>PARK MIN</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919531651" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>PARK, MIN</last-name></addressbook></inventor><inventor mxw-id="PPAR919025997" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>PARK, MIN</last-name><address><street>Hanbit Apt. 108-1201, Eoeun-dong, Yuseong-gu,</street><city>Daejeon</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919541961" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>CHOI YUN HO</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919526677" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>CHOI, YUN HO</last-name></addressbook></inventor><inventor mxw-id="PPAR919025998" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>CHOI, YUN HO</last-name><address><street>Geumseong Ville 304, 210-62, Shinseong-dong,</street><city>Yuseong-Gu, Daejeon</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919524816" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>PARK KYUNG HWAN</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919544285" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>PARK, KYUNG HWAN</last-name></addressbook></inventor><inventor mxw-id="PPAR919025996" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>PARK, KYUNG HWAN</last-name><address><street>Hanbit Apt. 121-602, Eoeun-dong, Yuseong-gu</street><city>Daejeon</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919538513" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>HYUN SEOK BONG</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919542253" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>HYUN, SEOK BONG</last-name></addressbook></inventor><inventor mxw-id="PPAR919026000" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>HYUN, SEOK BONG</last-name><address><street>Hanbit Apt. 112-1402, Eoeun-dong, Yuseong-gu,</street><city>Daejeon</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919520579" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>PARK SEONG SU</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919532496" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>PARK, SEONG SU</last-name></addressbook></inventor><inventor mxw-id="PPAR919025999" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>PARK, SEONG SU</last-name><address><street>Expo Apt. 306-1203, Jeonmin-dong, Yuseong-gu,</street><city>Daejeon</city><country>KR</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR919026002" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Electronics and Telecommunications Research Institute</last-name><iid>100115982</iid><address><street>161 Gajung-dong, Yusong-gu</street><city>Daejeon</city><country>KR</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR919026001" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Betten &amp; Resch</last-name><iid>100060687</iid><address><street>Theatinerstrasse 8</street><city>80333 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549899072" load-source="docdb">AT</country><country mxw-id="DS549926215" load-source="docdb">BE</country><country mxw-id="DS549790728" load-source="docdb">BG</country><country mxw-id="DS549792990" load-source="docdb">CH</country><country mxw-id="DS549890297" load-source="docdb">CY</country><country mxw-id="DS549899077" load-source="docdb">CZ</country><country mxw-id="DS549806977" load-source="docdb">DE</country><country mxw-id="DS549926216" load-source="docdb">DK</country><country mxw-id="DS549890298" load-source="docdb">EE</country><country mxw-id="DS549875151" load-source="docdb">ES</country><country mxw-id="DS549790733" load-source="docdb">FI</country><country mxw-id="DS549790734" load-source="docdb">FR</country><country mxw-id="DS549806978" load-source="docdb">GB</country><country mxw-id="DS549926217" load-source="docdb">GR</country><country mxw-id="DS549890299" load-source="docdb">HU</country><country mxw-id="DS549792991" load-source="docdb">IE</country><country mxw-id="DS549926218" load-source="docdb">IS</country><country mxw-id="DS549790735" load-source="docdb">IT</country><country mxw-id="DS549926219" load-source="docdb">LI</country><country mxw-id="DS549806979" load-source="docdb">LT</country><country mxw-id="DS549899078" load-source="docdb">LU</country><country mxw-id="DS549806980" load-source="docdb">LV</country><country mxw-id="DS549806981" load-source="docdb">MC</country><country mxw-id="DS549790736" load-source="docdb">NL</country><country mxw-id="DS549790745" load-source="docdb">PL</country><country mxw-id="DS549875152" load-source="docdb">PT</country><country mxw-id="DS549790746" load-source="docdb">RO</country><country mxw-id="DS549790747" load-source="docdb">SE</country><country mxw-id="DS549883766" load-source="docdb">SI</country><country mxw-id="DS549792992" load-source="docdb">SK</country><country mxw-id="DS549926220" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63961450" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p0001" num="0001">This application claims priority to and the benefit of Korean Patent Application No. <patcit id="pcit0001" dnum="KR200597449"><text>2005-97449, filed October 17, 2005</text></patcit>.</p><heading id="h0002">BACKGROUND</heading><heading id="h0003"><b>1. Field of the Invention</b></heading><p id="p0002" num="0002">The present invention relates to a power amplifier, and more particularly, to a power amplifier of a low-power consumption system that has linearity at peak output while increasing efficiency in a most frequently used range, and thus enabling a battery to last longer.</p><heading id="h0004"><b>2. Discussion of Related Art</b></heading><p id="p0003" num="0003">In general, mobile communication terminals, cellular phones, and non-constant envelope systems (for example, code division multiple access (CDMA), wideband-CDMA (W-CDMA), etc.), in which linearity is an important requirement, usually employ class A or class AB power amplifiers.</p><p id="p0004" num="0004">Considering current technology development trends, future portable terminals would be required to provide not only a conventional voice-oriented<!-- EPO <DP n="2"> --> service but also various additional services such as voice, Internet, moving picture, electronic signature/measurement/control, and so forth. In order to do so, it is necessary that they are equipped with a complex function and a high transfer rate; however, as such demand for complex function and high transfer rate increases, power consumption has emerged as the most important issue.</p><p id="p0005" num="0005">Therefore, producing low-power consumption components is necessary for continuously maintaining the international competitiveness of portable terminals and providing various additional services to keep up with the market.</p><p id="p0006" num="0006">Meanwhile, in a field of technology in which full-scale development is currently underway, core technology on the rise includes chip miniaturization, analog device gain improvement, leakage current prevention, multi-operating voltage and clock gating circuit design, mixed-mode communication, intelligent transmission protocol, and so forth.</p><p id="p0007" num="0007">Particularly, a power amplifier, which is an indispensable component for transmitting a signal, consumes the most power in a portable mobile communication terminal. Therefore, if a power amplifier circuit used in a mobile communication terminal and a cellular phone is manufactured in such a way that it consumes less power, the result is a low-power consumption system with multiple and complex functions. Such a system can vitalize the<!-- EPO <DP n="3"> --> mobile communication service industry and provides individuals with many daily activity functions through just one terminal. Furthermore, since multimedia communication using a terminal can proceed for a longer time, restrictions of space and time can be better overcome and the free flow of information throughout society can be enhanced.</p><p id="p0008" num="0008"><figref idrefs="f0001">FIG. 1</figref> is a schematic block diagram illustrating a conventional power amplifier.</p><p id="p0009" num="0009">Referring to <figref idrefs="f0001">FIG. 1</figref>, the conventional power amplifier comprises a high-power amplification device 1 amplifying an input radio frequency (RF) signal; a mode switch 2 determining consumption currents I<sub>1</sub> and I<sub>2</sub> of the high-power amplification device 1; and an input impedance matching circuit 3 and an output impedance matching circuit 4 for matching the input and output impedances of the high-power amplification device 1.</p><p id="p0010" num="0010">Here, a heterojunction bipolar transistor (HBT) array is mainly used for the high-power amplification device 1, which can be a bipolar junction transistor (BJT) array, field effect transistor (FET) array, and so forth.</p><p id="p0011" num="0011">In general, when an RF output power is less than a direct current (DC) consumption power, a power amplifier shows very low power efficiency. In order to solve this problem, the conventional power amplifier operates in a high-power mode and a low-power mode in which less power is consumed.<!-- EPO <DP n="4"> --></p><p id="p0012" num="0012">In the conventional power amplifier, the consumption currents I<sub>1</sub> and I<sub>2</sub> in the high-power mode and low-power mode are determined by the mode switch 2, and a supply voltage is determined to be a battery supply voltage (in cellular phones, about 3.4V to 4.2V). Therefore, power consumption is determined by supplied DC current.</p><p id="p0013" num="0013">When an RF input to the high-power amplification device 1 increases, an RF power output from the device and a consumed DC current both increase. Here, in a high-power mode of about 1W, a voltage swing range for generating the peak output power becomes the battery supply voltage, and a load impedance of about 2 to 5 Ohms is used according to a current swing range.</p><p id="p0014" num="0014">On the other hand, since the low-power mode has a low output power of about 16dBm, a high load impedance is used without considerably increasing current consumption, so that an RF voltage swing range becomes similar to a battery supply voltage range. Therefore, power efficiency can be improved.</p><p id="p0015" num="0015">In addition, in the low-power mode of about 16dBm, a load impedance at the maximum efficiency is more than about 150hms. Therefore, when the same output impedance is shared between the high-power mode and low-power mode, a consumption current at an operating point is changed by mode switching in both modes, but the peak output power should be satisfied<!-- EPO <DP n="5"> --> first. Therefore, a load impedance is designed to be appropriate for the high-power mode, so that efficiency in the low-power mode in which an RF input is less than about 16dBm is hardly more than about 10%.</p><p id="p0016" num="0016">In addition, when the consumption currents I<sub>1</sub> and I<sub>2</sub> of the high-power amplification device 1 are further reduced little-by-little, efficiency is improved; however, since plenty of non-linear elements are generated during high-power signal operation, the linearity of the power amplifier is deteriorated.</p><p id="p0017" num="0017">Consequently, there is a limit to embodying a high-efficiency power amplifier in a low-power consumption system only by changing the consumption currents I<sub>1</sub> and I<sub>2</sub> while maintaining a high degree of linearity in the high-power and low-power modes.</p><p id="p0018" num="0018"><figref idrefs="f0001">FIG. 2</figref> is a graph showing Conexant company's use rate function according to output power. When an output power use rate is as shown in <figref idrefs="f0001">FIG. 2</figref>, such as in a mobile communication terminal/cellular phone, a power amplifier operating with maximum efficiency at the peak output power has a problem in that a power-added efficiency drops in an area between about-16dBm and 16dBm that has a high use rate.</p><heading id="h0005">SUMMARY</heading><!-- EPO <DP n="6"> --><p id="p0019" num="0019"><patcit id="pcit0002" dnum="US20050030094A1"><text>US 2005/0030094 A1</text></patcit> describes a power amplification circuit includes a scalable power amplifier to produce an RF output signal at an output of the power amplification circuit, and a variable impedance circuit coupled to the output of the power amplification circuit. The scalable power amplifier includes a plurality of selectively activated amplifier elements to produce the RF output signal in accordance with a desired RF output signal power level. The power amplification circuit selectively activates individual amplifier elements by, for example reducing power or increasing power to at least one amplifier element The variable impedance circuit varies an impedance of the variable impedance circuit to dynamically load the output of the scalable power amplifier.</p><p id="p0020" num="0020"><patcit id="pcit0003" dnum="US20030222709A1"><text>US 2003/0222709 A1</text></patcit> discloses a high efficiency power amplifier comprising: an input matching unit for matching input signal; a first amplifying means for amplifying the signal outputted from the input matching unit; a second amplifying means for amplifying the signal outputted from the input matching unit; an output matching unit for performing an impedance matching the amplified signal from the first and second amplifying means and outputting the matched signal through an output terminal; a first power control path for electrically connecting between the input matching unit and the output matching unit and including the first amplifying means; a second power control path for electrically connecting between the input matching unit and the output matching unit and including the second amplifying means; a bypass path for electrically connecting between the input matching unit and the output matching unit; and a control circuit unit for selectively outputting the predetermined path control signals to the first and second amplifying means on the basis of an antennal output signal outputted and applied from a predetermined control module like an MSM (Mobile Station Modem).</p><p id="p0021" num="0021"><patcit id="pcit0004" dnum="WO9949589A"><text>WO 99/49589</text></patcit> provides a power amplifier having two output power devices and a mechanism for switching the output path between two power devices. The first output power device is designed for power efficient signal amplification at the power amplifier's highest output power level. The second power device is designed for power efficient signal amplification at the output power level, the power amplifier is most likely to operate. By switching between the two power devices according to the output power level, a high level of power efficiency can be achieved across a broad range of operating states of the power amplifier.</p><heading id="h0006">SUMMARY</heading><!-- EPO <DP n="7"> --><p id="p0022" num="0022">It is an object of the present invention to provide a power amplifier that is divided into at least two power stages, uses a non-linear amplifier for high efficiency at a low output, uses a high-linearity amplifier for linearity at a high output, and thereby consumes little power.</p><p id="p0023" num="0023">It is another object of the present invention to provide a power amplifier that has a dynamic voltage supplier to maximize efficiency improvement in a most frequently used area, increases efficiency in the most frequently used area, and thus enables a battery to last longer.</p><p id="p0024" num="0024">The present invention provides a power amplifier as defined in claim 1.<!-- EPO <DP n="8"> --></p><heading id="h0007">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p0025" num="0025">The above and other features and advantages of the present invention will become more apparent to those of ordinary skill in the art by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:</p><p id="p0026" num="0026"><figref idrefs="f0001">FIG. 1</figref> is a schematic block diagram illustrating a conventional power amplifier;</p><p id="p0027" num="0027"><figref idrefs="f0001">FIG. 2</figref> is a graph showing Conexant company's use rate function according to output power;</p><p id="p0028" num="0028"><figref idrefs="f0002">FIG. 3</figref> is a block diagram illustrating the overall structure of a power amplifier according to a first exemplary embodiment of the present invention;</p><p id="p0029" num="0029"><figref idrefs="f0003">FIG. 4</figref> is a circuit diagram illustrating a third amplifier of <figref idrefs="f0002">FIG. 3</figref> in detail;<!-- EPO <DP n="9"> --></p><p id="p0030" num="0030"><figref idrefs="f0003">FIG. 5</figref> is a circuit diagram illustrating a dynamic voltage supplier of <figref idrefs="f0002">FIG.3</figref> in detail;</p><p id="p0031" num="0031"><figref idrefs="f0004">FIG. 6</figref> is a graph of output voltage versus input power of the dynamic voltage supplier shown in <figref idrefs="f0002">FIG. 3</figref>;</p><p id="p0032" num="0032"><figref idrefs="f0004">FIG. 7</figref> is a graph of efficiency versus output power of the power amplifier according to the first exemplary embodiment of the present invention;</p><p id="p0033" num="0033"><figref idrefs="f0005">FIG. 8</figref> is a graph of an adjacent channel leakage ratio versus output power of the power amplifier according to the first exemplary embodiment of the present invention; and</p><p id="p0034" num="0034"><figref idrefs="f0006">FIG. 9</figref> is a block diagram illustrating the overall structure of a power amplifier according to a second exemplary embodiment of the present invention.</p><heading id="h0008">DETAILED DESCRIPTION</heading><p id="p0035" num="0035">Hereinafter, exemplary embodiments of the present invention will be described in detail. However, the present invention is not limited to the exemplary embodiments disclosed below, but can be implemented in various modified forms. Therefore, the present exemplary embodiment is provided for complete disclosure of the present invention and to fully inform the scope of the present invention to those of ordinary skill in the art.<!-- EPO <DP n="10"> --></p><p id="p0036" num="0036"><figref idrefs="f0002">FIG. 3</figref> is a block diagram illustrating the overall structure of a power amplifier according to a first exemplary embodiment of the present invention, <figref idrefs="f0003">FIG. 4</figref> is a circuit diagram illustrating a third amplifier of <figref idrefs="f0002">FIG. 3</figref> in detail; and <figref idrefs="f0003">FIG. 5</figref> is a circuit diagram illustrating a dynamic voltage supplier of <figref idrefs="f0002">FIG.3</figref> in detail.</p><p id="p0037" num="0037">Referring to <figref idrefs="f0002 f0003">FIGS. 3 to 5</figref>, the high-efficiency mixed-mode power amplifier according to the first exemplary embodiment of the present invention comprises an input impedance matcher 100, a first amplifier 200, a middle stage impedance matcher 300, a high-power amplifier 400, a low-power amplifier 500, an output impedance matcher 600, an amplifier controller 700, and a dynamic voltage supplier 800.</p><p id="p0038" num="0038">Here, the input impedance matcher 100 impedance-matches a radio frequency (RF) signal input from the outside and outputs the impedance-matched signal.</p><p id="p0039" num="0039">The first amplifier 200 receives and amplifies the signal output from the input impedance matcher 100.</p><p id="p0040" num="0040">The middle stage impedance matcher 300 receives the amplified signal from the first amplifier 200, and properly impedance-matches and outputs the signal.</p><p id="p0041" num="0041">The high-power amplifier 400 is a high-linearity amplifier, operates according to control of the amplifier controller 700 in a high-power<!-- EPO <DP n="11"> --> mode and in a highest power consumption range, and receives and amplifies the signal output from the middle stage impedance matcher 300.</p><p id="p0042" num="0042">Preferably, the size of the high-power amplifier 400 is larger than that of the first amplifier 200 and the low-power amplifier 500.</p><p id="p0043" num="0043">The low-power amplifier 500 is a non-linear amplifier, operates according to control of the amplifier controller 700 in a low-power mode and in a most frequently used range, is connected with the high-power amplifier 400 in parallel, and receives and amplifies the signal output from the middle stage impedance matcher 300.</p><p id="p0044" num="0044">As illustrated in <figref idrefs="f0003">FIG. 4</figref>, the low-power amplifier 500 is, for example, a class E amplifier, and includes a bias unit 510, a first transistor T1, and a class E load 520 in order to obtain a high-efficiency characteristic. The bias unit 10 is connected to the output terminal of the amplifier controller 700, and turns the low-power amplifier 500 on and off. The first transistor T1 operates according to a control signal of the amplifier controller 700. The class E load 520 is connected between the collector of the first transistor T1 and the input terminal of the output impedance matcher 600, and inputs the RF signal to the output impedance matcher 600.</p><p id="p0045" num="0045">Here, the collector of the first transistor T1 is connected to the dynamic voltage supplier 800, and the emitter of the first transistor T1 is grounded.<!-- EPO <DP n="12"> --></p><p id="p0046" num="0046">The output impedance matcher 600 impedance-matches the signal amplified by the high-power amplifier 400 or the low-power amplifier 500, and outputs the optimized signal.</p><p id="p0047" num="0047">The amplifier controller 700 controls the high-power amplifier 400 and low-power amplifier 500 by transferring the digital signal according to the high-power mode or low-power mode, applying a general digital-signal control technique.</p><p id="p0048" num="0048">To be specific, the amplifier controller 700 generates the predetermined power control signal on the basis of an antenna output signal from the outside. And then, when the amplifier controller 700 operates in the high-power mode, it controls the low-power amplifier 500 to be turned off so as not to operate and controls only the high-power amplifier 400 to be turned on so as to operate. On the other hand, when the amplifier controller 700 operates in the low-power mode, it controls the high-power amplifier 400 to be turned off and only the low-power amplifier 500 to be turned on so as to operate.</p><p id="p0049" num="0049">Therefore, in the high-power mode and in the highest power consumption range that outputs the maximum power, a desired power can be obtained while maintaining linearity. In addition, in the low-power mode and in the most frequently used range, the length of time that a portable<!-- EPO <DP n="13"> --> communication terminal or cellular phone battery lasts can be effectively extended by increasing efficiency.</p><p id="p0050" num="0050">The dynamic voltage supplier 800 is connected between the input impedance matcher 100 and the first amplifier 200 and supplies the low-power amplifier 500 with voltage in the low-power mode and in the most frequently used range. In other words, the low-power amplifier 500 is driven by the dynamic voltage supplier 800. In addition, the same effect can be obtained even if the dynamic voltage supplier 800 is connected to any point ahead of the high-power and low-powder amplifiers 400 and 500 to which the input signal is sent, such as between the first amplifier 200 and the high-power amplifier 400 or between the first amplifier 200 and the low-power amplifier 500 (not shown in <figref idrefs="f0002">FIG. 3</figref>). In other words, connected as described above, the dynamic voltage supplier 800 is affected by an input power P<sub>in</sub>, and thus smoothly performs its function.</p><p id="p0051" num="0051">As illustrated in <figref idrefs="f0003">FIG. 5</figref>, the dynamic voltage supplier 800 includes a first capacitor C1, a second transistor T2, a first resistor R1, a second capacitor C2, a third transistor T3, a second resistor R2, a third resistor R3, and a transformer 850. The first capacitor C1 is connected between an input power P<sub>in</sub> terminal and a bias voltage V<sub>bias</sub> terminal, and the second transistor T2 operates according to the input power P<sub>in</sub>. The first resistor R1 is connected between the collector of the second transistor T2 and a collector<!-- EPO <DP n="14"> --> voltage Vcc terminal. The second capacitor C2 is connected between the collector of the second transistor T2 and ground, and the third transistor T3 operates according to a collector potential of the second transistor T2. The second resistor R2 is connected between the collector of the third transistor T3 and the collector voltage Vcc terminal, and the third resistor R3 is connected between the emitter of the third transistor T3 and ground. The transformer 850 is connected between the collector of the third transistor T3 and an output voltage terminal, that is, the low-power amplifier 500. In addition, the transformer 850 is for increasing an impedance, and may further include a predetermined load 900 of which one end is connected between the transformer 850 and the low-power amplifier 500 and the other end is grounded.</p><p id="p0052" num="0052">Here, the input power P<sub>in</sub> terminal is connected between the input impedance matcher 100 and the first amplifier 200, the emitter of the second transistor T2 is grounded, and the collector of the second transistor T2 is connected with the base of the third transistor T3.</p><p id="p0053" num="0053">According to the dynamic voltage supplier 800 that is made up as set forth above, a base voltage of the third transistor T3 is reduced by a current of the second transistor T2, which increases according to the input power P<sub>in</sub>.<!-- EPO <DP n="15"> --></p><p id="p0054" num="0054">Thereupon, when the input power P<sub>in</sub> becomes greater than a predetermined value, the third transistor T3 is turned off, so that an output voltage is determined by the impedance of the second resistor R2 and the load 900.</p><p id="p0055" num="0055">In addition, when the load 900 is much larger than the resistance of the second resistor R2, the output voltage becomes almost the same as the collector voltage Vcc. And, all high-frequency elements are removed by the second capacitor C2, which is a bypass capacitor. In result, the output of the dynamic voltage supplier 800 comes to have direct current (DC) elements only.</p><p id="p0056" num="0056">Meanwhile, a point where the third transistor T3 is affected by the input power P<sub>in</sub> in the dynamic voltage supplier 800, and the inclination of the DC output voltage that increases according to the input power P<sub>in</sub>, are preferably determined by the values of the first, second and third resistors R1, R2 and R3 and the emitter dimension of the second transistor T2.</p><p id="p0057" num="0057">In the mixed-mode power amplifier made up as set forth above according to the first exemplary embodiment of the present invention, first, the RF signal input through the common input impedance matcher 100 is amplified by a predetermined level by the first amplifier 200 while passing along a power control path, is impedance-matched by the middle stage impedance matcher 300, and is output to the high-power and low-power<!-- EPO <DP n="16"> --> amplifiers 400 and 500 that respectively operate in the high-power and low-power modes.</p><p id="p0058" num="0058"><figref idrefs="f0004">FIG. 6</figref> is a graph of output voltage versus input power of the dynamic voltage supplier shown in <figref idrefs="f0002">FIG. 3</figref>.</p><p id="p0059" num="0059">When an RF output power is less than an input DC consumption power, a general power amplifier shows very low power efficiency. A power added efficiency (PAE) of the power amplifier is calculated as follows: <maths id="math0001" num=""><math display="block"><mi>PAE</mi><mfenced><mo>%</mo></mfenced><mo>=</mo><mfenced separators=""><mi>output RF power</mi><mo>-</mo><mi>input RF power</mi></mfenced><mo>/</mo><mi>input DC power</mi><mo>×</mo><mn>100.</mn></math><img id="ib0001" file="imgb0001.tif" wi="143" he="11" img-content="math" img-format="tif"/></maths></p><p id="p0060" num="0060">Here, when the input RF power and output RF power are fixed, the efficiency increases as the input DC power decreases. According to the principle described above, in the first exemplary embodiment of the present invention, the high-efficiency mixed-mode power amplifier uses the high-power amplifier 400, which is a high-linearity power amplifier, to obtain high linearity at high power, and uses the low-power amplifier 500, which is a non-linear amplifier, to obtain high efficiency at low power. The efficiency of the power amplifier can be maximized by maintaining the minimum output voltage of the dynamic voltage supplier 800 in the low-power mode.</p><p id="p0061" num="0061">When the dynamic voltage supplier 800 is not used, a DC voltage is uniformly supplied to the power amplifier regardless of variation of an input voltage, and thus the power amplifier shows a low power added efficiency.<!-- EPO <DP n="17"> --></p><p id="p0062" num="0062"><figref idrefs="f0004">FIG. 6</figref> shows output voltage versus input power when the driving voltage Vcc of the device is about 3V in the dynamic voltage supplier 800. <figref idrefs="f0004">FIG. 6</figref> indicates that the output voltage is low in the low-power mode, increases as the input power increases, that is, as the power amplifier shifts to the high-power mode, and is fixed after the input power exceeds the predetermined value.</p><p id="p0063" num="0063">Therefore, since the voltage applied to the low-power amplifier 500 is controlled to be low at the same operating voltage Vcc in the low-power mode in which the input power is low, the input DC power is reduced. Hereupon, the power added efficiency of the low-power amplifier 500 is maximized.</p><p id="p0064" num="0064"><figref idrefs="f0004">FIG. 7</figref> is a graph of efficiency versus output power of the power amplifier according to the first exemplary embodiment of the present invention.</p><p id="p0065" num="0065">Referring to <figref idrefs="f0004">FIG. 7</figref>, a linear power amplifier such as a conventional power amplifier (or a large-sized amplifier) shows a low efficiency at an output power of less than 16dBm, as represented by a dotted line.</p><p id="p0066" num="0066">However, the first exemplary embodiment of the present invention, represented by a solid line, yields improvement in efficiency in a frequently used output powder range due to the influence of the low-power<!-- EPO <DP n="18"> --> amplifier 500, which is a small-sized non-linear amplifier, and the dynamic voltage supplier 800. In other words, power added efficiency in the low-power mode can be maximized to a level similar to the efficiency corresponding to the peak output power.</p><p id="p0067" num="0067"><figref idrefs="f0005">FIG. 8</figref> is a graph of an adjacent channel leakage ratio versus output power of the power amplifier according to the first exemplary embodiment of the present invention.</p><p id="p0068" num="0068">Referring to <figref idrefs="f0005">FIG. 8</figref>, the adjacent channel leakage ratio is sufficiently far from a standard that there is no need to consider the linearity of the conventional linear amplifier (or a large-sized amplifier) in a low-output-power area.</p><p id="p0069" num="0069">However, when the first exemplary embodiment of the present invention is used, the linearity seriously deteriorates at an output power of less than 16dBm due to the low-power amplifier 500, which is a small-sized non-linear amplifier and operates in the low-power mode.</p><p id="p0070" num="0070">In general, an adjacent channel leakage ratio (ACLR) is an index indicating the linearity of a power amplifier, and is defined as the linearity standard of a power amplifier in a wideband code division multiple access (W-CDMA) method. As illustrated in <figref idrefs="f0005">FIG. 8</figref>, in the high-power mode, an ACLR standard is satisfied using the high-power amplifier 400, which is a large-sized linear amplifier. In the tow-power mode, the ACLR increases due to the low-power<!-- EPO <DP n="19"> --> amplifier 500, which is a small-sized, non-linear amplifier, but is restricted to less than required by the standard, so that linearity can be maintained.</p><p id="p0071" num="0071"><figref idrefs="f0006">FIG. 9</figref> is a block diagram illustrating the overall structure of a power amplifier according to a second exemplary embodiment of the present invention.</p><p id="p0072" num="0072">Referring to <figref idrefs="f0006">FIG. 9</figref>, the power amplifier according to the second exemplary embodiment of the present invention has a constitution similar to the first exemplary embodiment. Therefore, many aspects of the second exemplary embodiment can be understood by referring to the first exemplary embodiment.</p><p id="p0073" num="0073">The power amplifier according to the second exemplary embodiment of the present invention is different from the power amplifier according to the first exemplary embodiment in that it comprises a plurality of low-power amplifiers 500a to 500n connected in parallel.</p><p id="p0074" num="0074">As mentioned above, the power amplifier according to the second exemplary embodiment of the present invention has a plurality of low-power amplifiers 500a to 500n connected in parallel, and thereby secures a plurality of optimization points at which maximum efficiency is obtained. Therefore, the efficiency of the power amplifier is maximized, thus enabling a mobile communication terminal/cellular phone battery to last longer.<!-- EPO <DP n="20"> --></p><p id="p0075" num="0075">While the invention has been shown and described with reference to certain exemplary embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.</p><p id="p0076" num="0076">For example, while an embodiment of the power amplifier in which the first amplifier and the low-power amplifier are bipolar transistors is illustrated for easy understanding, the first and low-power amplifiers can be one or a combination of a heterojunction bipolar transistor (HBT) array, a bipolar junction transistor (BJT) array, and a field effect transistor (FET) array.</p><p id="p0077" num="0077">In addition, in <figref idrefs="f0002">FIG. 3</figref> and the description thereof, an input impedance matching block corresponding to an input impedance matching circuit according to conventional technology includes the input impedance matcher 100, one first amplifier 200, and the middle stage impedance matcher 300. However, for example, when an entire signal amplification degree needs be low, the first amplifier 200 and the middle stage impedance matcher 300 can be removed. Also, when a higher entire signal amplification degree is required, the first amplifier 200 can be a cascaded amplifier made up of a plurality of amplifier devices.</p><p id="p0078" num="0078">According to the power amplifier of the present invention described above, a power stage is divided into at least two, and a non-linear<!-- EPO <DP n="21"> --> amplifier is used for high efficiency at a low power while a high-linearity amplifier is used for linearity at a high power. In addition, a dynamic voltage supplier is included to maximize efficiency improvement in a most frequently used range, thus enabling a battery to last longer.</p><p id="p0079" num="0079">In addition, according to the present invention, a plurality of small-size non-linear amplifiers connected in parallel are included, and thus a plurality of optimization points exhibiting maximum efficiency are secured. Therefore, the efficiency of the power amplifier is maximized, and thus the available battery time of a mobile communication terminal/cellular phone can be extended.</p></description><claims mxw-id="PCLM56987090" lang="DE" load-source="patent-office"><!-- EPO <DP n="25"> --><claim id="c-de-01-0001" num="0001"><claim-text>Leistungsverstärker, umfassend:
<claim-text>einen Eingangsimpedanzanpasser (100) zum Impedanz-Anpassen eines von außen eingegebenen Signals;</claim-text>
<claim-text>einen Hochleistungsverstärker (400) und einen Niedrigleistungsverstärker (500), die parallel verbunden sind, zum Verstärken des Signals, das durch den Eingangsimpedanzanpasser (100) passiert ist;</claim-text>
<claim-text>einen Ausgangsimpedanzanpasser (600) zum Impedanz-Anpassen des durch den Hochleistungsverstärker (400) und den Niedrigleistungsverstärker (500) verstärkten Signals;</claim-text>
<claim-text>eine Verstärkersteuereinrichtung (700) zum Steuern derart, dass in einem ersten Modus der Niedrigleistungsverstärker (500) ausgeschaltet ist und nur der Hochleistungsverstärker (400) eingeschaltet ist, und zum Steuern derart, dass in einem zweiten Modus der Hochleistungsverstärker (400) ausgestaltet ist und nur der Niedrigleistungsverstärker (500) eingeschaltet ist; und</claim-text>
<claim-text><b>gekennzeichnet dadurch, dass</b> der Niedrigleistungsverstärker (500) ein nichtlinearer Verstärker ist und der Hochleistungsverstärker (400) ein linearer Verstärker ist, und durch ferner umfassend einen dynamischen Spannungsversorger (800) zum Versorgen des Niedrigleistungsverstärkers (500) mit einer variablen Leistungsversorgungsspannung in dem zweiten Modus.</claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Leistungsverstärker nach Anspruch 1, wobei der dynamische Spannungsversorger (800) die variable Leistungsversorgungsspannung entsprechend dem Leistungswert des Eingangssignals ausgibt.</claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Leistungsverstärker nach einem der Ansprüche 1 bis 2, wobei der dynamische Spannungsversorger (800) einen Eingangsanschluss aufweist, der mit einem Punkt verbunden ist, der in einem Übertragungsweg des Eingangssignals ist und vor dem Hochleistungsverstärker (400) und dem Niedrigleistungsverstärker (500) ist, und einen Ausgangsanschluss aufweist, der mit dem Leistungsversorgungsspannungsanschluss des Niedrigleistungsverstärkers (500) verbunden ist.<!-- EPO <DP n="26"> --></claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Leistungsverstärker nach einem der Ansprüche 1 bis 3, wobei der dynamische Spannungsversorger (800) beinhaltet:
<claim-text>einen Spannungsdetektionstransistorschaltkreis mit wenigstens einer Transistorvorrichtung und wenigstens einem Widerstand zum Erzeugen der Spannung entsprechend der Eingangsleistung; und</claim-text>
<claim-text>einer Hochfrequenzabfangvorrichtung (C2) zum Verhindern, dass Hochfrequenzelemente der Eingangsleistung in die variable Leistungsversorgungsspannung abgegeben werden.</claim-text></claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Leistungsverstärker nach einem der Ansprüche 1 bis 4, wobei der Niedrigleistungsverstärker (500) eine Mehrzahl von Verstärkungseinrichtungen mit jeweils unterschiedlichen Hocheffizienzbetriebsbereichen an dem Leistungswert des Eingangssignals beinhaltet.</claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>Leistungsverstärker nach einem der Ansprüche 1 bis 5, wobei der Hochleistungsverstärker (400) und der Niedeigleistungsverstärker (500) eine von einer Bipolartransistoranordnung mit Hetcroübergang (heterojunction bipolar transistor (HBT) array), einer Bipolartransistoranordnung (bipolar junction transistor (BJT) array), und einer Feldeffekttransistoranordnung (field effect transistor (FET) array) beinhaltet.</claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>Leistungsverstärker nach Anspruch 1, wobei eine Ausgangsspannung des dynamischen Spannungsversorgers einen höheren Wert in dem ersten Modus aufweist als in dem zweiten Modus.</claim-text></claim><claim id="c-de-01-0008" num="0008"><claim-text>Leistungsverstärker nach Anspruch 1, wobei der dynamische Spannungsversorger umfasst:
<claim-text>einen Eingangsleistungs(Pin)-Anschluss, der mit dem Eingangsilnpedanzanpasser (100) verbunden ist;</claim-text>
<claim-text>einen Ausgangsspannungsanschluss, der mit dem Niedrigleistungsverstärker (500) verbunden ist;<!-- EPO <DP n="27"> --></claim-text>
<claim-text>eine erste Kapazität (C1), die zwischen einem Eingangsleistungs(Pin)-Anschluss und einem Vorspannungs(Vbias)-Anschluss verbunden ist;</claim-text>
<claim-text>einen zweiten Transistor (T2), der dazu ausgelegt ist, entsprechend der Eingangsleistung (Pin) zu arbeiten und in einer common-emitter-Anordnung angeordnet ist;</claim-text>
<claim-text>einem ersten Widerstand (R1), der zwischen dem Kollektor des zweiten Transistors (T2) und einem Kollektorspannungs(Vcc)-Anschluss verbunden ist;</claim-text>
<claim-text>eine zweite Kapazität (C2), die zwischen dem Kollektor des zweiten Transistors (T2) und Masse verbunden ist;</claim-text>
<claim-text>einen dritten Transistor (T3), der entsprechend einem Kollektorpotential des zweiten Transistors (T2) arbeitet;</claim-text>
<claim-text>einen zweiten Widerstand (R2), der zwischen dem Kollektor des dritten Transistors (T3) und dem Kollektorspannungs(Vcc)-Anschluss verbunden ist;</claim-text>
<claim-text>einen dritten Widerstand (R3), der zwischen dem Emitter des dritten Transistors (T3) und Masse verbunden ist; und</claim-text>
<claim-text>einen Transformator (850), der zwischen dem Kollektor des dritten Transistors (T3) und einem Ausgangsspannungsanschluss verbunden ist.</claim-text></claim-text></claim></claims><claims mxw-id="PCLM56987091" lang="EN" load-source="patent-office"><!-- EPO <DP n="22"> --><claim id="c-en-01-0001" num="0001"><claim-text>A power amplifier comprising:
<claim-text>an input impedance matcher(100) for impedance-matching a signal input from the outside;</claim-text>
<claim-text>a high-power amplifier(400) and a low-power amplifier(500) connected in parallel for amplifying the signal having passed through the input impedance matcher(100);</claim-text>
<claim-text>an output impedance matcher(600) for impedance-matching the signal amplified by the high-power amplifier(400) and low-power amplifier(500);</claim-text>
<claim-text>an amplifier controller(700) for controlling the low-power amplifier(500) to be turned off and only the high-power amplifier(400) to be turned on in a first mode and controlling the high-power amplifier(400) to be turned off and only the low-power amplifier 500 to be turned on in a second mode; and</claim-text>
<claim-text><b>characterized by</b> the low-power amplifier(500) being a non-linear amplifier and the high-power amplifier(400) being a linear amplifier and by further comprising a dynamic voltage supplier(800) for supplying the low-power amplifier(500) with a variable power supply voltage in the second mode.</claim-text></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>The power amplifier according to claim 1 wherein the dynamic voltage supplier (800) outputs the variable power supply voltage corresponding to the power level of the input signal.</claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>The power amplifier according to one of claims 1 to 2, wherein the dynamic voltage supplier(800) has an input terminal connected to one point that is in a transmission path of the input signal and is ahead of the high-power amplifier(400) and the low-power amplifier(500), and has an output terminal connected to the power supply voltage terminal of the low-power amplifier(500).</claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>The power amplifier according to one of claims 1 to 3, wherein the dynamic voltage supplier (800) includes:
<claim-text>a voltage detection transistor circuit having at least one transistor device and at least one resistor to generate the voltage according to the input power; and<!-- EPO <DP n="23"> --></claim-text>
<claim-text>a high-frequency interception device(C2) for preventing high-frequency elements of the input power from being delivered in the variable power supply voltage.</claim-text></claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>The power amplifier according to one of claims 1 to 4, wherein the low-power amplifier (500) includes a plurality of amplification devices respectively having different high-efficiency operation ranges at the power level of the input signal.</claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>The power amplifier according to one of claims 1 to 5, wherein the high-power amplifier(400) and the low-power amplifier(500) include one of a heterojunction bipolar transistor (HBT) array, a bipolar junction transistor (BJT) array, and a field effect transistor (FET) array.</claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>The power amplifier according to claim 1, wherein an output voltage of the dynamic voltage supplier has higher value in the first mode than in the second mode.</claim-text></claim><claim id="c-en-01-0008" num="0008"><claim-text>The power amplifier according to claim 1 wherein the dynamic voltage supplier (800) comprises:
<claim-text>an input power(Pin) terminal connected to the input impedance matcher(100);</claim-text>
<claim-text>an output voltage terminal connected to the low-power amplifier(500);</claim-text>
<claim-text>a first capacitor(C1) connected between an input power(Pin) terminal and a bias voltage(Vbias) terminal;</claim-text>
<claim-text>a second transistor(T2) is adapted to operate according to the input power(Pin) and is arranged in a common-emitter configuration;</claim-text>
<claim-text>a first resistor(R1) connected between the collector of the second transistor(T2) and a collector voltage(Vcc) terminal:
<claim-text>a second capacitor(C2) connected between the collector of the second transistor(T2) and ground;</claim-text>
<claim-text>a third transistor(T3) operates according to a collector potential of the second transistor(T2);</claim-text>
<claim-text>a second resistor(R2) connected between the collector of the third transistor(T3) and the collector voltage(Vcc) terminal;<!-- EPO <DP n="24"> --></claim-text>
<claim-text>a third resistor(R3) connected between the emitter of the third transistor(T3) and ground; and</claim-text>
<claim-text>a transformer(850) connected between the collector of the third transistor(T3) and an output voltage terminal.</claim-text></claim-text></claim-text></claim></claims><claims mxw-id="PCLM56987092" lang="FR" load-source="patent-office"><!-- EPO <DP n="28"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Amplificateur de puissance comprenant :
<claim-text>un adaptateur d'impédance d'entrée (100) pour adapter l'impédance pour un signal entré depuis l'extérieur,</claim-text>
<claim-text>un amplificateur à haute puissance (400) et un amplificateur à basse puissance (500) reliés en parallèle pour amplifier le signal ayant traversé l'adaptateur d'impédance d'entrée (100),</claim-text>
<claim-text>un adaptateur d'impédance de sortie (600) pour adapter l'impédance pour le signal amplifié par l'amplificateur à haute puissance (400) et l'amplificateur à basse puissance (500),</claim-text>
<claim-text>un dispositif de commande d'amplificateur (700) pour commander l'amplificateur à basse puissance (500) pour être mis hors tension et uniquement l'amplificateur à haute puissance (400) pour être mis sous tension dans un premier mode et commander l'amplificateur à haute puissance (400) pour être mis hors tension et uniquement l'amplificateur à basse puissance (500) pour être mis sous tension dans un second mode, et</claim-text>
<claim-text><b>caractérisé par le fait que</b> l'amplificateur à basse puissance (500) est un amplificateur non linéaire et l'amplificateur à haute puissance (400) est un amplificateur linéaire et <b>par le fait qu'</b>il comprend en outre un fournisseur de tension dynamique (800) pour fournir à l'amplificateur à basse puissance (500) une tension d'alimentation à puissance variable dans le second mode.</claim-text><!-- EPO <DP n="29"> --></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Amplificateur de puissance selon la revendication 1, dans lequel le fournisseur de tension dynamique (800) délivre en sortie la tension d'alimentation à puissance variable correspondant au niveau de puissance du signal d'entrée.</claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Amplificateur de puissance selon l'une des revendications 1 à 2, dans lequel le fournisseur de tension dynamique (800) a une borne d'entrée reliée à un point qui est dans un trajet de transmission du signal d'entrée et est à l'avant de l'amplificateur à haute puissance (400) et de l'amplificateur à basse puissance (500), et a une borne de sortie reliée à la borne de tension d'alimentation de puissance de l'amplificateur à basse puissance (500).</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Amplificateur de puissance selon l'une de revendications 1 à 3, dans lequel le fournisseur de tension dynamique (800) inclut :
<claim-text>un circuit de transistor de détection de tension ayant au moins dispositif de transistor et au moins une résistance pour générer la tension conformément à la puissance d'entrée, et</claim-text>
<claim-text>un dispositif d'interception à haute fréquence (C2) pour empêcher des éléments à haute fréquence de la puissance d'entrée d'être délivrés dans la tension d'alimentation à puissance variable.</claim-text></claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Amplificateur de puissance selon l'une des revendications 1 à 4, dans lequel l'amplificateur à basse puissance (500) inclut une pluralité de dispositifs d'amplification ayant respectivement<!-- EPO <DP n="30"> --> différentes plages de fonctionnement à efficacité élevée au niveau de puissance du signal d'entrée.</claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>Amplificateur de puissance selon l'une des revendications 1 à 5, dans lequel l'amplificateur à haute puissance (400) et amplificateur à basse puissance (500) incluent l'un parmi un réseau de transistors bipolaires à hétérojonction (HBT), un réseau de transistors bipolaires à jonction (BJT), et un réseau de transistors à effet de champ (FET).</claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>Amplificateur de puissance selon la revendication 1, dans lequel une tension de sortie du fournisseur de tension dynamique a une valeur plus élevée dans le premier mode que dans le second mode.</claim-text></claim><claim id="c-fr-01-0008" num="0008"><claim-text>Amplificateur de puissance selon la revendication 1, dans lequel le fournisseur de tension dynamique (800) comprend :
<claim-text>une borne de puissance d'entrée (Pin) reliée à l'adaptateur d'impédance d'entrée (100),</claim-text>
<claim-text>une borne de tension de sortie reliée à l'amplificateur à basse puissance (500),</claim-text>
<claim-text>un premier condensateur (C1) relié entre une borne de puissance d'entrée (Pin) et une borne de tension de polarisation (Vbias),</claim-text>
<claim-text>un deuxième transistor (T2) est adapté pour fonctionner conformément à la puissance d'entrée (Pin) et est agencé dans une configuration d'émetteur commun,</claim-text>
<claim-text>une première résistance (R1) reliée entre le collecteur du deuxième transistor (T2) et une borne de tension de collecteur (Vcc),<!-- EPO <DP n="31"> --></claim-text>
<claim-text>un second condensateur (C2) relié entre le collecteur du deuxième transistor (T2) et la masse,</claim-text>
<claim-text>un troisième transistor (T3) fonctionne conformément à un potentiel de collecteur du deuxième transistor (T2),</claim-text>
<claim-text>une deuxième résistance (R2) reliée entre le collecteur du troisième transistor (T3) et la borne de tension de collecteur (Vcc),</claim-text>
<claim-text>une troisième résistance (R3) reliée entre l'émetteur du troisième transistor (T3) et la masse, et</claim-text>
<claim-text>un transformateur (850) relié entre le collecteur du troisième transistor (T3) et une borne de tension de sortie.</claim-text></claim-text></claim></claims><drawings mxw-id="PDW16672647" load-source="patent-office"><!-- EPO <DP n="32"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="157" he="227" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="33"> --><figure id="f0002" num="3"><img id="if0002" file="imgf0002.tif" wi="132" he="211" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="34"> --><figure id="f0003" num="4,5"><img id="if0003" file="imgf0003.tif" wi="142" he="226" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="35"> --><figure id="f0004" num="6,7"><img id="if0004" file="imgf0004.tif" wi="149" he="232" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="36"> --><figure id="f0005" num="8"><img id="if0005" file="imgf0005.tif" wi="138" he="133" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="37"> --><figure id="f0006" num="9"><img id="if0006" file="imgf0006.tif" wi="155" he="215" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
