
centos-preinstalled/sg_unmap:     file format elf32-littlearm


Disassembly of section .init:

00010924 <_init@@Base>:
   10924:	push	{r3, lr}
   10928:	bl	11838 <strspn@plt+0xe04>
   1092c:	pop	{r3, pc}

Disassembly of section .plt:

00010930 <fgets@plt-0x14>:
   10930:	push	{lr}		; (str lr, [sp, #-4]!)
   10934:	ldr	lr, [pc, #4]	; 10940 <_init@@Base+0x1c>
   10938:	add	lr, pc, lr
   1093c:	ldr	pc, [lr, #8]!
   10940:	andeq	r2, r1, r0, asr #13

00010944 <fgets@plt>:
   10944:	add	ip, pc, #0, 12
   10948:	add	ip, ip, #73728	; 0x12000
   1094c:	ldr	pc, [ip, #1728]!	; 0x6c0

00010950 <__memset_chk@plt>:
   10950:	add	ip, pc, #0, 12
   10954:	add	ip, ip, #73728	; 0x12000
   10958:	ldr	pc, [ip, #1720]!	; 0x6b8

0001095c <sg_cmds_close_device@plt>:
   1095c:	add	ip, pc, #0, 12
   10960:	add	ip, ip, #73728	; 0x12000
   10964:	ldr	pc, [ip, #1712]!	; 0x6b0

00010968 <sg_ll_unmap_v2@plt>:
   10968:	add	ip, pc, #0, 12
   1096c:	add	ip, ip, #73728	; 0x12000
   10970:	ldr	pc, [ip, #1704]!	; 0x6a8

00010974 <__stack_chk_fail@plt>:
   10974:	add	ip, pc, #0, 12
   10978:	add	ip, ip, #73728	; 0x12000
   1097c:	ldr	pc, [ip, #1696]!	; 0x6a0

00010980 <fwrite@plt>:
   10980:	add	ip, pc, #0, 12
   10984:	add	ip, ip, #73728	; 0x12000
   10988:	ldr	pc, [ip, #1688]!	; 0x698

0001098c <__libc_start_main@plt>:
   1098c:	add	ip, pc, #0, 12
   10990:	add	ip, ip, #73728	; 0x12000
   10994:	ldr	pc, [ip, #1680]!	; 0x690

00010998 <__ctype_toupper_loc@plt>:
   10998:	add	ip, pc, #0, 12
   1099c:	add	ip, ip, #73728	; 0x12000
   109a0:	ldr	pc, [ip, #1672]!	; 0x688

000109a4 <__gmon_start__@plt>:
   109a4:	add	ip, pc, #0, 12
   109a8:	add	ip, ip, #73728	; 0x12000
   109ac:	ldr	pc, [ip, #1664]!	; 0x680

000109b0 <getopt_long@plt>:
   109b0:	add	ip, pc, #0, 12
   109b4:	add	ip, ip, #73728	; 0x12000
   109b8:	ldr	pc, [ip, #1656]!	; 0x678

000109bc <strlen@plt>:
   109bc:	add	ip, pc, #0, 12
   109c0:	add	ip, ip, #73728	; 0x12000
   109c4:	ldr	pc, [ip, #1648]!	; 0x670

000109c8 <strchr@plt>:
   109c8:	add	ip, pc, #0, 12
   109cc:	add	ip, ip, #73728	; 0x12000
   109d0:	ldr	pc, [ip, #1640]!	; 0x668

000109d4 <__isoc99_sscanf@plt>:
   109d4:	add	ip, pc, #0, 12
   109d8:	add	ip, ip, #73728	; 0x12000
   109dc:	ldr	pc, [ip, #1632]!	; 0x660

000109e0 <memset@plt>:
   109e0:	add	ip, pc, #0, 12
   109e4:	add	ip, ip, #73728	; 0x12000
   109e8:	ldr	pc, [ip, #1624]!	; 0x658

000109ec <__fprintf_chk@plt>:
   109ec:	add	ip, pc, #0, 12
   109f0:	add	ip, ip, #73728	; 0x12000
   109f4:	ldr	pc, [ip, #1616]!	; 0x650

000109f8 <safe_strerror@plt>:
   109f8:	add	ip, pc, #0, 12
   109fc:	add	ip, ip, #73728	; 0x12000
   10a00:	ldr	pc, [ip, #1608]!	; 0x648

00010a04 <fopen64@plt>:
   10a04:	add	ip, pc, #0, 12
   10a08:	add	ip, ip, #73728	; 0x12000
   10a0c:	ldr	pc, [ip, #1600]!	; 0x640

00010a10 <sg_get_num@plt>:
   10a10:	add	ip, pc, #0, 12
   10a14:	add	ip, ip, #73728	; 0x12000
   10a18:	ldr	pc, [ip, #1592]!	; 0x638

00010a1c <sg_cmds_open_device@plt>:
   10a1c:	add	ip, pc, #0, 12
   10a20:	add	ip, ip, #73728	; 0x12000
   10a24:	ldr	pc, [ip, #1584]!	; 0x630

00010a28 <abort@plt>:
   10a28:	add	ip, pc, #0, 12
   10a2c:	add	ip, ip, #73728	; 0x12000
   10a30:	ldr	pc, [ip, #1576]!	; 0x628

00010a34 <strspn@plt>:
   10a34:	add	ip, pc, #0, 12
   10a38:	add	ip, ip, #73728	; 0x12000
   10a3c:	ldr	pc, [ip, #1568]!	; 0x620

Disassembly of section .text:

00010a40 <.text>:
   10a40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10a44:	movw	fp, #12552	; 0x3108
   10a48:	movt	fp, #2
   10a4c:	sub	sp, sp, #3648	; 0xe40
   10a50:	sub	sp, sp, #12
   10a54:	mov	r4, #0
   10a58:	ldr	r3, [fp]
   10a5c:	movw	r5, #12576	; 0x3120
   10a60:	add	r8, sp, #52	; 0x34
   10a64:	movt	r5, #2
   10a68:	mov	r6, r0
   10a6c:	mov	r7, r1
   10a70:	mov	sl, r4
   10a74:	mov	r9, r4
   10a78:	add	r2, sp, #48	; 0x30
   10a7c:	mov	lr, #60	; 0x3c
   10a80:	str	r2, [sp, #36]	; 0x24
   10a84:	str	r4, [sp, #20]
   10a88:	str	r4, [sp, #32]
   10a8c:	str	r4, [sp, #24]
   10a90:	str	lr, [sp, #28]
   10a94:	str	r3, [sp, #3652]	; 0xe44
   10a98:	str	r8, [sp]
   10a9c:	movw	r2, #6840	; 0x1ab8
   10aa0:	movw	r3, #12392	; 0x3068
   10aa4:	movt	r2, #1
   10aa8:	movt	r3, #2
   10aac:	mov	r0, r6
   10ab0:	mov	r1, r7
   10ab4:	mov	ip, #0
   10ab8:	str	ip, [sp, #52]	; 0x34
   10abc:	bl	109b0 <getopt_long@plt>
   10ac0:	cmn	r0, #1
   10ac4:	beq	10d10 <strspn@plt+0x2dc>
   10ac8:	sub	r3, r0, #63	; 0x3f
   10acc:	cmp	r3, #55	; 0x37
   10ad0:	ldrls	pc, [pc, r3, lsl #2]
   10ad4:	b	10cd0 <strspn@plt+0x29c>
   10ad8:	andeq	r0, r1, r8, lsr #25
   10adc:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10ae0:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10ae4:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10ae8:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10aec:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10af0:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10af4:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10af8:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10afc:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b00:	muleq	r1, ip, ip
   10b04:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b08:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b0c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b10:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b14:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b18:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b1c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b20:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b24:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b28:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b2c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b30:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b34:	andeq	r0, r1, r4, asr ip
   10b38:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b3c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b40:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b44:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b48:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b4c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b50:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b54:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b58:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b5c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b60:	andeq	r0, r1, r4, asr #24
   10b64:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b68:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b6c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b70:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b74:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b78:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b7c:	andeq	r0, r1, r8, lsr #25
   10b80:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b84:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b88:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b8c:	andeq	r0, r1, r8, ror #23
   10b90:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b94:	andeq	r0, r1, r0, ror #23
   10b98:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b9c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10ba0:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10ba4:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10ba8:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10bac:	andeq	r0, r1, r0, asr #23
   10bb0:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10bb4:			; <UNDEFINED> instruction: 0x00010bb8
   10bb8:	add	r4, r4, #1
   10bbc:	b	10a98 <strspn@plt+0x64>
   10bc0:	ldr	r0, [r5]
   10bc4:	bl	10a10 <sg_get_num@plt>
   10bc8:	cmp	r0, #0
   10bcc:	str	r0, [sp, #28]
   10bd0:	blt	112cc <strspn@plt+0x898>
   10bd4:	moveq	r3, #60	; 0x3c
   10bd8:	streq	r3, [sp, #28]
   10bdc:	b	10a98 <strspn@plt+0x64>
   10be0:	ldr	sl, [r5]
   10be4:	b	10a98 <strspn@plt+0x64>
   10be8:	ldr	r9, [r5]
   10bec:	b	10a98 <strspn@plt+0x64>
   10bf0:	movw	r1, #6856	; 0x1ac8
   10bf4:	ldr	r0, [r5]
   10bf8:	movt	r1, #1
   10bfc:	ldr	r2, [sp, #36]	; 0x24
   10c00:	bl	109d4 <__isoc99_sscanf@plt>
   10c04:	cmp	r0, #1
   10c08:	bne	10c1c <strspn@plt+0x1e8>
   10c0c:	ldr	r1, [sp, #48]	; 0x30
   10c10:	cmp	r1, #31
   10c14:	str	r1, [sp, #24]
   10c18:	bhi	10a98 <strspn@plt+0x64>
   10c1c:	movw	r3, #12564	; 0x3114
   10c20:	movt	r3, #2
   10c24:	mov	r1, #1
   10c28:	movw	r0, #6860	; 0x1acc
   10c2c:	ldr	r3, [r3]
   10c30:	mov	r2, #38	; 0x26
   10c34:	movt	r0, #1
   10c38:	mov	r4, r1
   10c3c:	bl	10980 <fwrite@plt>
   10c40:	b	10c7c <strspn@plt+0x248>
   10c44:	ldr	r0, [sp, #20]
   10c48:	add	r0, r0, #1
   10c4c:	str	r0, [sp, #20]
   10c50:	b	10a98 <strspn@plt+0x64>
   10c54:	movw	r1, #12564	; 0x3114
   10c58:	movt	r1, #2
   10c5c:	movw	r2, #8048	; 0x1f70
   10c60:	movw	r3, #8064	; 0x1f80
   10c64:	ldr	r0, [r1]
   10c68:	movt	r2, #1
   10c6c:	movt	r3, #1
   10c70:	mov	r1, #1
   10c74:	bl	109ec <__fprintf_chk@plt>
   10c78:	mov	r4, #0
   10c7c:	ldr	r2, [sp, #3652]	; 0xe44
   10c80:	mov	r0, r4
   10c84:	ldr	r3, [fp]
   10c88:	cmp	r2, r3
   10c8c:	bne	11690 <strspn@plt+0xc5c>
   10c90:	add	sp, sp, #3648	; 0xe40
   10c94:	add	sp, sp, #12
   10c98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10c9c:	ldr	r2, [r5]
   10ca0:	str	r2, [sp, #32]
   10ca4:	b	10a98 <strspn@plt+0x64>
   10ca8:	movw	r3, #12564	; 0x3114
   10cac:	movt	r3, #2
   10cb0:	movw	r0, #6900	; 0x1af4
   10cb4:	mov	r1, #1
   10cb8:	ldr	r3, [r3]
   10cbc:	movw	r2, #1113	; 0x459
   10cc0:	movt	r0, #1
   10cc4:	mov	r4, #0
   10cc8:	bl	10980 <fwrite@plt>
   10ccc:	b	10c7c <strspn@plt+0x248>
   10cd0:	movw	r5, #12564	; 0x3114
   10cd4:	movt	r5, #2
   10cd8:	mov	r3, r0
   10cdc:	movw	r2, #8080	; 0x1f90
   10ce0:	mov	r1, #1
   10ce4:	ldr	r0, [r5]
   10ce8:	movt	r2, #1
   10cec:	mov	r4, r1
   10cf0:	bl	109ec <__fprintf_chk@plt>
   10cf4:	ldr	r3, [r5]
   10cf8:	movw	r0, #6900	; 0x1af4
   10cfc:	mov	r1, r4
   10d00:	movw	r2, #1113	; 0x459
   10d04:	movt	r0, #1
   10d08:	bl	10980 <fwrite@plt>
   10d0c:	b	10c7c <strspn@plt+0x248>
   10d10:	movw	r5, #12560	; 0x3110
   10d14:	movt	r5, #2
   10d18:	str	sl, [sp, #40]	; 0x28
   10d1c:	mov	r8, r9
   10d20:	ldr	r2, [r5]
   10d24:	cmp	r6, r2
   10d28:	ble	10da0 <strspn@plt+0x36c>
   10d2c:	add	r3, r2, #1
   10d30:	ldr	r2, [r7, r2, lsl #2]
   10d34:	cmp	r6, r3
   10d38:	str	r3, [r5]
   10d3c:	str	r2, [sp, #36]	; 0x24
   10d40:	ble	10dc8 <strspn@plt+0x394>
   10d44:	movw	r4, #12564	; 0x3114
   10d48:	movt	r4, #2
   10d4c:	ldr	r3, [r7, r3, lsl #2]
   10d50:	movw	r2, #8140	; 0x1fcc
   10d54:	ldr	r0, [r4]
   10d58:	movt	r2, #1
   10d5c:	mov	r1, #1
   10d60:	movw	r8, #12564	; 0x3114
   10d64:	bl	109ec <__fprintf_chk@plt>
   10d68:	ldr	r3, [r5]
   10d6c:	movt	r8, #2
   10d70:	add	r3, r3, #1
   10d74:	str	r3, [r5]
   10d78:	cmp	r6, r3
   10d7c:	bgt	10d4c <strspn@plt+0x318>
   10d80:	ldr	r3, [r8]
   10d84:	mov	r1, #1
   10d88:	movw	r0, #6900	; 0x1af4
   10d8c:	movw	r2, #1113	; 0x459
   10d90:	movt	r0, #1
   10d94:	mov	r4, r1
   10d98:	bl	10980 <fwrite@plt>
   10d9c:	b	10c7c <strspn@plt+0x248>
   10da0:	movw	r5, #12564	; 0x3114
   10da4:	movt	r5, #2
   10da8:	movw	r0, #8116	; 0x1fb4
   10dac:	movt	r0, #1
   10db0:	ldr	r3, [r5]
   10db4:	mov	r1, #1
   10db8:	mov	r2, #21
   10dbc:	mov	r4, r1
   10dc0:	bl	10980 <fwrite@plt>
   10dc4:	b	10cf4 <strspn@plt+0x2c0>
   10dc8:	ldr	lr, [sp, #36]	; 0x24
   10dcc:	cmp	lr, #0
   10dd0:	beq	10da0 <strspn@plt+0x36c>
   10dd4:	ldr	r0, [sp, #32]
   10dd8:	cmp	r0, #0
   10ddc:	beq	11220 <strspn@plt+0x7ec>
   10de0:	cmp	r9, #0
   10de4:	cmpeq	sl, #0
   10de8:	bne	112ac <strspn@plt+0x878>
   10dec:	mov	r1, #0
   10df0:	mov	r2, #1024	; 0x400
   10df4:	add	r0, sp, #568	; 0x238
   10df8:	bl	109e0 <memset@plt>
   10dfc:	add	r0, sp, #56	; 0x38
   10e00:	mov	r1, #0
   10e04:	mov	r2, #512	; 0x200
   10e08:	bl	109e0 <memset@plt>
   10e0c:	cmp	sl, #0
   10e10:	cmpne	r9, #0
   10e14:	moveq	r6, #0
   10e18:	movne	r6, #1
   10e1c:	bne	112f4 <strspn@plt+0x8c0>
   10e20:	ldr	r3, [sp, #32]
   10e24:	cmp	r3, #0
   10e28:	beq	1108c <strspn@plt+0x658>
   10e2c:	mov	r0, r3
   10e30:	bl	109bc <strlen@plt>
   10e34:	cmp	r0, #1
   10e38:	beq	11488 <strspn@plt+0xa54>
   10e3c:	movw	r1, #9264	; 0x2430
   10e40:	ldr	r0, [sp, #32]
   10e44:	movt	r1, #1
   10e48:	bl	10a04 <fopen64@plt>
   10e4c:	subs	r9, r0, #0
   10e50:	beq	117ac <strspn@plt+0xd78>
   10e54:	mov	r3, #0
   10e58:	str	r3, [sp, #40]	; 0x28
   10e5c:	add	r5, sp, #1584	; 0x630
   10e60:	mov	r6, #0
   10e64:	add	r5, r5, #12
   10e68:	mov	sl, r6
   10e6c:	str	r4, [sp, #44]	; 0x2c
   10e70:	mov	r0, r5
   10e74:	mov	r1, #512	; 0x200
   10e78:	mov	r2, r9
   10e7c:	bl	10944 <fgets@plt>
   10e80:	cmp	r0, #0
   10e84:	beq	10fd4 <strspn@plt+0x5a0>
   10e88:	mov	r0, r5
   10e8c:	bl	109bc <strlen@plt>
   10e90:	subs	r4, r0, #0
   10e94:	ble	11080 <strspn@plt+0x64c>
   10e98:	add	r0, sp, #3648	; 0xe40
   10e9c:	sub	r1, r4, #1
   10ea0:	add	r0, r0, #8
   10ea4:	add	r3, r0, r1
   10ea8:	ldrb	r0, [r3, #-2060]	; 0xfffff7f4
   10eac:	cmp	r0, #10
   10eb0:	beq	11074 <strspn@plt+0x640>
   10eb4:	mov	r8, #0
   10eb8:	b	10ec0 <strspn@plt+0x48c>
   10ebc:	add	r8, r8, #1
   10ec0:	ldrb	r3, [r8, r5]
   10ec4:	add	r7, r8, r5
   10ec8:	cmp	r3, #32
   10ecc:	beq	10ebc <strspn@plt+0x488>
   10ed0:	cmp	r3, #9
   10ed4:	beq	10ebc <strspn@plt+0x488>
   10ed8:	cmp	r4, r8
   10edc:	beq	10fc8 <strspn@plt+0x594>
   10ee0:	cmp	r3, #35	; 0x23
   10ee4:	beq	10fc8 <strspn@plt+0x594>
   10ee8:	movw	r1, #8612	; 0x21a4
   10eec:	mov	r0, r7
   10ef0:	movt	r1, #1
   10ef4:	bl	10a34 <strspn@plt>
   10ef8:	rsb	r2, r8, r4
   10efc:	cmp	r2, r0
   10f00:	ble	10f10 <strspn@plt+0x4dc>
   10f04:	ldrb	r3, [r7, r0]
   10f08:	cmp	r3, #35	; 0x23
   10f0c:	bne	1174c <strspn@plt+0xd18>
   10f10:	mov	r8, #0
   10f14:	mov	r0, r7
   10f18:	bl	11930 <strspn@plt+0xefc>
   10f1c:	mvn	r2, #0
   10f20:	mvn	r3, #0
   10f24:	cmp	r1, r3
   10f28:	cmpeq	r0, r2
   10f2c:	beq	1120c <strspn@plt+0x7d8>
   10f30:	add	r3, r8, r6
   10f34:	and	r2, r3, #1
   10f38:	asr	r3, r3, #1
   10f3c:	cmp	r3, #127	; 0x7f
   10f40:	bgt	111e8 <strspn@plt+0x7b4>
   10f44:	cmp	r2, #0
   10f48:	addeq	r2, sp, #3648	; 0xe40
   10f4c:	addne	lr, sp, #3648	; 0xe40
   10f50:	addeq	r2, r2, #8
   10f54:	addne	lr, lr, #8
   10f58:	addeq	r3, r2, r3, lsl #3
   10f5c:	addne	r3, lr, r3, lsl #2
   10f60:	subeq	r3, r3, #3088	; 0xc10
   10f64:	strne	r0, [r3, #-3600]	; 0xfffff1f0
   10f68:	strdeq	r0, [r3]
   10f6c:	ldrb	r3, [r7]
   10f70:	cmp	r3, #0
   10f74:	beq	10fc0 <strspn@plt+0x58c>
   10f78:	cmp	r3, #32
   10f7c:	beq	11034 <strspn@plt+0x600>
   10f80:	cmp	r3, #44	; 0x2c
   10f84:	beq	11034 <strspn@plt+0x600>
   10f88:	cmp	r3, #9
   10f8c:	beq	11034 <strspn@plt+0x600>
   10f90:	add	r2, r7, #1
   10f94:	b	10fb0 <strspn@plt+0x57c>
   10f98:	cmp	r3, #32
   10f9c:	beq	11034 <strspn@plt+0x600>
   10fa0:	cmp	r3, #44	; 0x2c
   10fa4:	beq	11034 <strspn@plt+0x600>
   10fa8:	cmp	r3, #9
   10fac:	beq	11034 <strspn@plt+0x600>
   10fb0:	mov	r7, r2
   10fb4:	ldrb	r3, [r2], #1
   10fb8:	cmp	r3, #0
   10fbc:	bne	10f98 <strspn@plt+0x564>
   10fc0:	add	r8, r8, #1
   10fc4:	add	r6, r6, r8
   10fc8:	add	sl, sl, #1
   10fcc:	cmp	sl, #512	; 0x200
   10fd0:	bne	10e70 <strspn@plt+0x43c>
   10fd4:	ands	r1, r6, #1
   10fd8:	ldr	r4, [sp, #44]	; 0x2c
   10fdc:	beq	114ac <strspn@plt+0xa78>
   10fe0:	ldr	r1, [sp, #40]	; 0x28
   10fe4:	movw	r4, #12564	; 0x3114
   10fe8:	ldr	lr, [sp, #32]
   10fec:	movt	r4, #2
   10ff0:	cmp	r1, #0
   10ff4:	movw	r3, #6832	; 0x1ab0
   10ff8:	movw	r2, #8784	; 0x2250
   10ffc:	movt	r3, #1
   11000:	ldr	r0, [r4]
   11004:	moveq	r3, lr
   11008:	mov	r1, #1
   1100c:	movt	r2, #1
   11010:	bl	109ec <__fprintf_chk@plt>
   11014:	ldr	r3, [r4]
   11018:	mov	r1, #1
   1101c:	movw	r0, #9268	; 0x2434
   11020:	mov	r2, #23
   11024:	movt	r0, #1
   11028:	mov	r4, r1
   1102c:	bl	10980 <fwrite@plt>
   11030:	b	10c7c <strspn@plt+0x248>
   11034:	mov	r2, r7
   11038:	mov	r7, r2
   1103c:	add	r2, r2, #1
   11040:	ldrb	r3, [r7]
   11044:	cmp	r3, #32
   11048:	beq	11038 <strspn@plt+0x604>
   1104c:	cmp	r3, #44	; 0x2c
   11050:	beq	11038 <strspn@plt+0x604>
   11054:	cmp	r3, #9
   11058:	beq	11038 <strspn@plt+0x604>
   1105c:	cmp	r3, #0
   11060:	beq	10fc0 <strspn@plt+0x58c>
   11064:	add	r8, r8, #1
   11068:	cmp	r8, #1024	; 0x400
   1106c:	bne	10f14 <strspn@plt+0x4e0>
   11070:	b	10fc0 <strspn@plt+0x58c>
   11074:	mov	r4, r1
   11078:	mov	r1, #0
   1107c:	strb	r1, [r3, #-2060]	; 0xfffff7f4
   11080:	cmp	r4, #0
   11084:	beq	10fc8 <strspn@plt+0x594>
   11088:	b	10eb4 <strspn@plt+0x480>
   1108c:	lsl	r9, r6, #4
   11090:	add	r5, sp, #1584	; 0x630
   11094:	add	r5, r5, #12
   11098:	add	sl, r9, #8
   1109c:	ldr	r1, [sp, #32]
   110a0:	movw	r3, #2056	; 0x808
   110a4:	mov	r0, r5
   110a8:	mov	r2, sl
   110ac:	bl	10950 <__memset_chk@plt>
   110b0:	cmp	r6, #0
   110b4:	beq	11138 <strspn@plt+0x704>
   110b8:	add	lr, sp, #560	; 0x230
   110bc:	add	r7, sp, #52	; 0x34
   110c0:	mov	r3, r5
   110c4:	mov	ip, #0
   110c8:	ldr	r1, [lr, #8]!
   110cc:	add	ip, ip, #1
   110d0:	ldr	r2, [r7, #4]!
   110d4:	cmp	r6, ip
   110d8:	add	r3, r3, #16
   110dc:	ldr	r0, [lr, #4]
   110e0:	strb	r1, [r3, #-1]
   110e4:	strb	r2, [r3, #3]
   110e8:	lsr	r8, r0, #24
   110ec:	strb	r0, [r3, #-5]
   110f0:	strb	r8, [r3, #-8]
   110f4:	lsr	r8, r0, #16
   110f8:	lsr	r0, r0, #8
   110fc:	strb	r8, [r3, #-7]
   11100:	strb	r0, [r3, #-6]
   11104:	lsr	r0, r1, #24
   11108:	strb	r0, [r3, #-4]
   1110c:	lsr	r0, r1, #16
   11110:	lsr	r1, r1, #8
   11114:	strb	r0, [r3, #-3]
   11118:	strb	r1, [r3, #-2]
   1111c:	lsr	r0, r2, #24
   11120:	lsr	r1, r2, #16
   11124:	strb	r0, [r3]
   11128:	strb	r1, [r3, #1]
   1112c:	lsr	r2, r2, #8
   11130:	strb	r2, [r3, #2]
   11134:	bgt	110c8 <strspn@plt+0x694>
   11138:	add	r3, r9, #6
   1113c:	ldr	r0, [sp, #36]	; 0x24
   11140:	mov	r1, #0
   11144:	mov	r2, r4
   11148:	strb	r9, [sp, #1599]	; 0x63f
   1114c:	asr	r9, r9, #8
   11150:	strb	r3, [sp, #1597]	; 0x63d
   11154:	asr	r3, r3, #8
   11158:	strb	r9, [sp, #1598]	; 0x63e
   1115c:	strb	r3, [sp, #1596]	; 0x63c
   11160:	bl	10a1c <sg_cmds_open_device@plt>
   11164:	subs	r6, r0, #0
   11168:	blt	11274 <strspn@plt+0x840>
   1116c:	str	r5, [sp]
   11170:	mov	r5, #1
   11174:	str	r4, [sp, #12]
   11178:	ldr	r1, [sp, #20]
   1117c:	str	sl, [sp, #4]
   11180:	ldr	r2, [sp, #24]
   11184:	ldr	r3, [sp, #28]
   11188:	str	r5, [sp, #8]
   1118c:	bl	10968 <sg_ll_unmap_v2@plt>
   11190:	cmp	r0, #2
   11194:	mov	r4, r0
   11198:	str	r0, [sp, #48]	; 0x30
   1119c:	beq	11514 <strspn@plt+0xae0>
   111a0:	cmp	r0, #6
   111a4:	beq	1155c <strspn@plt+0xb28>
   111a8:	cmp	r0, #11
   111ac:	beq	11538 <strspn@plt+0xb04>
   111b0:	cmp	r0, #9
   111b4:	beq	11604 <strspn@plt+0xbd0>
   111b8:	cmp	r0, #5
   111bc:	beq	115e0 <strspn@plt+0xbac>
   111c0:	cmp	r0, #0
   111c4:	bne	115bc <strspn@plt+0xb88>
   111c8:	mov	r0, r6
   111cc:	bl	1095c <sg_cmds_close_device@plt>
   111d0:	cmp	r0, #0
   111d4:	str	r0, [sp, #48]	; 0x30
   111d8:	blt	11580 <strspn@plt+0xb4c>
   111dc:	cmp	r4, #0
   111e0:	movlt	r4, #99	; 0x63
   111e4:	b	10c7c <strspn@plt+0x248>
   111e8:	movw	r4, #12564	; 0x3114
   111ec:	movt	r4, #2
   111f0:	movw	r0, #8696	; 0x21f8
   111f4:	mov	r1, #1
   111f8:	ldr	r3, [r4]
   111fc:	mov	r2, #39	; 0x27
   11200:	movt	r0, #1
   11204:	bl	10980 <fwrite@plt>
   11208:	b	11014 <strspn@plt+0x5e0>
   1120c:	ldrb	r3, [r7]
   11210:	cmp	r3, #35	; 0x23
   11214:	bne	1177c <strspn@plt+0xd48>
   11218:	sub	r8, r8, #1
   1121c:	b	10fc0 <strspn@plt+0x58c>
   11220:	adds	r3, r9, #0
   11224:	movne	r3, #1
   11228:	cmp	sl, #0
   1122c:	cmpne	r9, #0
   11230:	bne	10dec <strspn@plt+0x3b8>
   11234:	cmp	r3, #0
   11238:	movw	r4, #12564	; 0x3114
   1123c:	movt	r4, #2
   11240:	movwne	r0, #8232	; 0x2028
   11244:	movweq	r0, #8280	; 0x2058
   11248:	ldrne	r3, [r4]
   1124c:	movne	r1, #1
   11250:	ldreq	r3, [r4]
   11254:	movtne	r0, #1
   11258:	movne	r2, #44	; 0x2c
   1125c:	moveq	r1, #1
   11260:	movteq	r0, #1
   11264:	moveq	r2, #63	; 0x3f
   11268:	bl	10980 <fwrite@plt>
   1126c:	ldr	r3, [r4]
   11270:	b	10d84 <strspn@plt+0x350>
   11274:	movw	r3, #12564	; 0x3114
   11278:	movt	r3, #2
   1127c:	rsb	r0, r6, #0
   11280:	mov	r4, #15
   11284:	ldr	r5, [r3]
   11288:	bl	109f8 <safe_strerror@plt>
   1128c:	ldr	r3, [sp, #36]	; 0x24
   11290:	movw	r2, #8908	; 0x22cc
   11294:	mov	r1, #1
   11298:	movt	r2, #1
   1129c:	str	r0, [sp]
   112a0:	mov	r0, r5
   112a4:	bl	109ec <__fprintf_chk@plt>
   112a8:	b	10c7c <strspn@plt+0x248>
   112ac:	movw	r5, #12564	; 0x3114
   112b0:	movt	r5, #2
   112b4:	movw	r0, #8172	; 0x1fec
   112b8:	mov	r1, #1
   112bc:	ldr	r3, [r5]
   112c0:	movt	r0, #1
   112c4:	mov	r2, #56	; 0x38
   112c8:	b	10dbc <strspn@plt+0x388>
   112cc:	movw	r3, #12564	; 0x3114
   112d0:	movt	r3, #2
   112d4:	mov	r1, #1
   112d8:	movw	r0, #8016	; 0x1f50
   112dc:	ldr	r3, [r3]
   112e0:	mov	r2, #28
   112e4:	movt	r0, #1
   112e8:	mov	r4, r1
   112ec:	bl	10980 <fwrite@plt>
   112f0:	b	10c7c <strspn@plt+0x248>
   112f4:	mov	r0, r9
   112f8:	bl	109bc <strlen@plt>
   112fc:	ldrb	r3, [r9]
   11300:	cmp	r3, #45	; 0x2d
   11304:	mov	r5, r0
   11308:	beq	116e0 <strspn@plt+0xcac>
   1130c:	movw	r1, #8380	; 0x20bc
   11310:	mov	r0, r9
   11314:	movt	r1, #1
   11318:	bl	10a34 <strspn@plt>
   1131c:	cmp	r5, r0
   11320:	moveq	r6, #0
   11324:	beq	11348 <strspn@plt+0x914>
   11328:	b	114d4 <strspn@plt+0xaa0>
   1132c:	cmp	r0, #0
   11330:	cmpne	r7, r0
   11334:	movls	r0, r7
   11338:	add	r6, r6, #1
   1133c:	add	r9, r0, #1
   11340:	cmp	r6, #128	; 0x80
   11344:	beq	11694 <strspn@plt+0xc60>
   11348:	mov	r0, r9
   1134c:	bl	11930 <strspn@plt+0xefc>
   11350:	mov	r2, r0
   11354:	mov	r3, r1
   11358:	mvn	r0, #0
   1135c:	mvn	r1, #0
   11360:	cmp	r3, r1
   11364:	cmpeq	r2, r0
   11368:	beq	11668 <strspn@plt+0xc34>
   1136c:	lsl	ip, r6, #3
   11370:	add	lr, sp, #568	; 0x238
   11374:	mov	r1, #44	; 0x2c
   11378:	mov	r0, r9
   1137c:	strd	r2, [lr, ip]
   11380:	bl	109c8 <strchr@plt>
   11384:	mov	r1, #32
   11388:	mov	r7, r0
   1138c:	mov	r0, r9
   11390:	bl	109c8 <strchr@plt>
   11394:	cmp	r7, #0
   11398:	bne	1132c <strspn@plt+0x8f8>
   1139c:	cmp	r0, #0
   113a0:	bne	11338 <strspn@plt+0x904>
   113a4:	mov	r5, r0
   113a8:	mov	r0, sl
   113ac:	bl	109bc <strlen@plt>
   113b0:	ldrb	r3, [sl]
   113b4:	cmp	r3, #45	; 0x2d
   113b8:	mov	r7, r0
   113bc:	beq	11704 <strspn@plt+0xcd0>
   113c0:	movw	r1, #8380	; 0x20bc
   113c4:	mov	r0, sl
   113c8:	movt	r1, #1
   113cc:	bl	10a34 <strspn@plt>
   113d0:	cmp	r7, r0
   113d4:	mvneq	r8, #0
   113d8:	mvneq	r9, #0
   113dc:	beq	11400 <strspn@plt+0x9cc>
   113e0:	b	11628 <strspn@plt+0xbf4>
   113e4:	cmp	r0, #0
   113e8:	cmpne	r7, r0
   113ec:	movls	r0, r7
   113f0:	add	r5, r5, #1
   113f4:	add	sl, r0, #1
   113f8:	cmp	r5, #128	; 0x80
   113fc:	beq	11728 <strspn@plt+0xcf4>
   11400:	mov	r0, sl
   11404:	bl	11930 <strspn@plt+0xefc>
   11408:	mov	r2, r0
   1140c:	mov	r3, r1
   11410:	cmp	r3, r9
   11414:	cmpeq	r2, r8
   11418:	beq	117d0 <strspn@plt+0xd9c>
   1141c:	add	r1, sp, #56	; 0x38
   11420:	mov	r0, sl
   11424:	str	r2, [r1, r5, lsl #2]
   11428:	mov	r1, #44	; 0x2c
   1142c:	bl	109c8 <strchr@plt>
   11430:	mov	r1, #32
   11434:	mov	r7, r0
   11438:	mov	r0, sl
   1143c:	bl	109c8 <strchr@plt>
   11440:	cmp	r7, #0
   11444:	bne	113e4 <strspn@plt+0x9b0>
   11448:	cmp	r0, #0
   1144c:	bne	113f0 <strspn@plt+0x9bc>
   11450:	add	r6, r6, #1
   11454:	add	r5, r5, #1
   11458:	cmp	r6, r5
   1145c:	beq	10e20 <strspn@plt+0x3ec>
   11460:	movw	r3, #12564	; 0x3114
   11464:	movt	r3, #2
   11468:	mov	r1, #1
   1146c:	movw	r0, #8512	; 0x2140
   11470:	ldr	r3, [r3]
   11474:	mov	r2, #63	; 0x3f
   11478:	movt	r0, #1
   1147c:	mov	r4, r1
   11480:	bl	10980 <fwrite@plt>
   11484:	b	10c7c <strspn@plt+0x248>
   11488:	ldr	lr, [sp, #32]
   1148c:	ldrb	r3, [lr]
   11490:	cmp	r3, #45	; 0x2d
   11494:	bne	10e3c <strspn@plt+0x408>
   11498:	movw	r3, #12568	; 0x3118
   1149c:	movt	r3, #2
   114a0:	str	r0, [sp, #40]	; 0x28
   114a4:	ldr	r9, [r3]
   114a8:	b	10e5c <strspn@plt+0x428>
   114ac:	asr	r6, r6, #1
   114b0:	cmp	r6, #0
   114b4:	ble	116b8 <strspn@plt+0xc84>
   114b8:	lsl	r9, r6, #4
   114bc:	mov	r0, r5
   114c0:	add	sl, r9, #8
   114c4:	movw	r3, #2056	; 0x808
   114c8:	mov	r2, sl
   114cc:	bl	10950 <__memset_chk@plt>
   114d0:	b	110b8 <strspn@plt+0x684>
   114d4:	movw	r4, #12564	; 0x3114
   114d8:	movt	r4, #2
   114dc:	add	r3, r0, #1
   114e0:	movw	r2, #8412	; 0x20dc
   114e4:	ldr	r0, [r4]
   114e8:	movt	r2, #1
   114ec:	mov	r1, #1
   114f0:	bl	109ec <__fprintf_chk@plt>
   114f4:	ldr	r3, [r4]
   114f8:	mov	r1, #1
   114fc:	movw	r0, #9168	; 0x23d0
   11500:	mov	r2, #24
   11504:	movt	r0, #1
   11508:	mov	r4, r1
   1150c:	bl	10980 <fwrite@plt>
   11510:	b	10c7c <strspn@plt+0x248>
   11514:	movw	r3, #12564	; 0x3114
   11518:	movt	r3, #2
   1151c:	mov	r1, r5
   11520:	movw	r0, #8928	; 0x22e0
   11524:	ldr	r3, [r3]
   11528:	mov	r2, #31
   1152c:	movt	r0, #1
   11530:	bl	10980 <fwrite@plt>
   11534:	b	111c8 <strspn@plt+0x794>
   11538:	movw	r3, #12564	; 0x3114
   1153c:	movt	r3, #2
   11540:	mov	r1, r5
   11544:	movw	r0, #8984	; 0x2318
   11548:	ldr	r3, [r3]
   1154c:	mov	r2, #23
   11550:	movt	r0, #1
   11554:	bl	10980 <fwrite@plt>
   11558:	b	111c8 <strspn@plt+0x794>
   1155c:	movw	r3, #12564	; 0x3114
   11560:	movt	r3, #2
   11564:	mov	r1, r5
   11568:	movw	r0, #8960	; 0x2300
   1156c:	ldr	r3, [r3]
   11570:	mov	r2, #22
   11574:	movt	r0, #1
   11578:	bl	10980 <fwrite@plt>
   1157c:	b	111c8 <strspn@plt+0x794>
   11580:	movw	r3, #12564	; 0x3114
   11584:	movt	r3, #2
   11588:	rsb	r0, r0, #0
   1158c:	ldr	r5, [r3]
   11590:	bl	109f8 <safe_strerror@plt>
   11594:	movw	r2, #9108	; 0x2394
   11598:	mov	r1, #1
   1159c:	movt	r2, #1
   115a0:	mov	r3, r0
   115a4:	mov	r0, r5
   115a8:	bl	109ec <__fprintf_chk@plt>
   115ac:	cmp	r4, #0
   115b0:	bne	111dc <strspn@plt+0x7a8>
   115b4:	mov	r4, #15
   115b8:	b	10c7c <strspn@plt+0x248>
   115bc:	movw	r3, #12564	; 0x3114
   115c0:	movt	r3, #2
   115c4:	mov	r1, r5
   115c8:	movw	r0, #9056	; 0x2360
   115cc:	ldr	r3, [r3]
   115d0:	mov	r2, #48	; 0x30
   115d4:	movt	r0, #1
   115d8:	bl	10980 <fwrite@plt>
   115dc:	b	111c8 <strspn@plt+0x794>
   115e0:	movw	r3, #12564	; 0x3114
   115e4:	movt	r3, #2
   115e8:	mov	r1, r5
   115ec:	movw	r0, #9032	; 0x2348
   115f0:	ldr	r3, [r3]
   115f4:	mov	r2, #23
   115f8:	movt	r0, #1
   115fc:	bl	10980 <fwrite@plt>
   11600:	b	111c8 <strspn@plt+0x794>
   11604:	movw	r3, #12564	; 0x3114
   11608:	movt	r3, #2
   1160c:	mov	r1, r5
   11610:	movw	r0, #9008	; 0x2330
   11614:	ldr	r3, [r3]
   11618:	mov	r2, #20
   1161c:	movt	r0, #1
   11620:	bl	10980 <fwrite@plt>
   11624:	b	111c8 <strspn@plt+0x794>
   11628:	movw	r4, #12564	; 0x3114
   1162c:	movt	r4, #2
   11630:	add	r3, r0, #1
   11634:	movw	r2, #8480	; 0x2120
   11638:	ldr	r0, [r4]
   1163c:	movt	r2, #1
   11640:	mov	r1, #1
   11644:	bl	109ec <__fprintf_chk@plt>
   11648:	ldr	r3, [r4]
   1164c:	mov	r1, #1
   11650:	movw	r0, #9236	; 0x2414
   11654:	mov	r2, #24
   11658:	movt	r0, #1
   1165c:	mov	r4, r1
   11660:	bl	10980 <fwrite@plt>
   11664:	b	10c7c <strspn@plt+0x248>
   11668:	movw	r4, #12564	; 0x3114
   1166c:	movt	r4, #2
   11670:	rsb	r3, r8, r9
   11674:	movw	r2, #8412	; 0x20dc
   11678:	add	r3, r3, #1
   1167c:	ldr	r0, [r4]
   11680:	movt	r2, #1
   11684:	mov	r1, #1
   11688:	bl	109ec <__fprintf_chk@plt>
   1168c:	b	114f4 <strspn@plt+0xac0>
   11690:	bl	10974 <__stack_chk_fail@plt>
   11694:	movw	r4, #12564	; 0x3114
   11698:	movt	r4, #2
   1169c:	movw	r0, #9128	; 0x23a8
   116a0:	mov	r1, #1
   116a4:	ldr	r3, [r4]
   116a8:	mov	r2, #37	; 0x25
   116ac:	movt	r0, #1
   116b0:	bl	10980 <fwrite@plt>
   116b4:	b	114f4 <strspn@plt+0xac0>
   116b8:	movw	r1, #12564	; 0x3114
   116bc:	movt	r1, #2
   116c0:	ldr	r3, [sp, #32]
   116c4:	movw	r2, #8856	; 0x2298
   116c8:	ldr	r0, [r1]
   116cc:	movt	r2, #1
   116d0:	mov	r1, #1
   116d4:	mov	r4, r1
   116d8:	bl	109ec <__fprintf_chk@plt>
   116dc:	b	10c7c <strspn@plt+0x248>
   116e0:	movw	r4, #12564	; 0x3114
   116e4:	movt	r4, #2
   116e8:	movw	r0, #8344	; 0x2098
   116ec:	mov	r1, #1
   116f0:	ldr	r3, [r4]
   116f4:	mov	r2, #34	; 0x22
   116f8:	movt	r0, #1
   116fc:	bl	10980 <fwrite@plt>
   11700:	b	114f4 <strspn@plt+0xac0>
   11704:	movw	r4, #12564	; 0x3114
   11708:	movt	r4, #2
   1170c:	movw	r0, #8444	; 0x20fc
   11710:	mov	r1, #1
   11714:	ldr	r3, [r4]
   11718:	mov	r2, #34	; 0x22
   1171c:	movt	r0, #1
   11720:	bl	10980 <fwrite@plt>
   11724:	b	11648 <strspn@plt+0xc14>
   11728:	movw	r4, #12564	; 0x3114
   1172c:	movt	r4, #2
   11730:	movw	r0, #9196	; 0x23ec
   11734:	mov	r1, #1
   11738:	ldr	r3, [r4]
   1173c:	mov	r2, #37	; 0x25
   11740:	movt	r0, #1
   11744:	bl	10980 <fwrite@plt>
   11748:	b	11648 <strspn@plt+0xc14>
   1174c:	movw	r4, #12564	; 0x3114
   11750:	movt	r4, #2
   11754:	add	r2, r8, r0
   11758:	add	r3, sl, #1
   1175c:	add	r2, r2, #1
   11760:	ldr	r0, [r4]
   11764:	mov	r1, #1
   11768:	str	r2, [sp]
   1176c:	movw	r2, #8644	; 0x21c4
   11770:	movt	r2, #1
   11774:	bl	109ec <__fprintf_chk@plt>
   11778:	b	11014 <strspn@plt+0x5e0>
   1177c:	movw	r4, #12564	; 0x3114
   11780:	movt	r4, #2
   11784:	rsb	r2, r5, r7
   11788:	add	r3, sl, #1
   1178c:	add	r2, r2, #1
   11790:	ldr	r0, [r4]
   11794:	mov	r1, #1
   11798:	str	r2, [sp]
   1179c:	movw	r2, #8736	; 0x2220
   117a0:	movt	r2, #1
   117a4:	bl	109ec <__fprintf_chk@plt>
   117a8:	b	11014 <strspn@plt+0x5e0>
   117ac:	movw	r4, #12564	; 0x3114
   117b0:	movt	r4, #2
   117b4:	ldr	r3, [sp, #32]
   117b8:	movw	r2, #8576	; 0x2180
   117bc:	ldr	r0, [r4]
   117c0:	movt	r2, #1
   117c4:	mov	r1, #1
   117c8:	bl	109ec <__fprintf_chk@plt>
   117cc:	b	11014 <strspn@plt+0x5e0>
   117d0:	ldr	r2, [sp, #40]	; 0x28
   117d4:	movw	r4, #12564	; 0x3114
   117d8:	movt	r4, #2
   117dc:	mov	r1, #1
   117e0:	rsb	r3, r2, sl
   117e4:	movw	r2, #8480	; 0x2120
   117e8:	add	r3, r3, #1
   117ec:	ldr	r0, [r4]
   117f0:	movt	r2, #1
   117f4:	bl	109ec <__fprintf_chk@plt>
   117f8:	b	11648 <strspn@plt+0xc14>
   117fc:	mov	fp, #0
   11800:	mov	lr, #0
   11804:	pop	{r1}		; (ldr r1, [sp], #4)
   11808:	mov	r2, sp
   1180c:	push	{r2}		; (str r2, [sp, #-4]!)
   11810:	push	{r0}		; (str r0, [sp, #-4]!)
   11814:	ldr	ip, [pc, #16]	; 1182c <strspn@plt+0xdf8>
   11818:	push	{ip}		; (str ip, [sp, #-4]!)
   1181c:	ldr	r0, [pc, #12]	; 11830 <strspn@plt+0xdfc>
   11820:	ldr	r3, [pc, #12]	; 11834 <strspn@plt+0xe00>
   11824:	bl	1098c <__libc_start_main@plt>
   11828:	bl	10a28 <abort@plt>
   1182c:	andeq	r1, r1, r0, ror sl
   11830:	andeq	r0, r1, r0, asr #20
   11834:	andeq	r1, r1, ip, lsl #20
   11838:	ldr	r3, [pc, #20]	; 11854 <strspn@plt+0xe20>
   1183c:	ldr	r2, [pc, #20]	; 11858 <strspn@plt+0xe24>
   11840:	add	r3, pc, r3
   11844:	ldr	r2, [r3, r2]
   11848:	cmp	r2, #0
   1184c:	bxeq	lr
   11850:	b	109a4 <__gmon_start__@plt>
   11854:			; <UNDEFINED> instruction: 0x000117b8
   11858:	andeq	r0, r0, r0, rrx
   1185c:	push	{r3, lr}
   11860:	movw	r0, #12552	; 0x3108
   11864:	ldr	r3, [pc, #36]	; 11890 <strspn@plt+0xe5c>
   11868:	movt	r0, #2
   1186c:	rsb	r3, r0, r3
   11870:	cmp	r3, #6
   11874:	popls	{r3, pc}
   11878:	movw	r3, #0
   1187c:	movt	r3, #0
   11880:	cmp	r3, #0
   11884:	popeq	{r3, pc}
   11888:	blx	r3
   1188c:	pop	{r3, pc}
   11890:	andeq	r3, r2, fp, lsl #2
   11894:	push	{r3, lr}
   11898:	movw	r0, #12552	; 0x3108
   1189c:	movw	r3, #12552	; 0x3108
   118a0:	movt	r0, #2
   118a4:	movt	r3, #2
   118a8:	rsb	r3, r0, r3
   118ac:	asr	r3, r3, #2
   118b0:	add	r3, r3, r3, lsr #31
   118b4:	asrs	r1, r3, #1
   118b8:	popeq	{r3, pc}
   118bc:	movw	r2, #0
   118c0:	movt	r2, #0
   118c4:	cmp	r2, #0
   118c8:	popeq	{r3, pc}
   118cc:	blx	r2
   118d0:	pop	{r3, pc}
   118d4:	push	{r4, lr}
   118d8:	movw	r4, #12580	; 0x3124
   118dc:	movt	r4, #2
   118e0:	ldrb	r3, [r4]
   118e4:	cmp	r3, #0
   118e8:	popne	{r4, pc}
   118ec:	bl	1185c <strspn@plt+0xe28>
   118f0:	mov	r3, #1
   118f4:	strb	r3, [r4]
   118f8:	pop	{r4, pc}
   118fc:	movw	r0, #12028	; 0x2efc
   11900:	movt	r0, #2
   11904:	push	{r3, lr}
   11908:	ldr	r3, [r0]
   1190c:	cmp	r3, #0
   11910:	beq	11928 <strspn@plt+0xef4>
   11914:	movw	r3, #0
   11918:	movt	r3, #0
   1191c:	cmp	r3, #0
   11920:	beq	11928 <strspn@plt+0xef4>
   11924:	blx	r3
   11928:	pop	{r3, lr}
   1192c:	b	11894 <strspn@plt+0xe60>
   11930:	push	{r4, r5, r6, r7, lr}
   11934:	movw	r4, #12552	; 0x3108
   11938:	movt	r4, #2
   1193c:	sub	sp, sp, #28
   11940:	subs	r5, r0, #0
   11944:	ldr	r3, [r4]
   11948:	str	r3, [sp, #20]
   1194c:	beq	119fc <strspn@plt+0xfc8>
   11950:	ldrb	r6, [r5]
   11954:	cmp	r6, #0
   11958:	beq	119fc <strspn@plt+0xfc8>
   1195c:	movw	r1, #6788	; 0x1a84
   11960:	movt	r1, #1
   11964:	bl	10a34 <strspn@plt>
   11968:	subs	r7, r0, #0
   1196c:	beq	119fc <strspn@plt+0xfc8>
   11970:	cmp	r6, #48	; 0x30
   11974:	beq	119cc <strspn@plt+0xf98>
   11978:	bl	10998 <__ctype_toupper_loc@plt>
   1197c:	add	r7, r5, r7
   11980:	ldrb	r3, [r7, #-1]
   11984:	ldr	r2, [r0]
   11988:	mov	r0, r5
   1198c:	ldr	r3, [r2, r3, lsl #2]
   11990:	cmp	r3, #72	; 0x48
   11994:	beq	119e0 <strspn@plt+0xfac>
   11998:	movw	r1, #6824	; 0x1aa8
   1199c:	mov	r2, sp
   119a0:	movt	r1, #1
   119a4:	bl	109d4 <__isoc99_sscanf@plt>
   119a8:	cmp	r0, #1
   119ac:	bne	119fc <strspn@plt+0xfc8>
   119b0:	ldrd	r0, [sp]
   119b4:	ldr	r2, [sp, #20]
   119b8:	ldr	r3, [r4]
   119bc:	cmp	r2, r3
   119c0:	bne	11a08 <strspn@plt+0xfd4>
   119c4:	add	sp, sp, #28
   119c8:	pop	{r4, r5, r6, r7, pc}
   119cc:	ldrb	r3, [r5, #1]
   119d0:	and	r3, r3, #223	; 0xdf
   119d4:	cmp	r3, #88	; 0x58
   119d8:	addeq	r0, r5, #2
   119dc:	bne	11978 <strspn@plt+0xf44>
   119e0:	add	r2, sp, #8
   119e4:	movw	r1, #6816	; 0x1aa0
   119e8:	movt	r1, #1
   119ec:	bl	109d4 <__isoc99_sscanf@plt>
   119f0:	ldrd	r2, [sp, #8]
   119f4:	strd	r2, [sp]
   119f8:	b	119a8 <strspn@plt+0xf74>
   119fc:	mvn	r0, #0
   11a00:	mvn	r1, #0
   11a04:	b	119b4 <strspn@plt+0xf80>
   11a08:	bl	10974 <__stack_chk_fail@plt>
   11a0c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   11a10:	mov	r7, r0
   11a14:	ldr	r6, [pc, #76]	; 11a68 <strspn@plt+0x1034>
   11a18:	mov	r8, r1
   11a1c:	ldr	r5, [pc, #72]	; 11a6c <strspn@plt+0x1038>
   11a20:	mov	r9, r2
   11a24:	add	r6, pc, r6
   11a28:	bl	10924 <_init@@Base>
   11a2c:	add	r5, pc, r5
   11a30:	rsb	r6, r5, r6
   11a34:	asrs	r6, r6, #2
   11a38:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   11a3c:	sub	r5, r5, #4
   11a40:	mov	r4, #0
   11a44:	add	r4, r4, #1
   11a48:	ldr	r3, [r5, #4]!
   11a4c:	mov	r0, r7
   11a50:	mov	r1, r8
   11a54:	mov	r2, r9
   11a58:	blx	r3
   11a5c:	cmp	r4, r6
   11a60:	bne	11a44 <strspn@plt+0x1010>
   11a64:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   11a68:	andeq	r1, r1, ip, asr #9
   11a6c:	andeq	r1, r1, r0, asr #9
   11a70:	bx	lr

Disassembly of section .fini:

00011a74 <_fini@@Base>:
   11a74:	push	{r3, lr}
   11a78:	pop	{r3, pc}
