

================================================================
== Vivado HLS Report for 'fir11'
================================================================
* Date:           Wed Oct 24 20:55:37 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        fir11
* Solution:       solution6_bitwidth
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.96|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      7|       -|      -|
|Expression       |        -|      -|       0|     36|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     38|
|Register         |        -|      -|     348|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      7|     348|     74|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir11_mac_muladd_cud_U1  |fir11_mac_muladd_cud  | i0 + i1 * i2 |
    |fir11_mac_muladd_cud_U5  |fir11_mac_muladd_cud  | i0 + i1 * i2 |
    |fir11_mac_muladd_fYi_U4  |fir11_mac_muladd_fYi  | i0 + i1 * i2 |
    |fir11_mac_muladd_g8j_U6  |fir11_mac_muladd_g8j  | i0 + i1 * i2 |
    |fir11_mul_mul_18sbkb_U0  |fir11_mul_mul_18sbkb  |    i0 * i1   |
    |fir11_mul_mul_18sdEe_U2  |fir11_mul_mul_18sdEe  |    i0 * i1   |
    |fir11_mul_mul_18seOg_U3  |fir11_mul_mul_18seOg  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |tmp2_fu_153_p2  |     +    |      0|  0|  18|          18|          18|
    |y_V             |     +    |      0|  0|  18|          18|          18|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  36|          36|          36|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  38|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |  38|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   6|   0|    6|          0|
    |shift_reg_V_0               |  18|   0|   18|          0|
    |shift_reg_V_1               |  18|   0|   18|          0|
    |shift_reg_V_1_load_reg_225  |  18|   0|   18|          0|
    |shift_reg_V_2               |  18|   0|   18|          0|
    |shift_reg_V_3               |  18|   0|   18|          0|
    |shift_reg_V_4               |  18|   0|   18|          0|
    |shift_reg_V_5               |  18|   0|   18|          0|
    |shift_reg_V_5_load_reg_214  |  18|   0|   18|          0|
    |shift_reg_V_6               |  18|   0|   18|          0|
    |shift_reg_V_7               |  18|   0|   18|          0|
    |shift_reg_V_8               |  18|   0|   18|          0|
    |shift_reg_V_9               |  18|   0|   18|          0|
    |tmp1_reg_261                |  18|   0|   18|          0|
    |tmp3_reg_271                |  18|   0|   18|          0|
    |tmp4_reg_276                |  18|   0|   18|          0|
    |tmp_4_5_reg_251             |  18|   0|   18|          0|
    |tmp_4_8_reg_256             |  18|   0|   18|          0|
    |tmp_4_reg_246               |  18|   0|   18|          0|
    |tmp_reg_266                 |  18|   0|   18|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 348|   0|  348|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     fir11    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     fir11    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     fir11    | return value |
|y_V         | out |   18|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld  | out |    1|   ap_vld   |      y_V     |    pointer   |
|x_V         |  in |   18|   ap_none  |      x_V     |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

