atomic_set	,	F_28
RADEON_GEN_INT_STATUS	,	V_23
COMMIT_RING	,	F_18
radeon_driver_irq_handler	,	F_9
ADVANCE_RING	,	F_17
dev_priv	,	V_5
dummy	,	V_65
drm_device	,	V_1
HZ	,	V_52
dev	,	V_2
drm_radeon_irq_emit_t	,	T_4
radeon_irq_wait	,	F_25
stats	,	V_49
init_waitqueue_head	,	F_29
R500_D1CRTC_FRAME_COUNT	,	V_53
RADEON_CRTC2_CRNT_FRAME	,	V_56
drm_radeon_irq_wait_t	,	T_5
state	,	V_4
file_priv	,	V_59
radeon_disable_vblank	,	F_6
r500_disp_irq_reg	,	V_10
boxes	,	V_50
R500_D1MODE_INT_MASK	,	V_16
RADEON_SW_INT_FIRE	,	V_47
"called with invalid crtc 0x%x\n"	,	L_5
drm_radeon_private_t	,	T_2
R500_DISP_INTERRUPT_STATUS	,	V_28
IRQ_HANDLED	,	V_42
radeon_enable_vblank	,	F_4
R500_D2_VBLANK_INTERRUPT	,	V_32
irqs	,	V_22
radeon_driver_irq_preinstall	,	F_26
int64_t	,	T_6
"tried to enable vblank on non-existent crtc %u\n"	,	L_1
irq_enabled	,	V_8
irq_mask	,	V_24
IRQ_NONE	,	V_40
"copy_to_user\n"	,	L_4
CHIP_RS600	,	V_15
"Invalid crtc %u\n"	,	L_3
swi_nr	,	V_48
flags	,	V_13
RADEON_READ	,	F_8
RING_LOCALS	,	V_44
result	,	V_61
radeon_driver_irq_uninstall	,	F_30
copy_to_user	,	F_24
radeon_driver_irq_postinstall	,	F_27
R500_VBLANK_ACK	,	V_31
drm_handle_vblank	,	F_11
irq_seq	,	V_62
RADEON_BOX_WAIT_IDLE	,	V_51
arg	,	V_37
R500_DISPLAY_INT_STATUS	,	V_26
stat	,	V_38
atomic_read	,	F_14
irq	,	V_36
r500_disp_int	,	V_21
EFAULT	,	V_63
EINVAL	,	V_18
R500_D1_VBLANK_INTERRUPT	,	V_29
irq_enable_reg	,	V_7
RADEON_CRTC_VBLANK_STAT	,	V_34
DRM_RADEON_VBLANK_CRTC1	,	V_70
LOCK_TEST_WITH_RETURN	,	F_23
DRM_RADEON_VBLANK_CRTC2	,	V_71
RADEON_GEN_INT_CNTL	,	V_9
data	,	V_57
R500_DxMODE_INT_MASK	,	V_11
RADEON_LAST_SWI_REG	,	V_46
atomic_inc	,	F_13
wake_up	,	F_10
radeon_get_vblank_counter	,	F_21
RADEON_SW_INT_TEST	,	V_25
u32	,	T_1
pipe	,	V_12
ret	,	V_43
R500_D1MODE_VBLANK_STATUS	,	V_30
R500_D2MODE_INT_MASK	,	V_17
radeon_vblank_crtc_set	,	F_32
"called with no initialization\n"	,	L_2
RADEON_CRTC2_VBLANK_STAT	,	V_35
disp_irq	,	V_27
DRM_ERROR	,	F_5
swi_queue	,	V_41
vblank_crtc	,	V_68
irqwait	,	V_64
radeon_vblank_crtc_get	,	F_31
RADEON_CRTC2_VBLANK_MASK	,	V_20
max_vblank_count	,	V_66
radeon_wait_irq	,	F_19
R500_D2MODE_VBLANK_STATUS	,	V_33
BEGIN_RING	,	F_15
RADEON_WRITE	,	F_2
radeon_emit_irq	,	F_12
value	,	V_69
mask	,	V_3
r500_vbl_irq_set_state	,	F_3
OUT_RING_REG	,	F_16
RADEON_CRTC_CRNT_FRAME	,	V_55
RADEON_CRTC_VBLANK_MASK	,	V_19
irqreturn_t	,	T_3
DRM_WAIT_ON	,	F_20
RADEON_FAMILY_MASK	,	V_14
dev_private	,	V_6
swi_emitted	,	V_45
RADEON_SW_INT_ENABLE	,	V_67
R500_D2CRTC_FRAME_COUNT	,	V_54
radeon_irq_emit	,	F_22
drm_file	,	V_58
radeon_irq_set_state	,	F_1
emit	,	V_60
CHIP_R600	,	V_39
radeon_acknowledge_irqs	,	F_7
