ncelab: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncelab	15.20-s035: Started on Dec 12, 2017 at 01:15:13 EST
ncelab
    -messages
    -access rwc
    -cdslib ../../cds.lib
    -hdlvar ../../hdl.var
    chip_full_test

ncelab: *W,ARCMRA: Elaborating the VHDL.CHIP_FULL_TEST:TEST, MRA (most recently analyzed) architecture.
	Elaborating the design hierarchy:
	Building instance specific data structures.
	Design hierarchy summary:
		        Instances  Unique
		Components:  3507      34
		Processes:   2542      47
		Signals:     2752     168
	Writing initial simulation snapshot: VHDL.CHIP_FULL_TEST:TEST
TOOL:	ncelab	15.20-s035: Exiting on Dec 12, 2017 at 01:15:13 EST  (total: 00:00:00)
