/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sun Apr 30 18:53:44 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Reg<tUInt32> INST_cycle;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Fifo<tUWide> INST_e2w;
  MOD_Reg<tUInt8> INST_epoch;
  MOD_Fifo<tUWide> INST_f2d;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Reg<tUInt32> INST_pc_fetched_reg;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_rfile_0_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_0_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_0_register;
  MOD_Wire<tUInt32> INST_rf_rfile_10_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_10_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_10_register;
  MOD_Wire<tUInt32> INST_rf_rfile_11_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_11_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_11_register;
  MOD_Wire<tUInt32> INST_rf_rfile_12_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_12_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_12_register;
  MOD_Wire<tUInt32> INST_rf_rfile_13_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_13_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_13_register;
  MOD_Wire<tUInt32> INST_rf_rfile_14_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_14_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_14_register;
  MOD_Wire<tUInt32> INST_rf_rfile_15_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_15_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_15_register;
  MOD_Wire<tUInt32> INST_rf_rfile_16_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_16_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_16_register;
  MOD_Wire<tUInt32> INST_rf_rfile_17_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_17_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_17_register;
  MOD_Wire<tUInt32> INST_rf_rfile_18_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_18_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_18_register;
  MOD_Wire<tUInt32> INST_rf_rfile_19_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_19_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_19_register;
  MOD_Wire<tUInt32> INST_rf_rfile_1_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_1_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_1_register;
  MOD_Wire<tUInt32> INST_rf_rfile_20_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_20_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_20_register;
  MOD_Wire<tUInt32> INST_rf_rfile_21_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_21_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_21_register;
  MOD_Wire<tUInt32> INST_rf_rfile_22_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_22_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_22_register;
  MOD_Wire<tUInt32> INST_rf_rfile_23_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_23_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_23_register;
  MOD_Wire<tUInt32> INST_rf_rfile_24_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_24_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_24_register;
  MOD_Wire<tUInt32> INST_rf_rfile_25_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_25_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_25_register;
  MOD_Wire<tUInt32> INST_rf_rfile_26_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_26_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_26_register;
  MOD_Wire<tUInt32> INST_rf_rfile_27_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_27_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_27_register;
  MOD_Wire<tUInt32> INST_rf_rfile_28_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_28_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_28_register;
  MOD_Wire<tUInt32> INST_rf_rfile_29_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_29_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_29_register;
  MOD_Wire<tUInt32> INST_rf_rfile_2_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_2_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_2_register;
  MOD_Wire<tUInt32> INST_rf_rfile_30_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_30_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_30_register;
  MOD_Wire<tUInt32> INST_rf_rfile_31_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_31_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_31_register;
  MOD_Wire<tUInt32> INST_rf_rfile_3_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_3_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_3_register;
  MOD_Wire<tUInt32> INST_rf_rfile_4_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_4_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_4_register;
  MOD_Wire<tUInt32> INST_rf_rfile_5_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_5_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_5_register;
  MOD_Wire<tUInt32> INST_rf_rfile_6_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_6_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_6_register;
  MOD_Wire<tUInt32> INST_rf_rfile_7_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_7_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_7_register;
  MOD_Wire<tUInt32> INST_rf_rfile_8_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_8_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_8_register;
  MOD_Wire<tUInt32> INST_rf_rfile_9_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_9_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_9_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d2145;
  tUWide DEF_toDmem_rv_port1__read____d2141;
  tUWide DEF_toImem_rv_port1__read____d2137;
  tUInt8 DEF_rs1_idx__h48618;
  tUInt8 DEF_rs2_idx__h48619;
  tUWide DEF_d2e_first____d1254;
  tUWide DEF_e2w_first____d1702;
  tUWide DEF_fromMMIO_rv_port1__read____d1710;
  tUWide DEF_fromMMIO_rv_port0__read____d2147;
  tUWide DEF_toMMIO_rv_port0__read____d1310;
  tUWide DEF_fromDmem_rv_port1__read____d1712;
  tUWide DEF_fromDmem_rv_port0__read____d2143;
  tUWide DEF_toDmem_rv_port0__read____d1313;
  tUWide DEF_fromImem_rv_port1__read____d662;
  tUWide DEF_fromImem_rv_port0__read____d2139;
  tUWide DEF_toImem_rv_port0__read____d647;
  tUInt8 DEF_currentVal__h100784;
  tUInt8 DEF_x_wget__h45902;
  tUInt8 DEF_x_wget__h45856;
  tUInt8 DEF_currentVal__h100685;
  tUInt8 DEF_x_wget__h45057;
  tUInt8 DEF_x_wget__h45011;
  tUInt8 DEF_currentVal__h100586;
  tUInt8 DEF_x_wget__h44212;
  tUInt8 DEF_x_wget__h44166;
  tUInt8 DEF_currentVal__h100487;
  tUInt8 DEF_x_wget__h43367;
  tUInt8 DEF_x_wget__h43321;
  tUInt8 DEF_currentVal__h100388;
  tUInt8 DEF_x_wget__h42522;
  tUInt8 DEF_x_wget__h42476;
  tUInt8 DEF_currentVal__h100289;
  tUInt8 DEF_x_wget__h41677;
  tUInt8 DEF_x_wget__h41631;
  tUInt8 DEF_currentVal__h100190;
  tUInt8 DEF_x_wget__h40832;
  tUInt8 DEF_x_wget__h40786;
  tUInt8 DEF_currentVal__h100091;
  tUInt8 DEF_x_wget__h39987;
  tUInt8 DEF_x_wget__h39941;
  tUInt8 DEF_currentVal__h99992;
  tUInt8 DEF_x_wget__h39142;
  tUInt8 DEF_x_wget__h39096;
  tUInt8 DEF_currentVal__h99893;
  tUInt8 DEF_x_wget__h38297;
  tUInt8 DEF_x_wget__h38251;
  tUInt8 DEF_currentVal__h99794;
  tUInt8 DEF_x_wget__h37452;
  tUInt8 DEF_x_wget__h37406;
  tUInt8 DEF_currentVal__h99695;
  tUInt8 DEF_x_wget__h36607;
  tUInt8 DEF_x_wget__h36561;
  tUInt8 DEF_currentVal__h99596;
  tUInt8 DEF_x_wget__h35762;
  tUInt8 DEF_x_wget__h35716;
  tUInt8 DEF_currentVal__h99497;
  tUInt8 DEF_x_wget__h34917;
  tUInt8 DEF_x_wget__h34871;
  tUInt8 DEF_currentVal__h99398;
  tUInt8 DEF_x_wget__h34072;
  tUInt8 DEF_x_wget__h34026;
  tUInt8 DEF_currentVal__h99299;
  tUInt8 DEF_x_wget__h33227;
  tUInt8 DEF_x_wget__h33181;
  tUInt8 DEF_currentVal__h99200;
  tUInt8 DEF_x_wget__h32382;
  tUInt8 DEF_x_wget__h32336;
  tUInt8 DEF_currentVal__h99101;
  tUInt8 DEF_x_wget__h31537;
  tUInt8 DEF_x_wget__h31491;
  tUInt8 DEF_currentVal__h99002;
  tUInt8 DEF_x_wget__h30692;
  tUInt8 DEF_x_wget__h30646;
  tUInt8 DEF_currentVal__h98903;
  tUInt8 DEF_x_wget__h29847;
  tUInt8 DEF_x_wget__h29801;
  tUInt8 DEF_currentVal__h98804;
  tUInt8 DEF_x_wget__h29002;
  tUInt8 DEF_x_wget__h28956;
  tUInt8 DEF_currentVal__h98705;
  tUInt8 DEF_x_wget__h28157;
  tUInt8 DEF_x_wget__h28111;
  tUInt8 DEF_currentVal__h98606;
  tUInt8 DEF_x_wget__h27312;
  tUInt8 DEF_x_wget__h27266;
  tUInt8 DEF_currentVal__h98507;
  tUInt8 DEF_x_wget__h26467;
  tUInt8 DEF_x_wget__h26421;
  tUInt8 DEF_currentVal__h98408;
  tUInt8 DEF_x_wget__h25622;
  tUInt8 DEF_x_wget__h25576;
  tUInt8 DEF_currentVal__h98309;
  tUInt8 DEF_x_wget__h24777;
  tUInt8 DEF_x_wget__h24731;
  tUInt8 DEF_currentVal__h98210;
  tUInt8 DEF_x_wget__h23932;
  tUInt8 DEF_x_wget__h23886;
  tUInt8 DEF_currentVal__h98111;
  tUInt8 DEF_x_wget__h23087;
  tUInt8 DEF_x_wget__h23041;
  tUInt8 DEF_currentVal__h98012;
  tUInt8 DEF_x_wget__h22242;
  tUInt8 DEF_x_wget__h22196;
  tUInt8 DEF_currentVal__h97913;
  tUInt8 DEF_x_wget__h21397;
  tUInt8 DEF_x_wget__h21351;
  tUInt8 DEF_currentVal__h97814;
  tUInt8 DEF_x_wget__h20552;
  tUInt8 DEF_x_wget__h20506;
  tUInt8 DEF_currentVal__h97717;
  tUInt8 DEF_x_wget__h19699;
  tUInt8 DEF_x_wget__h19650;
  tUInt8 DEF_starting__h47259;
  tUInt8 DEF_value__h79889;
  tUInt8 DEF_rd_idx__h93290;
  tUInt32 DEF_pc__h81742;
  tUInt32 DEF_rs1__h79829;
  tUInt32 DEF_rs2__h79830;
  tUInt32 DEF_d2e_first__254_BITS_111_TO_80_263_PLUS_IF_d2e__ETC___d1303;
  tUInt32 DEF_d2e_first__254_BITS_111_TO_80_263_PLUS_IF_d2e__ETC___d1304;
  tUInt32 DEF_x__h80358;
  tUInt8 DEF_d2e_first__254_BITS_188_TO_184___d1274;
  tUInt8 DEF_d2e_first__254_BITS_211_TO_209___d1265;
  tUInt8 DEF_funct3__h81864;
  tUInt8 DEF_e2w_first__702_BITS_157_TO_155___d1718;
  tUInt8 DEF_d2e_first__254_BIT_212___d1264;
  tUInt8 DEF_d2e_first__254_BIT_208___d1279;
  tUInt8 DEF_d2e_first__254_BIT_183___d1258;
  tUInt8 DEF_d2e_first__254_BIT_180___d1321;
  tUInt8 DEF_d2e_first__254_BIT_179___d1320;
  tUInt8 DEF_value__h79891;
  tUInt8 DEF_e2w_first__702_BIT_152___d1708;
  tUInt8 DEF_e2w_first__702_BIT_84___d1716;
  tUInt8 DEF_e2w_first__702_BIT_54___d1703;
  tUInt8 DEF_n__read__h51628;
  tUInt8 DEF_n__read__h51630;
  tUInt8 DEF_n__read__h51632;
  tUInt8 DEF_n__read__h51634;
  tUInt8 DEF_n__read__h51636;
  tUInt8 DEF_n__read__h51638;
  tUInt8 DEF_n__read__h51640;
  tUInt8 DEF_n__read__h51642;
  tUInt8 DEF_n__read__h51644;
  tUInt8 DEF_n__read__h51646;
  tUInt8 DEF_n__read__h51648;
  tUInt8 DEF_n__read__h51650;
  tUInt8 DEF_n__read__h51652;
  tUInt8 DEF_n__read__h51654;
  tUInt8 DEF_n__read__h51656;
  tUInt8 DEF_n__read__h51658;
  tUInt8 DEF_n__read__h51660;
  tUInt8 DEF_n__read__h51662;
  tUInt8 DEF_n__read__h51664;
  tUInt8 DEF_n__read__h51666;
  tUInt8 DEF_n__read__h51668;
  tUInt8 DEF_n__read__h51670;
  tUInt8 DEF_n__read__h51672;
  tUInt8 DEF_n__read__h51674;
  tUInt8 DEF_n__read__h51676;
  tUInt8 DEF_n__read__h51678;
  tUInt8 DEF_n__read__h51680;
  tUInt8 DEF_n__read__h51682;
  tUInt8 DEF_n__read__h51684;
  tUInt8 DEF_n__read__h51686;
  tUInt8 DEF_n__read__h51688;
  tUInt8 DEF_n__read__h51690;
  tUInt8 DEF_stall2__h48621;
  tUInt8 DEF_stall1__h48620;
  tUInt32 DEF_imm__h80217;
  tUInt32 DEF_rd_val__h81862;
  tUInt32 DEF_nextPc__h82093;
  tUInt8 DEF_d2e_first__254_BITS_183_TO_181_318_EQ_0b110___d1319;
  tUInt32 DEF__theResult___fst__h82204;
  tUInt32 DEF_v__h81511;
  tUInt32 DEF__theResult___fst__h82270;
  tUInt32 DEF_nextPC__h82273;
  tUInt32 DEF__theResult___fst__h82290;
  tUInt8 DEF_IF_d2e_first__254_BITS_191_TO_189_329_EQ_0b0_3_ETC___d1346;
  tUInt8 DEF_fromImem_rv_port1__read__62_BITS_24_TO_20_98_EQ_0___d805;
  tUInt8 DEF_fromImem_rv_port1__read__62_BITS_19_TO_15_94_EQ_0___d803;
  tUInt8 DEF_IF_d2e_first__254_BIT_212_264_THEN_d2e_first___ETC___d1266;
  tUInt8 DEF_def__h46551;
  tUInt8 DEF_def__h45706;
  tUInt8 DEF_def__h44861;
  tUInt8 DEF_def__h44016;
  tUInt8 DEF_def__h43171;
  tUInt8 DEF_def__h42326;
  tUInt8 DEF_def__h41481;
  tUInt8 DEF_def__h40636;
  tUInt8 DEF_def__h39791;
  tUInt8 DEF_def__h38946;
  tUInt8 DEF_def__h38101;
  tUInt8 DEF_def__h37256;
  tUInt8 DEF_def__h36411;
  tUInt8 DEF_def__h35566;
  tUInt8 DEF_def__h34721;
  tUInt8 DEF_def__h33876;
  tUInt8 DEF_def__h33031;
  tUInt8 DEF_def__h32186;
  tUInt8 DEF_def__h31341;
  tUInt8 DEF_def__h30496;
  tUInt8 DEF_def__h29651;
  tUInt8 DEF_def__h28806;
  tUInt8 DEF_def__h27961;
  tUInt8 DEF_def__h27116;
  tUInt8 DEF_def__h26271;
  tUInt8 DEF_def__h25426;
  tUInt8 DEF_def__h24581;
  tUInt8 DEF_def__h23736;
  tUInt8 DEF_def__h22891;
  tUInt8 DEF_def__h22046;
  tUInt8 DEF_def__h21201;
  tUInt8 DEF_def__h20356;
  tUInt8 DEF_def__h46533;
  tUInt8 DEF_def__h45688;
  tUInt8 DEF_def__h44843;
  tUInt8 DEF_def__h43998;
  tUInt8 DEF_def__h43153;
  tUInt8 DEF_def__h42308;
  tUInt8 DEF_def__h41463;
  tUInt8 DEF_def__h40618;
  tUInt8 DEF_def__h39773;
  tUInt8 DEF_def__h38928;
  tUInt8 DEF_def__h38083;
  tUInt8 DEF_def__h37238;
  tUInt8 DEF_def__h36393;
  tUInt8 DEF_def__h35548;
  tUInt8 DEF_def__h34703;
  tUInt8 DEF_def__h33858;
  tUInt8 DEF_def__h33013;
  tUInt8 DEF_def__h32168;
  tUInt8 DEF_def__h31323;
  tUInt8 DEF_def__h30478;
  tUInt8 DEF_def__h29633;
  tUInt8 DEF_def__h28788;
  tUInt8 DEF_def__h27943;
  tUInt8 DEF_def__h27098;
  tUInt8 DEF_def__h26253;
  tUInt8 DEF_def__h25408;
  tUInt8 DEF_def__h24563;
  tUInt8 DEF_def__h23718;
  tUInt8 DEF_def__h22873;
  tUInt8 DEF_def__h22028;
  tUInt8 DEF_def__h21183;
  tUInt8 DEF_def__h20338;
  tUInt8 DEF_d2e_first__254_BIT_112_255_EQ_epoch_58___d1256;
  tUInt8 DEF_d2e_first__254_BITS_111_TO_80_263_EQ_d2e_first_ETC___d1332;
  tUInt8 DEF_d2e_first__254_BITS_111_TO_80_263_SLT_d2e_firs_ETC___d1336;
  tUInt8 DEF_d2e_first__254_BITS_111_TO_80_263_ULT_d2e_firs_ETC___d1340;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__62_BITS_19_TO_15__ETC___d804;
  tUInt8 DEF_IF_d2e_first__254_BITS_183_TO_181_318_EQ_0b110_ETC___d1353;
  tUInt8 DEF_e2w_first__702_BITS_59_TO_55_731_EQ_0___d1732;
  tUInt8 DEF_e2w_first__702_BITS_52_TO_51_704_EQ_0b0___d1705;
  tUInt8 DEF_d2e_first__254_BITS_181_TO_180_259_EQ_0b0___d1260;
  tUInt8 DEF_SEL_ARR_IF_sb_rfile_sb_0_readBeforeLaterWrites_ETC___d800;
  tUInt8 DEF_SEL_ARR_IF_sb_rfile_sb_0_readBeforeLaterWrites_ETC___d796;
  tUInt8 DEF_NOT_e2w_first__702_BIT_84_716___d1717;
  tUInt8 DEF_d2e_first__254_BIT_183_258_OR_NOT_d2e_first__2_ETC___d1262;
  tUInt8 DEF_NOT_SEL_ARR_IF_sb_rfile_sb_0_readBeforeLaterWr_ETC___d808;
  tUInt32 DEF_x__h80639;
  tUInt32 DEF_x__h80476;
  tUInt32 DEF_x__h80406;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d644;
  tUInt32 DEF_signed_0___d657;
  tUWide DEF_f2d_first____d814;
  tUInt32 DEF_currentVal__h93721;
  tUInt32 DEF_x_wget__h18013;
  tUInt32 DEF_currentVal__h93716;
  tUInt32 DEF_x_wget__h17516;
  tUInt32 DEF_currentVal__h93711;
  tUInt32 DEF_x_wget__h17019;
  tUInt32 DEF_currentVal__h93706;
  tUInt32 DEF_x_wget__h16522;
  tUInt32 DEF_currentVal__h93701;
  tUInt32 DEF_x_wget__h16025;
  tUInt32 DEF_currentVal__h93696;
  tUInt32 DEF_x_wget__h15528;
  tUInt32 DEF_currentVal__h93691;
  tUInt32 DEF_x_wget__h15031;
  tUInt32 DEF_currentVal__h93686;
  tUInt32 DEF_x_wget__h14534;
  tUInt32 DEF_currentVal__h93681;
  tUInt32 DEF_x_wget__h14037;
  tUInt32 DEF_currentVal__h93676;
  tUInt32 DEF_x_wget__h13540;
  tUInt32 DEF_currentVal__h93671;
  tUInt32 DEF_x_wget__h13043;
  tUInt32 DEF_currentVal__h93666;
  tUInt32 DEF_x_wget__h12546;
  tUInt32 DEF_currentVal__h93661;
  tUInt32 DEF_x_wget__h12049;
  tUInt32 DEF_currentVal__h93656;
  tUInt32 DEF_x_wget__h11552;
  tUInt32 DEF_currentVal__h93651;
  tUInt32 DEF_x_wget__h11055;
  tUInt32 DEF_currentVal__h93646;
  tUInt32 DEF_x_wget__h10558;
  tUInt32 DEF_currentVal__h93641;
  tUInt32 DEF_x_wget__h10061;
  tUInt32 DEF_currentVal__h93636;
  tUInt32 DEF_x_wget__h9564;
  tUInt32 DEF_currentVal__h93631;
  tUInt32 DEF_x_wget__h9067;
  tUInt32 DEF_currentVal__h93626;
  tUInt32 DEF_x_wget__h8570;
  tUInt32 DEF_currentVal__h93621;
  tUInt32 DEF_x_wget__h8073;
  tUInt32 DEF_currentVal__h93616;
  tUInt32 DEF_x_wget__h7576;
  tUInt32 DEF_currentVal__h93611;
  tUInt32 DEF_x_wget__h7079;
  tUInt32 DEF_currentVal__h93606;
  tUInt32 DEF_x_wget__h6582;
  tUInt32 DEF_currentVal__h93601;
  tUInt32 DEF_x_wget__h6085;
  tUInt32 DEF_currentVal__h93596;
  tUInt32 DEF_x_wget__h5588;
  tUInt32 DEF_currentVal__h93591;
  tUInt32 DEF_x_wget__h5091;
  tUInt32 DEF_currentVal__h93586;
  tUInt32 DEF_x_wget__h4594;
  tUInt32 DEF_currentVal__h93581;
  tUInt32 DEF_x_wget__h4097;
  tUInt32 DEF_currentVal__h93576;
  tUInt32 DEF_x_wget__h3600;
  tUInt32 DEF_currentVal__h93571;
  tUInt32 DEF_x_wget__h3103;
  tUInt32 DEF_currentVal__h93566;
  tUInt32 DEF_lfh___d645;
  tUInt8 DEF_x_wget__h45948;
  tUInt8 DEF_x_wget__h45103;
  tUInt8 DEF_x_wget__h44258;
  tUInt8 DEF_x_wget__h43413;
  tUInt8 DEF_x_wget__h42568;
  tUInt8 DEF_x_wget__h41723;
  tUInt8 DEF_x_wget__h40878;
  tUInt8 DEF_x_wget__h40033;
  tUInt8 DEF_x_wget__h39188;
  tUInt8 DEF_x_wget__h38343;
  tUInt8 DEF_x_wget__h37498;
  tUInt8 DEF_x_wget__h36653;
  tUInt8 DEF_x_wget__h35808;
  tUInt8 DEF_x_wget__h34963;
  tUInt8 DEF_x_wget__h34118;
  tUInt8 DEF_x_wget__h33273;
  tUInt8 DEF_x_wget__h32428;
  tUInt8 DEF_x_wget__h31583;
  tUInt8 DEF_x_wget__h30738;
  tUInt8 DEF_x_wget__h29893;
  tUInt8 DEF_x_wget__h29048;
  tUInt8 DEF_x_wget__h28203;
  tUInt8 DEF_x_wget__h27358;
  tUInt8 DEF_x_wget__h26513;
  tUInt8 DEF_x_wget__h25668;
  tUInt8 DEF_x_wget__h24823;
  tUInt8 DEF_x_wget__h23978;
  tUInt8 DEF_x_wget__h23133;
  tUInt8 DEF_x_wget__h22288;
  tUInt8 DEF_x_wget__h21443;
  tUInt8 DEF_x_wget__h20598;
  tUInt8 DEF_x_wget__h19748;
  tUWide DEF_f2d_first__14_BITS_112_TO_48___d1250;
  tUInt32 DEF_def__h18318;
  tUInt32 DEF_def__h17821;
  tUInt32 DEF_def__h17324;
  tUInt32 DEF_def__h16827;
  tUInt32 DEF_def__h16330;
  tUInt32 DEF_def__h15833;
  tUInt32 DEF_def__h15336;
  tUInt32 DEF_def__h14839;
  tUInt32 DEF_def__h14342;
  tUInt32 DEF_def__h13845;
  tUInt32 DEF_def__h13348;
  tUInt32 DEF_def__h12851;
  tUInt32 DEF_def__h12354;
  tUInt32 DEF_def__h11857;
  tUInt32 DEF_def__h11360;
  tUInt32 DEF_def__h10863;
  tUInt32 DEF_def__h10366;
  tUInt32 DEF_def__h9869;
  tUInt32 DEF_def__h9372;
  tUInt32 DEF_def__h8875;
  tUInt32 DEF_def__h8378;
  tUInt32 DEF_def__h7881;
  tUInt32 DEF_def__h7384;
  tUInt32 DEF_def__h6887;
  tUInt32 DEF_def__h6390;
  tUInt32 DEF_def__h5893;
  tUInt32 DEF_def__h5396;
  tUInt32 DEF_def__h4899;
  tUInt32 DEF_def__h4402;
  tUInt32 DEF_def__h3905;
  tUInt32 DEF_def__h3408;
  tUInt8 DEF_def__h46387;
  tUInt8 DEF_def__h45542;
  tUInt8 DEF_def__h44697;
  tUInt8 DEF_def__h43852;
  tUInt8 DEF_def__h43007;
  tUInt8 DEF_def__h42162;
  tUInt8 DEF_def__h41317;
  tUInt8 DEF_def__h40472;
  tUInt8 DEF_def__h39627;
  tUInt8 DEF_def__h38782;
  tUInt8 DEF_def__h37937;
  tUInt8 DEF_def__h37092;
  tUInt8 DEF_def__h36247;
  tUInt8 DEF_def__h35402;
  tUInt8 DEF_def__h34557;
  tUInt8 DEF_def__h33712;
  tUInt8 DEF_def__h32867;
  tUInt8 DEF_def__h32022;
  tUInt8 DEF_def__h31177;
  tUInt8 DEF_def__h30332;
  tUInt8 DEF_def__h29487;
  tUInt8 DEF_def__h28642;
  tUInt8 DEF_def__h27797;
  tUInt8 DEF_def__h26952;
  tUInt8 DEF_def__h26107;
  tUInt8 DEF_def__h25262;
  tUInt8 DEF_def__h24417;
  tUInt8 DEF_def__h23572;
  tUInt8 DEF_def__h22727;
  tUInt8 DEF_def__h21882;
  tUInt8 DEF_def__h21037;
  tUInt8 DEF_def__h20192;
  tUWide DEF_IF_fromImem_rv_port1__read__62_BITS_6_TO_0_18__ETC___d1252;
  tUWide DEF_IF_fromImem_rv_port1__read__62_BITS_19_TO_15_9_ETC___d1251;
  tUWide DEF_NOT_d2e_first__254_BIT_183_258_391_AND_d2e_fir_ETC___d1468;
  tUWide DEF_d2e_first__254_BITS_176_TO_145_323_CONCAT_d2e__ETC___d1467;
  tUWide DEF_pc_fetched_reg_53_CONCAT_pc_fetched_reg_53_PLU_ETC___d660;
  tUWide DEF__16_CONCAT_pc_fetched_reg_53_CONCAT_0___d661;
  tUWide DEF__1_CONCAT_IF_d2e_first__254_BIT_182_395_THEN_IF_ETC___d1412;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d2146;
  tUWide DEF__1_CONCAT_getDResp_a___d2142;
  tUWide DEF__1_CONCAT_getIResp_a___d2138;
  tUWide DEF__0_CONCAT_DONTCARE___d1241;
 
 /* Rules */
 public:
  void RL_rf_rfile_0_canonicalize();
  void RL_rf_rfile_1_canonicalize();
  void RL_rf_rfile_2_canonicalize();
  void RL_rf_rfile_3_canonicalize();
  void RL_rf_rfile_4_canonicalize();
  void RL_rf_rfile_5_canonicalize();
  void RL_rf_rfile_6_canonicalize();
  void RL_rf_rfile_7_canonicalize();
  void RL_rf_rfile_8_canonicalize();
  void RL_rf_rfile_9_canonicalize();
  void RL_rf_rfile_10_canonicalize();
  void RL_rf_rfile_11_canonicalize();
  void RL_rf_rfile_12_canonicalize();
  void RL_rf_rfile_13_canonicalize();
  void RL_rf_rfile_14_canonicalize();
  void RL_rf_rfile_15_canonicalize();
  void RL_rf_rfile_16_canonicalize();
  void RL_rf_rfile_17_canonicalize();
  void RL_rf_rfile_18_canonicalize();
  void RL_rf_rfile_19_canonicalize();
  void RL_rf_rfile_20_canonicalize();
  void RL_rf_rfile_21_canonicalize();
  void RL_rf_rfile_22_canonicalize();
  void RL_rf_rfile_23_canonicalize();
  void RL_rf_rfile_24_canonicalize();
  void RL_rf_rfile_25_canonicalize();
  void RL_rf_rfile_26_canonicalize();
  void RL_rf_rfile_27_canonicalize();
  void RL_rf_rfile_28_canonicalize();
  void RL_rf_rfile_29_canonicalize();
  void RL_rf_rfile_30_canonicalize();
  void RL_rf_rfile_31_canonicalize();
  void RL_sb_rfile_sb_0_canonicalize();
  void RL_sb_rfile_sb_1_canonicalize();
  void RL_sb_rfile_sb_2_canonicalize();
  void RL_sb_rfile_sb_3_canonicalize();
  void RL_sb_rfile_sb_4_canonicalize();
  void RL_sb_rfile_sb_5_canonicalize();
  void RL_sb_rfile_sb_6_canonicalize();
  void RL_sb_rfile_sb_7_canonicalize();
  void RL_sb_rfile_sb_8_canonicalize();
  void RL_sb_rfile_sb_9_canonicalize();
  void RL_sb_rfile_sb_10_canonicalize();
  void RL_sb_rfile_sb_11_canonicalize();
  void RL_sb_rfile_sb_12_canonicalize();
  void RL_sb_rfile_sb_13_canonicalize();
  void RL_sb_rfile_sb_14_canonicalize();
  void RL_sb_rfile_sb_15_canonicalize();
  void RL_sb_rfile_sb_16_canonicalize();
  void RL_sb_rfile_sb_17_canonicalize();
  void RL_sb_rfile_sb_18_canonicalize();
  void RL_sb_rfile_sb_19_canonicalize();
  void RL_sb_rfile_sb_20_canonicalize();
  void RL_sb_rfile_sb_21_canonicalize();
  void RL_sb_rfile_sb_22_canonicalize();
  void RL_sb_rfile_sb_23_canonicalize();
  void RL_sb_rfile_sb_24_canonicalize();
  void RL_sb_rfile_sb_25_canonicalize();
  void RL_sb_rfile_sb_26_canonicalize();
  void RL_sb_rfile_sb_27_canonicalize();
  void RL_sb_rfile_sb_28_canonicalize();
  void RL_sb_rfile_sb_29_canonicalize();
  void RL_sb_rfile_sb_30_canonicalize();
  void RL_sb_rfile_sb_31_canonicalize();
  void RL_cycle_disp();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
