// Seed: 3017438279
module module_0;
  assign id_1 = {1{1'd0 | 1'b0}};
  logic [7:0] id_2;
  assign id_2[1'b0] = 1 - 1;
  id_3(
      .id_0(id_1 - 1), .id_1(1)
  );
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10,
    input wand id_11,
    input wire id_12,
    output wand id_13
);
  assign id_1 = 1;
  module_0();
endmodule : id_15
