Release 14.6 Map P.68d (lin64)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -ol high -xe n -logic_opt on -t 2 -w -p xc7vx690t-ffg1927-2
-o top_map.ncd top.ngd
/home/scratch/vhdl/uGMT/dev/ipbus_lut_test/mp7_690es/smartxplorer_results/run2/t
op.pcf 
Target Device  : xc7vx690t
Target Package : ffg1927
Target Speed   : -2
Mapper Version : virtex7 -- $Revision: 1.55 $
Mapped Date    : Mon Apr  7 15:55:35 2014

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2112@lxlic01,2112@lxlic02,2112@lxlic03'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc7vx690t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.04' for ISE expires in
23 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "refclkp<7>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "rxp<3>" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal ebi_d<15> connected to top level port ebi_d<15> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<14> connected to top level port ebi_d<14> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<13> connected to top level port ebi_d<13> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<12> connected to top level port ebi_d<12> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<11> connected to top level port ebi_d<11> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<10> connected to top level port ebi_d<10> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<9> connected to top level port ebi_d<9> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<8> connected to top level port ebi_d<8> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<7> connected to top level port ebi_d<7> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<6> connected to top level port ebi_d<6> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<5> connected to top level port ebi_d<5> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<4> connected to top level port ebi_d<4> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<3> connected to top level port ebi_d<3> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<2> connected to top level port ebi_d<2> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<1> connected to top level port ebi_d<1> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<0> connected to top level port ebi_d<0> has
   been removed.
WARNING:MapLib:701 - Signal ebi_a<7> connected to top level port ebi_a<7> has
   been removed.
WARNING:MapLib:41 - All members of TNM group "ttc_clocks_clk120_u" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "ttc_clocks_clk120_u_0" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "clk160" have been optimized out of
   the design.
WARNING:MapLib:41 - All members of TNM group "ttc_clocks_clk160_u" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "ttc_clocks_clk160_u_0" have been
   optimized out of the design.
WARNING:MapLib:48 - The timing specification "TS_clk160" has been discarded
   because its TO group (clk160) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_clk160_r" has been discarded
   because its FROM group (clk160) was optimized away.
WARNING:MapLib:50 - The period specification "TS_ttc_clocks_clk160_u" has been
   discarded because the group "ttc_clocks_clk160_u" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_ttc_clocks_clk120_u" has been
   discarded because the group "ttc_clocks_clk120_u" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_ttc_clocks_clk160_u_0" has been
   discarded because the group "ttc_clocks_clk160_u_0" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_ttc_clocks_clk120_u_0" has been
   discarded because the group "ttc_clocks_clk120_u_0" has been optimized away.
Writing file top_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component ttc_in_p uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ttc_in_n uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 7 secs 
Total CPU  time at the beginning of Placer: 1 mins 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8805238) REAL time: 2 mins 46 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8805238) REAL time: 2 mins 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8805238) REAL time: 2 mins 47 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

..........
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b3d7b542) REAL time: 3 mins 28 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:b3d7b542) REAL time: 3 mins 28 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:b3d7b542) REAL time: 3 mins 30 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:b3d7b542) REAL time: 3 mins 30 secs 

Phase 8.8  Global Placement
........................................
........
............................................
...............................................................................................................................................................................................................
......................................................................................................................................................................................................
