{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624013874942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624013874956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 13:57:54 2021 " "Processing started: Fri Jun 18 13:57:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624013874956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624013874956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624013874956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1624013875608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaposmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgaposmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAPOSMachine " "Found entity 1: FPGAPOSMachine" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624013885672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624013885672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgasync " "Found entity 1: vgasync" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624013885675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624013885675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatest.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatest.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgatestbench " "Found entity 1: vgatestbench" {  } { { "vgatest.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgatest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624013885678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624013885678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgenerator " "Found entity 1: clkgenerator" {  } { { "clkgenerator.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/clkgenerator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624013885680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624013885680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAPOSMachine " "Elaborating entity \"FPGAPOSMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624013885717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgasync vgasync:vgasync " "Elaborating entity \"vgasync\" for hierarchy \"vgasync:vgasync\"" {  } { { "FPGAPOSMachine.v" "vgasync" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624013885720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgasync.v(68) " "Verilog HDL assignment warning at vgasync.v(68): truncated value with size 32 to match size of target (10)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624013885721 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgasync.v(69) " "Verilog HDL assignment warning at vgasync.v(69): truncated value with size 32 to match size of target (10)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624013885721 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_count_next vgasync.v(68) " "Verilog HDL Always Construct warning at vgasync.v(68): inferring latch(es) for variable \"h_count_next\", which holds its previous value in one or more paths through the always construct" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1624013885722 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_count_next vgasync.v(68) " "Verilog HDL Always Construct warning at vgasync.v(68): inferring latch(es) for variable \"v_count_next\", which holds its previous value in one or more paths through the always construct" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1624013885722 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[0\] vgasync.v(68) " "Inferred latch for \"v_count_next\[0\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885723 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[1\] vgasync.v(68) " "Inferred latch for \"v_count_next\[1\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885723 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[2\] vgasync.v(68) " "Inferred latch for \"v_count_next\[2\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885723 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[3\] vgasync.v(68) " "Inferred latch for \"v_count_next\[3\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885723 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[4\] vgasync.v(68) " "Inferred latch for \"v_count_next\[4\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885723 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[5\] vgasync.v(68) " "Inferred latch for \"v_count_next\[5\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885723 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[6\] vgasync.v(68) " "Inferred latch for \"v_count_next\[6\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885723 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[7\] vgasync.v(68) " "Inferred latch for \"v_count_next\[7\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[8\] vgasync.v(68) " "Inferred latch for \"v_count_next\[8\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[9\] vgasync.v(68) " "Inferred latch for \"v_count_next\[9\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[0\] vgasync.v(68) " "Inferred latch for \"h_count_next\[0\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[1\] vgasync.v(68) " "Inferred latch for \"h_count_next\[1\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[2\] vgasync.v(68) " "Inferred latch for \"h_count_next\[2\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[3\] vgasync.v(68) " "Inferred latch for \"h_count_next\[3\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[4\] vgasync.v(68) " "Inferred latch for \"h_count_next\[4\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[5\] vgasync.v(68) " "Inferred latch for \"h_count_next\[5\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[6\] vgasync.v(68) " "Inferred latch for \"h_count_next\[6\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[7\] vgasync.v(68) " "Inferred latch for \"h_count_next\[7\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[8\] vgasync.v(68) " "Inferred latch for \"h_count_next\[8\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[9\] vgasync.v(68) " "Inferred latch for \"h_count_next\[9\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624013885724 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blank GND " "Pin \"blank\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624013886240 "|FPGAPOSMachine|blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624013886240 "|FPGAPOSMachine|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1624013886240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1624013886326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624013886678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624013886678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624013886726 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624013886726 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624013886726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624013886726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624013886766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 13:58:06 2021 " "Processing ended: Fri Jun 18 13:58:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624013886766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624013886766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624013886766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624013886766 ""}
