# ğŸš€ å¿«é€Ÿå¼€å§‹æŒ‡å—

## 1ï¸âƒ£ éªŒè¯Pythonå‚è€ƒå®ç°ï¼ˆ1åˆ†é’Ÿï¼‰

```bash
cd C:\Users\14126\Documents\GitHub\FPGA_depthMap
python census_python_reference.py
```

**è¾“å‡ºç»“æœï¼š**
- `Python_test_implementation/disparity_census_3x3.png` - Censusè§†å·®å›¾
- `Python_test_implementation/disparity_ssd_7x7.png` - SSDå¯¹æ¯”å›¾
- `Python_test_implementation/left_census_3x3.png` - Censusç å¯è§†åŒ–

---

## 2ï¸âƒ£ Vivadoå•å…ƒæµ‹è¯•ï¼ˆ5åˆ†é’Ÿï¼‰

### æ‰“å¼€Vivadoé¡¹ç›®
```tcl
# åœ¨Vivado TCL Consoleä¸­æ‰§è¡Œ
cd C:/Users/14126/Documents/GitHub/FPGA_depthMap
open_project FPGA_depthMap_sim/FPGA_depthMap_sim.xpr
```

### è‡ªåŠ¨è¿è¡Œæ‰€æœ‰å•å…ƒæµ‹è¯•
```tcl
source run_census_tests.tcl
```

**æµ‹è¯•é¡¹ç›®ï¼š**
- âœ… Census Transform (4ä¸ªæµ‹è¯•)
- âœ… Hamming Distance (5ä¸ªæµ‹è¯•)
- âœ… Window Generator (å®Œæ•´å›¾åƒéªŒè¯)

---

## 3ï¸âƒ£ ç”Ÿæˆå®Œæ•´è§†å·®å›¾ï¼ˆ10-15åˆ†é’Ÿï¼‰

### æ–¹æ³•1ï¼šä½¿ç”¨Census Transformï¼ˆæ¨èï¼‰

```tcl
# ç¡®ä¿parameter.vä¸­å¯ç”¨äº†Census
# `define USE_CENSUS åº”è¯¥æœªæ³¨é‡Š

set_property top tb_disparity_unified [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
run -all
```

**è¾“å‡ºï¼š** `output.bmp` (ä½¿ç”¨Censusç®—æ³•)

### æ–¹æ³•2ï¼šä½¿ç”¨SSDï¼ˆå¯¹æ¯”ç”¨ï¼‰

1. ç¼–è¾‘ `parameter.v`ï¼š
   ```verilog
   //`define USE_CENSUS    // æ³¨é‡Šæ‰Census
   `define USE_SSD        // å–æ¶ˆæ³¨é‡ŠSSD
   ```

2. è¿è¡Œä»¿çœŸï¼š
   ```tcl
   set_property top tb_disparity_unified [get_filesets sim_1]
   update_compile_order -fileset sim_1
   launch_simulation
   run -all
   ```

**è¾“å‡ºï¼š** `output.bmp` (ä½¿ç”¨SSDç®—æ³•)

---

## ğŸ“Š ç»“æœå¯¹æ¯”

è¿è¡Œä¸¤æ¬¡ä»¿çœŸï¼ˆCensuså’ŒSSDï¼‰ï¼Œç„¶åå¯¹æ¯”è¾“å‡ºï¼š

```
output.bmp (Census)          vs    legacy_ssd/Tsukuba_output_7.bmp (SSD)
```

**Censusä¼˜åŠ¿ï¼š**
- å…‰ç…§å˜åŒ–æ›´é²æ£’
- è¾¹ç¼˜æ¸…æ™°
- å™ªå£°æ›´å°‘

---

## ğŸ”§ ä¿®æ”¹å‚æ•°

ç¼–è¾‘ `parameter.v` æ¥è°ƒæ•´å‚æ•°ï¼š

```verilog
`define WIDTH  320              // å›¾åƒå®½åº¦
`define HEIGHT 240              // å›¾åƒé«˜åº¦
`define DISPARITY_MIN 4         // æœ€å°è§†å·®
`define DISPARITY_MAX 10        // æœ€å¤§è§†å·®
`define WINDOW_SIZE   3         // çª—å£å¤§å° (3x3)
```

---

## âš¡ æ€§èƒ½æŒ‡æ ‡

| æŒ‡æ ‡ | Census | SSD |
|------|--------|-----|
| ä»¿çœŸæ—¶é—´ | ~12åˆ†é’Ÿ | ~10åˆ†é’Ÿ |
| ç¡¬ä»¶èµ„æº | ä½ï¼ˆæ— ä¹˜æ³•å™¨ï¼‰ | é«˜ï¼ˆ49ä¸ªä¹˜æ³•å™¨ï¼‰ |
| è¾“å‡ºè´¨é‡ | å¥½ | ä¸€èˆ¬ |
| å…‰ç…§é²æ£’æ€§ | âœ… | âŒ |

---

## ğŸ› å¸¸è§é—®é¢˜

### Q: æ‰¾ä¸åˆ°hexæ–‡ä»¶ï¼Ÿ
**A:** ç¡®ä¿ `parameter.v` ä¸­ä½¿ç”¨**ç»å¯¹è·¯å¾„**ï¼š
```verilog
`define INPUTFILENAME_L "C:/Users/14126/Documents/GitHub/FPGA_depthMap/Tsukuba_L.hex"
```

### Q: ä»¿çœŸé€Ÿåº¦å¤ªæ…¢ï¼Ÿ
**A:** æ­£å¸¸ç°è±¡ï¼ŒCensusè®¡ç®—éœ€è¦10-15åˆ†é’Ÿã€‚å¯ä»¥ï¼š
- å‡å°å›¾åƒå°ºå¯¸
- å‡å°è§†å·®èŒƒå›´
- ä½¿ç”¨æ›´å¿«çš„ç”µè„‘

### Q: output.bmpåªæœ‰ä¸€æ¡ç™½çº¿ï¼Ÿ
**A:** ç­‰å¾…ä»¿çœŸå®Œå…¨ç»“æŸï¼ˆ`enc_done=1`ï¼‰å†æ£€æŸ¥è¾“å‡ºæ–‡ä»¶ã€‚

### Q: æƒ³ä½¿ç”¨è‡ªå·±çš„å›¾åƒï¼Ÿ
**A:** ä½¿ç”¨ `imgtohex.ipynb` å°†å›¾åƒè½¬æ¢ä¸ºhexæ ¼å¼ï¼š
```python
jupyter notebook imgtohex.ipynb
```

---

## ğŸ“š æ›´å¤šä¿¡æ¯

- **è¯¦ç»†æ–‡æ¡£:** `CENSUS_README.md`
- **ç®—æ³•åŸç†:** Census TransformåŸç†å’Œå®ç°ç»†èŠ‚
- **SSDå­˜æ¡£:** `legacy_ssd/README_LEGACY.md`

---

**å‡†å¤‡å¥½äº†ï¼Ÿå¼€å§‹è¿è¡Œå§ï¼** ğŸ‰

