// Seed: 3799904613
module module_0;
  wire id_1;
  `define pp_2 0
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input wand id_2,
    input wand id_3,
    output wire id_4,
    output tri id_5,
    output uwire id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input wand id_11,
    input uwire id_12
);
  assign id_5 = -1;
  assign id_4 = id_10;
  module_0 modCall_1 ();
  uwire id_14;
  assign id_14 = 1;
endmodule
