# mypy: ignore-errors
# -*- coding: utf-8 -*-
#
# TARGET arch is: []
# WORD_SIZE is: 8
# POINTER_SIZE is: 8
# LONGDOUBLE_SIZE is: 16
#
import ctypes




_gc_9_4_3_OFFSET_HEADER = True # macro
regGRBM_CNTL = 0x0000 # macro
regGRBM_CNTL_BASE_IDX = 0 # macro
regGRBM_SKEW_CNTL = 0x0001 # macro
regGRBM_SKEW_CNTL_BASE_IDX = 0 # macro
regGRBM_STATUS2 = 0x0002 # macro
regGRBM_STATUS2_BASE_IDX = 0 # macro
regGRBM_PWR_CNTL = 0x0003 # macro
regGRBM_PWR_CNTL_BASE_IDX = 0 # macro
regGRBM_STATUS = 0x0004 # macro
regGRBM_STATUS_BASE_IDX = 0 # macro
regGRBM_STATUS_SE0 = 0x0005 # macro
regGRBM_STATUS_SE0_BASE_IDX = 0 # macro
regGRBM_STATUS_SE1 = 0x0006 # macro
regGRBM_STATUS_SE1_BASE_IDX = 0 # macro
regGRBM_SOFT_RESET = 0x0008 # macro
regGRBM_SOFT_RESET_BASE_IDX = 0 # macro
regGRBM_GFX_CLKEN_CNTL = 0x000c # macro
regGRBM_GFX_CLKEN_CNTL_BASE_IDX = 0 # macro
regGRBM_WAIT_IDLE_CLOCKS = 0x000d # macro
regGRBM_WAIT_IDLE_CLOCKS_BASE_IDX = 0 # macro
regGRBM_STATUS_SE2 = 0x000e # macro
regGRBM_STATUS_SE2_BASE_IDX = 0 # macro
regGRBM_STATUS_SE3 = 0x000f # macro
regGRBM_STATUS_SE3_BASE_IDX = 0 # macro
regGRBM_READ_ERROR = 0x0016 # macro
regGRBM_READ_ERROR_BASE_IDX = 0 # macro
regGRBM_READ_ERROR2 = 0x0017 # macro
regGRBM_READ_ERROR2_BASE_IDX = 0 # macro
regGRBM_INT_CNTL = 0x0018 # macro
regGRBM_INT_CNTL_BASE_IDX = 0 # macro
regGRBM_TRAP_OP = 0x0019 # macro
regGRBM_TRAP_OP_BASE_IDX = 0 # macro
regGRBM_TRAP_ADDR = 0x001a # macro
regGRBM_TRAP_ADDR_BASE_IDX = 0 # macro
regGRBM_TRAP_ADDR_MSK = 0x001b # macro
regGRBM_TRAP_ADDR_MSK_BASE_IDX = 0 # macro
regGRBM_TRAP_WD = 0x001c # macro
regGRBM_TRAP_WD_BASE_IDX = 0 # macro
regGRBM_TRAP_WD_MSK = 0x001d # macro
regGRBM_TRAP_WD_MSK_BASE_IDX = 0 # macro
regGRBM_WRITE_ERROR = 0x001f # macro
regGRBM_WRITE_ERROR_BASE_IDX = 0 # macro
regGRBM_IOV_ERROR = 0x0020 # macro
regGRBM_IOV_ERROR_BASE_IDX = 0 # macro
regGRBM_CHIP_REVISION = 0x0021 # macro
regGRBM_CHIP_REVISION_BASE_IDX = 0 # macro
regGRBM_GFX_CNTL = 0x0022 # macro
regGRBM_GFX_CNTL_BASE_IDX = 0 # macro
regGRBM_RSMU_CFG = 0x0023 # macro
regGRBM_RSMU_CFG_BASE_IDX = 0 # macro
regGRBM_IH_CREDIT = 0x0024 # macro
regGRBM_IH_CREDIT_BASE_IDX = 0 # macro
regGRBM_PWR_CNTL2 = 0x0025 # macro
regGRBM_PWR_CNTL2_BASE_IDX = 0 # macro
regGRBM_UTCL2_INVAL_RANGE_START = 0x0026 # macro
regGRBM_UTCL2_INVAL_RANGE_START_BASE_IDX = 0 # macro
regGRBM_UTCL2_INVAL_RANGE_END = 0x0027 # macro
regGRBM_UTCL2_INVAL_RANGE_END_BASE_IDX = 0 # macro
regGRBM_RSMU_READ_ERROR = 0x0028 # macro
regGRBM_RSMU_READ_ERROR_BASE_IDX = 0 # macro
regGRBM_CHICKEN_BITS = 0x0029 # macro
regGRBM_CHICKEN_BITS_BASE_IDX = 0 # macro
regGRBM_FENCE_RANGE0 = 0x002a # macro
regGRBM_FENCE_RANGE0_BASE_IDX = 0 # macro
regGRBM_FENCE_RANGE1 = 0x002b # macro
regGRBM_FENCE_RANGE1_BASE_IDX = 0 # macro
regGRBM_IOV_READ_ERROR = 0x002c # macro
regGRBM_IOV_READ_ERROR_BASE_IDX = 0 # macro
regGRBM_NOWHERE = 0x003f # macro
regGRBM_NOWHERE_BASE_IDX = 0 # macro
regGRBM_SCRATCH_REG0 = 0x0040 # macro
regGRBM_SCRATCH_REG0_BASE_IDX = 0 # macro
regGRBM_SCRATCH_REG1 = 0x0041 # macro
regGRBM_SCRATCH_REG1_BASE_IDX = 0 # macro
regGRBM_SCRATCH_REG2 = 0x0042 # macro
regGRBM_SCRATCH_REG2_BASE_IDX = 0 # macro
regGRBM_SCRATCH_REG3 = 0x0043 # macro
regGRBM_SCRATCH_REG3_BASE_IDX = 0 # macro
regGRBM_SCRATCH_REG4 = 0x0044 # macro
regGRBM_SCRATCH_REG4_BASE_IDX = 0 # macro
regGRBM_SCRATCH_REG5 = 0x0045 # macro
regGRBM_SCRATCH_REG5_BASE_IDX = 0 # macro
regGRBM_SCRATCH_REG6 = 0x0046 # macro
regGRBM_SCRATCH_REG6_BASE_IDX = 0 # macro
regGRBM_SCRATCH_REG7 = 0x0047 # macro
regGRBM_SCRATCH_REG7_BASE_IDX = 0 # macro
regVIOLATION_DATA_ASYNC_VF_PROG = 0x0048 # macro
regVIOLATION_DATA_ASYNC_VF_PROG_BASE_IDX = 0 # macro
regCP_CPC_DEBUG_CNTL = 0x0080 # macro
regCP_CPC_DEBUG_CNTL_BASE_IDX = 0 # macro
regCP_CPF_DEBUG_CNTL = 0x0082 # macro
regCP_CPF_DEBUG_CNTL_BASE_IDX = 0 # macro
regCP_CPC_STATUS = 0x0084 # macro
regCP_CPC_STATUS_BASE_IDX = 0 # macro
regCP_CPC_BUSY_STAT = 0x0085 # macro
regCP_CPC_BUSY_STAT_BASE_IDX = 0 # macro
regCP_CPC_STALLED_STAT1 = 0x0086 # macro
regCP_CPC_STALLED_STAT1_BASE_IDX = 0 # macro
regCP_CPF_STATUS = 0x0087 # macro
regCP_CPF_STATUS_BASE_IDX = 0 # macro
regCP_CPF_BUSY_STAT = 0x0088 # macro
regCP_CPF_BUSY_STAT_BASE_IDX = 0 # macro
regCP_CPF_STALLED_STAT1 = 0x0089 # macro
regCP_CPF_STALLED_STAT1_BASE_IDX = 0 # macro
regCP_CPC_GRBM_FREE_COUNT = 0x008b # macro
regCP_CPC_GRBM_FREE_COUNT_BASE_IDX = 0 # macro
regCP_CPC_PRIV_VIOLATION_ADDR = 0x008c # macro
regCP_CPC_PRIV_VIOLATION_ADDR_BASE_IDX = 0 # macro
regCP_MEC_CNTL = 0x008d # macro
regCP_MEC_CNTL_BASE_IDX = 0 # macro
regCP_MEC_ME1_HEADER_DUMP = 0x008e # macro
regCP_MEC_ME1_HEADER_DUMP_BASE_IDX = 0 # macro
regCP_MEC_ME2_HEADER_DUMP = 0x008f # macro
regCP_MEC_ME2_HEADER_DUMP_BASE_IDX = 0 # macro
regCP_CPC_SCRATCH_INDEX = 0x0090 # macro
regCP_CPC_SCRATCH_INDEX_BASE_IDX = 0 # macro
regCP_CPC_SCRATCH_DATA = 0x0091 # macro
regCP_CPC_SCRATCH_DATA_BASE_IDX = 0 # macro
regCP_CPF_GRBM_FREE_COUNT = 0x0092 # macro
regCP_CPF_GRBM_FREE_COUNT_BASE_IDX = 0 # macro
regCP_CPC_HALT_HYST_COUNT = 0x00a7 # macro
regCP_CPC_HALT_HYST_COUNT_BASE_IDX = 0 # macro
regCP_CE_COMPARE_COUNT = 0x00c0 # macro
regCP_CE_COMPARE_COUNT_BASE_IDX = 0 # macro
regCP_CE_DE_COUNT = 0x00c1 # macro
regCP_CE_DE_COUNT_BASE_IDX = 0 # macro
regCP_DE_CE_COUNT = 0x00c2 # macro
regCP_DE_CE_COUNT_BASE_IDX = 0 # macro
regCP_DE_LAST_INVAL_COUNT = 0x00c3 # macro
regCP_DE_LAST_INVAL_COUNT_BASE_IDX = 0 # macro
regCP_DE_DE_COUNT = 0x00c4 # macro
regCP_DE_DE_COUNT_BASE_IDX = 0 # macro
regCP_STALLED_STAT3 = 0x019c # macro
regCP_STALLED_STAT3_BASE_IDX = 0 # macro
regCP_STALLED_STAT1 = 0x019d # macro
regCP_STALLED_STAT1_BASE_IDX = 0 # macro
regCP_STALLED_STAT2 = 0x019e # macro
regCP_STALLED_STAT2_BASE_IDX = 0 # macro
regCP_BUSY_STAT = 0x019f # macro
regCP_BUSY_STAT_BASE_IDX = 0 # macro
regCP_STAT = 0x01a0 # macro
regCP_STAT_BASE_IDX = 0 # macro
regCP_ME_HEADER_DUMP = 0x01a1 # macro
regCP_ME_HEADER_DUMP_BASE_IDX = 0 # macro
regCP_PFP_HEADER_DUMP = 0x01a2 # macro
regCP_PFP_HEADER_DUMP_BASE_IDX = 0 # macro
regCP_GRBM_FREE_COUNT = 0x01a3 # macro
regCP_GRBM_FREE_COUNT_BASE_IDX = 0 # macro
regCP_CE_HEADER_DUMP = 0x01a4 # macro
regCP_CE_HEADER_DUMP_BASE_IDX = 0 # macro
regCP_PFP_INSTR_PNTR = 0x01a5 # macro
regCP_PFP_INSTR_PNTR_BASE_IDX = 0 # macro
regCP_ME_INSTR_PNTR = 0x01a6 # macro
regCP_ME_INSTR_PNTR_BASE_IDX = 0 # macro
regCP_CE_INSTR_PNTR = 0x01a7 # macro
regCP_CE_INSTR_PNTR_BASE_IDX = 0 # macro
regCP_MEC1_INSTR_PNTR = 0x01a8 # macro
regCP_MEC1_INSTR_PNTR_BASE_IDX = 0 # macro
regCP_MEC2_INSTR_PNTR = 0x01a9 # macro
regCP_MEC2_INSTR_PNTR_BASE_IDX = 0 # macro
regCP_CSF_STAT = 0x01b4 # macro
regCP_CSF_STAT_BASE_IDX = 0 # macro
regCP_ME_CNTL = 0x01b6 # macro
regCP_ME_CNTL_BASE_IDX = 0 # macro
regCP_CNTX_STAT = 0x01b8 # macro
regCP_CNTX_STAT_BASE_IDX = 0 # macro
regCP_ME_PREEMPTION = 0x01b9 # macro
regCP_ME_PREEMPTION_BASE_IDX = 0 # macro
regCP_ROQ_THRESHOLDS = 0x01bc # macro
regCP_ROQ_THRESHOLDS_BASE_IDX = 0 # macro
regCP_MEQ_STQ_THRESHOLD = 0x01bd # macro
regCP_MEQ_STQ_THRESHOLD_BASE_IDX = 0 # macro
regCP_RB2_RPTR = 0x01be # macro
regCP_RB2_RPTR_BASE_IDX = 0 # macro
regCP_RB1_RPTR = 0x01bf # macro
regCP_RB1_RPTR_BASE_IDX = 0 # macro
regCP_RB0_RPTR = 0x01c0 # macro
regCP_RB0_RPTR_BASE_IDX = 0 # macro
regCP_RB_RPTR = 0x01c0 # macro
regCP_RB_RPTR_BASE_IDX = 0 # macro
regCP_RB_WPTR_DELAY = 0x01c1 # macro
regCP_RB_WPTR_DELAY_BASE_IDX = 0 # macro
regCP_RB_WPTR_POLL_CNTL = 0x01c2 # macro
regCP_RB_WPTR_POLL_CNTL_BASE_IDX = 0 # macro
regCP_ROQ1_THRESHOLDS = 0x01d5 # macro
regCP_ROQ1_THRESHOLDS_BASE_IDX = 0 # macro
regCP_ROQ2_THRESHOLDS = 0x01d6 # macro
regCP_ROQ2_THRESHOLDS_BASE_IDX = 0 # macro
regCP_STQ_THRESHOLDS = 0x01d7 # macro
regCP_STQ_THRESHOLDS_BASE_IDX = 0 # macro
regCP_QUEUE_THRESHOLDS = 0x01d8 # macro
regCP_QUEUE_THRESHOLDS_BASE_IDX = 0 # macro
regCP_MEQ_THRESHOLDS = 0x01d9 # macro
regCP_MEQ_THRESHOLDS_BASE_IDX = 0 # macro
regCP_ROQ_AVAIL = 0x01da # macro
regCP_ROQ_AVAIL_BASE_IDX = 0 # macro
regCP_STQ_AVAIL = 0x01db # macro
regCP_STQ_AVAIL_BASE_IDX = 0 # macro
regCP_ROQ2_AVAIL = 0x01dc # macro
regCP_ROQ2_AVAIL_BASE_IDX = 0 # macro
regCP_MEQ_AVAIL = 0x01dd # macro
regCP_MEQ_AVAIL_BASE_IDX = 0 # macro
regCP_CMD_INDEX = 0x01de # macro
regCP_CMD_INDEX_BASE_IDX = 0 # macro
regCP_CMD_DATA = 0x01df # macro
regCP_CMD_DATA_BASE_IDX = 0 # macro
regCP_ROQ_RB_STAT = 0x01e0 # macro
regCP_ROQ_RB_STAT_BASE_IDX = 0 # macro
regCP_ROQ_IB1_STAT = 0x01e1 # macro
regCP_ROQ_IB1_STAT_BASE_IDX = 0 # macro
regCP_ROQ_IB2_STAT = 0x01e2 # macro
regCP_ROQ_IB2_STAT_BASE_IDX = 0 # macro
regCP_STQ_STAT = 0x01e3 # macro
regCP_STQ_STAT_BASE_IDX = 0 # macro
regCP_STQ_WR_STAT = 0x01e4 # macro
regCP_STQ_WR_STAT_BASE_IDX = 0 # macro
regCP_MEQ_STAT = 0x01e5 # macro
regCP_MEQ_STAT_BASE_IDX = 0 # macro
regCP_CEQ1_AVAIL = 0x01e6 # macro
regCP_CEQ1_AVAIL_BASE_IDX = 0 # macro
regCP_CEQ2_AVAIL = 0x01e7 # macro
regCP_CEQ2_AVAIL_BASE_IDX = 0 # macro
regCP_CE_ROQ_RB_STAT = 0x01e8 # macro
regCP_CE_ROQ_RB_STAT_BASE_IDX = 0 # macro
regCP_CE_ROQ_IB1_STAT = 0x01e9 # macro
regCP_CE_ROQ_IB1_STAT_BASE_IDX = 0 # macro
regCP_CE_ROQ_IB2_STAT = 0x01ea # macro
regCP_CE_ROQ_IB2_STAT_BASE_IDX = 0 # macro
regCP_INT_STAT_DEBUG = 0x01f7 # macro
regCP_INT_STAT_DEBUG_BASE_IDX = 0 # macro
regCP_DEBUG_CNTL = 0x01f8 # macro
regCP_DEBUG_CNTL_BASE_IDX = 0 # macro
regCP_PRIV_VIOLATION_ADDR = 0x01fa # macro
regCP_PRIV_VIOLATION_ADDR_BASE_IDX = 0 # macro
regVGT_VTX_VECT_EJECT_REG = 0x022c # macro
regVGT_VTX_VECT_EJECT_REG_BASE_IDX = 0 # macro
regVGT_DMA_DATA_FIFO_DEPTH = 0x022d # macro
regVGT_DMA_DATA_FIFO_DEPTH_BASE_IDX = 0 # macro
regVGT_DMA_REQ_FIFO_DEPTH = 0x022e # macro
regVGT_DMA_REQ_FIFO_DEPTH_BASE_IDX = 0 # macro
regVGT_DRAW_INIT_FIFO_DEPTH = 0x022f # macro
regVGT_DRAW_INIT_FIFO_DEPTH_BASE_IDX = 0 # macro
regVGT_LAST_COPY_STATE = 0x0230 # macro
regVGT_LAST_COPY_STATE_BASE_IDX = 0 # macro
regVGT_CACHE_INVALIDATION = 0x0231 # macro
regVGT_CACHE_INVALIDATION_BASE_IDX = 0 # macro
regVGT_RESET_DEBUG = 0x0232 # macro
regVGT_RESET_DEBUG_BASE_IDX = 0 # macro
regVGT_STRMOUT_DELAY = 0x0233 # macro
regVGT_STRMOUT_DELAY_BASE_IDX = 0 # macro
regVGT_FIFO_DEPTHS = 0x0234 # macro
regVGT_FIFO_DEPTHS_BASE_IDX = 0 # macro
regVGT_GS_VERTEX_REUSE = 0x0235 # macro
regVGT_GS_VERTEX_REUSE_BASE_IDX = 0 # macro
regVGT_MC_LAT_CNTL = 0x0236 # macro
regVGT_MC_LAT_CNTL_BASE_IDX = 0 # macro
regIA_CNTL_STATUS = 0x0237 # macro
regIA_CNTL_STATUS_BASE_IDX = 0 # macro
regVGT_CNTL_STATUS = 0x023c # macro
regVGT_CNTL_STATUS_BASE_IDX = 0 # macro
regWD_CNTL_STATUS = 0x023f # macro
regWD_CNTL_STATUS_BASE_IDX = 0 # macro
regCC_GC_PRIM_CONFIG = 0x0240 # macro
regCC_GC_PRIM_CONFIG_BASE_IDX = 0 # macro
regGC_USER_PRIM_CONFIG = 0x0241 # macro
regGC_USER_PRIM_CONFIG_BASE_IDX = 0 # macro
regWD_QOS = 0x0242 # macro
regWD_QOS_BASE_IDX = 0 # macro
regWD_UTCL1_CNTL = 0x0243 # macro
regWD_UTCL1_CNTL_BASE_IDX = 0 # macro
regWD_UTCL1_STATUS = 0x0244 # macro
regWD_UTCL1_STATUS_BASE_IDX = 0 # macro
regIA_UTCL1_CNTL = 0x0246 # macro
regIA_UTCL1_CNTL_BASE_IDX = 0 # macro
regIA_UTCL1_STATUS = 0x0247 # macro
regIA_UTCL1_STATUS_BASE_IDX = 0 # macro
regVGT_SYS_CONFIG = 0x0263 # macro
regVGT_SYS_CONFIG_BASE_IDX = 0 # macro
regVGT_VS_MAX_WAVE_ID = 0x0268 # macro
regVGT_VS_MAX_WAVE_ID_BASE_IDX = 0 # macro
regVGT_GS_MAX_WAVE_ID = 0x0269 # macro
regVGT_GS_MAX_WAVE_ID_BASE_IDX = 0 # macro
regGFX_PIPE_CONTROL = 0x026d # macro
regGFX_PIPE_CONTROL_BASE_IDX = 0 # macro
regCC_GC_SHADER_ARRAY_CONFIG = 0x026f # macro
regCC_GC_SHADER_ARRAY_CONFIG_BASE_IDX = 0 # macro
regGC_USER_SHADER_ARRAY_CONFIG = 0x0270 # macro
regGC_USER_SHADER_ARRAY_CONFIG_BASE_IDX = 0 # macro
regVGT_DMA_PRIMITIVE_TYPE = 0x0271 # macro
regVGT_DMA_PRIMITIVE_TYPE_BASE_IDX = 0 # macro
regVGT_DMA_CONTROL = 0x0272 # macro
regVGT_DMA_CONTROL_BASE_IDX = 0 # macro
regVGT_DMA_LS_HS_CONFIG = 0x0273 # macro
regVGT_DMA_LS_HS_CONFIG_BASE_IDX = 0 # macro
regWD_BUF_RESOURCE_1 = 0x0276 # macro
regWD_BUF_RESOURCE_1_BASE_IDX = 0 # macro
regWD_BUF_RESOURCE_2 = 0x0277 # macro
regWD_BUF_RESOURCE_2_BASE_IDX = 0 # macro
regPA_CL_CNTL_STATUS = 0x0284 # macro
regPA_CL_CNTL_STATUS_BASE_IDX = 0 # macro
regPA_CL_ENHANCE = 0x0285 # macro
regPA_CL_ENHANCE_BASE_IDX = 0 # macro
regPA_CL_RESET_DEBUG = 0x0286 # macro
regPA_CL_RESET_DEBUG_BASE_IDX = 0 # macro
regPA_SU_CNTL_STATUS = 0x0294 # macro
regPA_SU_CNTL_STATUS_BASE_IDX = 0 # macro
regPA_SC_FIFO_DEPTH_CNTL = 0x0295 # macro
regPA_SC_FIFO_DEPTH_CNTL_BASE_IDX = 0 # macro
regPA_SC_P3D_TRAP_SCREEN_HV_LOCK = 0x02c0 # macro
regPA_SC_P3D_TRAP_SCREEN_HV_LOCK_BASE_IDX = 0 # macro
regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK = 0x02c1 # macro
regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK_BASE_IDX = 0 # macro
regPA_SC_TRAP_SCREEN_HV_LOCK = 0x02c2 # macro
regPA_SC_TRAP_SCREEN_HV_LOCK_BASE_IDX = 0 # macro
regPA_SC_FORCE_EOV_MAX_CNTS = 0x02c9 # macro
regPA_SC_FORCE_EOV_MAX_CNTS_BASE_IDX = 0 # macro
regPA_SC_BINNER_EVENT_CNTL_0 = 0x02cc # macro
regPA_SC_BINNER_EVENT_CNTL_0_BASE_IDX = 0 # macro
regPA_SC_BINNER_EVENT_CNTL_1 = 0x02cd # macro
regPA_SC_BINNER_EVENT_CNTL_1_BASE_IDX = 0 # macro
regPA_SC_BINNER_EVENT_CNTL_2 = 0x02ce # macro
regPA_SC_BINNER_EVENT_CNTL_2_BASE_IDX = 0 # macro
regPA_SC_BINNER_EVENT_CNTL_3 = 0x02cf # macro
regPA_SC_BINNER_EVENT_CNTL_3_BASE_IDX = 0 # macro
regPA_SC_BINNER_TIMEOUT_COUNTER = 0x02d0 # macro
regPA_SC_BINNER_TIMEOUT_COUNTER_BASE_IDX = 0 # macro
regPA_SC_BINNER_PERF_CNTL_0 = 0x02d1 # macro
regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX = 0 # macro
regPA_SC_BINNER_PERF_CNTL_1 = 0x02d2 # macro
regPA_SC_BINNER_PERF_CNTL_1_BASE_IDX = 0 # macro
regPA_SC_BINNER_PERF_CNTL_2 = 0x02d3 # macro
regPA_SC_BINNER_PERF_CNTL_2_BASE_IDX = 0 # macro
regPA_SC_BINNER_PERF_CNTL_3 = 0x02d4 # macro
regPA_SC_BINNER_PERF_CNTL_3_BASE_IDX = 0 # macro
regPA_SC_ENHANCE_2 = 0x02dc # macro
regPA_SC_ENHANCE_2_BASE_IDX = 0 # macro
regPA_SC_FIFO_SIZE = 0x02f3 # macro
regPA_SC_FIFO_SIZE_BASE_IDX = 0 # macro
regPA_SC_IF_FIFO_SIZE = 0x02f5 # macro
regPA_SC_IF_FIFO_SIZE_BASE_IDX = 0 # macro
regPA_SC_PKR_WAVE_TABLE_CNTL = 0x02f8 # macro
regPA_SC_PKR_WAVE_TABLE_CNTL_BASE_IDX = 0 # macro
regPA_UTCL1_CNTL1 = 0x02f9 # macro
regPA_UTCL1_CNTL1_BASE_IDX = 0 # macro
regPA_UTCL1_CNTL2 = 0x02fa # macro
regPA_UTCL1_CNTL2_BASE_IDX = 0 # macro
regPA_SIDEBAND_REQUEST_DELAYS = 0x02fb # macro
regPA_SIDEBAND_REQUEST_DELAYS_BASE_IDX = 0 # macro
regPA_SC_ENHANCE = 0x02fc # macro
regPA_SC_ENHANCE_BASE_IDX = 0 # macro
regPA_SC_ENHANCE_1 = 0x02fd # macro
regPA_SC_ENHANCE_1_BASE_IDX = 0 # macro
regPA_SC_DSM_CNTL = 0x02fe # macro
regPA_SC_DSM_CNTL_BASE_IDX = 0 # macro
regPA_SC_TILE_STEERING_CREST_OVERRIDE = 0x02ff # macro
regPA_SC_TILE_STEERING_CREST_OVERRIDE_BASE_IDX = 0 # macro
regSQ_CONFIG = 0x0300 # macro
regSQ_CONFIG_BASE_IDX = 0 # macro
regSQC_CONFIG = 0x0301 # macro
regSQC_CONFIG_BASE_IDX = 0 # macro
regLDS_CONFIG = 0x0302 # macro
regLDS_CONFIG_BASE_IDX = 0 # macro
regSQ_RANDOM_WAVE_PRI = 0x0303 # macro
regSQ_RANDOM_WAVE_PRI_BASE_IDX = 0 # macro
regSQ_REG_CREDITS = 0x0304 # macro
regSQ_REG_CREDITS_BASE_IDX = 0 # macro
regSQ_FIFO_SIZES = 0x0305 # macro
regSQ_FIFO_SIZES_BASE_IDX = 0 # macro
regSQ_DSM_CNTL = 0x0306 # macro
regSQ_DSM_CNTL_BASE_IDX = 0 # macro
regSQ_DSM_CNTL2 = 0x0307 # macro
regSQ_DSM_CNTL2_BASE_IDX = 0 # macro
regSQ_RUNTIME_CONFIG = 0x0308 # macro
regSQ_RUNTIME_CONFIG_BASE_IDX = 0 # macro
regSQ_DEBUG_STS_GLOBAL = 0x0309 # macro
regSQ_DEBUG_STS_GLOBAL_BASE_IDX = 0 # macro
regSH_MEM_BASES = 0x030a # macro
regSH_MEM_BASES_BASE_IDX = 0 # macro
regSQ_TIMEOUT_CONFIG = 0x030b # macro
regSQ_TIMEOUT_CONFIG_BASE_IDX = 0 # macro
regSQ_TIMEOUT_STATUS = 0x030c # macro
regSQ_TIMEOUT_STATUS_BASE_IDX = 0 # macro
regSH_MEM_CONFIG = 0x030d # macro
regSH_MEM_CONFIG_BASE_IDX = 0 # macro
regSP_MFMA_PORTD_RD_CONFIG = 0x030e # macro
regSP_MFMA_PORTD_RD_CONFIG_BASE_IDX = 0 # macro
regSH_CAC_CONFIG = 0x030f # macro
regSH_CAC_CONFIG_BASE_IDX = 0 # macro
regSQ_DEBUG_STS_GLOBAL2 = 0x0310 # macro
regSQ_DEBUG_STS_GLOBAL2_BASE_IDX = 0 # macro
regSQ_DEBUG_STS_GLOBAL3 = 0x0311 # macro
regSQ_DEBUG_STS_GLOBAL3_BASE_IDX = 0 # macro
regCC_GC_SHADER_RATE_CONFIG = 0x0312 # macro
regCC_GC_SHADER_RATE_CONFIG_BASE_IDX = 0 # macro
regGC_USER_SHADER_RATE_CONFIG = 0x0313 # macro
regGC_USER_SHADER_RATE_CONFIG_BASE_IDX = 0 # macro
regSQ_INTERRUPT_AUTO_MASK = 0x0314 # macro
regSQ_INTERRUPT_AUTO_MASK_BASE_IDX = 0 # macro
regSQ_INTERRUPT_MSG_CTRL = 0x0315 # macro
regSQ_INTERRUPT_MSG_CTRL_BASE_IDX = 0 # macro
regSQ_DEBUG_PERFCOUNT_TRAP = 0x0316 # macro
regSQ_DEBUG_PERFCOUNT_TRAP_BASE_IDX = 0 # macro
regSQ_UTCL1_CNTL1 = 0x0317 # macro
regSQ_UTCL1_CNTL1_BASE_IDX = 0 # macro
regSQ_UTCL1_CNTL2 = 0x0318 # macro
regSQ_UTCL1_CNTL2_BASE_IDX = 0 # macro
regSQ_UTCL1_STATUS = 0x0319 # macro
regSQ_UTCL1_STATUS_BASE_IDX = 0 # macro
regSQ_FED_INTERRUPT_STATUS = 0x031a # macro
regSQ_FED_INTERRUPT_STATUS_BASE_IDX = 0 # macro
regSQ_CGTS_CONFIG = 0x031b # macro
regSQ_CGTS_CONFIG_BASE_IDX = 0 # macro
regSQ_SHADER_TBA_LO = 0x031c # macro
regSQ_SHADER_TBA_LO_BASE_IDX = 0 # macro
regSQ_SHADER_TBA_HI = 0x031d # macro
regSQ_SHADER_TBA_HI_BASE_IDX = 0 # macro
regSQ_SHADER_TMA_LO = 0x031e # macro
regSQ_SHADER_TMA_LO_BASE_IDX = 0 # macro
regSQ_SHADER_TMA_HI = 0x031f # macro
regSQ_SHADER_TMA_HI_BASE_IDX = 0 # macro
regSQC_DSM_CNTL = 0x0320 # macro
regSQC_DSM_CNTL_BASE_IDX = 0 # macro
regSQC_DSM_CNTLA = 0x0321 # macro
regSQC_DSM_CNTLA_BASE_IDX = 0 # macro
regSQC_DSM_CNTLB = 0x0322 # macro
regSQC_DSM_CNTLB_BASE_IDX = 0 # macro
regSQC_DSM_CNTL2 = 0x0325 # macro
regSQC_DSM_CNTL2_BASE_IDX = 0 # macro
regSQC_DSM_CNTL2A = 0x0326 # macro
regSQC_DSM_CNTL2A_BASE_IDX = 0 # macro
regSQC_DSM_CNTL2B = 0x0327 # macro
regSQC_DSM_CNTL2B_BASE_IDX = 0 # macro
regSQC_DSM_CNTL2E = 0x032a # macro
regSQC_DSM_CNTL2E_BASE_IDX = 0 # macro
regSQC_EDC_FUE_CNTL = 0x032b # macro
regSQC_EDC_FUE_CNTL_BASE_IDX = 0 # macro
regSQC_EDC_CNT2 = 0x032c # macro
regSQC_EDC_CNT2_BASE_IDX = 0 # macro
regSQC_EDC_CNT3 = 0x032d # macro
regSQC_EDC_CNT3_BASE_IDX = 0 # macro
regSQC_EDC_PARITY_CNT3 = 0x032e # macro
regSQC_EDC_PARITY_CNT3_BASE_IDX = 0 # macro
regSQ_DEBUG = 0x0332 # macro
regSQ_DEBUG_BASE_IDX = 0 # macro
regSQ_PERF_SNAPSHOT_CTRL = 0x0334 # macro
regSQ_PERF_SNAPSHOT_CTRL_BASE_IDX = 0 # macro
regSQ_DEBUG_FOR_INTERNAL_CTRL = 0x0335 # macro
regSQ_DEBUG_FOR_INTERNAL_CTRL_BASE_IDX = 0 # macro
regSQ_REG_TIMESTAMP = 0x0374 # macro
regSQ_REG_TIMESTAMP_BASE_IDX = 0 # macro
regSQ_CMD_TIMESTAMP = 0x0375 # macro
regSQ_CMD_TIMESTAMP_BASE_IDX = 0 # macro
regSQ_HOSTTRAP_STATUS = 0x0376 # macro
regSQ_HOSTTRAP_STATUS_BASE_IDX = 0 # macro
regSQ_IND_INDEX = 0x0378 # macro
regSQ_IND_INDEX_BASE_IDX = 0 # macro
regSQ_IND_DATA = 0x0379 # macro
regSQ_IND_DATA_BASE_IDX = 0 # macro
regSQ_CONFIG1 = 0x037a # macro
regSQ_CONFIG1_BASE_IDX = 0 # macro
regSQ_CMD = 0x037b # macro
regSQ_CMD_BASE_IDX = 0 # macro
regSQ_TIME_HI = 0x037c # macro
regSQ_TIME_HI_BASE_IDX = 0 # macro
regSQ_TIME_LO = 0x037d # macro
regSQ_TIME_LO_BASE_IDX = 0 # macro
regSQ_DS_0 = 0x037f # macro
regSQ_DS_0_BASE_IDX = 0 # macro
regSQ_DS_1 = 0x037f # macro
regSQ_DS_1_BASE_IDX = 0 # macro
regSQ_EXP_0 = 0x037f # macro
regSQ_EXP_0_BASE_IDX = 0 # macro
regSQ_EXP_1 = 0x037f # macro
regSQ_EXP_1_BASE_IDX = 0 # macro
regSQ_FLAT_0 = 0x037f # macro
regSQ_FLAT_0_BASE_IDX = 0 # macro
regSQ_FLAT_1 = 0x037f # macro
regSQ_FLAT_1_BASE_IDX = 0 # macro
regSQ_GLBL_0 = 0x037f # macro
regSQ_GLBL_0_BASE_IDX = 0 # macro
regSQ_GLBL_1 = 0x037f # macro
regSQ_GLBL_1_BASE_IDX = 0 # macro
regSQ_INST = 0x037f # macro
regSQ_INST_BASE_IDX = 0 # macro
regSQ_MIMG_0 = 0x037f # macro
regSQ_MIMG_0_BASE_IDX = 0 # macro
regSQ_MIMG_1 = 0x037f # macro
regSQ_MIMG_1_BASE_IDX = 0 # macro
regSQ_MTBUF_0 = 0x037f # macro
regSQ_MTBUF_0_BASE_IDX = 0 # macro
regSQ_MTBUF_1 = 0x037f # macro
regSQ_MTBUF_1_BASE_IDX = 0 # macro
regSQ_MUBUF_0 = 0x037f # macro
regSQ_MUBUF_0_BASE_IDX = 0 # macro
regSQ_MUBUF_1 = 0x037f # macro
regSQ_MUBUF_1_BASE_IDX = 0 # macro
regSQ_SCRATCH_0 = 0x037f # macro
regSQ_SCRATCH_0_BASE_IDX = 0 # macro
regSQ_SCRATCH_1 = 0x037f # macro
regSQ_SCRATCH_1_BASE_IDX = 0 # macro
regSQ_SMEM_0 = 0x037f # macro
regSQ_SMEM_0_BASE_IDX = 0 # macro
regSQ_SMEM_1 = 0x037f # macro
regSQ_SMEM_1_BASE_IDX = 0 # macro
regSQ_SOP1 = 0x037f # macro
regSQ_SOP1_BASE_IDX = 0 # macro
regSQ_SOP2 = 0x037f # macro
regSQ_SOP2_BASE_IDX = 0 # macro
regSQ_SOPC = 0x037f # macro
regSQ_SOPC_BASE_IDX = 0 # macro
regSQ_SOPK = 0x037f # macro
regSQ_SOPK_BASE_IDX = 0 # macro
regSQ_SOPP = 0x037f # macro
regSQ_SOPP_BASE_IDX = 0 # macro
regSQ_VINTRP = 0x037f # macro
regSQ_VINTRP_BASE_IDX = 0 # macro
regSQ_VOP1 = 0x037f # macro
regSQ_VOP1_BASE_IDX = 0 # macro
regSQ_VOP2 = 0x037f # macro
regSQ_VOP2_BASE_IDX = 0 # macro
regSQ_VOP3P_0 = 0x037f # macro
regSQ_VOP3P_0_BASE_IDX = 0 # macro
regSQ_VOP3P_1 = 0x037f # macro
regSQ_VOP3P_1_BASE_IDX = 0 # macro
regSQ_VOP3P_MFMA_0 = 0x037f # macro
regSQ_VOP3P_MFMA_0_BASE_IDX = 0 # macro
regSQ_VOP3P_MFMA_1 = 0x037f # macro
regSQ_VOP3P_MFMA_1_BASE_IDX = 0 # macro
regSQ_VOP3_0 = 0x037f # macro
regSQ_VOP3_0_BASE_IDX = 0 # macro
regSQ_VOP3_0_SDST_ENC = 0x037f # macro
regSQ_VOP3_0_SDST_ENC_BASE_IDX = 0 # macro
regSQ_VOP3_1 = 0x037f # macro
regSQ_VOP3_1_BASE_IDX = 0 # macro
regSQ_VOPC = 0x037f # macro
regSQ_VOPC_BASE_IDX = 0 # macro
regSQ_VOP_DPP = 0x037f # macro
regSQ_VOP_DPP_BASE_IDX = 0 # macro
regSQ_VOP_SDWA = 0x037f # macro
regSQ_VOP_SDWA_BASE_IDX = 0 # macro
regSQ_VOP_SDWA_SDST_ENC = 0x037f # macro
regSQ_VOP_SDWA_SDST_ENC_BASE_IDX = 0 # macro
regSQ_LB_CTR_CTRL = 0x0398 # macro
regSQ_LB_CTR_CTRL_BASE_IDX = 0 # macro
regSQ_LB_DATA0 = 0x0399 # macro
regSQ_LB_DATA0_BASE_IDX = 0 # macro
regSQ_LB_DATA1 = 0x039a # macro
regSQ_LB_DATA1_BASE_IDX = 0 # macro
regSQ_LB_DATA2 = 0x039b # macro
regSQ_LB_DATA2_BASE_IDX = 0 # macro
regSQ_LB_DATA3 = 0x039c # macro
regSQ_LB_DATA3_BASE_IDX = 0 # macro
regSQ_LB_CTR_SEL = 0x039d # macro
regSQ_LB_CTR_SEL_BASE_IDX = 0 # macro
regSQ_LB_CTR0_CU = 0x039e # macro
regSQ_LB_CTR0_CU_BASE_IDX = 0 # macro
regSQ_LB_CTR1_CU = 0x039f # macro
regSQ_LB_CTR1_CU_BASE_IDX = 0 # macro
regSQ_LB_CTR2_CU = 0x03a0 # macro
regSQ_LB_CTR2_CU_BASE_IDX = 0 # macro
regSQ_LB_CTR3_CU = 0x03a1 # macro
regSQ_LB_CTR3_CU_BASE_IDX = 0 # macro
regSQC_EDC_CNT = 0x03a2 # macro
regSQC_EDC_CNT_BASE_IDX = 0 # macro
regSQ_EDC_SEC_CNT = 0x03a3 # macro
regSQ_EDC_SEC_CNT_BASE_IDX = 0 # macro
regSQ_EDC_DED_CNT = 0x03a4 # macro
regSQ_EDC_DED_CNT_BASE_IDX = 0 # macro
regSQ_EDC_INFO = 0x03a5 # macro
regSQ_EDC_INFO_BASE_IDX = 0 # macro
regSQ_EDC_CNT = 0x03a6 # macro
regSQ_EDC_CNT_BASE_IDX = 0 # macro
regSQ_EDC_FUE_CNTL = 0x03a7 # macro
regSQ_EDC_FUE_CNTL_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_CMN = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_CMN_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_EVENT = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_EVENT_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_INST = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_INST_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2 = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2 = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_ISSUE = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_ISSUE_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_MISC = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_MISC_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_PERF_1_OF_2 = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_PERF_1_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_REG_1_OF_2 = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_REG_1_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_REG_2_OF_2 = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_REG_2_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2 = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2 = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2 = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_WAVE = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_WAVE_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_WAVE_START = 0x03b0 # macro
regSQ_THREAD_TRACE_WORD_WAVE_START_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2 = 0x03b1 # macro
regSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2 = 0x03b1 # macro
regSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_PERF_2_OF_2 = 0x03b1 # macro
regSQ_THREAD_TRACE_WORD_PERF_2_OF_2_BASE_IDX = 0 # macro
regSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2 = 0x03b1 # macro
regSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2_BASE_IDX = 0 # macro
regSQ_WREXEC_EXEC_HI = 0x03b1 # macro
regSQ_WREXEC_EXEC_HI_BASE_IDX = 0 # macro
regSQ_WREXEC_EXEC_LO = 0x03b1 # macro
regSQ_WREXEC_EXEC_LO_BASE_IDX = 0 # macro
regSQ_BUF_RSRC_WORD0 = 0x03c0 # macro
regSQ_BUF_RSRC_WORD0_BASE_IDX = 0 # macro
regSQ_BUF_RSRC_WORD1 = 0x03c1 # macro
regSQ_BUF_RSRC_WORD1_BASE_IDX = 0 # macro
regSQ_BUF_RSRC_WORD2 = 0x03c2 # macro
regSQ_BUF_RSRC_WORD2_BASE_IDX = 0 # macro
regSQ_BUF_RSRC_WORD3 = 0x03c3 # macro
regSQ_BUF_RSRC_WORD3_BASE_IDX = 0 # macro
regSQ_IMG_RSRC_WORD0 = 0x03c4 # macro
regSQ_IMG_RSRC_WORD0_BASE_IDX = 0 # macro
regSQ_IMG_RSRC_WORD1 = 0x03c5 # macro
regSQ_IMG_RSRC_WORD1_BASE_IDX = 0 # macro
regSQ_IMG_RSRC_WORD2 = 0x03c6 # macro
regSQ_IMG_RSRC_WORD2_BASE_IDX = 0 # macro
regSQ_IMG_RSRC_WORD3 = 0x03c7 # macro
regSQ_IMG_RSRC_WORD3_BASE_IDX = 0 # macro
regSQ_IMG_RSRC_WORD4 = 0x03c8 # macro
regSQ_IMG_RSRC_WORD4_BASE_IDX = 0 # macro
regSQ_IMG_RSRC_WORD5 = 0x03c9 # macro
regSQ_IMG_RSRC_WORD5_BASE_IDX = 0 # macro
regSQ_IMG_RSRC_WORD6 = 0x03ca # macro
regSQ_IMG_RSRC_WORD6_BASE_IDX = 0 # macro
regSQ_IMG_RSRC_WORD7 = 0x03cb # macro
regSQ_IMG_RSRC_WORD7_BASE_IDX = 0 # macro
regSQ_IMG_SAMP_WORD0 = 0x03cc # macro
regSQ_IMG_SAMP_WORD0_BASE_IDX = 0 # macro
regSQ_IMG_SAMP_WORD1 = 0x03cd # macro
regSQ_IMG_SAMP_WORD1_BASE_IDX = 0 # macro
regSQ_IMG_SAMP_WORD2 = 0x03ce # macro
regSQ_IMG_SAMP_WORD2_BASE_IDX = 0 # macro
regSQ_IMG_SAMP_WORD3 = 0x03cf # macro
regSQ_IMG_SAMP_WORD3_BASE_IDX = 0 # macro
regSQ_FLAT_SCRATCH_WORD0 = 0x03d0 # macro
regSQ_FLAT_SCRATCH_WORD0_BASE_IDX = 0 # macro
regSQ_FLAT_SCRATCH_WORD1 = 0x03d1 # macro
regSQ_FLAT_SCRATCH_WORD1_BASE_IDX = 0 # macro
regSQ_M0_GPR_IDX_WORD = 0x03d2 # macro
regSQ_M0_GPR_IDX_WORD_BASE_IDX = 0 # macro
regSQC_ICACHE_UTCL1_CNTL1 = 0x03d3 # macro
regSQC_ICACHE_UTCL1_CNTL1_BASE_IDX = 0 # macro
regSQC_ICACHE_UTCL1_CNTL2 = 0x03d4 # macro
regSQC_ICACHE_UTCL1_CNTL2_BASE_IDX = 0 # macro
regSQC_DCACHE_UTCL1_CNTL1 = 0x03d5 # macro
regSQC_DCACHE_UTCL1_CNTL1_BASE_IDX = 0 # macro
regSQC_DCACHE_UTCL1_CNTL2 = 0x03d6 # macro
regSQC_DCACHE_UTCL1_CNTL2_BASE_IDX = 0 # macro
regSQC_ICACHE_UTCL1_STATUS = 0x03d7 # macro
regSQC_ICACHE_UTCL1_STATUS_BASE_IDX = 0 # macro
regSQC_DCACHE_UTCL1_STATUS = 0x03d8 # macro
regSQC_DCACHE_UTCL1_STATUS_BASE_IDX = 0 # macro
regSQC_UE_EDC_LO = 0x03d9 # macro
regSQC_UE_EDC_LO_BASE_IDX = 0 # macro
regSQC_UE_EDC_HI = 0x03da # macro
regSQC_UE_EDC_HI_BASE_IDX = 0 # macro
regSQC_CE_EDC_LO = 0x03db # macro
regSQC_CE_EDC_LO_BASE_IDX = 0 # macro
regSQC_CE_EDC_HI = 0x03dc # macro
regSQC_CE_EDC_HI_BASE_IDX = 0 # macro
regSQ_UE_ERR_STATUS_LO = 0x03dd # macro
regSQ_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regSQ_UE_ERR_STATUS_HI = 0x03de # macro
regSQ_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regSQ_CE_ERR_STATUS_LO = 0x03df # macro
regSQ_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regSQ_CE_ERR_STATUS_HI = 0x03e0 # macro
regSQ_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regLDS_UE_ERR_STATUS_LO = 0x03e1 # macro
regLDS_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regLDS_UE_ERR_STATUS_HI = 0x03e2 # macro
regLDS_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regLDS_CE_ERR_STATUS_LO = 0x03e3 # macro
regLDS_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regLDS_CE_ERR_STATUS_HI = 0x03e4 # macro
regLDS_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regSP0_UE_ERR_STATUS_LO = 0x03e5 # macro
regSP0_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regSP0_UE_ERR_STATUS_HI = 0x03e6 # macro
regSP0_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regSP0_CE_ERR_STATUS_LO = 0x03e7 # macro
regSP0_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regSP0_CE_ERR_STATUS_HI = 0x03e8 # macro
regSP0_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regSP1_UE_ERR_STATUS_LO = 0x03e9 # macro
regSP1_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regSP1_UE_ERR_STATUS_HI = 0x03ea # macro
regSP1_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regSP1_CE_ERR_STATUS_LO = 0x03eb # macro
regSP1_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regSP1_CE_ERR_STATUS_HI = 0x03ec # macro
regSP1_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regSX_DEBUG_BUSY = 0x0414 # macro
regSX_DEBUG_BUSY_BASE_IDX = 0 # macro
regSX_DEBUG_1 = 0x0419 # macro
regSX_DEBUG_1_BASE_IDX = 0 # macro
regSPI_PS_MAX_WAVE_ID = 0x043a # macro
regSPI_PS_MAX_WAVE_ID_BASE_IDX = 0 # macro
regSPI_START_PHASE = 0x043b # macro
regSPI_START_PHASE_BASE_IDX = 0 # macro
regSPI_GFX_CNTL = 0x043c # macro
regSPI_GFX_CNTL_BASE_IDX = 0 # macro
regSPI_DEBUG_READ = 0x0442 # macro
regSPI_DEBUG_READ_BASE_IDX = 0 # macro
regSPI_DSM_CNTL = 0x0443 # macro
regSPI_DSM_CNTL_BASE_IDX = 0 # macro
regSPI_DSM_CNTL2 = 0x0444 # macro
regSPI_DSM_CNTL2_BASE_IDX = 0 # macro
regSPI_EDC_CNT = 0x0445 # macro
regSPI_EDC_CNT_BASE_IDX = 0 # macro
regSPI_UE_ERR_STATUS_LO = 0x0446 # macro
regSPI_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regSPI_UE_ERR_STATUS_HI = 0x0447 # macro
regSPI_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regSPI_CE_ERR_STATUS_LO = 0x0448 # macro
regSPI_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regSPI_CE_ERR_STATUS_HI = 0x0449 # macro
regSPI_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regSPI_DEBUG_BUSY = 0x0450 # macro
regSPI_DEBUG_BUSY_BASE_IDX = 0 # macro
regSPI_CONFIG_PS_CU_EN = 0x0452 # macro
regSPI_CONFIG_PS_CU_EN_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_CNTL = 0x04aa # macro
regSPI_WF_LIFETIME_CNTL_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_LIMIT_0 = 0x04ab # macro
regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_LIMIT_1 = 0x04ac # macro
regSPI_WF_LIFETIME_LIMIT_1_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_LIMIT_2 = 0x04ad # macro
regSPI_WF_LIFETIME_LIMIT_2_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_LIMIT_3 = 0x04ae # macro
regSPI_WF_LIFETIME_LIMIT_3_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_LIMIT_4 = 0x04af # macro
regSPI_WF_LIFETIME_LIMIT_4_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_LIMIT_5 = 0x04b0 # macro
regSPI_WF_LIFETIME_LIMIT_5_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_LIMIT_6 = 0x04b1 # macro
regSPI_WF_LIFETIME_LIMIT_6_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_LIMIT_7 = 0x04b2 # macro
regSPI_WF_LIFETIME_LIMIT_7_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_LIMIT_8 = 0x04b3 # macro
regSPI_WF_LIFETIME_LIMIT_8_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_LIMIT_9 = 0x04b4 # macro
regSPI_WF_LIFETIME_LIMIT_9_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_0 = 0x04b5 # macro
regSPI_WF_LIFETIME_STATUS_0_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_1 = 0x04b6 # macro
regSPI_WF_LIFETIME_STATUS_1_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_2 = 0x04b7 # macro
regSPI_WF_LIFETIME_STATUS_2_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_3 = 0x04b8 # macro
regSPI_WF_LIFETIME_STATUS_3_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_4 = 0x04b9 # macro
regSPI_WF_LIFETIME_STATUS_4_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_5 = 0x04ba # macro
regSPI_WF_LIFETIME_STATUS_5_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_6 = 0x04bb # macro
regSPI_WF_LIFETIME_STATUS_6_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_7 = 0x04bc # macro
regSPI_WF_LIFETIME_STATUS_7_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_8 = 0x04bd # macro
regSPI_WF_LIFETIME_STATUS_8_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_9 = 0x04be # macro
regSPI_WF_LIFETIME_STATUS_9_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_10 = 0x04bf # macro
regSPI_WF_LIFETIME_STATUS_10_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_11 = 0x04c0 # macro
regSPI_WF_LIFETIME_STATUS_11_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_12 = 0x04c1 # macro
regSPI_WF_LIFETIME_STATUS_12_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_13 = 0x04c2 # macro
regSPI_WF_LIFETIME_STATUS_13_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_14 = 0x04c3 # macro
regSPI_WF_LIFETIME_STATUS_14_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_15 = 0x04c4 # macro
regSPI_WF_LIFETIME_STATUS_15_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_16 = 0x04c5 # macro
regSPI_WF_LIFETIME_STATUS_16_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_17 = 0x04c6 # macro
regSPI_WF_LIFETIME_STATUS_17_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_18 = 0x04c7 # macro
regSPI_WF_LIFETIME_STATUS_18_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_19 = 0x04c8 # macro
regSPI_WF_LIFETIME_STATUS_19_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_STATUS_20 = 0x04c9 # macro
regSPI_WF_LIFETIME_STATUS_20_BASE_IDX = 0 # macro
regSPI_WF_LIFETIME_DEBUG = 0x04ca # macro
regSPI_WF_LIFETIME_DEBUG_BASE_IDX = 0 # macro
regSPI_LB_CTR_CTRL = 0x04d4 # macro
regSPI_LB_CTR_CTRL_BASE_IDX = 0 # macro
regSPI_LB_CU_MASK = 0x04d5 # macro
regSPI_LB_CU_MASK_BASE_IDX = 0 # macro
regSPI_LB_DATA_REG = 0x04d6 # macro
regSPI_LB_DATA_REG_BASE_IDX = 0 # macro
regSPI_PG_ENABLE_STATIC_CU_MASK = 0x04d7 # macro
regSPI_PG_ENABLE_STATIC_CU_MASK_BASE_IDX = 0 # macro
regSPI_GDS_CREDITS = 0x04d8 # macro
regSPI_GDS_CREDITS_BASE_IDX = 0 # macro
regSPI_SX_EXPORT_BUFFER_SIZES = 0x04d9 # macro
regSPI_SX_EXPORT_BUFFER_SIZES_BASE_IDX = 0 # macro
regSPI_SX_SCOREBOARD_BUFFER_SIZES = 0x04da # macro
regSPI_SX_SCOREBOARD_BUFFER_SIZES_BASE_IDX = 0 # macro
regSPI_CSQ_WF_ACTIVE_STATUS = 0x04db # macro
regSPI_CSQ_WF_ACTIVE_STATUS_BASE_IDX = 0 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_0 = 0x04dc # macro
regSPI_CSQ_WF_ACTIVE_COUNT_0_BASE_IDX = 0 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_1 = 0x04dd # macro
regSPI_CSQ_WF_ACTIVE_COUNT_1_BASE_IDX = 0 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_2 = 0x04de # macro
regSPI_CSQ_WF_ACTIVE_COUNT_2_BASE_IDX = 0 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_3 = 0x04df # macro
regSPI_CSQ_WF_ACTIVE_COUNT_3_BASE_IDX = 0 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_4 = 0x04e0 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_4_BASE_IDX = 0 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_5 = 0x04e1 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_5_BASE_IDX = 0 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_6 = 0x04e2 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_6_BASE_IDX = 0 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_7 = 0x04e3 # macro
regSPI_CSQ_WF_ACTIVE_COUNT_7_BASE_IDX = 0 # macro
regSPI_LB_DATA_WAVES = 0x04e4 # macro
regSPI_LB_DATA_WAVES_BASE_IDX = 0 # macro
regSPI_LB_DATA_PERCU_WAVE_HSGS = 0x04e5 # macro
regSPI_LB_DATA_PERCU_WAVE_HSGS_BASE_IDX = 0 # macro
regSPI_LB_DATA_PERCU_WAVE_VSPS = 0x04e6 # macro
regSPI_LB_DATA_PERCU_WAVE_VSPS_BASE_IDX = 0 # macro
regSPI_LB_DATA_PERCU_WAVE_CS = 0x04e7 # macro
regSPI_LB_DATA_PERCU_WAVE_CS_BASE_IDX = 0 # macro
regSPIS_DEBUG_READ = 0x04ea # macro
regSPIS_DEBUG_READ_BASE_IDX = 0 # macro
regBCI_DEBUG_READ = 0x04eb # macro
regBCI_DEBUG_READ_BASE_IDX = 0 # macro
regSPI_P0_TRAP_SCREEN_PSBA_LO = 0x04ec # macro
regSPI_P0_TRAP_SCREEN_PSBA_LO_BASE_IDX = 0 # macro
regSPI_P0_TRAP_SCREEN_PSBA_HI = 0x04ed # macro
regSPI_P0_TRAP_SCREEN_PSBA_HI_BASE_IDX = 0 # macro
regSPI_P0_TRAP_SCREEN_PSMA_LO = 0x04ee # macro
regSPI_P0_TRAP_SCREEN_PSMA_LO_BASE_IDX = 0 # macro
regSPI_P0_TRAP_SCREEN_PSMA_HI = 0x04ef # macro
regSPI_P0_TRAP_SCREEN_PSMA_HI_BASE_IDX = 0 # macro
regSPI_P0_TRAP_SCREEN_GPR_MIN = 0x04f0 # macro
regSPI_P0_TRAP_SCREEN_GPR_MIN_BASE_IDX = 0 # macro
regSPI_P1_TRAP_SCREEN_PSBA_LO = 0x04f1 # macro
regSPI_P1_TRAP_SCREEN_PSBA_LO_BASE_IDX = 0 # macro
regSPI_P1_TRAP_SCREEN_PSBA_HI = 0x04f2 # macro
regSPI_P1_TRAP_SCREEN_PSBA_HI_BASE_IDX = 0 # macro
regSPI_P1_TRAP_SCREEN_PSMA_LO = 0x04f3 # macro
regSPI_P1_TRAP_SCREEN_PSMA_LO_BASE_IDX = 0 # macro
regSPI_P1_TRAP_SCREEN_PSMA_HI = 0x04f4 # macro
regSPI_P1_TRAP_SCREEN_PSMA_HI_BASE_IDX = 0 # macro
regSPI_P1_TRAP_SCREEN_GPR_MIN = 0x04f5 # macro
regSPI_P1_TRAP_SCREEN_GPR_MIN_BASE_IDX = 0 # macro
regTD_CNTL = 0x0525 # macro
regTD_CNTL_BASE_IDX = 0 # macro
regTD_STATUS = 0x0526 # macro
regTD_STATUS_BASE_IDX = 0 # macro
regTD_POWER_CNTL = 0x052a # macro
regTD_POWER_CNTL_BASE_IDX = 0 # macro
regTD_UE_EDC_LO = 0x052b # macro
regTD_UE_EDC_LO_BASE_IDX = 0 # macro
regTD_UE_EDC_HI = 0x052c # macro
regTD_UE_EDC_HI_BASE_IDX = 0 # macro
regTD_CE_EDC_LO = 0x052d # macro
regTD_CE_EDC_LO_BASE_IDX = 0 # macro
regTD_CE_EDC_HI = 0x052e # macro
regTD_CE_EDC_HI_BASE_IDX = 0 # macro
regTD_DSM_CNTL = 0x052f # macro
regTD_DSM_CNTL_BASE_IDX = 0 # macro
regTD_DSM_CNTL2 = 0x0530 # macro
regTD_DSM_CNTL2_BASE_IDX = 0 # macro
regTD_SCRATCH = 0x0533 # macro
regTD_SCRATCH_BASE_IDX = 0 # macro
regTA_POWER_CNTL = 0x0540 # macro
regTA_POWER_CNTL_BASE_IDX = 0 # macro
regTA_CNTL = 0x0541 # macro
regTA_CNTL_BASE_IDX = 0 # macro
regTA_CNTL_AUX = 0x0542 # macro
regTA_CNTL_AUX_BASE_IDX = 0 # macro
regTA_FEATURE_CNTL = 0x0543 # macro
regTA_FEATURE_CNTL_BASE_IDX = 0 # macro
regTA_STATUS = 0x0548 # macro
regTA_STATUS_BASE_IDX = 0 # macro
regTA_SCRATCH = 0x0564 # macro
regTA_SCRATCH_BASE_IDX = 0 # macro
regTA_DSM_CNTL = 0x0584 # macro
regTA_DSM_CNTL_BASE_IDX = 0 # macro
regTA_DSM_CNTL2 = 0x0585 # macro
regTA_DSM_CNTL2_BASE_IDX = 0 # macro
regTA_UE_EDC_LO = 0x0587 # macro
regTA_UE_EDC_LO_BASE_IDX = 0 # macro
regTA_UE_EDC_HI = 0x0588 # macro
regTA_UE_EDC_HI_BASE_IDX = 0 # macro
regTA_CE_EDC_LO = 0x0589 # macro
regTA_CE_EDC_LO_BASE_IDX = 0 # macro
regTA_CE_EDC_HI = 0x058a # macro
regTA_CE_EDC_HI_BASE_IDX = 0 # macro
regGDS_CONFIG = 0x05c0 # macro
regGDS_CONFIG_BASE_IDX = 0 # macro
regGDS_CNTL_STATUS = 0x05c1 # macro
regGDS_CNTL_STATUS_BASE_IDX = 0 # macro
regGDS_ENHANCE2 = 0x05c2 # macro
regGDS_ENHANCE2_BASE_IDX = 0 # macro
regGDS_PROTECTION_FAULT = 0x05c3 # macro
regGDS_PROTECTION_FAULT_BASE_IDX = 0 # macro
regGDS_VM_PROTECTION_FAULT = 0x05c4 # macro
regGDS_VM_PROTECTION_FAULT_BASE_IDX = 0 # macro
regGDS_EDC_CNT = 0x05c5 # macro
regGDS_EDC_CNT_BASE_IDX = 0 # macro
regGDS_EDC_GRBM_CNT = 0x05c6 # macro
regGDS_EDC_GRBM_CNT_BASE_IDX = 0 # macro
regGDS_EDC_OA_DED = 0x05c7 # macro
regGDS_EDC_OA_DED_BASE_IDX = 0 # macro
regGDS_DSM_CNTL = 0x05ca # macro
regGDS_DSM_CNTL_BASE_IDX = 0 # macro
regGDS_EDC_OA_PHY_CNT = 0x05cb # macro
regGDS_EDC_OA_PHY_CNT_BASE_IDX = 0 # macro
regGDS_EDC_OA_PIPE_CNT = 0x05cc # macro
regGDS_EDC_OA_PIPE_CNT_BASE_IDX = 0 # macro
regGDS_DSM_CNTL2 = 0x05cd # macro
regGDS_DSM_CNTL2_BASE_IDX = 0 # macro
regGDS_WD_GDS_CSB = 0x05ce # macro
regGDS_WD_GDS_CSB_BASE_IDX = 0 # macro
regGDS_UE_ERR_STATUS_LO = 0x05cf # macro
regGDS_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regGDS_UE_ERR_STATUS_HI = 0x05d0 # macro
regGDS_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regGDS_CE_ERR_STATUS_LO = 0x05d1 # macro
regGDS_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regGDS_CE_ERR_STATUS_HI = 0x05d2 # macro
regGDS_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regDB_DEBUG = 0x060c # macro
regDB_DEBUG_BASE_IDX = 0 # macro
regDB_DEBUG2 = 0x060d # macro
regDB_DEBUG2_BASE_IDX = 0 # macro
regDB_DEBUG3 = 0x060e # macro
regDB_DEBUG3_BASE_IDX = 0 # macro
regDB_DEBUG4 = 0x060f # macro
regDB_DEBUG4_BASE_IDX = 0 # macro
regDB_CREDIT_LIMIT = 0x0614 # macro
regDB_CREDIT_LIMIT_BASE_IDX = 0 # macro
regDB_WATERMARKS = 0x0615 # macro
regDB_WATERMARKS_BASE_IDX = 0 # macro
regDB_SUBTILE_CONTROL = 0x0616 # macro
regDB_SUBTILE_CONTROL_BASE_IDX = 0 # macro
regDB_FREE_CACHELINES = 0x0617 # macro
regDB_FREE_CACHELINES_BASE_IDX = 0 # macro
regDB_FIFO_DEPTH1 = 0x0618 # macro
regDB_FIFO_DEPTH1_BASE_IDX = 0 # macro
regDB_FIFO_DEPTH2 = 0x0619 # macro
regDB_FIFO_DEPTH2_BASE_IDX = 0 # macro
regDB_EXCEPTION_CONTROL = 0x061a # macro
regDB_EXCEPTION_CONTROL_BASE_IDX = 0 # macro
regDB_RING_CONTROL = 0x061b # macro
regDB_RING_CONTROL_BASE_IDX = 0 # macro
regDB_MEM_ARB_WATERMARKS = 0x061c # macro
regDB_MEM_ARB_WATERMARKS_BASE_IDX = 0 # macro
regDB_RMI_CACHE_POLICY = 0x061e # macro
regDB_RMI_CACHE_POLICY_BASE_IDX = 0 # macro
regDB_DFSM_CONFIG = 0x0630 # macro
regDB_DFSM_CONFIG_BASE_IDX = 0 # macro
regDB_DFSM_WATERMARK = 0x0631 # macro
regDB_DFSM_WATERMARK_BASE_IDX = 0 # macro
regDB_DFSM_TILES_IN_FLIGHT = 0x0632 # macro
regDB_DFSM_TILES_IN_FLIGHT_BASE_IDX = 0 # macro
regDB_DFSM_PRIMS_IN_FLIGHT = 0x0633 # macro
regDB_DFSM_PRIMS_IN_FLIGHT_BASE_IDX = 0 # macro
regDB_DFSM_WATCHDOG = 0x0634 # macro
regDB_DFSM_WATCHDOG_BASE_IDX = 0 # macro
regDB_DFSM_FLUSH_ENABLE = 0x0635 # macro
regDB_DFSM_FLUSH_ENABLE_BASE_IDX = 0 # macro
regDB_DFSM_FLUSH_AUX_EVENT = 0x0636 # macro
regDB_DFSM_FLUSH_AUX_EVENT_BASE_IDX = 0 # macro
regCC_RB_REDUNDANCY = 0x063c # macro
regCC_RB_REDUNDANCY_BASE_IDX = 0 # macro
regCC_RB_BACKEND_DISABLE = 0x063d # macro
regCC_RB_BACKEND_DISABLE_BASE_IDX = 0 # macro
regGB_ADDR_CONFIG = 0x063e # macro
regGB_ADDR_CONFIG_BASE_IDX = 0 # macro
regGB_BACKEND_MAP = 0x063f # macro
regGB_BACKEND_MAP_BASE_IDX = 0 # macro
regGB_GPU_ID = 0x0640 # macro
regGB_GPU_ID_BASE_IDX = 0 # macro
regCC_RB_DAISY_CHAIN = 0x0641 # macro
regCC_RB_DAISY_CHAIN_BASE_IDX = 0 # macro
regGB_ADDR_CONFIG_READ = 0x0642 # macro
regGB_ADDR_CONFIG_READ_BASE_IDX = 0 # macro
regGB_TILE_MODE0 = 0x0644 # macro
regGB_TILE_MODE0_BASE_IDX = 0 # macro
regGB_TILE_MODE1 = 0x0645 # macro
regGB_TILE_MODE1_BASE_IDX = 0 # macro
regGB_TILE_MODE2 = 0x0646 # macro
regGB_TILE_MODE2_BASE_IDX = 0 # macro
regGB_TILE_MODE3 = 0x0647 # macro
regGB_TILE_MODE3_BASE_IDX = 0 # macro
regGB_TILE_MODE4 = 0x0648 # macro
regGB_TILE_MODE4_BASE_IDX = 0 # macro
regGB_TILE_MODE5 = 0x0649 # macro
regGB_TILE_MODE5_BASE_IDX = 0 # macro
regGB_TILE_MODE6 = 0x064a # macro
regGB_TILE_MODE6_BASE_IDX = 0 # macro
regGB_TILE_MODE7 = 0x064b # macro
regGB_TILE_MODE7_BASE_IDX = 0 # macro
regGB_TILE_MODE8 = 0x064c # macro
regGB_TILE_MODE8_BASE_IDX = 0 # macro
regGB_TILE_MODE9 = 0x064d # macro
regGB_TILE_MODE9_BASE_IDX = 0 # macro
regGB_TILE_MODE10 = 0x064e # macro
regGB_TILE_MODE10_BASE_IDX = 0 # macro
regGB_TILE_MODE11 = 0x064f # macro
regGB_TILE_MODE11_BASE_IDX = 0 # macro
regGB_TILE_MODE12 = 0x0650 # macro
regGB_TILE_MODE12_BASE_IDX = 0 # macro
regGB_TILE_MODE13 = 0x0651 # macro
regGB_TILE_MODE13_BASE_IDX = 0 # macro
regGB_TILE_MODE14 = 0x0652 # macro
regGB_TILE_MODE14_BASE_IDX = 0 # macro
regGB_TILE_MODE15 = 0x0653 # macro
regGB_TILE_MODE15_BASE_IDX = 0 # macro
regGB_TILE_MODE16 = 0x0654 # macro
regGB_TILE_MODE16_BASE_IDX = 0 # macro
regGB_TILE_MODE17 = 0x0655 # macro
regGB_TILE_MODE17_BASE_IDX = 0 # macro
regGB_TILE_MODE18 = 0x0656 # macro
regGB_TILE_MODE18_BASE_IDX = 0 # macro
regGB_TILE_MODE19 = 0x0657 # macro
regGB_TILE_MODE19_BASE_IDX = 0 # macro
regGB_TILE_MODE20 = 0x0658 # macro
regGB_TILE_MODE20_BASE_IDX = 0 # macro
regGB_TILE_MODE21 = 0x0659 # macro
regGB_TILE_MODE21_BASE_IDX = 0 # macro
regGB_TILE_MODE22 = 0x065a # macro
regGB_TILE_MODE22_BASE_IDX = 0 # macro
regGB_TILE_MODE23 = 0x065b # macro
regGB_TILE_MODE23_BASE_IDX = 0 # macro
regGB_TILE_MODE24 = 0x065c # macro
regGB_TILE_MODE24_BASE_IDX = 0 # macro
regGB_TILE_MODE25 = 0x065d # macro
regGB_TILE_MODE25_BASE_IDX = 0 # macro
regGB_TILE_MODE26 = 0x065e # macro
regGB_TILE_MODE26_BASE_IDX = 0 # macro
regGB_TILE_MODE27 = 0x065f # macro
regGB_TILE_MODE27_BASE_IDX = 0 # macro
regGB_TILE_MODE28 = 0x0660 # macro
regGB_TILE_MODE28_BASE_IDX = 0 # macro
regGB_TILE_MODE29 = 0x0661 # macro
regGB_TILE_MODE29_BASE_IDX = 0 # macro
regGB_TILE_MODE30 = 0x0662 # macro
regGB_TILE_MODE30_BASE_IDX = 0 # macro
regGB_TILE_MODE31 = 0x0663 # macro
regGB_TILE_MODE31_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE0 = 0x0664 # macro
regGB_MACROTILE_MODE0_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE1 = 0x0665 # macro
regGB_MACROTILE_MODE1_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE2 = 0x0666 # macro
regGB_MACROTILE_MODE2_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE3 = 0x0667 # macro
regGB_MACROTILE_MODE3_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE4 = 0x0668 # macro
regGB_MACROTILE_MODE4_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE5 = 0x0669 # macro
regGB_MACROTILE_MODE5_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE6 = 0x066a # macro
regGB_MACROTILE_MODE6_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE7 = 0x066b # macro
regGB_MACROTILE_MODE7_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE8 = 0x066c # macro
regGB_MACROTILE_MODE8_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE9 = 0x066d # macro
regGB_MACROTILE_MODE9_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE10 = 0x066e # macro
regGB_MACROTILE_MODE10_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE11 = 0x066f # macro
regGB_MACROTILE_MODE11_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE12 = 0x0670 # macro
regGB_MACROTILE_MODE12_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE13 = 0x0671 # macro
regGB_MACROTILE_MODE13_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE14 = 0x0672 # macro
regGB_MACROTILE_MODE14_BASE_IDX = 0 # macro
regGB_MACROTILE_MODE15 = 0x0673 # macro
regGB_MACROTILE_MODE15_BASE_IDX = 0 # macro
regCB_HW_CONTROL = 0x0680 # macro
regCB_HW_CONTROL_BASE_IDX = 0 # macro
regCB_HW_CONTROL_1 = 0x0681 # macro
regCB_HW_CONTROL_1_BASE_IDX = 0 # macro
regCB_HW_CONTROL_2 = 0x0682 # macro
regCB_HW_CONTROL_2_BASE_IDX = 0 # macro
regCB_HW_CONTROL_3 = 0x0683 # macro
regCB_HW_CONTROL_3_BASE_IDX = 0 # macro
regCB_HW_MEM_ARBITER_RD = 0x0686 # macro
regCB_HW_MEM_ARBITER_RD_BASE_IDX = 0 # macro
regCB_HW_MEM_ARBITER_WR = 0x0687 # macro
regCB_HW_MEM_ARBITER_WR_BASE_IDX = 0 # macro
regCB_DCC_CONFIG = 0x0688 # macro
regCB_DCC_CONFIG_BASE_IDX = 0 # macro
regGC_USER_RB_REDUNDANCY = 0x06de # macro
regGC_USER_RB_REDUNDANCY_BASE_IDX = 0 # macro
regGC_USER_RB_BACKEND_DISABLE = 0x06df # macro
regGC_USER_RB_BACKEND_DISABLE_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_CLI2GRP_MAP0 = 0x0a00 # macro
regGCEA_DRAM_RD_CLI2GRP_MAP0_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_CLI2GRP_MAP1 = 0x0a01 # macro
regGCEA_DRAM_RD_CLI2GRP_MAP1_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_CLI2GRP_MAP0 = 0x0a02 # macro
regGCEA_DRAM_WR_CLI2GRP_MAP0_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_CLI2GRP_MAP1 = 0x0a03 # macro
regGCEA_DRAM_WR_CLI2GRP_MAP1_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_GRP2VC_MAP = 0x0a04 # macro
regGCEA_DRAM_RD_GRP2VC_MAP_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_GRP2VC_MAP = 0x0a05 # macro
regGCEA_DRAM_WR_GRP2VC_MAP_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_LAZY = 0x0a06 # macro
regGCEA_DRAM_RD_LAZY_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_LAZY = 0x0a07 # macro
regGCEA_DRAM_WR_LAZY_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_CAM_CNTL = 0x0a08 # macro
regGCEA_DRAM_RD_CAM_CNTL_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_CAM_CNTL = 0x0a09 # macro
regGCEA_DRAM_WR_CAM_CNTL_BASE_IDX = 0 # macro
regGCEA_DRAM_PAGE_BURST = 0x0a0a # macro
regGCEA_DRAM_PAGE_BURST_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_PRI_AGE = 0x0a0b # macro
regGCEA_DRAM_RD_PRI_AGE_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_PRI_AGE = 0x0a0c # macro
regGCEA_DRAM_WR_PRI_AGE_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_PRI_QUEUING = 0x0a0d # macro
regGCEA_DRAM_RD_PRI_QUEUING_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_PRI_QUEUING = 0x0a0e # macro
regGCEA_DRAM_WR_PRI_QUEUING_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_PRI_FIXED = 0x0a0f # macro
regGCEA_DRAM_RD_PRI_FIXED_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_PRI_FIXED = 0x0a10 # macro
regGCEA_DRAM_WR_PRI_FIXED_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_PRI_URGENCY = 0x0a11 # macro
regGCEA_DRAM_RD_PRI_URGENCY_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_PRI_URGENCY = 0x0a12 # macro
regGCEA_DRAM_WR_PRI_URGENCY_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI1 = 0x0a13 # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI2 = 0x0a14 # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX = 0 # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI3 = 0x0a15 # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI1 = 0x0a16 # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI2 = 0x0a17 # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX = 0 # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI3 = 0x0a18 # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX = 0 # macro
regGCEA_IO_RD_CLI2GRP_MAP0 = 0x0ad5 # macro
regGCEA_IO_RD_CLI2GRP_MAP0_BASE_IDX = 0 # macro
regGCEA_IO_RD_CLI2GRP_MAP1 = 0x0ad6 # macro
regGCEA_IO_RD_CLI2GRP_MAP1_BASE_IDX = 0 # macro
regGCEA_IO_WR_CLI2GRP_MAP0 = 0x0ad7 # macro
regGCEA_IO_WR_CLI2GRP_MAP0_BASE_IDX = 0 # macro
regGCEA_IO_WR_CLI2GRP_MAP1 = 0x0ad8 # macro
regGCEA_IO_WR_CLI2GRP_MAP1_BASE_IDX = 0 # macro
regGCEA_IO_RD_COMBINE_FLUSH = 0x0ad9 # macro
regGCEA_IO_RD_COMBINE_FLUSH_BASE_IDX = 0 # macro
regGCEA_IO_WR_COMBINE_FLUSH = 0x0ada # macro
regGCEA_IO_WR_COMBINE_FLUSH_BASE_IDX = 0 # macro
regGCEA_IO_GROUP_BURST = 0x0adb # macro
regGCEA_IO_GROUP_BURST_BASE_IDX = 0 # macro
regGCEA_IO_RD_PRI_AGE = 0x0adc # macro
regGCEA_IO_RD_PRI_AGE_BASE_IDX = 0 # macro
regGCEA_IO_WR_PRI_AGE = 0x0add # macro
regGCEA_IO_WR_PRI_AGE_BASE_IDX = 0 # macro
regGCEA_IO_RD_PRI_QUEUING = 0x0ade # macro
regGCEA_IO_RD_PRI_QUEUING_BASE_IDX = 0 # macro
regGCEA_IO_WR_PRI_QUEUING = 0x0adf # macro
regGCEA_IO_WR_PRI_QUEUING_BASE_IDX = 0 # macro
regGCEA_IO_RD_PRI_FIXED = 0x0ae0 # macro
regGCEA_IO_RD_PRI_FIXED_BASE_IDX = 0 # macro
regGCEA_IO_WR_PRI_FIXED = 0x0ae1 # macro
regGCEA_IO_WR_PRI_FIXED_BASE_IDX = 0 # macro
regGCEA_IO_RD_PRI_URGENCY = 0x0ae2 # macro
regGCEA_IO_RD_PRI_URGENCY_BASE_IDX = 0 # macro
regGCEA_IO_WR_PRI_URGENCY = 0x0ae3 # macro
regGCEA_IO_WR_PRI_URGENCY_BASE_IDX = 0 # macro
regGCEA_IO_RD_PRI_URGENCY_MASKING = 0x0ae4 # macro
regGCEA_IO_RD_PRI_URGENCY_MASKING_BASE_IDX = 0 # macro
regGCEA_IO_WR_PRI_URGENCY_MASKING = 0x0ae5 # macro
regGCEA_IO_WR_PRI_URGENCY_MASKING_BASE_IDX = 0 # macro
regGCEA_IO_RD_PRI_QUANT_PRI1 = 0x0ae6 # macro
regGCEA_IO_RD_PRI_QUANT_PRI1_BASE_IDX = 0 # macro
regGCEA_IO_RD_PRI_QUANT_PRI2 = 0x0ae7 # macro
regGCEA_IO_RD_PRI_QUANT_PRI2_BASE_IDX = 0 # macro
regGCEA_IO_RD_PRI_QUANT_PRI3 = 0x0ae8 # macro
regGCEA_IO_RD_PRI_QUANT_PRI3_BASE_IDX = 0 # macro
regGCEA_IO_WR_PRI_QUANT_PRI1 = 0x0ae9 # macro
regGCEA_IO_WR_PRI_QUANT_PRI1_BASE_IDX = 0 # macro
regGCEA_IO_WR_PRI_QUANT_PRI2 = 0x0aea # macro
regGCEA_IO_WR_PRI_QUANT_PRI2_BASE_IDX = 0 # macro
regGCEA_IO_WR_PRI_QUANT_PRI3 = 0x0aeb # macro
regGCEA_IO_WR_PRI_QUANT_PRI3_BASE_IDX = 0 # macro
regGCEA_SDP_ARB_DRAM = 0x0aec # macro
regGCEA_SDP_ARB_DRAM_BASE_IDX = 0 # macro
regGCEA_SDP_ARB_FINAL = 0x0aee # macro
regGCEA_SDP_ARB_FINAL_BASE_IDX = 0 # macro
regGCEA_SDP_DRAM_PRIORITY = 0x0aef # macro
regGCEA_SDP_DRAM_PRIORITY_BASE_IDX = 0 # macro
regGCEA_SDP_IO_PRIORITY = 0x0af1 # macro
regGCEA_SDP_IO_PRIORITY_BASE_IDX = 0 # macro
regGCEA_SDP_CREDITS = 0x0af2 # macro
regGCEA_SDP_CREDITS_BASE_IDX = 0 # macro
regGCEA_SDP_TAG_RESERVE0 = 0x0af3 # macro
regGCEA_SDP_TAG_RESERVE0_BASE_IDX = 0 # macro
regGCEA_SDP_TAG_RESERVE1 = 0x0af4 # macro
regGCEA_SDP_TAG_RESERVE1_BASE_IDX = 0 # macro
regGCEA_SDP_VCC_RESERVE0 = 0x0af5 # macro
regGCEA_SDP_VCC_RESERVE0_BASE_IDX = 0 # macro
regGCEA_SDP_VCC_RESERVE1 = 0x0af6 # macro
regGCEA_SDP_VCC_RESERVE1_BASE_IDX = 0 # macro
regGCEA_SDP_VCD_RESERVE0 = 0x0af7 # macro
regGCEA_SDP_VCD_RESERVE0_BASE_IDX = 0 # macro
regGCEA_SDP_VCD_RESERVE1 = 0x0af8 # macro
regGCEA_SDP_VCD_RESERVE1_BASE_IDX = 0 # macro
regGCEA_SDP_REQ_CNTL = 0x0af9 # macro
regGCEA_SDP_REQ_CNTL_BASE_IDX = 0 # macro
regGCEA_MISC = 0x0afa # macro
regGCEA_MISC_BASE_IDX = 0 # macro
regGCEA_LATENCY_SAMPLING = 0x0afb # macro
regGCEA_LATENCY_SAMPLING_BASE_IDX = 0 # macro
regGCEA_PERFCOUNTER_LO = 0x0afc # macro
regGCEA_PERFCOUNTER_LO_BASE_IDX = 0 # macro
regGCEA_PERFCOUNTER_HI = 0x0afd # macro
regGCEA_PERFCOUNTER_HI_BASE_IDX = 0 # macro
regGCEA_PERFCOUNTER0_CFG = 0x0afe # macro
regGCEA_PERFCOUNTER0_CFG_BASE_IDX = 0 # macro
regGCEA_PERFCOUNTER1_CFG = 0x0aff # macro
regGCEA_PERFCOUNTER1_CFG_BASE_IDX = 0 # macro
regGCEA_PERFCOUNTER_RSLT_CNTL = 0x0700 # macro
regGCEA_PERFCOUNTER_RSLT_CNTL_BASE_IDX = 0 # macro
regGCEA_MAM_CTRL = 0x0701 # macro
regGCEA_MAM_CTRL_BASE_IDX = 0 # macro
regGCEA_MAM_CTRL2 = 0x0702 # macro
regGCEA_MAM_CTRL2_BASE_IDX = 0 # macro
regGCEA_UE_ERR_STATUS_LO = 0x0706 # macro
regGCEA_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regGCEA_UE_ERR_STATUS_HI = 0x0707 # macro
regGCEA_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regGCEA_DSM_CNTL = 0x0708 # macro
regGCEA_DSM_CNTL_BASE_IDX = 0 # macro
regGCEA_DSM_CNTLA = 0x0709 # macro
regGCEA_DSM_CNTLA_BASE_IDX = 0 # macro
regGCEA_DSM_CNTLB = 0x070a # macro
regGCEA_DSM_CNTLB_BASE_IDX = 0 # macro
regGCEA_DSM_CNTL2 = 0x070b # macro
regGCEA_DSM_CNTL2_BASE_IDX = 0 # macro
regGCEA_DSM_CNTL2A = 0x070c # macro
regGCEA_DSM_CNTL2A_BASE_IDX = 0 # macro
regGCEA_DSM_CNTL2B = 0x070d # macro
regGCEA_DSM_CNTL2B_BASE_IDX = 0 # macro
regGCEA_TCC_XBR_CREDITS = 0x070e # macro
regGCEA_TCC_XBR_CREDITS_BASE_IDX = 0 # macro
regGCEA_TCC_XBR_MAXBURST = 0x070f # macro
regGCEA_TCC_XBR_MAXBURST_BASE_IDX = 0 # macro
regGCEA_PROBE_CNTL = 0x0710 # macro
regGCEA_PROBE_CNTL_BASE_IDX = 0 # macro
regGCEA_PROBE_MAP = 0x0711 # macro
regGCEA_PROBE_MAP_BASE_IDX = 0 # macro
regGCEA_ERR_STATUS = 0x0712 # macro
regGCEA_ERR_STATUS_BASE_IDX = 0 # macro
regGCEA_MISC2 = 0x0713 # macro
regGCEA_MISC2_BASE_IDX = 0 # macro
regGCEA_SDP_BACKDOOR_CMDCREDITS0 = 0x0715 # macro
regGCEA_SDP_BACKDOOR_CMDCREDITS0_BASE_IDX = 0 # macro
regGCEA_SDP_BACKDOOR_CMDCREDITS1 = 0x0716 # macro
regGCEA_SDP_BACKDOOR_CMDCREDITS1_BASE_IDX = 0 # macro
regGCEA_SDP_BACKDOOR_DATACREDITS0 = 0x0717 # macro
regGCEA_SDP_BACKDOOR_DATACREDITS0_BASE_IDX = 0 # macro
regGCEA_SDP_BACKDOOR_DATACREDITS1 = 0x0718 # macro
regGCEA_SDP_BACKDOOR_DATACREDITS1_BASE_IDX = 0 # macro
regGCEA_SDP_BACKDOOR_MISCCREDITS = 0x0719 # macro
regGCEA_SDP_BACKDOOR_MISCCREDITS_BASE_IDX = 0 # macro
regGCEA_CE_ERR_STATUS_LO = 0x071b # macro
regGCEA_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regGCEA_CE_ERR_STATUS_HI = 0x071d # macro
regGCEA_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regGCEA_SDP_ENABLE = 0x071f # macro
regGCEA_SDP_ENABLE_BASE_IDX = 0 # macro
regGCEA_ICG_CTRL = 0x50c4 # macro
regGCEA_ICG_CTRL_BASE_IDX = 1 # macro
regRMI_GENERAL_CNTL = 0x0780 # macro
regRMI_GENERAL_CNTL_BASE_IDX = 0 # macro
regRMI_GENERAL_CNTL1 = 0x0781 # macro
regRMI_GENERAL_CNTL1_BASE_IDX = 0 # macro
regRMI_GENERAL_STATUS = 0x0782 # macro
regRMI_GENERAL_STATUS_BASE_IDX = 0 # macro
regRMI_SUBBLOCK_STATUS0 = 0x0783 # macro
regRMI_SUBBLOCK_STATUS0_BASE_IDX = 0 # macro
regRMI_SUBBLOCK_STATUS1 = 0x0784 # macro
regRMI_SUBBLOCK_STATUS1_BASE_IDX = 0 # macro
regRMI_SUBBLOCK_STATUS2 = 0x0785 # macro
regRMI_SUBBLOCK_STATUS2_BASE_IDX = 0 # macro
regRMI_SUBBLOCK_STATUS3 = 0x0786 # macro
regRMI_SUBBLOCK_STATUS3_BASE_IDX = 0 # macro
regRMI_XBAR_CONFIG = 0x0787 # macro
regRMI_XBAR_CONFIG_BASE_IDX = 0 # macro
regRMI_PROBE_POP_LOGIC_CNTL = 0x0788 # macro
regRMI_PROBE_POP_LOGIC_CNTL_BASE_IDX = 0 # macro
regRMI_UTC_XNACK_N_MISC_CNTL = 0x0789 # macro
regRMI_UTC_XNACK_N_MISC_CNTL_BASE_IDX = 0 # macro
regRMI_DEMUX_CNTL = 0x078a # macro
regRMI_DEMUX_CNTL_BASE_IDX = 0 # macro
regRMI_UTCL1_CNTL1 = 0x078b # macro
regRMI_UTCL1_CNTL1_BASE_IDX = 0 # macro
regRMI_UTCL1_CNTL2 = 0x078c # macro
regRMI_UTCL1_CNTL2_BASE_IDX = 0 # macro
regRMI_UTC_UNIT_CONFIG = 0x078d # macro
regRMI_UTC_UNIT_CONFIG_BASE_IDX = 0 # macro
regRMI_TCIW_FORMATTER0_CNTL = 0x078e # macro
regRMI_TCIW_FORMATTER0_CNTL_BASE_IDX = 0 # macro
regRMI_TCIW_FORMATTER1_CNTL = 0x078f # macro
regRMI_TCIW_FORMATTER1_CNTL_BASE_IDX = 0 # macro
regRMI_SCOREBOARD_CNTL = 0x0790 # macro
regRMI_SCOREBOARD_CNTL_BASE_IDX = 0 # macro
regRMI_SCOREBOARD_STATUS0 = 0x0791 # macro
regRMI_SCOREBOARD_STATUS0_BASE_IDX = 0 # macro
regRMI_SCOREBOARD_STATUS1 = 0x0792 # macro
regRMI_SCOREBOARD_STATUS1_BASE_IDX = 0 # macro
regRMI_SCOREBOARD_STATUS2 = 0x0793 # macro
regRMI_SCOREBOARD_STATUS2_BASE_IDX = 0 # macro
regRMI_XBAR_ARBITER_CONFIG = 0x0794 # macro
regRMI_XBAR_ARBITER_CONFIG_BASE_IDX = 0 # macro
regRMI_XBAR_ARBITER_CONFIG_1 = 0x0795 # macro
regRMI_XBAR_ARBITER_CONFIG_1_BASE_IDX = 0 # macro
regRMI_CLOCK_CNTRL = 0x0796 # macro
regRMI_CLOCK_CNTRL_BASE_IDX = 0 # macro
regRMI_UTCL1_STATUS = 0x0797 # macro
regRMI_UTCL1_STATUS_BASE_IDX = 0 # macro
regRMI_XNACK_DEBUG = 0x079d # macro
regRMI_XNACK_DEBUG_BASE_IDX = 0 # macro
regRMI_SPARE = 0x079e # macro
regRMI_SPARE_BASE_IDX = 0 # macro
regRMI_SPARE_1 = 0x079f # macro
regRMI_SPARE_1_BASE_IDX = 0 # macro
regRMI_SPARE_2 = 0x07a0 # macro
regRMI_SPARE_2_BASE_IDX = 0 # macro
regATC_L2_CNTL = 0x0800 # macro
regATC_L2_CNTL_BASE_IDX = 0 # macro
regATC_L2_CNTL2 = 0x0801 # macro
regATC_L2_CNTL2_BASE_IDX = 0 # macro
regATC_L2_CACHE_DATA0 = 0x0804 # macro
regATC_L2_CACHE_DATA0_BASE_IDX = 0 # macro
regATC_L2_CACHE_DATA1 = 0x0805 # macro
regATC_L2_CACHE_DATA1_BASE_IDX = 0 # macro
regATC_L2_CACHE_DATA2 = 0x0806 # macro
regATC_L2_CACHE_DATA2_BASE_IDX = 0 # macro
regATC_L2_CACHE_DATA3 = 0x0807 # macro
regATC_L2_CACHE_DATA3_BASE_IDX = 0 # macro
regATC_L2_CNTL3 = 0x0808 # macro
regATC_L2_CNTL3_BASE_IDX = 0 # macro
regATC_L2_STATUS = 0x0809 # macro
regATC_L2_STATUS_BASE_IDX = 0 # macro
regATC_L2_STATUS2 = 0x080a # macro
regATC_L2_STATUS2_BASE_IDX = 0 # macro
regATC_L2_MISC_CG = 0x080b # macro
regATC_L2_MISC_CG_BASE_IDX = 0 # macro
regATC_L2_MEM_POWER_LS = 0x080c # macro
regATC_L2_MEM_POWER_LS_BASE_IDX = 0 # macro
regATC_L2_CGTT_CLK_CTRL = 0x080d # macro
regATC_L2_CGTT_CLK_CTRL_BASE_IDX = 0 # macro
regATC_L2_CACHE_4K_DSM_INDEX = 0x080f # macro
regATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX = 0 # macro
regATC_L2_CACHE_32K_DSM_INDEX = 0x0810 # macro
regATC_L2_CACHE_32K_DSM_INDEX_BASE_IDX = 0 # macro
regATC_L2_CACHE_2M_DSM_INDEX = 0x0811 # macro
regATC_L2_CACHE_2M_DSM_INDEX_BASE_IDX = 0 # macro
regATC_L2_CACHE_4K_DSM_CNTL = 0x0812 # macro
regATC_L2_CACHE_4K_DSM_CNTL_BASE_IDX = 0 # macro
regATC_L2_CACHE_32K_DSM_CNTL = 0x0813 # macro
regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX = 0 # macro
regATC_L2_CACHE_2M_DSM_CNTL = 0x0814 # macro
regATC_L2_CACHE_2M_DSM_CNTL_BASE_IDX = 0 # macro
regATC_L2_CNTL4 = 0x0815 # macro
regATC_L2_CNTL4_BASE_IDX = 0 # macro
regATC_L2_MM_GROUP_RT_CLASSES = 0x0816 # macro
regATC_L2_MM_GROUP_RT_CLASSES_BASE_IDX = 0 # macro
regATC_L2_UE_ERR_STATUS_LO = 0x081a # macro
regATC_L2_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regATC_L2_UE_ERR_STATUS_HI = 0x081b # macro
regATC_L2_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regATC_L2_CE_ERR_STATUS_LO = 0x081c # macro
regATC_L2_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regATC_L2_CE_ERR_STATUS_HI = 0x081d # macro
regATC_L2_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regVM_L2_CNTL = 0x0820 # macro
regVM_L2_CNTL_BASE_IDX = 0 # macro
regVM_L2_CNTL2 = 0x0821 # macro
regVM_L2_CNTL2_BASE_IDX = 0 # macro
regVM_L2_CNTL3 = 0x0822 # macro
regVM_L2_CNTL3_BASE_IDX = 0 # macro
regVM_L2_STATUS = 0x0823 # macro
regVM_L2_STATUS_BASE_IDX = 0 # macro
regVM_DUMMY_PAGE_FAULT_CNTL = 0x0824 # macro
regVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX = 0 # macro
regVM_DUMMY_PAGE_FAULT_ADDR_LO32 = 0x0825 # macro
regVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX = 0 # macro
regVM_DUMMY_PAGE_FAULT_ADDR_HI32 = 0x0826 # macro
regVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX = 0 # macro
regVM_L2_PROTECTION_FAULT_CNTL = 0x0827 # macro
regVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX = 0 # macro
regVM_L2_PROTECTION_FAULT_CNTL2 = 0x0828 # macro
regVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX = 0 # macro
regVM_L2_PROTECTION_FAULT_MM_CNTL3 = 0x0829 # macro
regVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX = 0 # macro
regVM_L2_PROTECTION_FAULT_MM_CNTL4 = 0x082a # macro
regVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX = 0 # macro
regVM_L2_PROTECTION_FAULT_STATUS = 0x082b # macro
regVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX = 0 # macro
regVM_L2_PROTECTION_FAULT_ADDR_LO32 = 0x082c # macro
regVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX = 0 # macro
regVM_L2_PROTECTION_FAULT_ADDR_HI32 = 0x082d # macro
regVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX = 0 # macro
regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32 = 0x082e # macro
regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX = 0 # macro
regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32 = 0x082f # macro
regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX = 0 # macro
regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32 = 0x0831 # macro
regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX = 0 # macro
regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32 = 0x0832 # macro
regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX = 0 # macro
regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32 = 0x0833 # macro
regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX = 0 # macro
regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32 = 0x0834 # macro
regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX = 0 # macro
regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32 = 0x0835 # macro
regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX = 0 # macro
regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32 = 0x0836 # macro
regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX = 0 # macro
regVM_L2_CNTL4 = 0x0837 # macro
regVM_L2_CNTL4_BASE_IDX = 0 # macro
regVM_L2_CNTL5 = 0x0838 # macro
regVM_L2_CNTL5_BASE_IDX = 0 # macro
regVM_L2_MM_GROUP_RT_CLASSES = 0x0839 # macro
regVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX = 0 # macro
regVM_L2_BANK_SELECT_RESERVED_CID = 0x083a # macro
regVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX = 0 # macro
regVM_L2_BANK_SELECT_RESERVED_CID2 = 0x083b # macro
regVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX = 0 # macro
regVM_L2_CACHE_PARITY_CNTL = 0x083c # macro
regVM_L2_CACHE_PARITY_CNTL_BASE_IDX = 0 # macro
regVM_L2_CGTT_CLK_CTRL = 0x083d # macro
regVM_L2_CGTT_CLK_CTRL_BASE_IDX = 0 # macro
regVM_L2_CGTT_BUSY_CTRL = 0x083e # macro
regVM_L2_CGTT_BUSY_CTRL_BASE_IDX = 0 # macro
regVML2_MEM_ECC_INDEX = 0x0842 # macro
regVML2_MEM_ECC_INDEX_BASE_IDX = 0 # macro
regVML2_WALKER_MEM_ECC_INDEX = 0x0843 # macro
regVML2_WALKER_MEM_ECC_INDEX_BASE_IDX = 0 # macro
regUTCL2_MEM_ECC_INDEX = 0x0844 # macro
regUTCL2_MEM_ECC_INDEX_BASE_IDX = 0 # macro
regVML2_MEM_ECC_CNTL = 0x0845 # macro
regVML2_MEM_ECC_CNTL_BASE_IDX = 0 # macro
regVML2_WALKER_MEM_ECC_CNTL = 0x0846 # macro
regVML2_WALKER_MEM_ECC_CNTL_BASE_IDX = 0 # macro
regUTCL2_MEM_ECC_CNTL = 0x0847 # macro
regUTCL2_MEM_ECC_CNTL_BASE_IDX = 0 # macro
regVML2_MEM_ECC_STATUS = 0x0848 # macro
regVML2_MEM_ECC_STATUS_BASE_IDX = 0 # macro
regVML2_WALKER_MEM_ECC_STATUS = 0x0849 # macro
regVML2_WALKER_MEM_ECC_STATUS_BASE_IDX = 0 # macro
regUTCL2_MEM_ECC_STATUS = 0x084a # macro
regUTCL2_MEM_ECC_STATUS_BASE_IDX = 0 # macro
regUTCL2_EDC_MODE = 0x084b # macro
regUTCL2_EDC_MODE_BASE_IDX = 0 # macro
regUTCL2_EDC_CONFIG = 0x084c # macro
regUTCL2_EDC_CONFIG_BASE_IDX = 0 # macro
regVML2_UE_ERR_STATUS_LO = 0x084d # macro
regVML2_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regVML2_WALKER_UE_ERR_STATUS_LO = 0x084e # macro
regVML2_WALKER_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regUTCL2_UE_ERR_STATUS_LO = 0x084f # macro
regUTCL2_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regVML2_UE_ERR_STATUS_HI = 0x0850 # macro
regVML2_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regVML2_WALKER_UE_ERR_STATUS_HI = 0x0851 # macro
regVML2_WALKER_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regUTCL2_UE_ERR_STATUS_HI = 0x0852 # macro
regUTCL2_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regVML2_CE_ERR_STATUS_LO = 0x0853 # macro
regVML2_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regVML2_WALKER_CE_ERR_STATUS_LO = 0x0854 # macro
regVML2_WALKER_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regUTCL2_CE_ERR_STATUS_LO = 0x0855 # macro
regUTCL2_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regVML2_CE_ERR_STATUS_HI = 0x0856 # macro
regVML2_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regVML2_WALKER_CE_ERR_STATUS_HI = 0x0857 # macro
regVML2_WALKER_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regUTCL2_CE_ERR_STATUS_HI = 0x0858 # macro
regUTCL2_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regVM_CONTEXT0_CNTL = 0x0860 # macro
regVM_CONTEXT0_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT1_CNTL = 0x0861 # macro
regVM_CONTEXT1_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT2_CNTL = 0x0862 # macro
regVM_CONTEXT2_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT3_CNTL = 0x0863 # macro
regVM_CONTEXT3_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT4_CNTL = 0x0864 # macro
regVM_CONTEXT4_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT5_CNTL = 0x0865 # macro
regVM_CONTEXT5_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT6_CNTL = 0x0866 # macro
regVM_CONTEXT6_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT7_CNTL = 0x0867 # macro
regVM_CONTEXT7_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT8_CNTL = 0x0868 # macro
regVM_CONTEXT8_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT9_CNTL = 0x0869 # macro
regVM_CONTEXT9_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT10_CNTL = 0x086a # macro
regVM_CONTEXT10_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT11_CNTL = 0x086b # macro
regVM_CONTEXT11_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT12_CNTL = 0x086c # macro
regVM_CONTEXT12_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT13_CNTL = 0x086d # macro
regVM_CONTEXT13_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT14_CNTL = 0x086e # macro
regVM_CONTEXT14_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXT15_CNTL = 0x086f # macro
regVM_CONTEXT15_CNTL_BASE_IDX = 0 # macro
regVM_CONTEXTS_DISABLE = 0x0870 # macro
regVM_CONTEXTS_DISABLE_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG0_SEM = 0x0871 # macro
regVM_INVALIDATE_ENG0_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG1_SEM = 0x0872 # macro
regVM_INVALIDATE_ENG1_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG2_SEM = 0x0873 # macro
regVM_INVALIDATE_ENG2_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG3_SEM = 0x0874 # macro
regVM_INVALIDATE_ENG3_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG4_SEM = 0x0875 # macro
regVM_INVALIDATE_ENG4_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG5_SEM = 0x0876 # macro
regVM_INVALIDATE_ENG5_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG6_SEM = 0x0877 # macro
regVM_INVALIDATE_ENG6_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG7_SEM = 0x0878 # macro
regVM_INVALIDATE_ENG7_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG8_SEM = 0x0879 # macro
regVM_INVALIDATE_ENG8_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG9_SEM = 0x087a # macro
regVM_INVALIDATE_ENG9_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG10_SEM = 0x087b # macro
regVM_INVALIDATE_ENG10_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG11_SEM = 0x087c # macro
regVM_INVALIDATE_ENG11_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG12_SEM = 0x087d # macro
regVM_INVALIDATE_ENG12_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG13_SEM = 0x087e # macro
regVM_INVALIDATE_ENG13_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG14_SEM = 0x087f # macro
regVM_INVALIDATE_ENG14_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG15_SEM = 0x0880 # macro
regVM_INVALIDATE_ENG15_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG16_SEM = 0x0881 # macro
regVM_INVALIDATE_ENG16_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG17_SEM = 0x0882 # macro
regVM_INVALIDATE_ENG17_SEM_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG0_REQ = 0x0883 # macro
regVM_INVALIDATE_ENG0_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG1_REQ = 0x0884 # macro
regVM_INVALIDATE_ENG1_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG2_REQ = 0x0885 # macro
regVM_INVALIDATE_ENG2_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG3_REQ = 0x0886 # macro
regVM_INVALIDATE_ENG3_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG4_REQ = 0x0887 # macro
regVM_INVALIDATE_ENG4_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG5_REQ = 0x0888 # macro
regVM_INVALIDATE_ENG5_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG6_REQ = 0x0889 # macro
regVM_INVALIDATE_ENG6_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG7_REQ = 0x088a # macro
regVM_INVALIDATE_ENG7_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG8_REQ = 0x088b # macro
regVM_INVALIDATE_ENG8_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG9_REQ = 0x088c # macro
regVM_INVALIDATE_ENG9_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG10_REQ = 0x088d # macro
regVM_INVALIDATE_ENG10_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG11_REQ = 0x088e # macro
regVM_INVALIDATE_ENG11_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG12_REQ = 0x088f # macro
regVM_INVALIDATE_ENG12_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG13_REQ = 0x0890 # macro
regVM_INVALIDATE_ENG13_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG14_REQ = 0x0891 # macro
regVM_INVALIDATE_ENG14_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG15_REQ = 0x0892 # macro
regVM_INVALIDATE_ENG15_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG16_REQ = 0x0893 # macro
regVM_INVALIDATE_ENG16_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG17_REQ = 0x0894 # macro
regVM_INVALIDATE_ENG17_REQ_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG0_ACK = 0x0895 # macro
regVM_INVALIDATE_ENG0_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG1_ACK = 0x0896 # macro
regVM_INVALIDATE_ENG1_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG2_ACK = 0x0897 # macro
regVM_INVALIDATE_ENG2_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG3_ACK = 0x0898 # macro
regVM_INVALIDATE_ENG3_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG4_ACK = 0x0899 # macro
regVM_INVALIDATE_ENG4_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG5_ACK = 0x089a # macro
regVM_INVALIDATE_ENG5_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG6_ACK = 0x089b # macro
regVM_INVALIDATE_ENG6_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG7_ACK = 0x089c # macro
regVM_INVALIDATE_ENG7_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG8_ACK = 0x089d # macro
regVM_INVALIDATE_ENG8_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG9_ACK = 0x089e # macro
regVM_INVALIDATE_ENG9_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG10_ACK = 0x089f # macro
regVM_INVALIDATE_ENG10_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG11_ACK = 0x08a0 # macro
regVM_INVALIDATE_ENG11_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG12_ACK = 0x08a1 # macro
regVM_INVALIDATE_ENG12_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG13_ACK = 0x08a2 # macro
regVM_INVALIDATE_ENG13_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG14_ACK = 0x08a3 # macro
regVM_INVALIDATE_ENG14_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG15_ACK = 0x08a4 # macro
regVM_INVALIDATE_ENG15_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG16_ACK = 0x08a5 # macro
regVM_INVALIDATE_ENG16_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG17_ACK = 0x08a6 # macro
regVM_INVALIDATE_ENG17_ACK_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32 = 0x08a7 # macro
regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32 = 0x08a8 # macro
regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 = 0x08a9 # macro
regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG1_ADDR_RANGE_HI32 = 0x08aa # macro
regVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG2_ADDR_RANGE_LO32 = 0x08ab # macro
regVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG2_ADDR_RANGE_HI32 = 0x08ac # macro
regVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG3_ADDR_RANGE_LO32 = 0x08ad # macro
regVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG3_ADDR_RANGE_HI32 = 0x08ae # macro
regVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG4_ADDR_RANGE_LO32 = 0x08af # macro
regVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG4_ADDR_RANGE_HI32 = 0x08b0 # macro
regVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG5_ADDR_RANGE_LO32 = 0x08b1 # macro
regVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG5_ADDR_RANGE_HI32 = 0x08b2 # macro
regVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG6_ADDR_RANGE_LO32 = 0x08b3 # macro
regVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG6_ADDR_RANGE_HI32 = 0x08b4 # macro
regVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG7_ADDR_RANGE_LO32 = 0x08b5 # macro
regVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG7_ADDR_RANGE_HI32 = 0x08b6 # macro
regVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG8_ADDR_RANGE_LO32 = 0x08b7 # macro
regVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG8_ADDR_RANGE_HI32 = 0x08b8 # macro
regVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG9_ADDR_RANGE_LO32 = 0x08b9 # macro
regVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG9_ADDR_RANGE_HI32 = 0x08ba # macro
regVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG10_ADDR_RANGE_LO32 = 0x08bb # macro
regVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG10_ADDR_RANGE_HI32 = 0x08bc # macro
regVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG11_ADDR_RANGE_LO32 = 0x08bd # macro
regVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG11_ADDR_RANGE_HI32 = 0x08be # macro
regVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG12_ADDR_RANGE_LO32 = 0x08bf # macro
regVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG12_ADDR_RANGE_HI32 = 0x08c0 # macro
regVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG13_ADDR_RANGE_LO32 = 0x08c1 # macro
regVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG13_ADDR_RANGE_HI32 = 0x08c2 # macro
regVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG14_ADDR_RANGE_LO32 = 0x08c3 # macro
regVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG14_ADDR_RANGE_HI32 = 0x08c4 # macro
regVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG15_ADDR_RANGE_LO32 = 0x08c5 # macro
regVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG15_ADDR_RANGE_HI32 = 0x08c6 # macro
regVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG16_ADDR_RANGE_LO32 = 0x08c7 # macro
regVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG16_ADDR_RANGE_HI32 = 0x08c8 # macro
regVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG17_ADDR_RANGE_LO32 = 0x08c9 # macro
regVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX = 0 # macro
regVM_INVALIDATE_ENG17_ADDR_RANGE_HI32 = 0x08ca # macro
regVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 = 0x08cb # macro
regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 = 0x08cc # macro
regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 = 0x08cd # macro
regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32 = 0x08ce # macro
regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32 = 0x08cf # macro
regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32 = 0x08d0 # macro
regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32 = 0x08d1 # macro
regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32 = 0x08d2 # macro
regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32 = 0x08d3 # macro
regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32 = 0x08d4 # macro
regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32 = 0x08d5 # macro
regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32 = 0x08d6 # macro
regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32 = 0x08d7 # macro
regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32 = 0x08d8 # macro
regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32 = 0x08d9 # macro
regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32 = 0x08da # macro
regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32 = 0x08db # macro
regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32 = 0x08dc # macro
regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32 = 0x08dd # macro
regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32 = 0x08de # macro
regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32 = 0x08df # macro
regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32 = 0x08e0 # macro
regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32 = 0x08e1 # macro
regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32 = 0x08e2 # macro
regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32 = 0x08e3 # macro
regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32 = 0x08e4 # macro
regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32 = 0x08e5 # macro
regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32 = 0x08e6 # macro
regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32 = 0x08e7 # macro
regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32 = 0x08e8 # macro
regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32 = 0x08e9 # macro
regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32 = 0x08ea # macro
regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 = 0x08eb # macro
regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 = 0x08ec # macro
regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32 = 0x08ed # macro
regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32 = 0x08ee # macro
regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32 = 0x08ef # macro
regVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32 = 0x08f0 # macro
regVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32 = 0x08f1 # macro
regVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32 = 0x08f2 # macro
regVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32 = 0x08f3 # macro
regVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32 = 0x08f4 # macro
regVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32 = 0x08f5 # macro
regVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32 = 0x08f6 # macro
regVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32 = 0x08f7 # macro
regVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32 = 0x08f8 # macro
regVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32 = 0x08f9 # macro
regVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32 = 0x08fa # macro
regVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32 = 0x08fb # macro
regVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32 = 0x08fc # macro
regVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32 = 0x08fd # macro
regVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32 = 0x08fe # macro
regVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32 = 0x08ff # macro
regVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32 = 0x0900 # macro
regVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32 = 0x0901 # macro
regVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32 = 0x0902 # macro
regVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32 = 0x0903 # macro
regVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32 = 0x0904 # macro
regVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32 = 0x0905 # macro
regVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32 = 0x0906 # macro
regVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32 = 0x0907 # macro
regVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32 = 0x0908 # macro
regVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32 = 0x0909 # macro
regVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32 = 0x090a # macro
regVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 = 0x090b # macro
regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 = 0x090c # macro
regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32 = 0x090d # macro
regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32 = 0x090e # macro
regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32 = 0x090f # macro
regVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32 = 0x0910 # macro
regVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32 = 0x0911 # macro
regVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32 = 0x0912 # macro
regVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32 = 0x0913 # macro
regVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32 = 0x0914 # macro
regVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32 = 0x0915 # macro
regVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32 = 0x0916 # macro
regVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32 = 0x0917 # macro
regVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32 = 0x0918 # macro
regVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32 = 0x0919 # macro
regVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32 = 0x091a # macro
regVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32 = 0x091b # macro
regVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32 = 0x091c # macro
regVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32 = 0x091d # macro
regVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32 = 0x091e # macro
regVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32 = 0x091f # macro
regVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32 = 0x0920 # macro
regVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32 = 0x0921 # macro
regVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32 = 0x0922 # macro
regVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32 = 0x0923 # macro
regVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32 = 0x0924 # macro
regVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32 = 0x0925 # macro
regVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32 = 0x0926 # macro
regVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32 = 0x0927 # macro
regVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32 = 0x0928 # macro
regVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32 = 0x0929 # macro
regVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0 # macro
regVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32 = 0x092a # macro
regVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0 # macro
regMC_VM_NB_MMIOBASE = 0x0940 # macro
regMC_VM_NB_MMIOBASE_BASE_IDX = 0 # macro
regMC_VM_NB_MMIOLIMIT = 0x0941 # macro
regMC_VM_NB_MMIOLIMIT_BASE_IDX = 0 # macro
regMC_VM_NB_PCI_CTRL = 0x0942 # macro
regMC_VM_NB_PCI_CTRL_BASE_IDX = 0 # macro
regMC_VM_NB_PCI_ARB = 0x0943 # macro
regMC_VM_NB_PCI_ARB_BASE_IDX = 0 # macro
regMC_VM_NB_TOP_OF_DRAM_SLOT1 = 0x0944 # macro
regMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX = 0 # macro
regMC_VM_NB_LOWER_TOP_OF_DRAM2 = 0x0945 # macro
regMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX = 0 # macro
regMC_VM_NB_UPPER_TOP_OF_DRAM2 = 0x0946 # macro
regMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX = 0 # macro
regMC_VM_FB_OFFSET = 0x0947 # macro
regMC_VM_FB_OFFSET_BASE_IDX = 0 # macro
regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB = 0x0948 # macro
regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX = 0 # macro
regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB = 0x0949 # macro
regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX = 0 # macro
regMC_VM_STEERING = 0x094a # macro
regMC_VM_STEERING_BASE_IDX = 0 # macro
regMC_SHARED_VIRT_RESET_REQ = 0x094b # macro
regMC_SHARED_VIRT_RESET_REQ_BASE_IDX = 0 # macro
regMC_MEM_POWER_LS = 0x094c # macro
regMC_MEM_POWER_LS_BASE_IDX = 0 # macro
regMC_VM_CACHEABLE_DRAM_ADDRESS_START = 0x094d # macro
regMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX = 0 # macro
regMC_VM_CACHEABLE_DRAM_ADDRESS_END = 0x094e # macro
regMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX = 0 # macro
regMC_VM_APT_CNTL = 0x0951 # macro
regMC_VM_APT_CNTL_BASE_IDX = 0 # macro
regMC_VM_LOCAL_HBM_ADDRESS_START = 0x0952 # macro
regMC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX = 0 # macro
regMC_VM_LOCAL_HBM_ADDRESS_END = 0x0953 # macro
regMC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX = 0 # macro
regMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL = 0x0954 # macro
regMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX = 0 # macro
regUTCL2_CGTT_CLK_CTRL = 0x0955 # macro
regUTCL2_CGTT_CLK_CTRL_BASE_IDX = 0 # macro
regMC_VM_XGMI_LFB_CNTL = 0x0957 # macro
regMC_VM_XGMI_LFB_CNTL_BASE_IDX = 0 # macro
regMC_VM_XGMI_LFB_SIZE = 0x0958 # macro
regMC_VM_XGMI_LFB_SIZE_BASE_IDX = 0 # macro
regMC_VM_CACHEABLE_DRAM_CNTL = 0x0959 # macro
regMC_VM_CACHEABLE_DRAM_CNTL_BASE_IDX = 0 # macro
regMC_VM_HOST_MAPPING = 0x095a # macro
regMC_VM_HOST_MAPPING_BASE_IDX = 0 # macro
regMC_VM_FB_LOCATION_BASE = 0x095c # macro
regMC_VM_FB_LOCATION_BASE_BASE_IDX = 0 # macro
regMC_VM_FB_LOCATION_TOP = 0x095d # macro
regMC_VM_FB_LOCATION_TOP_BASE_IDX = 0 # macro
regMC_VM_AGP_TOP = 0x095e # macro
regMC_VM_AGP_TOP_BASE_IDX = 0 # macro
regMC_VM_AGP_BOT = 0x095f # macro
regMC_VM_AGP_BOT_BASE_IDX = 0 # macro
regMC_VM_AGP_BASE = 0x0960 # macro
regMC_VM_AGP_BASE_BASE_IDX = 0 # macro
regMC_VM_SYSTEM_APERTURE_LOW_ADDR = 0x0961 # macro
regMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX = 0 # macro
regMC_VM_SYSTEM_APERTURE_HIGH_ADDR = 0x0962 # macro
regMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX = 0 # macro
regMC_VM_MX_L1_TLB_CNTL = 0x0963 # macro
regMC_VM_MX_L1_TLB_CNTL_BASE_IDX = 0 # macro
regL2TLB_TLB0_STATUS = 0x096d # macro
regL2TLB_TLB0_STATUS_BASE_IDX = 0 # macro
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO = 0x096f # macro
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX = 0 # macro
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI = 0x0970 # macro
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX = 0 # macro
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO = 0x0971 # macro
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX = 0 # macro
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI = 0x0972 # macro
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX = 0 # macro
regTCP_INVALIDATE = 0x0b00 # macro
regTCP_INVALIDATE_BASE_IDX = 0 # macro
regTCP_STATUS = 0x0b01 # macro
regTCP_STATUS_BASE_IDX = 0 # macro
regTCP_CNTL = 0x0b02 # macro
regTCP_CNTL_BASE_IDX = 0 # macro
regTCP_CHAN_STEER_0 = 0x0b03 # macro
regTCP_CHAN_STEER_0_BASE_IDX = 0 # macro
regTCP_CHAN_STEER_1 = 0x0b04 # macro
regTCP_CHAN_STEER_1_BASE_IDX = 0 # macro
regTCP_ADDR_CONFIG = 0x0b05 # macro
regTCP_ADDR_CONFIG_BASE_IDX = 0 # macro
regTCP_CREDIT = 0x0b06 # macro
regTCP_CREDIT_BASE_IDX = 0 # macro
regTCP_BUFFER_ADDR_HASH_CNTL = 0x0b16 # macro
regTCP_BUFFER_ADDR_HASH_CNTL_BASE_IDX = 0 # macro
regTC_CFG_L1_LOAD_POLICY0 = 0x0b1a # macro
regTC_CFG_L1_LOAD_POLICY0_BASE_IDX = 0 # macro
regTC_CFG_L1_LOAD_POLICY1 = 0x0b1b # macro
regTC_CFG_L1_LOAD_POLICY1_BASE_IDX = 0 # macro
regTC_CFG_L1_STORE_POLICY = 0x0b1c # macro
regTC_CFG_L1_STORE_POLICY_BASE_IDX = 0 # macro
regTC_CFG_L2_LOAD_POLICY0 = 0x0b1d # macro
regTC_CFG_L2_LOAD_POLICY0_BASE_IDX = 0 # macro
regTC_CFG_L2_LOAD_POLICY1 = 0x0b1e # macro
regTC_CFG_L2_LOAD_POLICY1_BASE_IDX = 0 # macro
regTC_CFG_L2_STORE_POLICY0 = 0x0b1f # macro
regTC_CFG_L2_STORE_POLICY0_BASE_IDX = 0 # macro
regTC_CFG_L2_STORE_POLICY1 = 0x0b20 # macro
regTC_CFG_L2_STORE_POLICY1_BASE_IDX = 0 # macro
regTC_CFG_L2_ATOMIC_POLICY = 0x0b21 # macro
regTC_CFG_L2_ATOMIC_POLICY_BASE_IDX = 0 # macro
regTC_CFG_L1_VOLATILE = 0x0b22 # macro
regTC_CFG_L1_VOLATILE_BASE_IDX = 0 # macro
regTC_CFG_L2_VOLATILE = 0x0b23 # macro
regTC_CFG_L2_VOLATILE_BASE_IDX = 0 # macro
regTCP_UE_EDC_HI_REG = 0x0b54 # macro
regTCP_UE_EDC_HI_REG_BASE_IDX = 0 # macro
regTCP_UE_EDC_LO_REG = 0x0b55 # macro
regTCP_UE_EDC_LO_REG_BASE_IDX = 0 # macro
regTCP_CE_EDC_HI_REG = 0x0b56 # macro
regTCP_CE_EDC_HI_REG_BASE_IDX = 0 # macro
regTCP_CE_EDC_LO_REG = 0x0b57 # macro
regTCP_CE_EDC_LO_REG_BASE_IDX = 0 # macro
regTCI_UE_EDC_HI_REG = 0x0b58 # macro
regTCI_UE_EDC_HI_REG_BASE_IDX = 0 # macro
regTCI_UE_EDC_LO_REG = 0x0b59 # macro
regTCI_UE_EDC_LO_REG_BASE_IDX = 0 # macro
regTCI_CE_EDC_HI_REG = 0x0b5a # macro
regTCI_CE_EDC_HI_REG_BASE_IDX = 0 # macro
regTCI_CE_EDC_LO_REG = 0x0b5b # macro
regTCI_CE_EDC_LO_REG_BASE_IDX = 0 # macro
regTCI_MISC = 0x0b5c # macro
regTCI_MISC_BASE_IDX = 0 # macro
regTCI_CNTL_3 = 0x0b5d # macro
regTCI_CNTL_3_BASE_IDX = 0 # macro
regTCI_DSM_CNTL = 0x0b5e # macro
regTCI_DSM_CNTL_BASE_IDX = 0 # macro
regTCI_DSM_CNTL2 = 0x0b5f # macro
regTCI_DSM_CNTL2_BASE_IDX = 0 # macro
regTCI_STATUS = 0x0b61 # macro
regTCI_STATUS_BASE_IDX = 0 # macro
regTCI_CNTL_1 = 0x0b62 # macro
regTCI_CNTL_1_BASE_IDX = 0 # macro
regTCI_CNTL_2 = 0x0b63 # macro
regTCI_CNTL_2_BASE_IDX = 0 # macro
regTCC_CTRL = 0x0b80 # macro
regTCC_CTRL_BASE_IDX = 0 # macro
regTCC_CTRL2 = 0x0b81 # macro
regTCC_CTRL2_BASE_IDX = 0 # macro
regTCC_DSM_CNTL = 0x0b86 # macro
regTCC_DSM_CNTL_BASE_IDX = 0 # macro
regTCC_DSM_CNTLA = 0x0b87 # macro
regTCC_DSM_CNTLA_BASE_IDX = 0 # macro
regTCC_DSM_CNTL2 = 0x0b88 # macro
regTCC_DSM_CNTL2_BASE_IDX = 0 # macro
regTCC_DSM_CNTL2A = 0x0b89 # macro
regTCC_DSM_CNTL2A_BASE_IDX = 0 # macro
regTCC_DSM_CNTL2B = 0x0b8a # macro
regTCC_DSM_CNTL2B_BASE_IDX = 0 # macro
regTCC_WBINVL2 = 0x0b8b # macro
regTCC_WBINVL2_BASE_IDX = 0 # macro
regTCC_SOFT_RESET = 0x0b8c # macro
regTCC_SOFT_RESET_BASE_IDX = 0 # macro
regTCC_DSM_CNTL3 = 0x0b8e # macro
regTCC_DSM_CNTL3_BASE_IDX = 0 # macro
regTCA_CTRL = 0x0bc0 # macro
regTCA_CTRL_BASE_IDX = 0 # macro
regTCA_BURST_MASK = 0x0bc1 # macro
regTCA_BURST_MASK_BASE_IDX = 0 # macro
regTCA_BURST_CTRL = 0x0bc2 # macro
regTCA_BURST_CTRL_BASE_IDX = 0 # macro
regTCA_DSM_CNTL = 0x0bc3 # macro
regTCA_DSM_CNTL_BASE_IDX = 0 # macro
regTCA_DSM_CNTL2 = 0x0bc4 # macro
regTCA_DSM_CNTL2_BASE_IDX = 0 # macro
regTCX_CTRL = 0x0bc6 # macro
regTCX_CTRL_BASE_IDX = 0 # macro
regTCX_DSM_CNTL = 0x0bc7 # macro
regTCX_DSM_CNTL_BASE_IDX = 0 # macro
regTCX_DSM_CNTL2 = 0x0bc8 # macro
regTCX_DSM_CNTL2_BASE_IDX = 0 # macro
regTCA_UE_ERR_STATUS_LO = 0x0bc9 # macro
regTCA_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regTCA_UE_ERR_STATUS_HI = 0x0bca # macro
regTCA_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regTCX_UE_ERR_STATUS_LO = 0x0bcb # macro
regTCX_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regTCX_UE_ERR_STATUS_HI = 0x0bcc # macro
regTCX_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regTCX_CE_ERR_STATUS_LO = 0x0bcd # macro
regTCX_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regTCX_CE_ERR_STATUS_HI = 0x0bce # macro
regTCX_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regTCC_UE_ERR_STATUS_LO = 0x0bcf # macro
regTCC_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regTCC_UE_ERR_STATUS_HI = 0x0bd0 # macro
regTCC_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regTCC_CE_ERR_STATUS_LO = 0x0bd1 # macro
regTCC_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regTCC_CE_ERR_STATUS_HI = 0x0bd2 # macro
regTCC_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC3_PS = 0x0c07 # macro
regSPI_SHADER_PGM_RSRC3_PS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_LO_PS = 0x0c08 # macro
regSPI_SHADER_PGM_LO_PS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_HI_PS = 0x0c09 # macro
regSPI_SHADER_PGM_HI_PS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC1_PS = 0x0c0a # macro
regSPI_SHADER_PGM_RSRC1_PS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC2_PS = 0x0c0b # macro
regSPI_SHADER_PGM_RSRC2_PS_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_0 = 0x0c0c # macro
regSPI_SHADER_USER_DATA_PS_0_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_1 = 0x0c0d # macro
regSPI_SHADER_USER_DATA_PS_1_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_2 = 0x0c0e # macro
regSPI_SHADER_USER_DATA_PS_2_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_3 = 0x0c0f # macro
regSPI_SHADER_USER_DATA_PS_3_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_4 = 0x0c10 # macro
regSPI_SHADER_USER_DATA_PS_4_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_5 = 0x0c11 # macro
regSPI_SHADER_USER_DATA_PS_5_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_6 = 0x0c12 # macro
regSPI_SHADER_USER_DATA_PS_6_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_7 = 0x0c13 # macro
regSPI_SHADER_USER_DATA_PS_7_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_8 = 0x0c14 # macro
regSPI_SHADER_USER_DATA_PS_8_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_9 = 0x0c15 # macro
regSPI_SHADER_USER_DATA_PS_9_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_10 = 0x0c16 # macro
regSPI_SHADER_USER_DATA_PS_10_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_11 = 0x0c17 # macro
regSPI_SHADER_USER_DATA_PS_11_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_12 = 0x0c18 # macro
regSPI_SHADER_USER_DATA_PS_12_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_13 = 0x0c19 # macro
regSPI_SHADER_USER_DATA_PS_13_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_14 = 0x0c1a # macro
regSPI_SHADER_USER_DATA_PS_14_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_15 = 0x0c1b # macro
regSPI_SHADER_USER_DATA_PS_15_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_16 = 0x0c1c # macro
regSPI_SHADER_USER_DATA_PS_16_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_17 = 0x0c1d # macro
regSPI_SHADER_USER_DATA_PS_17_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_18 = 0x0c1e # macro
regSPI_SHADER_USER_DATA_PS_18_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_19 = 0x0c1f # macro
regSPI_SHADER_USER_DATA_PS_19_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_20 = 0x0c20 # macro
regSPI_SHADER_USER_DATA_PS_20_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_21 = 0x0c21 # macro
regSPI_SHADER_USER_DATA_PS_21_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_22 = 0x0c22 # macro
regSPI_SHADER_USER_DATA_PS_22_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_23 = 0x0c23 # macro
regSPI_SHADER_USER_DATA_PS_23_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_24 = 0x0c24 # macro
regSPI_SHADER_USER_DATA_PS_24_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_25 = 0x0c25 # macro
regSPI_SHADER_USER_DATA_PS_25_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_26 = 0x0c26 # macro
regSPI_SHADER_USER_DATA_PS_26_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_27 = 0x0c27 # macro
regSPI_SHADER_USER_DATA_PS_27_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_28 = 0x0c28 # macro
regSPI_SHADER_USER_DATA_PS_28_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_29 = 0x0c29 # macro
regSPI_SHADER_USER_DATA_PS_29_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_30 = 0x0c2a # macro
regSPI_SHADER_USER_DATA_PS_30_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_PS_31 = 0x0c2b # macro
regSPI_SHADER_USER_DATA_PS_31_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC3_VS = 0x0c46 # macro
regSPI_SHADER_PGM_RSRC3_VS_BASE_IDX = 0 # macro
regSPI_SHADER_LATE_ALLOC_VS = 0x0c47 # macro
regSPI_SHADER_LATE_ALLOC_VS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_LO_VS = 0x0c48 # macro
regSPI_SHADER_PGM_LO_VS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_HI_VS = 0x0c49 # macro
regSPI_SHADER_PGM_HI_VS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC1_VS = 0x0c4a # macro
regSPI_SHADER_PGM_RSRC1_VS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC2_VS = 0x0c4b # macro
regSPI_SHADER_PGM_RSRC2_VS_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_0 = 0x0c4c # macro
regSPI_SHADER_USER_DATA_VS_0_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_1 = 0x0c4d # macro
regSPI_SHADER_USER_DATA_VS_1_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_2 = 0x0c4e # macro
regSPI_SHADER_USER_DATA_VS_2_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_3 = 0x0c4f # macro
regSPI_SHADER_USER_DATA_VS_3_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_4 = 0x0c50 # macro
regSPI_SHADER_USER_DATA_VS_4_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_5 = 0x0c51 # macro
regSPI_SHADER_USER_DATA_VS_5_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_6 = 0x0c52 # macro
regSPI_SHADER_USER_DATA_VS_6_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_7 = 0x0c53 # macro
regSPI_SHADER_USER_DATA_VS_7_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_8 = 0x0c54 # macro
regSPI_SHADER_USER_DATA_VS_8_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_9 = 0x0c55 # macro
regSPI_SHADER_USER_DATA_VS_9_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_10 = 0x0c56 # macro
regSPI_SHADER_USER_DATA_VS_10_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_11 = 0x0c57 # macro
regSPI_SHADER_USER_DATA_VS_11_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_12 = 0x0c58 # macro
regSPI_SHADER_USER_DATA_VS_12_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_13 = 0x0c59 # macro
regSPI_SHADER_USER_DATA_VS_13_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_14 = 0x0c5a # macro
regSPI_SHADER_USER_DATA_VS_14_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_15 = 0x0c5b # macro
regSPI_SHADER_USER_DATA_VS_15_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_16 = 0x0c5c # macro
regSPI_SHADER_USER_DATA_VS_16_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_17 = 0x0c5d # macro
regSPI_SHADER_USER_DATA_VS_17_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_18 = 0x0c5e # macro
regSPI_SHADER_USER_DATA_VS_18_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_19 = 0x0c5f # macro
regSPI_SHADER_USER_DATA_VS_19_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_20 = 0x0c60 # macro
regSPI_SHADER_USER_DATA_VS_20_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_21 = 0x0c61 # macro
regSPI_SHADER_USER_DATA_VS_21_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_22 = 0x0c62 # macro
regSPI_SHADER_USER_DATA_VS_22_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_23 = 0x0c63 # macro
regSPI_SHADER_USER_DATA_VS_23_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_24 = 0x0c64 # macro
regSPI_SHADER_USER_DATA_VS_24_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_25 = 0x0c65 # macro
regSPI_SHADER_USER_DATA_VS_25_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_26 = 0x0c66 # macro
regSPI_SHADER_USER_DATA_VS_26_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_27 = 0x0c67 # macro
regSPI_SHADER_USER_DATA_VS_27_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_28 = 0x0c68 # macro
regSPI_SHADER_USER_DATA_VS_28_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_29 = 0x0c69 # macro
regSPI_SHADER_USER_DATA_VS_29_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_30 = 0x0c6a # macro
regSPI_SHADER_USER_DATA_VS_30_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_VS_31 = 0x0c6b # macro
regSPI_SHADER_USER_DATA_VS_31_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC2_GS_VS = 0x0c7c # macro
regSPI_SHADER_PGM_RSRC2_GS_VS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC4_GS = 0x0c81 # macro
regSPI_SHADER_PGM_RSRC4_GS_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ADDR_LO_GS = 0x0c82 # macro
regSPI_SHADER_USER_DATA_ADDR_LO_GS_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ADDR_HI_GS = 0x0c83 # macro
regSPI_SHADER_USER_DATA_ADDR_HI_GS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_LO_ES = 0x0c84 # macro
regSPI_SHADER_PGM_LO_ES_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_HI_ES = 0x0c85 # macro
regSPI_SHADER_PGM_HI_ES_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC3_GS = 0x0c87 # macro
regSPI_SHADER_PGM_RSRC3_GS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_LO_GS = 0x0c88 # macro
regSPI_SHADER_PGM_LO_GS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_HI_GS = 0x0c89 # macro
regSPI_SHADER_PGM_HI_GS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC1_GS = 0x0c8a # macro
regSPI_SHADER_PGM_RSRC1_GS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC2_GS = 0x0c8b # macro
regSPI_SHADER_PGM_RSRC2_GS_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_0 = 0x0ccc # macro
regSPI_SHADER_USER_DATA_ES_0_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_1 = 0x0ccd # macro
regSPI_SHADER_USER_DATA_ES_1_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_2 = 0x0cce # macro
regSPI_SHADER_USER_DATA_ES_2_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_3 = 0x0ccf # macro
regSPI_SHADER_USER_DATA_ES_3_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_4 = 0x0cd0 # macro
regSPI_SHADER_USER_DATA_ES_4_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_5 = 0x0cd1 # macro
regSPI_SHADER_USER_DATA_ES_5_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_6 = 0x0cd2 # macro
regSPI_SHADER_USER_DATA_ES_6_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_7 = 0x0cd3 # macro
regSPI_SHADER_USER_DATA_ES_7_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_8 = 0x0cd4 # macro
regSPI_SHADER_USER_DATA_ES_8_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_9 = 0x0cd5 # macro
regSPI_SHADER_USER_DATA_ES_9_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_10 = 0x0cd6 # macro
regSPI_SHADER_USER_DATA_ES_10_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_11 = 0x0cd7 # macro
regSPI_SHADER_USER_DATA_ES_11_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_12 = 0x0cd8 # macro
regSPI_SHADER_USER_DATA_ES_12_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_13 = 0x0cd9 # macro
regSPI_SHADER_USER_DATA_ES_13_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_14 = 0x0cda # macro
regSPI_SHADER_USER_DATA_ES_14_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_15 = 0x0cdb # macro
regSPI_SHADER_USER_DATA_ES_15_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_16 = 0x0cdc # macro
regSPI_SHADER_USER_DATA_ES_16_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_17 = 0x0cdd # macro
regSPI_SHADER_USER_DATA_ES_17_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_18 = 0x0cde # macro
regSPI_SHADER_USER_DATA_ES_18_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_19 = 0x0cdf # macro
regSPI_SHADER_USER_DATA_ES_19_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_20 = 0x0ce0 # macro
regSPI_SHADER_USER_DATA_ES_20_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_21 = 0x0ce1 # macro
regSPI_SHADER_USER_DATA_ES_21_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_22 = 0x0ce2 # macro
regSPI_SHADER_USER_DATA_ES_22_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_23 = 0x0ce3 # macro
regSPI_SHADER_USER_DATA_ES_23_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_24 = 0x0ce4 # macro
regSPI_SHADER_USER_DATA_ES_24_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_25 = 0x0ce5 # macro
regSPI_SHADER_USER_DATA_ES_25_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_26 = 0x0ce6 # macro
regSPI_SHADER_USER_DATA_ES_26_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_27 = 0x0ce7 # macro
regSPI_SHADER_USER_DATA_ES_27_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_28 = 0x0ce8 # macro
regSPI_SHADER_USER_DATA_ES_28_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_29 = 0x0ce9 # macro
regSPI_SHADER_USER_DATA_ES_29_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_30 = 0x0cea # macro
regSPI_SHADER_USER_DATA_ES_30_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ES_31 = 0x0ceb # macro
regSPI_SHADER_USER_DATA_ES_31_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC4_HS = 0x0d01 # macro
regSPI_SHADER_PGM_RSRC4_HS_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ADDR_LO_HS = 0x0d02 # macro
regSPI_SHADER_USER_DATA_ADDR_LO_HS_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_ADDR_HI_HS = 0x0d03 # macro
regSPI_SHADER_USER_DATA_ADDR_HI_HS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_LO_LS = 0x0d04 # macro
regSPI_SHADER_PGM_LO_LS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_HI_LS = 0x0d05 # macro
regSPI_SHADER_PGM_HI_LS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC3_HS = 0x0d07 # macro
regSPI_SHADER_PGM_RSRC3_HS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_LO_HS = 0x0d08 # macro
regSPI_SHADER_PGM_LO_HS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_HI_HS = 0x0d09 # macro
regSPI_SHADER_PGM_HI_HS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC1_HS = 0x0d0a # macro
regSPI_SHADER_PGM_RSRC1_HS_BASE_IDX = 0 # macro
regSPI_SHADER_PGM_RSRC2_HS = 0x0d0b # macro
regSPI_SHADER_PGM_RSRC2_HS_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_0 = 0x0d0c # macro
regSPI_SHADER_USER_DATA_LS_0_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_1 = 0x0d0d # macro
regSPI_SHADER_USER_DATA_LS_1_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_2 = 0x0d0e # macro
regSPI_SHADER_USER_DATA_LS_2_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_3 = 0x0d0f # macro
regSPI_SHADER_USER_DATA_LS_3_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_4 = 0x0d10 # macro
regSPI_SHADER_USER_DATA_LS_4_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_5 = 0x0d11 # macro
regSPI_SHADER_USER_DATA_LS_5_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_6 = 0x0d12 # macro
regSPI_SHADER_USER_DATA_LS_6_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_7 = 0x0d13 # macro
regSPI_SHADER_USER_DATA_LS_7_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_8 = 0x0d14 # macro
regSPI_SHADER_USER_DATA_LS_8_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_9 = 0x0d15 # macro
regSPI_SHADER_USER_DATA_LS_9_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_10 = 0x0d16 # macro
regSPI_SHADER_USER_DATA_LS_10_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_11 = 0x0d17 # macro
regSPI_SHADER_USER_DATA_LS_11_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_12 = 0x0d18 # macro
regSPI_SHADER_USER_DATA_LS_12_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_13 = 0x0d19 # macro
regSPI_SHADER_USER_DATA_LS_13_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_14 = 0x0d1a # macro
regSPI_SHADER_USER_DATA_LS_14_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_15 = 0x0d1b # macro
regSPI_SHADER_USER_DATA_LS_15_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_16 = 0x0d1c # macro
regSPI_SHADER_USER_DATA_LS_16_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_17 = 0x0d1d # macro
regSPI_SHADER_USER_DATA_LS_17_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_18 = 0x0d1e # macro
regSPI_SHADER_USER_DATA_LS_18_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_19 = 0x0d1f # macro
regSPI_SHADER_USER_DATA_LS_19_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_20 = 0x0d20 # macro
regSPI_SHADER_USER_DATA_LS_20_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_21 = 0x0d21 # macro
regSPI_SHADER_USER_DATA_LS_21_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_22 = 0x0d22 # macro
regSPI_SHADER_USER_DATA_LS_22_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_23 = 0x0d23 # macro
regSPI_SHADER_USER_DATA_LS_23_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_24 = 0x0d24 # macro
regSPI_SHADER_USER_DATA_LS_24_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_25 = 0x0d25 # macro
regSPI_SHADER_USER_DATA_LS_25_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_26 = 0x0d26 # macro
regSPI_SHADER_USER_DATA_LS_26_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_27 = 0x0d27 # macro
regSPI_SHADER_USER_DATA_LS_27_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_28 = 0x0d28 # macro
regSPI_SHADER_USER_DATA_LS_28_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_29 = 0x0d29 # macro
regSPI_SHADER_USER_DATA_LS_29_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_30 = 0x0d2a # macro
regSPI_SHADER_USER_DATA_LS_30_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_LS_31 = 0x0d2b # macro
regSPI_SHADER_USER_DATA_LS_31_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_0 = 0x0d4c # macro
regSPI_SHADER_USER_DATA_COMMON_0_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_1 = 0x0d4d # macro
regSPI_SHADER_USER_DATA_COMMON_1_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_2 = 0x0d4e # macro
regSPI_SHADER_USER_DATA_COMMON_2_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_3 = 0x0d4f # macro
regSPI_SHADER_USER_DATA_COMMON_3_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_4 = 0x0d50 # macro
regSPI_SHADER_USER_DATA_COMMON_4_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_5 = 0x0d51 # macro
regSPI_SHADER_USER_DATA_COMMON_5_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_6 = 0x0d52 # macro
regSPI_SHADER_USER_DATA_COMMON_6_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_7 = 0x0d53 # macro
regSPI_SHADER_USER_DATA_COMMON_7_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_8 = 0x0d54 # macro
regSPI_SHADER_USER_DATA_COMMON_8_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_9 = 0x0d55 # macro
regSPI_SHADER_USER_DATA_COMMON_9_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_10 = 0x0d56 # macro
regSPI_SHADER_USER_DATA_COMMON_10_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_11 = 0x0d57 # macro
regSPI_SHADER_USER_DATA_COMMON_11_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_12 = 0x0d58 # macro
regSPI_SHADER_USER_DATA_COMMON_12_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_13 = 0x0d59 # macro
regSPI_SHADER_USER_DATA_COMMON_13_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_14 = 0x0d5a # macro
regSPI_SHADER_USER_DATA_COMMON_14_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_15 = 0x0d5b # macro
regSPI_SHADER_USER_DATA_COMMON_15_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_16 = 0x0d5c # macro
regSPI_SHADER_USER_DATA_COMMON_16_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_17 = 0x0d5d # macro
regSPI_SHADER_USER_DATA_COMMON_17_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_18 = 0x0d5e # macro
regSPI_SHADER_USER_DATA_COMMON_18_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_19 = 0x0d5f # macro
regSPI_SHADER_USER_DATA_COMMON_19_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_20 = 0x0d60 # macro
regSPI_SHADER_USER_DATA_COMMON_20_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_21 = 0x0d61 # macro
regSPI_SHADER_USER_DATA_COMMON_21_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_22 = 0x0d62 # macro
regSPI_SHADER_USER_DATA_COMMON_22_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_23 = 0x0d63 # macro
regSPI_SHADER_USER_DATA_COMMON_23_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_24 = 0x0d64 # macro
regSPI_SHADER_USER_DATA_COMMON_24_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_25 = 0x0d65 # macro
regSPI_SHADER_USER_DATA_COMMON_25_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_26 = 0x0d66 # macro
regSPI_SHADER_USER_DATA_COMMON_26_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_27 = 0x0d67 # macro
regSPI_SHADER_USER_DATA_COMMON_27_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_28 = 0x0d68 # macro
regSPI_SHADER_USER_DATA_COMMON_28_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_29 = 0x0d69 # macro
regSPI_SHADER_USER_DATA_COMMON_29_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_30 = 0x0d6a # macro
regSPI_SHADER_USER_DATA_COMMON_30_BASE_IDX = 0 # macro
regSPI_SHADER_USER_DATA_COMMON_31 = 0x0d6b # macro
regSPI_SHADER_USER_DATA_COMMON_31_BASE_IDX = 0 # macro
regCOMPUTE_DISPATCH_INITIATOR = 0x0e00 # macro
regCOMPUTE_DISPATCH_INITIATOR_BASE_IDX = 0 # macro
regCOMPUTE_DIM_X = 0x0e01 # macro
regCOMPUTE_DIM_X_BASE_IDX = 0 # macro
regCOMPUTE_DIM_Y = 0x0e02 # macro
regCOMPUTE_DIM_Y_BASE_IDX = 0 # macro
regCOMPUTE_DIM_Z = 0x0e03 # macro
regCOMPUTE_DIM_Z_BASE_IDX = 0 # macro
regCOMPUTE_START_X = 0x0e04 # macro
regCOMPUTE_START_X_BASE_IDX = 0 # macro
regCOMPUTE_START_Y = 0x0e05 # macro
regCOMPUTE_START_Y_BASE_IDX = 0 # macro
regCOMPUTE_START_Z = 0x0e06 # macro
regCOMPUTE_START_Z_BASE_IDX = 0 # macro
regCOMPUTE_NUM_THREAD_X = 0x0e07 # macro
regCOMPUTE_NUM_THREAD_X_BASE_IDX = 0 # macro
regCOMPUTE_NUM_THREAD_Y = 0x0e08 # macro
regCOMPUTE_NUM_THREAD_Y_BASE_IDX = 0 # macro
regCOMPUTE_NUM_THREAD_Z = 0x0e09 # macro
regCOMPUTE_NUM_THREAD_Z_BASE_IDX = 0 # macro
regCOMPUTE_PIPELINESTAT_ENABLE = 0x0e0a # macro
regCOMPUTE_PIPELINESTAT_ENABLE_BASE_IDX = 0 # macro
regCOMPUTE_PERFCOUNT_ENABLE = 0x0e0b # macro
regCOMPUTE_PERFCOUNT_ENABLE_BASE_IDX = 0 # macro
regCOMPUTE_PGM_LO = 0x0e0c # macro
regCOMPUTE_PGM_LO_BASE_IDX = 0 # macro
regCOMPUTE_PGM_HI = 0x0e0d # macro
regCOMPUTE_PGM_HI_BASE_IDX = 0 # macro
regCOMPUTE_DISPATCH_PKT_ADDR_LO = 0x0e0e # macro
regCOMPUTE_DISPATCH_PKT_ADDR_LO_BASE_IDX = 0 # macro
regCOMPUTE_DISPATCH_PKT_ADDR_HI = 0x0e0f # macro
regCOMPUTE_DISPATCH_PKT_ADDR_HI_BASE_IDX = 0 # macro
regCOMPUTE_DISPATCH_SCRATCH_BASE_LO = 0x0e10 # macro
regCOMPUTE_DISPATCH_SCRATCH_BASE_LO_BASE_IDX = 0 # macro
regCOMPUTE_DISPATCH_SCRATCH_BASE_HI = 0x0e11 # macro
regCOMPUTE_DISPATCH_SCRATCH_BASE_HI_BASE_IDX = 0 # macro
regCOMPUTE_PGM_RSRC1 = 0x0e12 # macro
regCOMPUTE_PGM_RSRC1_BASE_IDX = 0 # macro
regCOMPUTE_PGM_RSRC2 = 0x0e13 # macro
regCOMPUTE_PGM_RSRC2_BASE_IDX = 0 # macro
regCOMPUTE_VMID = 0x0e14 # macro
regCOMPUTE_VMID_BASE_IDX = 0 # macro
regCOMPUTE_RESOURCE_LIMITS = 0x0e15 # macro
regCOMPUTE_RESOURCE_LIMITS_BASE_IDX = 0 # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE0 = 0x0e16 # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE0_BASE_IDX = 0 # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE1 = 0x0e17 # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE1_BASE_IDX = 0 # macro
regCOMPUTE_TMPRING_SIZE = 0x0e18 # macro
regCOMPUTE_TMPRING_SIZE_BASE_IDX = 0 # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE2 = 0x0e19 # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE2_BASE_IDX = 0 # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE3 = 0x0e1a # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE3_BASE_IDX = 0 # macro
regCOMPUTE_RESTART_X = 0x0e1b # macro
regCOMPUTE_RESTART_X_BASE_IDX = 0 # macro
regCOMPUTE_RESTART_Y = 0x0e1c # macro
regCOMPUTE_RESTART_Y_BASE_IDX = 0 # macro
regCOMPUTE_RESTART_Z = 0x0e1d # macro
regCOMPUTE_RESTART_Z_BASE_IDX = 0 # macro
regCOMPUTE_THREAD_TRACE_ENABLE = 0x0e1e # macro
regCOMPUTE_THREAD_TRACE_ENABLE_BASE_IDX = 0 # macro
regCOMPUTE_MISC_RESERVED = 0x0e1f # macro
regCOMPUTE_MISC_RESERVED_BASE_IDX = 0 # macro
regCOMPUTE_DISPATCH_ID = 0x0e20 # macro
regCOMPUTE_DISPATCH_ID_BASE_IDX = 0 # macro
regCOMPUTE_THREADGROUP_ID = 0x0e21 # macro
regCOMPUTE_THREADGROUP_ID_BASE_IDX = 0 # macro
regCOMPUTE_RELAUNCH = 0x0e22 # macro
regCOMPUTE_RELAUNCH_BASE_IDX = 0 # macro
regCOMPUTE_WAVE_RESTORE_ADDR_LO = 0x0e23 # macro
regCOMPUTE_WAVE_RESTORE_ADDR_LO_BASE_IDX = 0 # macro
regCOMPUTE_WAVE_RESTORE_ADDR_HI = 0x0e24 # macro
regCOMPUTE_WAVE_RESTORE_ADDR_HI_BASE_IDX = 0 # macro
regCOMPUTE_TG_CHUNK_SIZE = 0x0e27 # macro
regCOMPUTE_TG_CHUNK_SIZE_BASE_IDX = 0 # macro
regCOMPUTE_SHADER_CHKSUM = 0x0e2c # macro
regCOMPUTE_SHADER_CHKSUM_BASE_IDX = 0 # macro
regCOMPUTE_PGM_RSRC3 = 0x0e2d # macro
regCOMPUTE_PGM_RSRC3_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_0 = 0x0e40 # macro
regCOMPUTE_USER_DATA_0_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_1 = 0x0e41 # macro
regCOMPUTE_USER_DATA_1_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_2 = 0x0e42 # macro
regCOMPUTE_USER_DATA_2_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_3 = 0x0e43 # macro
regCOMPUTE_USER_DATA_3_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_4 = 0x0e44 # macro
regCOMPUTE_USER_DATA_4_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_5 = 0x0e45 # macro
regCOMPUTE_USER_DATA_5_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_6 = 0x0e46 # macro
regCOMPUTE_USER_DATA_6_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_7 = 0x0e47 # macro
regCOMPUTE_USER_DATA_7_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_8 = 0x0e48 # macro
regCOMPUTE_USER_DATA_8_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_9 = 0x0e49 # macro
regCOMPUTE_USER_DATA_9_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_10 = 0x0e4a # macro
regCOMPUTE_USER_DATA_10_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_11 = 0x0e4b # macro
regCOMPUTE_USER_DATA_11_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_12 = 0x0e4c # macro
regCOMPUTE_USER_DATA_12_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_13 = 0x0e4d # macro
regCOMPUTE_USER_DATA_13_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_14 = 0x0e4e # macro
regCOMPUTE_USER_DATA_14_BASE_IDX = 0 # macro
regCOMPUTE_USER_DATA_15 = 0x0e4f # macro
regCOMPUTE_USER_DATA_15_BASE_IDX = 0 # macro
regCOMPUTE_DISPATCH_END = 0x0e7e # macro
regCOMPUTE_DISPATCH_END_BASE_IDX = 0 # macro
regCOMPUTE_NOWHERE = 0x0e7f # macro
regCOMPUTE_NOWHERE_BASE_IDX = 0 # macro
regCP_DFY_CNTL = 0x1020 # macro
regCP_DFY_CNTL_BASE_IDX = 0 # macro
regCP_DFY_STAT = 0x1021 # macro
regCP_DFY_STAT_BASE_IDX = 0 # macro
regCP_DFY_ADDR_HI = 0x1022 # macro
regCP_DFY_ADDR_HI_BASE_IDX = 0 # macro
regCP_DFY_ADDR_LO = 0x1023 # macro
regCP_DFY_ADDR_LO_BASE_IDX = 0 # macro
regCP_DFY_DATA_0 = 0x1024 # macro
regCP_DFY_DATA_0_BASE_IDX = 0 # macro
regCP_DFY_DATA_1 = 0x1025 # macro
regCP_DFY_DATA_1_BASE_IDX = 0 # macro
regCP_DFY_DATA_2 = 0x1026 # macro
regCP_DFY_DATA_2_BASE_IDX = 0 # macro
regCP_DFY_DATA_3 = 0x1027 # macro
regCP_DFY_DATA_3_BASE_IDX = 0 # macro
regCP_DFY_DATA_4 = 0x1028 # macro
regCP_DFY_DATA_4_BASE_IDX = 0 # macro
regCP_DFY_DATA_5 = 0x1029 # macro
regCP_DFY_DATA_5_BASE_IDX = 0 # macro
regCP_DFY_DATA_6 = 0x102a # macro
regCP_DFY_DATA_6_BASE_IDX = 0 # macro
regCP_DFY_DATA_7 = 0x102b # macro
regCP_DFY_DATA_7_BASE_IDX = 0 # macro
regCP_DFY_DATA_8 = 0x102c # macro
regCP_DFY_DATA_8_BASE_IDX = 0 # macro
regCP_DFY_DATA_9 = 0x102d # macro
regCP_DFY_DATA_9_BASE_IDX = 0 # macro
regCP_DFY_DATA_10 = 0x102e # macro
regCP_DFY_DATA_10_BASE_IDX = 0 # macro
regCP_DFY_DATA_11 = 0x102f # macro
regCP_DFY_DATA_11_BASE_IDX = 0 # macro
regCP_DFY_DATA_12 = 0x1030 # macro
regCP_DFY_DATA_12_BASE_IDX = 0 # macro
regCP_DFY_DATA_13 = 0x1031 # macro
regCP_DFY_DATA_13_BASE_IDX = 0 # macro
regCP_DFY_DATA_14 = 0x1032 # macro
regCP_DFY_DATA_14_BASE_IDX = 0 # macro
regCP_DFY_DATA_15 = 0x1033 # macro
regCP_DFY_DATA_15_BASE_IDX = 0 # macro
regCP_DFY_CMD = 0x1034 # macro
regCP_DFY_CMD_BASE_IDX = 0 # macro
regCP_EOPQ_WAIT_TIME = 0x1035 # macro
regCP_EOPQ_WAIT_TIME_BASE_IDX = 0 # macro
regCP_CPC_MGCG_SYNC_CNTL = 0x1036 # macro
regCP_CPC_MGCG_SYNC_CNTL_BASE_IDX = 0 # macro
regCPC_INT_INFO = 0x1037 # macro
regCPC_INT_INFO_BASE_IDX = 0 # macro
regCP_VIRT_STATUS = 0x1038 # macro
regCP_VIRT_STATUS_BASE_IDX = 0 # macro
regCPC_INT_ADDR = 0x1039 # macro
regCPC_INT_ADDR_BASE_IDX = 0 # macro
regCPC_INT_PASID = 0x103a # macro
regCPC_INT_PASID_BASE_IDX = 0 # macro
regCP_GFX_ERROR = 0x103b # macro
regCP_GFX_ERROR_BASE_IDX = 0 # macro
regCPG_UTCL1_CNTL = 0x103c # macro
regCPG_UTCL1_CNTL_BASE_IDX = 0 # macro
regCPC_UTCL1_CNTL = 0x103d # macro
regCPC_UTCL1_CNTL_BASE_IDX = 0 # macro
regCPF_UTCL1_CNTL = 0x103e # macro
regCPF_UTCL1_CNTL_BASE_IDX = 0 # macro
regCP_AQL_SMM_STATUS = 0x103f # macro
regCP_AQL_SMM_STATUS_BASE_IDX = 0 # macro
regCP_RB0_BASE = 0x1040 # macro
regCP_RB0_BASE_BASE_IDX = 0 # macro
regCP_RB_BASE = 0x1040 # macro
regCP_RB_BASE_BASE_IDX = 0 # macro
regCP_RB0_CNTL = 0x1041 # macro
regCP_RB0_CNTL_BASE_IDX = 0 # macro
regCP_RB_CNTL = 0x1041 # macro
regCP_RB_CNTL_BASE_IDX = 0 # macro
regCP_RB_RPTR_WR = 0x1042 # macro
regCP_RB_RPTR_WR_BASE_IDX = 0 # macro
regCP_RB0_RPTR_ADDR = 0x1043 # macro
regCP_RB0_RPTR_ADDR_BASE_IDX = 0 # macro
regCP_RB_RPTR_ADDR = 0x1043 # macro
regCP_RB_RPTR_ADDR_BASE_IDX = 0 # macro
regCP_RB0_RPTR_ADDR_HI = 0x1044 # macro
regCP_RB0_RPTR_ADDR_HI_BASE_IDX = 0 # macro
regCP_RB_RPTR_ADDR_HI = 0x1044 # macro
regCP_RB_RPTR_ADDR_HI_BASE_IDX = 0 # macro
regCP_RB0_BUFSZ_MASK = 0x1045 # macro
regCP_RB0_BUFSZ_MASK_BASE_IDX = 0 # macro
regCP_RB_BUFSZ_MASK = 0x1045 # macro
regCP_RB_BUFSZ_MASK_BASE_IDX = 0 # macro
regCP_RB_WPTR_POLL_ADDR_LO = 0x1046 # macro
regCP_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0 # macro
regCP_RB_WPTR_POLL_ADDR_HI = 0x1047 # macro
regCP_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0 # macro
regGC_PRIV_MODE = 0x1048 # macro
regGC_PRIV_MODE_BASE_IDX = 0 # macro
regCP_INT_CNTL = 0x1049 # macro
regCP_INT_CNTL_BASE_IDX = 0 # macro
regCP_INT_STATUS = 0x104a # macro
regCP_INT_STATUS_BASE_IDX = 0 # macro
regCP_DEVICE_ID = 0x104b # macro
regCP_DEVICE_ID_BASE_IDX = 0 # macro
regCP_ME0_PIPE_PRIORITY_CNTS = 0x104c # macro
regCP_ME0_PIPE_PRIORITY_CNTS_BASE_IDX = 0 # macro
regCP_RING_PRIORITY_CNTS = 0x104c # macro
regCP_RING_PRIORITY_CNTS_BASE_IDX = 0 # macro
regCP_ME0_PIPE0_PRIORITY = 0x104d # macro
regCP_ME0_PIPE0_PRIORITY_BASE_IDX = 0 # macro
regCP_RING0_PRIORITY = 0x104d # macro
regCP_RING0_PRIORITY_BASE_IDX = 0 # macro
regCP_ME0_PIPE1_PRIORITY = 0x104e # macro
regCP_ME0_PIPE1_PRIORITY_BASE_IDX = 0 # macro
regCP_RING1_PRIORITY = 0x104e # macro
regCP_RING1_PRIORITY_BASE_IDX = 0 # macro
regCP_ME0_PIPE2_PRIORITY = 0x104f # macro
regCP_ME0_PIPE2_PRIORITY_BASE_IDX = 0 # macro
regCP_RING2_PRIORITY = 0x104f # macro
regCP_RING2_PRIORITY_BASE_IDX = 0 # macro
regCP_FATAL_ERROR = 0x1050 # macro
regCP_FATAL_ERROR_BASE_IDX = 0 # macro
regCP_RB_VMID = 0x1051 # macro
regCP_RB_VMID_BASE_IDX = 0 # macro
regCP_ME0_PIPE0_VMID = 0x1052 # macro
regCP_ME0_PIPE0_VMID_BASE_IDX = 0 # macro
regCP_ME0_PIPE1_VMID = 0x1053 # macro
regCP_ME0_PIPE1_VMID_BASE_IDX = 0 # macro
regCP_RB0_WPTR = 0x1054 # macro
regCP_RB0_WPTR_BASE_IDX = 0 # macro
regCP_RB_WPTR = 0x1054 # macro
regCP_RB_WPTR_BASE_IDX = 0 # macro
regCP_RB0_WPTR_HI = 0x1055 # macro
regCP_RB0_WPTR_HI_BASE_IDX = 0 # macro
regCP_RB_WPTR_HI = 0x1055 # macro
regCP_RB_WPTR_HI_BASE_IDX = 0 # macro
regCP_RB1_WPTR = 0x1056 # macro
regCP_RB1_WPTR_BASE_IDX = 0 # macro
regCP_RB1_WPTR_HI = 0x1057 # macro
regCP_RB1_WPTR_HI_BASE_IDX = 0 # macro
regCP_RB2_WPTR = 0x1058 # macro
regCP_RB2_WPTR_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_CONTROL = 0x1059 # macro
regCP_RB_DOORBELL_CONTROL_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_RANGE_LOWER = 0x105a # macro
regCP_RB_DOORBELL_RANGE_LOWER_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_RANGE_UPPER = 0x105b # macro
regCP_RB_DOORBELL_RANGE_UPPER_BASE_IDX = 0 # macro
regCP_MEC_DOORBELL_RANGE_LOWER = 0x105c # macro
regCP_MEC_DOORBELL_RANGE_LOWER_BASE_IDX = 0 # macro
regCP_MEC_DOORBELL_RANGE_UPPER = 0x105d # macro
regCP_MEC_DOORBELL_RANGE_UPPER_BASE_IDX = 0 # macro
regCPG_UTCL1_ERROR = 0x105e # macro
regCPG_UTCL1_ERROR_BASE_IDX = 0 # macro
regCPC_UTCL1_ERROR = 0x105f # macro
regCPC_UTCL1_ERROR_BASE_IDX = 0 # macro
regCP_RB1_BASE = 0x1060 # macro
regCP_RB1_BASE_BASE_IDX = 0 # macro
regCP_RB1_CNTL = 0x1061 # macro
regCP_RB1_CNTL_BASE_IDX = 0 # macro
regCP_RB1_RPTR_ADDR = 0x1062 # macro
regCP_RB1_RPTR_ADDR_BASE_IDX = 0 # macro
regCP_RB1_RPTR_ADDR_HI = 0x1063 # macro
regCP_RB1_RPTR_ADDR_HI_BASE_IDX = 0 # macro
regCP_RB2_BASE = 0x1065 # macro
regCP_RB2_BASE_BASE_IDX = 0 # macro
regCP_RB2_CNTL = 0x1066 # macro
regCP_RB2_CNTL_BASE_IDX = 0 # macro
regCP_RB2_RPTR_ADDR = 0x1067 # macro
regCP_RB2_RPTR_ADDR_BASE_IDX = 0 # macro
regCP_RB2_RPTR_ADDR_HI = 0x1068 # macro
regCP_RB2_RPTR_ADDR_HI_BASE_IDX = 0 # macro
regCP_RB0_ACTIVE = 0x1069 # macro
regCP_RB0_ACTIVE_BASE_IDX = 0 # macro
regCP_RB_ACTIVE = 0x1069 # macro
regCP_RB_ACTIVE_BASE_IDX = 0 # macro
regCP_INT_CNTL_RING0 = 0x106a # macro
regCP_INT_CNTL_RING0_BASE_IDX = 0 # macro
regCP_INT_CNTL_RING1 = 0x106b # macro
regCP_INT_CNTL_RING1_BASE_IDX = 0 # macro
regCP_INT_CNTL_RING2 = 0x106c # macro
regCP_INT_CNTL_RING2_BASE_IDX = 0 # macro
regCP_INT_STATUS_RING0 = 0x106d # macro
regCP_INT_STATUS_RING0_BASE_IDX = 0 # macro
regCP_INT_STATUS_RING1 = 0x106e # macro
regCP_INT_STATUS_RING1_BASE_IDX = 0 # macro
regCP_INT_STATUS_RING2 = 0x106f # macro
regCP_INT_STATUS_RING2_BASE_IDX = 0 # macro
regCP_ME_F32_INTERRUPT = 0x1073 # macro
regCP_ME_F32_INTERRUPT_BASE_IDX = 0 # macro
regCP_PFP_F32_INTERRUPT = 0x1074 # macro
regCP_PFP_F32_INTERRUPT_BASE_IDX = 0 # macro
regCP_CE_F32_INTERRUPT = 0x1075 # macro
regCP_CE_F32_INTERRUPT_BASE_IDX = 0 # macro
regCP_MEC1_F32_INTERRUPT = 0x1076 # macro
regCP_MEC1_F32_INTERRUPT_BASE_IDX = 0 # macro
regCP_MEC2_F32_INTERRUPT = 0x1077 # macro
regCP_MEC2_F32_INTERRUPT_BASE_IDX = 0 # macro
regCP_PWR_CNTL = 0x1078 # macro
regCP_PWR_CNTL_BASE_IDX = 0 # macro
regCP_MEM_SLP_CNTL = 0x1079 # macro
regCP_MEM_SLP_CNTL_BASE_IDX = 0 # macro
regCP_ECC_DMA_FIRST_OCCURRENCE = 0x107a # macro
regCP_ECC_DMA_FIRST_OCCURRENCE_BASE_IDX = 0 # macro
regCP_ECC_FIRSTOCCURRENCE = 0x107a # macro
regCP_ECC_FIRSTOCCURRENCE_BASE_IDX = 0 # macro
regCP_ECC_FIRSTOCCURRENCE_RING0 = 0x107b # macro
regCP_ECC_FIRSTOCCURRENCE_RING0_BASE_IDX = 0 # macro
regCP_ECC_FIRSTOCCURRENCE_RING1 = 0x107c # macro
regCP_ECC_FIRSTOCCURRENCE_RING1_BASE_IDX = 0 # macro
regCP_ECC_FIRSTOCCURRENCE_RING2 = 0x107d # macro
regCP_ECC_FIRSTOCCURRENCE_RING2_BASE_IDX = 0 # macro
regGB_EDC_MODE = 0x107e # macro
regGB_EDC_MODE_BASE_IDX = 0 # macro
regCP_DEBUG = 0x107f # macro
regCP_DEBUG_BASE_IDX = 0 # macro
regCP_CPF_DEBUG = 0x1080 # macro
regCP_CPF_DEBUG_BASE_IDX = 0 # macro
regCP_CPC_DEBUG = 0x1081 # macro
regCP_CPC_DEBUG_BASE_IDX = 0 # macro
regCP_CPC_DEBUG_2 = 0x1082 # macro
regCP_CPC_DEBUG_2_BASE_IDX = 0 # macro
regCP_PQ_WPTR_POLL_CNTL = 0x1083 # macro
regCP_PQ_WPTR_POLL_CNTL_BASE_IDX = 0 # macro
regCP_PQ_WPTR_POLL_CNTL1 = 0x1084 # macro
regCP_PQ_WPTR_POLL_CNTL1_BASE_IDX = 0 # macro
regCP_ME1_PIPE0_INT_CNTL = 0x1085 # macro
regCP_ME1_PIPE0_INT_CNTL_BASE_IDX = 0 # macro
regCP_ME1_PIPE1_INT_CNTL = 0x1086 # macro
regCP_ME1_PIPE1_INT_CNTL_BASE_IDX = 0 # macro
regCP_ME1_PIPE2_INT_CNTL = 0x1087 # macro
regCP_ME1_PIPE2_INT_CNTL_BASE_IDX = 0 # macro
regCP_ME1_PIPE3_INT_CNTL = 0x1088 # macro
regCP_ME1_PIPE3_INT_CNTL_BASE_IDX = 0 # macro
regCP_ME2_PIPE0_INT_CNTL = 0x1089 # macro
regCP_ME2_PIPE0_INT_CNTL_BASE_IDX = 0 # macro
regCP_ME2_PIPE1_INT_CNTL = 0x108a # macro
regCP_ME2_PIPE1_INT_CNTL_BASE_IDX = 0 # macro
regCP_ME2_PIPE2_INT_CNTL = 0x108b # macro
regCP_ME2_PIPE2_INT_CNTL_BASE_IDX = 0 # macro
regCP_ME2_PIPE3_INT_CNTL = 0x108c # macro
regCP_ME2_PIPE3_INT_CNTL_BASE_IDX = 0 # macro
regCP_ME1_PIPE0_INT_STATUS = 0x108d # macro
regCP_ME1_PIPE0_INT_STATUS_BASE_IDX = 0 # macro
regCP_ME1_PIPE1_INT_STATUS = 0x108e # macro
regCP_ME1_PIPE1_INT_STATUS_BASE_IDX = 0 # macro
regCP_ME1_PIPE2_INT_STATUS = 0x108f # macro
regCP_ME1_PIPE2_INT_STATUS_BASE_IDX = 0 # macro
regCP_ME1_PIPE3_INT_STATUS = 0x1090 # macro
regCP_ME1_PIPE3_INT_STATUS_BASE_IDX = 0 # macro
regCP_ME2_PIPE0_INT_STATUS = 0x1091 # macro
regCP_ME2_PIPE0_INT_STATUS_BASE_IDX = 0 # macro
regCP_ME2_PIPE1_INT_STATUS = 0x1092 # macro
regCP_ME2_PIPE1_INT_STATUS_BASE_IDX = 0 # macro
regCP_ME2_PIPE2_INT_STATUS = 0x1093 # macro
regCP_ME2_PIPE2_INT_STATUS_BASE_IDX = 0 # macro
regCP_ME2_PIPE3_INT_STATUS = 0x1094 # macro
regCP_ME2_PIPE3_INT_STATUS_BASE_IDX = 0 # macro
regCP_ME1_INT_STAT_DEBUG = 0x1095 # macro
regCP_ME1_INT_STAT_DEBUG_BASE_IDX = 0 # macro
regCP_ME2_INT_STAT_DEBUG = 0x1096 # macro
regCP_ME2_INT_STAT_DEBUG_BASE_IDX = 0 # macro
regCC_GC_EDC_CONFIG = 0x1098 # macro
regCC_GC_EDC_CONFIG_BASE_IDX = 0 # macro
regCP_ME1_PIPE_PRIORITY_CNTS = 0x1099 # macro
regCP_ME1_PIPE_PRIORITY_CNTS_BASE_IDX = 0 # macro
regCP_ME1_PIPE0_PRIORITY = 0x109a # macro
regCP_ME1_PIPE0_PRIORITY_BASE_IDX = 0 # macro
regCP_ME1_PIPE1_PRIORITY = 0x109b # macro
regCP_ME1_PIPE1_PRIORITY_BASE_IDX = 0 # macro
regCP_ME1_PIPE2_PRIORITY = 0x109c # macro
regCP_ME1_PIPE2_PRIORITY_BASE_IDX = 0 # macro
regCP_ME1_PIPE3_PRIORITY = 0x109d # macro
regCP_ME1_PIPE3_PRIORITY_BASE_IDX = 0 # macro
regCP_ME2_PIPE_PRIORITY_CNTS = 0x109e # macro
regCP_ME2_PIPE_PRIORITY_CNTS_BASE_IDX = 0 # macro
regCP_ME2_PIPE0_PRIORITY = 0x109f # macro
regCP_ME2_PIPE0_PRIORITY_BASE_IDX = 0 # macro
regCP_ME2_PIPE1_PRIORITY = 0x10a0 # macro
regCP_ME2_PIPE1_PRIORITY_BASE_IDX = 0 # macro
regCP_ME2_PIPE2_PRIORITY = 0x10a1 # macro
regCP_ME2_PIPE2_PRIORITY_BASE_IDX = 0 # macro
regCP_ME2_PIPE3_PRIORITY = 0x10a2 # macro
regCP_ME2_PIPE3_PRIORITY_BASE_IDX = 0 # macro
regCP_CE_PRGRM_CNTR_START = 0x10a3 # macro
regCP_CE_PRGRM_CNTR_START_BASE_IDX = 0 # macro
regCP_PFP_PRGRM_CNTR_START = 0x10a4 # macro
regCP_PFP_PRGRM_CNTR_START_BASE_IDX = 0 # macro
regCP_ME_PRGRM_CNTR_START = 0x10a5 # macro
regCP_ME_PRGRM_CNTR_START_BASE_IDX = 0 # macro
regCP_MEC1_PRGRM_CNTR_START = 0x10a6 # macro
regCP_MEC1_PRGRM_CNTR_START_BASE_IDX = 0 # macro
regCP_MEC2_PRGRM_CNTR_START = 0x10a7 # macro
regCP_MEC2_PRGRM_CNTR_START_BASE_IDX = 0 # macro
regCP_CE_INTR_ROUTINE_START = 0x10a8 # macro
regCP_CE_INTR_ROUTINE_START_BASE_IDX = 0 # macro
regCP_PFP_INTR_ROUTINE_START = 0x10a9 # macro
regCP_PFP_INTR_ROUTINE_START_BASE_IDX = 0 # macro
regCP_ME_INTR_ROUTINE_START = 0x10aa # macro
regCP_ME_INTR_ROUTINE_START_BASE_IDX = 0 # macro
regCP_MEC1_INTR_ROUTINE_START = 0x10ab # macro
regCP_MEC1_INTR_ROUTINE_START_BASE_IDX = 0 # macro
regCP_MEC2_INTR_ROUTINE_START = 0x10ac # macro
regCP_MEC2_INTR_ROUTINE_START_BASE_IDX = 0 # macro
regCP_CONTEXT_CNTL = 0x10ad # macro
regCP_CONTEXT_CNTL_BASE_IDX = 0 # macro
regCP_MAX_CONTEXT = 0x10ae # macro
regCP_MAX_CONTEXT_BASE_IDX = 0 # macro
regCP_IQ_WAIT_TIME1 = 0x10af # macro
regCP_IQ_WAIT_TIME1_BASE_IDX = 0 # macro
regCP_IQ_WAIT_TIME2 = 0x10b0 # macro
regCP_IQ_WAIT_TIME2_BASE_IDX = 0 # macro
regCP_RB0_BASE_HI = 0x10b1 # macro
regCP_RB0_BASE_HI_BASE_IDX = 0 # macro
regCP_RB1_BASE_HI = 0x10b2 # macro
regCP_RB1_BASE_HI_BASE_IDX = 0 # macro
regCP_VMID_RESET = 0x10b3 # macro
regCP_VMID_RESET_BASE_IDX = 0 # macro
regCPC_INT_CNTL = 0x10b4 # macro
regCPC_INT_CNTL_BASE_IDX = 0 # macro
regCPC_INT_STATUS = 0x10b5 # macro
regCPC_INT_STATUS_BASE_IDX = 0 # macro
regCP_VMID_PREEMPT = 0x10b6 # macro
regCP_VMID_PREEMPT_BASE_IDX = 0 # macro
regCPC_INT_CNTX_ID = 0x10b7 # macro
regCPC_INT_CNTX_ID_BASE_IDX = 0 # macro
regCP_PQ_STATUS = 0x10b8 # macro
regCP_PQ_STATUS_BASE_IDX = 0 # macro
regCP_CPC_IC_BASE_LO = 0x10b9 # macro
regCP_CPC_IC_BASE_LO_BASE_IDX = 0 # macro
regCP_CPC_IC_BASE_HI = 0x10ba # macro
regCP_CPC_IC_BASE_HI_BASE_IDX = 0 # macro
regCP_CPC_IC_BASE_CNTL = 0x10bb # macro
regCP_CPC_IC_BASE_CNTL_BASE_IDX = 0 # macro
regCP_CPC_IC_OP_CNTL = 0x10bc # macro
regCP_CPC_IC_OP_CNTL_BASE_IDX = 0 # macro
regCP_MEC1_F32_INT_DIS = 0x10bd # macro
regCP_MEC1_F32_INT_DIS_BASE_IDX = 0 # macro
regCP_MEC2_F32_INT_DIS = 0x10be # macro
regCP_MEC2_F32_INT_DIS_BASE_IDX = 0 # macro
regCP_VMID_STATUS = 0x10bf # macro
regCP_VMID_STATUS_BASE_IDX = 0 # macro
regCPC_UE_ERR_STATUS_LO = 0x10e0 # macro
regCPC_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regCPC_UE_ERR_STATUS_HI = 0x10e1 # macro
regCPC_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regCPC_CE_ERR_STATUS_LO = 0x10e2 # macro
regCPC_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regCPC_CE_ERR_STATUS_HI = 0x10e3 # macro
regCPC_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regCPF_UE_ERR_STATUS_LO = 0x10e4 # macro
regCPF_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regCPF_UE_ERR_STATUS_HI = 0x10e5 # macro
regCPF_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regCPF_CE_ERR_STATUS_LO = 0x10e6 # macro
regCPF_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regCPF_CE_ERR_STATUS_HI = 0x10e7 # macro
regCPF_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regCPG_UE_ERR_STATUS_LO = 0x10e8 # macro
regCPG_UE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regCPG_UE_ERR_STATUS_HI = 0x10e9 # macro
regCPG_UE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regCPG_CE_ERR_STATUS_LO = 0x10ea # macro
regCPG_CE_ERR_STATUS_LO_BASE_IDX = 0 # macro
regCPG_CE_ERR_STATUS_HI = 0x10eb # macro
regCPG_CE_ERR_STATUS_HI_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_CONTROL_SCH_0 = 0x1180 # macro
regCP_RB_DOORBELL_CONTROL_SCH_0_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_CONTROL_SCH_1 = 0x1181 # macro
regCP_RB_DOORBELL_CONTROL_SCH_1_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_CONTROL_SCH_2 = 0x1182 # macro
regCP_RB_DOORBELL_CONTROL_SCH_2_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_CONTROL_SCH_3 = 0x1183 # macro
regCP_RB_DOORBELL_CONTROL_SCH_3_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_CONTROL_SCH_4 = 0x1184 # macro
regCP_RB_DOORBELL_CONTROL_SCH_4_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_CONTROL_SCH_5 = 0x1185 # macro
regCP_RB_DOORBELL_CONTROL_SCH_5_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_CONTROL_SCH_6 = 0x1186 # macro
regCP_RB_DOORBELL_CONTROL_SCH_6_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_CONTROL_SCH_7 = 0x1187 # macro
regCP_RB_DOORBELL_CONTROL_SCH_7_BASE_IDX = 0 # macro
regCP_RB_DOORBELL_CLEAR = 0x1188 # macro
regCP_RB_DOORBELL_CLEAR_BASE_IDX = 0 # macro
regCP_CPF_DSM_CNTL = 0x1194 # macro
regCP_CPF_DSM_CNTL_BASE_IDX = 0 # macro
regCP_CPG_DSM_CNTL = 0x1195 # macro
regCP_CPG_DSM_CNTL_BASE_IDX = 0 # macro
regCP_CPC_DSM_CNTL = 0x1196 # macro
regCP_CPC_DSM_CNTL_BASE_IDX = 0 # macro
regCP_CPF_DSM_CNTL2 = 0x1197 # macro
regCP_CPF_DSM_CNTL2_BASE_IDX = 0 # macro
regCP_CPG_DSM_CNTL2 = 0x1198 # macro
regCP_CPG_DSM_CNTL2_BASE_IDX = 0 # macro
regCP_CPC_DSM_CNTL2 = 0x1199 # macro
regCP_CPC_DSM_CNTL2_BASE_IDX = 0 # macro
regCP_CPF_DSM_CNTL2A = 0x119a # macro
regCP_CPF_DSM_CNTL2A_BASE_IDX = 0 # macro
regCP_CPG_DSM_CNTL2A = 0x119b # macro
regCP_CPG_DSM_CNTL2A_BASE_IDX = 0 # macro
regCP_CPC_DSM_CNTL2A = 0x119c # macro
regCP_CPC_DSM_CNTL2A_BASE_IDX = 0 # macro
regCP_EDC_FUE_CNTL = 0x119d # macro
regCP_EDC_FUE_CNTL_BASE_IDX = 0 # macro
regCP_GFX_MQD_CONTROL = 0x11a0 # macro
regCP_GFX_MQD_CONTROL_BASE_IDX = 0 # macro
regCP_GFX_MQD_BASE_ADDR = 0x11a1 # macro
regCP_GFX_MQD_BASE_ADDR_BASE_IDX = 0 # macro
regCP_GFX_MQD_BASE_ADDR_HI = 0x11a2 # macro
regCP_GFX_MQD_BASE_ADDR_HI_BASE_IDX = 0 # macro
regCP_RB_STATUS = 0x11a3 # macro
regCP_RB_STATUS_BASE_IDX = 0 # macro
regCPG_UTCL1_STATUS = 0x11b4 # macro
regCPG_UTCL1_STATUS_BASE_IDX = 0 # macro
regCPC_UTCL1_STATUS = 0x11b5 # macro
regCPC_UTCL1_STATUS_BASE_IDX = 0 # macro
regCPF_UTCL1_STATUS = 0x11b6 # macro
regCPF_UTCL1_STATUS_BASE_IDX = 0 # macro
regCP_SD_CNTL = 0x11b7 # macro
regCP_SD_CNTL_BASE_IDX = 0 # macro
regCP_SOFT_RESET_CNTL = 0x11b9 # macro
regCP_SOFT_RESET_CNTL_BASE_IDX = 0 # macro
regCP_CPC_GFX_CNTL = 0x11ba # macro
regCP_CPC_GFX_CNTL_BASE_IDX = 0 # macro
regSPI_ARB_PRIORITY = 0x11c0 # macro
regSPI_ARB_PRIORITY_BASE_IDX = 0 # macro
regSPI_ARB_CYCLES_0 = 0x11c1 # macro
regSPI_ARB_CYCLES_0_BASE_IDX = 0 # macro
regSPI_ARB_CYCLES_1 = 0x11c2 # macro
regSPI_ARB_CYCLES_1_BASE_IDX = 0 # macro
regSPI_CDBG_SYS_GFX = 0x11c3 # macro
regSPI_CDBG_SYS_GFX_BASE_IDX = 0 # macro
regSPI_CDBG_SYS_HP3D = 0x11c4 # macro
regSPI_CDBG_SYS_HP3D_BASE_IDX = 0 # macro
regSPI_CDBG_SYS_CS0 = 0x11c5 # macro
regSPI_CDBG_SYS_CS0_BASE_IDX = 0 # macro
regSPI_CDBG_SYS_CS1 = 0x11c6 # macro
regSPI_CDBG_SYS_CS1_BASE_IDX = 0 # macro
regSPI_WCL_PIPE_PERCENT_GFX = 0x11c7 # macro
regSPI_WCL_PIPE_PERCENT_GFX_BASE_IDX = 0 # macro
regSPI_WCL_PIPE_PERCENT_HP3D = 0x11c8 # macro
regSPI_WCL_PIPE_PERCENT_HP3D_BASE_IDX = 0 # macro
regSPI_WCL_PIPE_PERCENT_CS0 = 0x11c9 # macro
regSPI_WCL_PIPE_PERCENT_CS0_BASE_IDX = 0 # macro
regSPI_WCL_PIPE_PERCENT_CS1 = 0x11ca # macro
regSPI_WCL_PIPE_PERCENT_CS1_BASE_IDX = 0 # macro
regSPI_WCL_PIPE_PERCENT_CS2 = 0x11cb # macro
regSPI_WCL_PIPE_PERCENT_CS2_BASE_IDX = 0 # macro
regSPI_WCL_PIPE_PERCENT_CS3 = 0x11cc # macro
regSPI_WCL_PIPE_PERCENT_CS3_BASE_IDX = 0 # macro
regSPI_WCL_PIPE_PERCENT_CS4 = 0x11cd # macro
regSPI_WCL_PIPE_PERCENT_CS4_BASE_IDX = 0 # macro
regSPI_WCL_PIPE_PERCENT_CS5 = 0x11ce # macro
regSPI_WCL_PIPE_PERCENT_CS5_BASE_IDX = 0 # macro
regSPI_WCL_PIPE_PERCENT_CS6 = 0x11cf # macro
regSPI_WCL_PIPE_PERCENT_CS6_BASE_IDX = 0 # macro
regSPI_WCL_PIPE_PERCENT_CS7 = 0x11d0 # macro
regSPI_WCL_PIPE_PERCENT_CS7_BASE_IDX = 0 # macro
regSPI_GDBG_WAVE_CNTL = 0x11d1 # macro
regSPI_GDBG_WAVE_CNTL_BASE_IDX = 0 # macro
regSPI_GDBG_TRAP_CONFIG = 0x11d2 # macro
regSPI_GDBG_TRAP_CONFIG_BASE_IDX = 0 # macro
regSPI_GDBG_PER_VMID_CNTL = 0x11d3 # macro
regSPI_GDBG_PER_VMID_CNTL_BASE_IDX = 0 # macro
regSPI_GDBG_WAVE_CNTL3 = 0x11d5 # macro
regSPI_GDBG_WAVE_CNTL3_BASE_IDX = 0 # macro
regSPI_SCRATCH_ADDR_CHECK = 0x11d8 # macro
regSPI_SCRATCH_ADDR_CHECK_BASE_IDX = 0 # macro
regSPI_SCRATCH_ADDR_STATUS = 0x11d9 # macro
regSPI_SCRATCH_ADDR_STATUS_BASE_IDX = 0 # macro
regSPI_RESET_DEBUG = 0x11da # macro
regSPI_RESET_DEBUG_BASE_IDX = 0 # macro
regSPI_COMPUTE_QUEUE_RESET = 0x11db # macro
regSPI_COMPUTE_QUEUE_RESET_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_0 = 0x11dc # macro
regSPI_RESOURCE_RESERVE_CU_0_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_1 = 0x11dd # macro
regSPI_RESOURCE_RESERVE_CU_1_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_2 = 0x11de # macro
regSPI_RESOURCE_RESERVE_CU_2_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_3 = 0x11df # macro
regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_4 = 0x11e0 # macro
regSPI_RESOURCE_RESERVE_CU_4_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_5 = 0x11e1 # macro
regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_6 = 0x11e2 # macro
regSPI_RESOURCE_RESERVE_CU_6_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_7 = 0x11e3 # macro
regSPI_RESOURCE_RESERVE_CU_7_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_8 = 0x11e4 # macro
regSPI_RESOURCE_RESERVE_CU_8_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_9 = 0x11e5 # macro
regSPI_RESOURCE_RESERVE_CU_9_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_0 = 0x11e6 # macro
regSPI_RESOURCE_RESERVE_EN_CU_0_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_1 = 0x11e7 # macro
regSPI_RESOURCE_RESERVE_EN_CU_1_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_2 = 0x11e8 # macro
regSPI_RESOURCE_RESERVE_EN_CU_2_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_3 = 0x11e9 # macro
regSPI_RESOURCE_RESERVE_EN_CU_3_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_4 = 0x11ea # macro
regSPI_RESOURCE_RESERVE_EN_CU_4_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_5 = 0x11eb # macro
regSPI_RESOURCE_RESERVE_EN_CU_5_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_6 = 0x11ec # macro
regSPI_RESOURCE_RESERVE_EN_CU_6_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_7 = 0x11ed # macro
regSPI_RESOURCE_RESERVE_EN_CU_7_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_8 = 0x11ee # macro
regSPI_RESOURCE_RESERVE_EN_CU_8_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_9 = 0x11ef # macro
regSPI_RESOURCE_RESERVE_EN_CU_9_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_10 = 0x11f0 # macro
regSPI_RESOURCE_RESERVE_CU_10_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_11 = 0x11f1 # macro
regSPI_RESOURCE_RESERVE_CU_11_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_10 = 0x11f2 # macro
regSPI_RESOURCE_RESERVE_EN_CU_10_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_11 = 0x11f3 # macro
regSPI_RESOURCE_RESERVE_EN_CU_11_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_12 = 0x11f4 # macro
regSPI_RESOURCE_RESERVE_CU_12_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_13 = 0x11f5 # macro
regSPI_RESOURCE_RESERVE_CU_13_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_14 = 0x11f6 # macro
regSPI_RESOURCE_RESERVE_CU_14_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_CU_15 = 0x11f7 # macro
regSPI_RESOURCE_RESERVE_CU_15_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_12 = 0x11f8 # macro
regSPI_RESOURCE_RESERVE_EN_CU_12_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_13 = 0x11f9 # macro
regSPI_RESOURCE_RESERVE_EN_CU_13_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_14 = 0x11fa # macro
regSPI_RESOURCE_RESERVE_EN_CU_14_BASE_IDX = 0 # macro
regSPI_RESOURCE_RESERVE_EN_CU_15 = 0x11fb # macro
regSPI_RESOURCE_RESERVE_EN_CU_15_BASE_IDX = 0 # macro
regSPI_COMPUTE_WF_CTX_SAVE = 0x11fc # macro
regSPI_COMPUTE_WF_CTX_SAVE_BASE_IDX = 0 # macro
regSPI_ARB_CNTL_0 = 0x11fd # macro
regSPI_ARB_CNTL_0_BASE_IDX = 0 # macro
regCP_HQD_GFX_CONTROL = 0x123e # macro
regCP_HQD_GFX_CONTROL_BASE_IDX = 0 # macro
regCP_HQD_GFX_STATUS = 0x123f # macro
regCP_HQD_GFX_STATUS_BASE_IDX = 0 # macro
regCP_HPD_ROQ_OFFSETS = 0x1240 # macro
regCP_HPD_ROQ_OFFSETS_BASE_IDX = 0 # macro
regCP_HPD_STATUS0 = 0x1241 # macro
regCP_HPD_STATUS0_BASE_IDX = 0 # macro
regCP_HPD_UTCL1_CNTL = 0x1242 # macro
regCP_HPD_UTCL1_CNTL_BASE_IDX = 0 # macro
regCP_HPD_UTCL1_ERROR = 0x1243 # macro
regCP_HPD_UTCL1_ERROR_BASE_IDX = 0 # macro
regCP_HPD_UTCL1_ERROR_ADDR = 0x1244 # macro
regCP_HPD_UTCL1_ERROR_ADDR_BASE_IDX = 0 # macro
regCP_MQD_BASE_ADDR = 0x1245 # macro
regCP_MQD_BASE_ADDR_BASE_IDX = 0 # macro
regCP_MQD_BASE_ADDR_HI = 0x1246 # macro
regCP_MQD_BASE_ADDR_HI_BASE_IDX = 0 # macro
regCP_HQD_ACTIVE = 0x1247 # macro
regCP_HQD_ACTIVE_BASE_IDX = 0 # macro
regCP_HQD_VMID = 0x1248 # macro
regCP_HQD_VMID_BASE_IDX = 0 # macro
regCP_HQD_PERSISTENT_STATE = 0x1249 # macro
regCP_HQD_PERSISTENT_STATE_BASE_IDX = 0 # macro
regCP_HQD_PIPE_PRIORITY = 0x124a # macro
regCP_HQD_PIPE_PRIORITY_BASE_IDX = 0 # macro
regCP_HQD_QUEUE_PRIORITY = 0x124b # macro
regCP_HQD_QUEUE_PRIORITY_BASE_IDX = 0 # macro
regCP_HQD_QUANTUM = 0x124c # macro
regCP_HQD_QUANTUM_BASE_IDX = 0 # macro
regCP_HQD_PQ_BASE = 0x124d # macro
regCP_HQD_PQ_BASE_BASE_IDX = 0 # macro
regCP_HQD_PQ_BASE_HI = 0x124e # macro
regCP_HQD_PQ_BASE_HI_BASE_IDX = 0 # macro
regCP_HQD_PQ_RPTR = 0x124f # macro
regCP_HQD_PQ_RPTR_BASE_IDX = 0 # macro
regCP_HQD_PQ_RPTR_REPORT_ADDR = 0x1250 # macro
regCP_HQD_PQ_RPTR_REPORT_ADDR_BASE_IDX = 0 # macro
regCP_HQD_PQ_RPTR_REPORT_ADDR_HI = 0x1251 # macro
regCP_HQD_PQ_RPTR_REPORT_ADDR_HI_BASE_IDX = 0 # macro
regCP_HQD_PQ_WPTR_POLL_ADDR = 0x1252 # macro
regCP_HQD_PQ_WPTR_POLL_ADDR_BASE_IDX = 0 # macro
regCP_HQD_PQ_WPTR_POLL_ADDR_HI = 0x1253 # macro
regCP_HQD_PQ_WPTR_POLL_ADDR_HI_BASE_IDX = 0 # macro
regCP_HQD_PQ_DOORBELL_CONTROL = 0x1254 # macro
regCP_HQD_PQ_DOORBELL_CONTROL_BASE_IDX = 0 # macro
regCP_HQD_PQ_CONTROL = 0x1256 # macro
regCP_HQD_PQ_CONTROL_BASE_IDX = 0 # macro
regCP_HQD_IB_BASE_ADDR = 0x1257 # macro
regCP_HQD_IB_BASE_ADDR_BASE_IDX = 0 # macro
regCP_HQD_IB_BASE_ADDR_HI = 0x1258 # macro
regCP_HQD_IB_BASE_ADDR_HI_BASE_IDX = 0 # macro
regCP_HQD_IB_RPTR = 0x1259 # macro
regCP_HQD_IB_RPTR_BASE_IDX = 0 # macro
regCP_HQD_IB_CONTROL = 0x125a # macro
regCP_HQD_IB_CONTROL_BASE_IDX = 0 # macro
regCP_HQD_IQ_TIMER = 0x125b # macro
regCP_HQD_IQ_TIMER_BASE_IDX = 0 # macro
regCP_HQD_IQ_RPTR = 0x125c # macro
regCP_HQD_IQ_RPTR_BASE_IDX = 0 # macro
regCP_HQD_DEQUEUE_REQUEST = 0x125d # macro
regCP_HQD_DEQUEUE_REQUEST_BASE_IDX = 0 # macro
regCP_HQD_DMA_OFFLOAD = 0x125e # macro
regCP_HQD_DMA_OFFLOAD_BASE_IDX = 0 # macro
regCP_HQD_OFFLOAD = 0x125e # macro
regCP_HQD_OFFLOAD_BASE_IDX = 0 # macro
regCP_HQD_SEMA_CMD = 0x125f # macro
regCP_HQD_SEMA_CMD_BASE_IDX = 0 # macro
regCP_HQD_MSG_TYPE = 0x1260 # macro
regCP_HQD_MSG_TYPE_BASE_IDX = 0 # macro
regCP_HQD_ATOMIC0_PREOP_LO = 0x1261 # macro
regCP_HQD_ATOMIC0_PREOP_LO_BASE_IDX = 0 # macro
regCP_HQD_ATOMIC0_PREOP_HI = 0x1262 # macro
regCP_HQD_ATOMIC0_PREOP_HI_BASE_IDX = 0 # macro
regCP_HQD_ATOMIC1_PREOP_LO = 0x1263 # macro
regCP_HQD_ATOMIC1_PREOP_LO_BASE_IDX = 0 # macro
regCP_HQD_ATOMIC1_PREOP_HI = 0x1264 # macro
regCP_HQD_ATOMIC1_PREOP_HI_BASE_IDX = 0 # macro
regCP_HQD_HQ_SCHEDULER0 = 0x1265 # macro
regCP_HQD_HQ_SCHEDULER0_BASE_IDX = 0 # macro
regCP_HQD_HQ_STATUS0 = 0x1265 # macro
regCP_HQD_HQ_STATUS0_BASE_IDX = 0 # macro
regCP_HQD_HQ_CONTROL0 = 0x1266 # macro
regCP_HQD_HQ_CONTROL0_BASE_IDX = 0 # macro
regCP_HQD_HQ_SCHEDULER1 = 0x1266 # macro
regCP_HQD_HQ_SCHEDULER1_BASE_IDX = 0 # macro
regCP_MQD_CONTROL = 0x1267 # macro
regCP_MQD_CONTROL_BASE_IDX = 0 # macro
regCP_HQD_HQ_STATUS1 = 0x1268 # macro
regCP_HQD_HQ_STATUS1_BASE_IDX = 0 # macro
regCP_HQD_HQ_CONTROL1 = 0x1269 # macro
regCP_HQD_HQ_CONTROL1_BASE_IDX = 0 # macro
regCP_HQD_EOP_BASE_ADDR = 0x126a # macro
regCP_HQD_EOP_BASE_ADDR_BASE_IDX = 0 # macro
regCP_HQD_EOP_BASE_ADDR_HI = 0x126b # macro
regCP_HQD_EOP_BASE_ADDR_HI_BASE_IDX = 0 # macro
regCP_HQD_EOP_CONTROL = 0x126c # macro
regCP_HQD_EOP_CONTROL_BASE_IDX = 0 # macro
regCP_HQD_EOP_RPTR = 0x126d # macro
regCP_HQD_EOP_RPTR_BASE_IDX = 0 # macro
regCP_HQD_EOP_WPTR = 0x126e # macro
regCP_HQD_EOP_WPTR_BASE_IDX = 0 # macro
regCP_HQD_EOP_EVENTS = 0x126f # macro
regCP_HQD_EOP_EVENTS_BASE_IDX = 0 # macro
regCP_HQD_CTX_SAVE_BASE_ADDR_LO = 0x1270 # macro
regCP_HQD_CTX_SAVE_BASE_ADDR_LO_BASE_IDX = 0 # macro
regCP_HQD_CTX_SAVE_BASE_ADDR_HI = 0x1271 # macro
regCP_HQD_CTX_SAVE_BASE_ADDR_HI_BASE_IDX = 0 # macro
regCP_HQD_CTX_SAVE_CONTROL = 0x1272 # macro
regCP_HQD_CTX_SAVE_CONTROL_BASE_IDX = 0 # macro
regCP_HQD_CNTL_STACK_OFFSET = 0x1273 # macro
regCP_HQD_CNTL_STACK_OFFSET_BASE_IDX = 0 # macro
regCP_HQD_CNTL_STACK_SIZE = 0x1274 # macro
regCP_HQD_CNTL_STACK_SIZE_BASE_IDX = 0 # macro
regCP_HQD_WG_STATE_OFFSET = 0x1275 # macro
regCP_HQD_WG_STATE_OFFSET_BASE_IDX = 0 # macro
regCP_HQD_CTX_SAVE_SIZE = 0x1276 # macro
regCP_HQD_CTX_SAVE_SIZE_BASE_IDX = 0 # macro
regCP_HQD_GDS_RESOURCE_STATE = 0x1277 # macro
regCP_HQD_GDS_RESOURCE_STATE_BASE_IDX = 0 # macro
regCP_HQD_ERROR = 0x1278 # macro
regCP_HQD_ERROR_BASE_IDX = 0 # macro
regCP_HQD_EOP_WPTR_MEM = 0x1279 # macro
regCP_HQD_EOP_WPTR_MEM_BASE_IDX = 0 # macro
regCP_HQD_AQL_CONTROL = 0x127a # macro
regCP_HQD_AQL_CONTROL_BASE_IDX = 0 # macro
regCP_HQD_PQ_WPTR_LO = 0x127b # macro
regCP_HQD_PQ_WPTR_LO_BASE_IDX = 0 # macro
regCP_HQD_PQ_WPTR_HI = 0x127c # macro
regCP_HQD_PQ_WPTR_HI_BASE_IDX = 0 # macro
regCP_HQD_AQL_CONTROL_1 = 0x127d # macro
regCP_HQD_AQL_CONTROL_1_BASE_IDX = 0 # macro
regCP_HQD_AQL_DISPATCH_ID = 0x127e # macro
regCP_HQD_AQL_DISPATCH_ID_BASE_IDX = 0 # macro
regCP_HQD_AQL_DISPATCH_ID_HI = 0x127f # macro
regCP_HQD_AQL_DISPATCH_ID_HI_BASE_IDX = 0 # macro
regTCP_WATCH0_ADDR_H = 0x12a0 # macro
regTCP_WATCH0_ADDR_H_BASE_IDX = 0 # macro
regTCP_WATCH0_ADDR_L = 0x12a1 # macro
regTCP_WATCH0_ADDR_L_BASE_IDX = 0 # macro
regTCP_WATCH0_CNTL = 0x12a2 # macro
regTCP_WATCH0_CNTL_BASE_IDX = 0 # macro
regTCP_WATCH1_ADDR_H = 0x12a3 # macro
regTCP_WATCH1_ADDR_H_BASE_IDX = 0 # macro
regTCP_WATCH1_ADDR_L = 0x12a4 # macro
regTCP_WATCH1_ADDR_L_BASE_IDX = 0 # macro
regTCP_WATCH1_CNTL = 0x12a5 # macro
regTCP_WATCH1_CNTL_BASE_IDX = 0 # macro
regTCP_WATCH2_ADDR_H = 0x12a6 # macro
regTCP_WATCH2_ADDR_H_BASE_IDX = 0 # macro
regTCP_WATCH2_ADDR_L = 0x12a7 # macro
regTCP_WATCH2_ADDR_L_BASE_IDX = 0 # macro
regTCP_WATCH2_CNTL = 0x12a8 # macro
regTCP_WATCH2_CNTL_BASE_IDX = 0 # macro
regTCP_WATCH3_ADDR_H = 0x12a9 # macro
regTCP_WATCH3_ADDR_H_BASE_IDX = 0 # macro
regTCP_WATCH3_ADDR_L = 0x12aa # macro
regTCP_WATCH3_ADDR_L_BASE_IDX = 0 # macro
regTCP_WATCH3_CNTL = 0x12ab # macro
regTCP_WATCH3_CNTL_BASE_IDX = 0 # macro
regTCP_GATCL1_CNTL = 0x12b0 # macro
regTCP_GATCL1_CNTL_BASE_IDX = 0 # macro
regTCP_ATC_EDC_GATCL1_CNT = 0x12b1 # macro
regTCP_ATC_EDC_GATCL1_CNT_BASE_IDX = 0 # macro
regTCP_GATCL1_DSM_CNTL = 0x12b2 # macro
regTCP_GATCL1_DSM_CNTL_BASE_IDX = 0 # macro
regTCP_DSM_CNTL = 0x12b3 # macro
regTCP_DSM_CNTL_BASE_IDX = 0 # macro
regTCP_CNTL2 = 0x12b4 # macro
regTCP_CNTL2_BASE_IDX = 0 # macro
regTCP_UTCL1_CNTL1 = 0x12b5 # macro
regTCP_UTCL1_CNTL1_BASE_IDX = 0 # macro
regTCP_UTCL1_CNTL2 = 0x12b6 # macro
regTCP_UTCL1_CNTL2_BASE_IDX = 0 # macro
regTCP_UTCL1_STATUS = 0x12b7 # macro
regTCP_UTCL1_STATUS_BASE_IDX = 0 # macro
regTCP_DSM_CNTL2 = 0x12b8 # macro
regTCP_DSM_CNTL2_BASE_IDX = 0 # macro
regTCP_PERFCOUNTER_FILTER = 0x12b9 # macro
regTCP_PERFCOUNTER_FILTER_BASE_IDX = 0 # macro
regTCP_PERFCOUNTER_FILTER_EN = 0x12ba # macro
regTCP_PERFCOUNTER_FILTER_EN_BASE_IDX = 0 # macro
regGDS_VMID0_BASE = 0x1300 # macro
regGDS_VMID0_BASE_BASE_IDX = 0 # macro
regGDS_VMID0_SIZE = 0x1301 # macro
regGDS_VMID0_SIZE_BASE_IDX = 0 # macro
regGDS_VMID1_BASE = 0x1302 # macro
regGDS_VMID1_BASE_BASE_IDX = 0 # macro
regGDS_VMID1_SIZE = 0x1303 # macro
regGDS_VMID1_SIZE_BASE_IDX = 0 # macro
regGDS_VMID2_BASE = 0x1304 # macro
regGDS_VMID2_BASE_BASE_IDX = 0 # macro
regGDS_VMID2_SIZE = 0x1305 # macro
regGDS_VMID2_SIZE_BASE_IDX = 0 # macro
regGDS_VMID3_BASE = 0x1306 # macro
regGDS_VMID3_BASE_BASE_IDX = 0 # macro
regGDS_VMID3_SIZE = 0x1307 # macro
regGDS_VMID3_SIZE_BASE_IDX = 0 # macro
regGDS_VMID4_BASE = 0x1308 # macro
regGDS_VMID4_BASE_BASE_IDX = 0 # macro
regGDS_VMID4_SIZE = 0x1309 # macro
regGDS_VMID4_SIZE_BASE_IDX = 0 # macro
regGDS_VMID5_BASE = 0x130a # macro
regGDS_VMID5_BASE_BASE_IDX = 0 # macro
regGDS_VMID5_SIZE = 0x130b # macro
regGDS_VMID5_SIZE_BASE_IDX = 0 # macro
regGDS_VMID6_BASE = 0x130c # macro
regGDS_VMID6_BASE_BASE_IDX = 0 # macro
regGDS_VMID6_SIZE = 0x130d # macro
regGDS_VMID6_SIZE_BASE_IDX = 0 # macro
regGDS_VMID7_BASE = 0x130e # macro
regGDS_VMID7_BASE_BASE_IDX = 0 # macro
regGDS_VMID7_SIZE = 0x130f # macro
regGDS_VMID7_SIZE_BASE_IDX = 0 # macro
regGDS_VMID8_BASE = 0x1310 # macro
regGDS_VMID8_BASE_BASE_IDX = 0 # macro
regGDS_VMID8_SIZE = 0x1311 # macro
regGDS_VMID8_SIZE_BASE_IDX = 0 # macro
regGDS_VMID9_BASE = 0x1312 # macro
regGDS_VMID9_BASE_BASE_IDX = 0 # macro
regGDS_VMID9_SIZE = 0x1313 # macro
regGDS_VMID9_SIZE_BASE_IDX = 0 # macro
regGDS_VMID10_BASE = 0x1314 # macro
regGDS_VMID10_BASE_BASE_IDX = 0 # macro
regGDS_VMID10_SIZE = 0x1315 # macro
regGDS_VMID10_SIZE_BASE_IDX = 0 # macro
regGDS_VMID11_BASE = 0x1316 # macro
regGDS_VMID11_BASE_BASE_IDX = 0 # macro
regGDS_VMID11_SIZE = 0x1317 # macro
regGDS_VMID11_SIZE_BASE_IDX = 0 # macro
regGDS_VMID12_BASE = 0x1318 # macro
regGDS_VMID12_BASE_BASE_IDX = 0 # macro
regGDS_VMID12_SIZE = 0x1319 # macro
regGDS_VMID12_SIZE_BASE_IDX = 0 # macro
regGDS_VMID13_BASE = 0x131a # macro
regGDS_VMID13_BASE_BASE_IDX = 0 # macro
regGDS_VMID13_SIZE = 0x131b # macro
regGDS_VMID13_SIZE_BASE_IDX = 0 # macro
regGDS_VMID14_BASE = 0x131c # macro
regGDS_VMID14_BASE_BASE_IDX = 0 # macro
regGDS_VMID14_SIZE = 0x131d # macro
regGDS_VMID14_SIZE_BASE_IDX = 0 # macro
regGDS_VMID15_BASE = 0x131e # macro
regGDS_VMID15_BASE_BASE_IDX = 0 # macro
regGDS_VMID15_SIZE = 0x131f # macro
regGDS_VMID15_SIZE_BASE_IDX = 0 # macro
regGDS_GWS_VMID0 = 0x1320 # macro
regGDS_GWS_VMID0_BASE_IDX = 0 # macro
regGDS_GWS_VMID1 = 0x1321 # macro
regGDS_GWS_VMID1_BASE_IDX = 0 # macro
regGDS_GWS_VMID2 = 0x1322 # macro
regGDS_GWS_VMID2_BASE_IDX = 0 # macro
regGDS_GWS_VMID3 = 0x1323 # macro
regGDS_GWS_VMID3_BASE_IDX = 0 # macro
regGDS_GWS_VMID4 = 0x1324 # macro
regGDS_GWS_VMID4_BASE_IDX = 0 # macro
regGDS_GWS_VMID5 = 0x1325 # macro
regGDS_GWS_VMID5_BASE_IDX = 0 # macro
regGDS_GWS_VMID6 = 0x1326 # macro
regGDS_GWS_VMID6_BASE_IDX = 0 # macro
regGDS_GWS_VMID7 = 0x1327 # macro
regGDS_GWS_VMID7_BASE_IDX = 0 # macro
regGDS_GWS_VMID8 = 0x1328 # macro
regGDS_GWS_VMID8_BASE_IDX = 0 # macro
regGDS_GWS_VMID9 = 0x1329 # macro
regGDS_GWS_VMID9_BASE_IDX = 0 # macro
regGDS_GWS_VMID10 = 0x132a # macro
regGDS_GWS_VMID10_BASE_IDX = 0 # macro
regGDS_GWS_VMID11 = 0x132b # macro
regGDS_GWS_VMID11_BASE_IDX = 0 # macro
regGDS_GWS_VMID12 = 0x132c # macro
regGDS_GWS_VMID12_BASE_IDX = 0 # macro
regGDS_GWS_VMID13 = 0x132d # macro
regGDS_GWS_VMID13_BASE_IDX = 0 # macro
regGDS_GWS_VMID14 = 0x132e # macro
regGDS_GWS_VMID14_BASE_IDX = 0 # macro
regGDS_GWS_VMID15 = 0x132f # macro
regGDS_GWS_VMID15_BASE_IDX = 0 # macro
regGDS_OA_VMID0 = 0x1330 # macro
regGDS_OA_VMID0_BASE_IDX = 0 # macro
regGDS_OA_VMID1 = 0x1331 # macro
regGDS_OA_VMID1_BASE_IDX = 0 # macro
regGDS_OA_VMID2 = 0x1332 # macro
regGDS_OA_VMID2_BASE_IDX = 0 # macro
regGDS_OA_VMID3 = 0x1333 # macro
regGDS_OA_VMID3_BASE_IDX = 0 # macro
regGDS_OA_VMID4 = 0x1334 # macro
regGDS_OA_VMID4_BASE_IDX = 0 # macro
regGDS_OA_VMID5 = 0x1335 # macro
regGDS_OA_VMID5_BASE_IDX = 0 # macro
regGDS_OA_VMID6 = 0x1336 # macro
regGDS_OA_VMID6_BASE_IDX = 0 # macro
regGDS_OA_VMID7 = 0x1337 # macro
regGDS_OA_VMID7_BASE_IDX = 0 # macro
regGDS_OA_VMID8 = 0x1338 # macro
regGDS_OA_VMID8_BASE_IDX = 0 # macro
regGDS_OA_VMID9 = 0x1339 # macro
regGDS_OA_VMID9_BASE_IDX = 0 # macro
regGDS_OA_VMID10 = 0x133a # macro
regGDS_OA_VMID10_BASE_IDX = 0 # macro
regGDS_OA_VMID11 = 0x133b # macro
regGDS_OA_VMID11_BASE_IDX = 0 # macro
regGDS_OA_VMID12 = 0x133c # macro
regGDS_OA_VMID12_BASE_IDX = 0 # macro
regGDS_OA_VMID13 = 0x133d # macro
regGDS_OA_VMID13_BASE_IDX = 0 # macro
regGDS_OA_VMID14 = 0x133e # macro
regGDS_OA_VMID14_BASE_IDX = 0 # macro
regGDS_OA_VMID15 = 0x133f # macro
regGDS_OA_VMID15_BASE_IDX = 0 # macro
regGDS_GWS_RESET0 = 0x1344 # macro
regGDS_GWS_RESET0_BASE_IDX = 0 # macro
regGDS_GWS_RESET1 = 0x1345 # macro
regGDS_GWS_RESET1_BASE_IDX = 0 # macro
regGDS_GWS_RESOURCE_RESET = 0x1346 # macro
regGDS_GWS_RESOURCE_RESET_BASE_IDX = 0 # macro
regGDS_COMPUTE_MAX_WAVE_ID = 0x1348 # macro
regGDS_COMPUTE_MAX_WAVE_ID_BASE_IDX = 0 # macro
regGDS_OA_RESET_MASK = 0x1349 # macro
regGDS_OA_RESET_MASK_BASE_IDX = 0 # macro
regGDS_OA_RESET = 0x134a # macro
regGDS_OA_RESET_BASE_IDX = 0 # macro
regGDS_ENHANCE = 0x134b # macro
regGDS_ENHANCE_BASE_IDX = 0 # macro
regGDS_OA_CGPG_RESTORE = 0x134c # macro
regGDS_OA_CGPG_RESTORE_BASE_IDX = 0 # macro
regGDS_CS_CTXSW_STATUS = 0x134d # macro
regGDS_CS_CTXSW_STATUS_BASE_IDX = 0 # macro
regGDS_CS_CTXSW_CNT0 = 0x134e # macro
regGDS_CS_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_CS_CTXSW_CNT1 = 0x134f # macro
regGDS_CS_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_CS_CTXSW_CNT2 = 0x1350 # macro
regGDS_CS_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_CS_CTXSW_CNT3 = 0x1351 # macro
regGDS_CS_CTXSW_CNT3_BASE_IDX = 0 # macro
regGDS_GFX_CTXSW_STATUS = 0x1352 # macro
regGDS_GFX_CTXSW_STATUS_BASE_IDX = 0 # macro
regGDS_VS_CTXSW_CNT0 = 0x1353 # macro
regGDS_VS_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_VS_CTXSW_CNT1 = 0x1354 # macro
regGDS_VS_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_VS_CTXSW_CNT2 = 0x1355 # macro
regGDS_VS_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_VS_CTXSW_CNT3 = 0x1356 # macro
regGDS_VS_CTXSW_CNT3_BASE_IDX = 0 # macro
regGDS_PS0_CTXSW_CNT0 = 0x1357 # macro
regGDS_PS0_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_PS0_CTXSW_CNT1 = 0x1358 # macro
regGDS_PS0_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_PS0_CTXSW_CNT2 = 0x1359 # macro
regGDS_PS0_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_PS0_CTXSW_CNT3 = 0x135a # macro
regGDS_PS0_CTXSW_CNT3_BASE_IDX = 0 # macro
regGDS_PS1_CTXSW_CNT0 = 0x135b # macro
regGDS_PS1_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_PS1_CTXSW_CNT1 = 0x135c # macro
regGDS_PS1_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_PS1_CTXSW_CNT2 = 0x135d # macro
regGDS_PS1_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_PS1_CTXSW_CNT3 = 0x135e # macro
regGDS_PS1_CTXSW_CNT3_BASE_IDX = 0 # macro
regGDS_PS2_CTXSW_CNT0 = 0x135f # macro
regGDS_PS2_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_PS2_CTXSW_CNT1 = 0x1360 # macro
regGDS_PS2_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_PS2_CTXSW_CNT2 = 0x1361 # macro
regGDS_PS2_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_PS2_CTXSW_CNT3 = 0x1362 # macro
regGDS_PS2_CTXSW_CNT3_BASE_IDX = 0 # macro
regGDS_PS3_CTXSW_CNT0 = 0x1363 # macro
regGDS_PS3_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_PS3_CTXSW_CNT1 = 0x1364 # macro
regGDS_PS3_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_PS3_CTXSW_CNT2 = 0x1365 # macro
regGDS_PS3_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_PS3_CTXSW_CNT3 = 0x1366 # macro
regGDS_PS3_CTXSW_CNT3_BASE_IDX = 0 # macro
regGDS_PS4_CTXSW_CNT0 = 0x1367 # macro
regGDS_PS4_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_PS4_CTXSW_CNT1 = 0x1368 # macro
regGDS_PS4_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_PS4_CTXSW_CNT2 = 0x1369 # macro
regGDS_PS4_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_PS4_CTXSW_CNT3 = 0x136a # macro
regGDS_PS4_CTXSW_CNT3_BASE_IDX = 0 # macro
regGDS_PS5_CTXSW_CNT0 = 0x136b # macro
regGDS_PS5_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_PS5_CTXSW_CNT1 = 0x136c # macro
regGDS_PS5_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_PS5_CTXSW_CNT2 = 0x136d # macro
regGDS_PS5_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_PS5_CTXSW_CNT3 = 0x136e # macro
regGDS_PS5_CTXSW_CNT3_BASE_IDX = 0 # macro
regGDS_PS6_CTXSW_CNT0 = 0x136f # macro
regGDS_PS6_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_PS6_CTXSW_CNT1 = 0x1370 # macro
regGDS_PS6_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_PS6_CTXSW_CNT2 = 0x1371 # macro
regGDS_PS6_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_PS6_CTXSW_CNT3 = 0x1372 # macro
regGDS_PS6_CTXSW_CNT3_BASE_IDX = 0 # macro
regGDS_PS7_CTXSW_CNT0 = 0x1373 # macro
regGDS_PS7_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_PS7_CTXSW_CNT1 = 0x1374 # macro
regGDS_PS7_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_PS7_CTXSW_CNT2 = 0x1375 # macro
regGDS_PS7_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_PS7_CTXSW_CNT3 = 0x1376 # macro
regGDS_PS7_CTXSW_CNT3_BASE_IDX = 0 # macro
regGDS_GS_CTXSW_CNT0 = 0x1377 # macro
regGDS_GS_CTXSW_CNT0_BASE_IDX = 0 # macro
regGDS_GS_CTXSW_CNT1 = 0x1378 # macro
regGDS_GS_CTXSW_CNT1_BASE_IDX = 0 # macro
regGDS_GS_CTXSW_CNT2 = 0x1379 # macro
regGDS_GS_CTXSW_CNT2_BASE_IDX = 0 # macro
regGDS_GS_CTXSW_CNT3 = 0x137a # macro
regGDS_GS_CTXSW_CNT3_BASE_IDX = 0 # macro
regRAS_SIGNATURE_CONTROL = 0x1380 # macro
regRAS_SIGNATURE_CONTROL_BASE_IDX = 0 # macro
regRAS_SIGNATURE_MASK = 0x1381 # macro
regRAS_SIGNATURE_MASK_BASE_IDX = 0 # macro
regRAS_SX_SIGNATURE0 = 0x1382 # macro
regRAS_SX_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_SX_SIGNATURE1 = 0x1383 # macro
regRAS_SX_SIGNATURE1_BASE_IDX = 0 # macro
regRAS_SX_SIGNATURE2 = 0x1384 # macro
regRAS_SX_SIGNATURE2_BASE_IDX = 0 # macro
regRAS_SX_SIGNATURE3 = 0x1385 # macro
regRAS_SX_SIGNATURE3_BASE_IDX = 0 # macro
regRAS_DB_SIGNATURE0 = 0x138b # macro
regRAS_DB_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_PA_SIGNATURE0 = 0x138c # macro
regRAS_PA_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_VGT_SIGNATURE0 = 0x138d # macro
regRAS_VGT_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_SQ_SIGNATURE0 = 0x138e # macro
regRAS_SQ_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_SC_SIGNATURE0 = 0x138f # macro
regRAS_SC_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_SC_SIGNATURE1 = 0x1390 # macro
regRAS_SC_SIGNATURE1_BASE_IDX = 0 # macro
regRAS_SC_SIGNATURE2 = 0x1391 # macro
regRAS_SC_SIGNATURE2_BASE_IDX = 0 # macro
regRAS_SC_SIGNATURE3 = 0x1392 # macro
regRAS_SC_SIGNATURE3_BASE_IDX = 0 # macro
regRAS_SC_SIGNATURE4 = 0x1393 # macro
regRAS_SC_SIGNATURE4_BASE_IDX = 0 # macro
regRAS_SC_SIGNATURE5 = 0x1394 # macro
regRAS_SC_SIGNATURE5_BASE_IDX = 0 # macro
regRAS_SC_SIGNATURE6 = 0x1395 # macro
regRAS_SC_SIGNATURE6_BASE_IDX = 0 # macro
regRAS_SC_SIGNATURE7 = 0x1396 # macro
regRAS_SC_SIGNATURE7_BASE_IDX = 0 # macro
regRAS_IA_SIGNATURE0 = 0x1397 # macro
regRAS_IA_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_IA_SIGNATURE1 = 0x1398 # macro
regRAS_IA_SIGNATURE1_BASE_IDX = 0 # macro
regRAS_SPI_SIGNATURE0 = 0x1399 # macro
regRAS_SPI_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_SPI_SIGNATURE1 = 0x139a # macro
regRAS_SPI_SIGNATURE1_BASE_IDX = 0 # macro
regRAS_TA_SIGNATURE0 = 0x139b # macro
regRAS_TA_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_TD_SIGNATURE0 = 0x139c # macro
regRAS_TD_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_CB_SIGNATURE0 = 0x139d # macro
regRAS_CB_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_BCI_SIGNATURE0 = 0x139e # macro
regRAS_BCI_SIGNATURE0_BASE_IDX = 0 # macro
regRAS_BCI_SIGNATURE1 = 0x139f # macro
regRAS_BCI_SIGNATURE1_BASE_IDX = 0 # macro
regRAS_TA_SIGNATURE1 = 0x13a0 # macro
regRAS_TA_SIGNATURE1_BASE_IDX = 0 # macro
regDB_RENDER_CONTROL = 0x0000 # macro
regDB_RENDER_CONTROL_BASE_IDX = 1 # macro
regDB_COUNT_CONTROL = 0x0001 # macro
regDB_COUNT_CONTROL_BASE_IDX = 1 # macro
regDB_DEPTH_VIEW = 0x0002 # macro
regDB_DEPTH_VIEW_BASE_IDX = 1 # macro
regDB_RENDER_OVERRIDE = 0x0003 # macro
regDB_RENDER_OVERRIDE_BASE_IDX = 1 # macro
regDB_RENDER_OVERRIDE2 = 0x0004 # macro
regDB_RENDER_OVERRIDE2_BASE_IDX = 1 # macro
regDB_HTILE_DATA_BASE = 0x0005 # macro
regDB_HTILE_DATA_BASE_BASE_IDX = 1 # macro
regDB_HTILE_DATA_BASE_HI = 0x0006 # macro
regDB_HTILE_DATA_BASE_HI_BASE_IDX = 1 # macro
regDB_DEPTH_SIZE = 0x0007 # macro
regDB_DEPTH_SIZE_BASE_IDX = 1 # macro
regDB_DEPTH_BOUNDS_MIN = 0x0008 # macro
regDB_DEPTH_BOUNDS_MIN_BASE_IDX = 1 # macro
regDB_DEPTH_BOUNDS_MAX = 0x0009 # macro
regDB_DEPTH_BOUNDS_MAX_BASE_IDX = 1 # macro
regDB_STENCIL_CLEAR = 0x000a # macro
regDB_STENCIL_CLEAR_BASE_IDX = 1 # macro
regDB_DEPTH_CLEAR = 0x000b # macro
regDB_DEPTH_CLEAR_BASE_IDX = 1 # macro
regPA_SC_SCREEN_SCISSOR_TL = 0x000c # macro
regPA_SC_SCREEN_SCISSOR_TL_BASE_IDX = 1 # macro
regPA_SC_SCREEN_SCISSOR_BR = 0x000d # macro
regPA_SC_SCREEN_SCISSOR_BR_BASE_IDX = 1 # macro
regDB_Z_INFO = 0x000e # macro
regDB_Z_INFO_BASE_IDX = 1 # macro
regDB_STENCIL_INFO = 0x000f # macro
regDB_STENCIL_INFO_BASE_IDX = 1 # macro
regDB_Z_READ_BASE = 0x0010 # macro
regDB_Z_READ_BASE_BASE_IDX = 1 # macro
regDB_Z_READ_BASE_HI = 0x0011 # macro
regDB_Z_READ_BASE_HI_BASE_IDX = 1 # macro
regDB_STENCIL_READ_BASE = 0x0012 # macro
regDB_STENCIL_READ_BASE_BASE_IDX = 1 # macro
regDB_STENCIL_READ_BASE_HI = 0x0013 # macro
regDB_STENCIL_READ_BASE_HI_BASE_IDX = 1 # macro
regDB_Z_WRITE_BASE = 0x0014 # macro
regDB_Z_WRITE_BASE_BASE_IDX = 1 # macro
regDB_Z_WRITE_BASE_HI = 0x0015 # macro
regDB_Z_WRITE_BASE_HI_BASE_IDX = 1 # macro
regDB_STENCIL_WRITE_BASE = 0x0016 # macro
regDB_STENCIL_WRITE_BASE_BASE_IDX = 1 # macro
regDB_STENCIL_WRITE_BASE_HI = 0x0017 # macro
regDB_STENCIL_WRITE_BASE_HI_BASE_IDX = 1 # macro
regDB_DFSM_CONTROL = 0x0018 # macro
regDB_DFSM_CONTROL_BASE_IDX = 1 # macro
regDB_Z_INFO2 = 0x001a # macro
regDB_Z_INFO2_BASE_IDX = 1 # macro
regDB_STENCIL_INFO2 = 0x001b # macro
regDB_STENCIL_INFO2_BASE_IDX = 1 # macro
regCOHER_DEST_BASE_HI_0 = 0x007a # macro
regCOHER_DEST_BASE_HI_0_BASE_IDX = 1 # macro
regCOHER_DEST_BASE_HI_1 = 0x007b # macro
regCOHER_DEST_BASE_HI_1_BASE_IDX = 1 # macro
regCOHER_DEST_BASE_HI_2 = 0x007c # macro
regCOHER_DEST_BASE_HI_2_BASE_IDX = 1 # macro
regCOHER_DEST_BASE_HI_3 = 0x007d # macro
regCOHER_DEST_BASE_HI_3_BASE_IDX = 1 # macro
regCOHER_DEST_BASE_2 = 0x007e # macro
regCOHER_DEST_BASE_2_BASE_IDX = 1 # macro
regCOHER_DEST_BASE_3 = 0x007f # macro
regCOHER_DEST_BASE_3_BASE_IDX = 1 # macro
regPA_SC_WINDOW_OFFSET = 0x0080 # macro
regPA_SC_WINDOW_OFFSET_BASE_IDX = 1 # macro
regPA_SC_WINDOW_SCISSOR_TL = 0x0081 # macro
regPA_SC_WINDOW_SCISSOR_TL_BASE_IDX = 1 # macro
regPA_SC_WINDOW_SCISSOR_BR = 0x0082 # macro
regPA_SC_WINDOW_SCISSOR_BR_BASE_IDX = 1 # macro
regPA_SC_CLIPRECT_RULE = 0x0083 # macro
regPA_SC_CLIPRECT_RULE_BASE_IDX = 1 # macro
regPA_SC_CLIPRECT_0_TL = 0x0084 # macro
regPA_SC_CLIPRECT_0_TL_BASE_IDX = 1 # macro
regPA_SC_CLIPRECT_0_BR = 0x0085 # macro
regPA_SC_CLIPRECT_0_BR_BASE_IDX = 1 # macro
regPA_SC_CLIPRECT_1_TL = 0x0086 # macro
regPA_SC_CLIPRECT_1_TL_BASE_IDX = 1 # macro
regPA_SC_CLIPRECT_1_BR = 0x0087 # macro
regPA_SC_CLIPRECT_1_BR_BASE_IDX = 1 # macro
regPA_SC_CLIPRECT_2_TL = 0x0088 # macro
regPA_SC_CLIPRECT_2_TL_BASE_IDX = 1 # macro
regPA_SC_CLIPRECT_2_BR = 0x0089 # macro
regPA_SC_CLIPRECT_2_BR_BASE_IDX = 1 # macro
regPA_SC_CLIPRECT_3_TL = 0x008a # macro
regPA_SC_CLIPRECT_3_TL_BASE_IDX = 1 # macro
regPA_SC_CLIPRECT_3_BR = 0x008b # macro
regPA_SC_CLIPRECT_3_BR_BASE_IDX = 1 # macro
regPA_SC_EDGERULE = 0x008c # macro
regPA_SC_EDGERULE_BASE_IDX = 1 # macro
regPA_SU_HARDWARE_SCREEN_OFFSET = 0x008d # macro
regPA_SU_HARDWARE_SCREEN_OFFSET_BASE_IDX = 1 # macro
regCB_TARGET_MASK = 0x008e # macro
regCB_TARGET_MASK_BASE_IDX = 1 # macro
regCB_SHADER_MASK = 0x008f # macro
regCB_SHADER_MASK_BASE_IDX = 1 # macro
regPA_SC_GENERIC_SCISSOR_TL = 0x0090 # macro
regPA_SC_GENERIC_SCISSOR_TL_BASE_IDX = 1 # macro
regPA_SC_GENERIC_SCISSOR_BR = 0x0091 # macro
regPA_SC_GENERIC_SCISSOR_BR_BASE_IDX = 1 # macro
regCOHER_DEST_BASE_0 = 0x0092 # macro
regCOHER_DEST_BASE_0_BASE_IDX = 1 # macro
regCOHER_DEST_BASE_1 = 0x0093 # macro
regCOHER_DEST_BASE_1_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_0_TL = 0x0094 # macro
regPA_SC_VPORT_SCISSOR_0_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_0_BR = 0x0095 # macro
regPA_SC_VPORT_SCISSOR_0_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_1_TL = 0x0096 # macro
regPA_SC_VPORT_SCISSOR_1_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_1_BR = 0x0097 # macro
regPA_SC_VPORT_SCISSOR_1_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_2_TL = 0x0098 # macro
regPA_SC_VPORT_SCISSOR_2_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_2_BR = 0x0099 # macro
regPA_SC_VPORT_SCISSOR_2_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_3_TL = 0x009a # macro
regPA_SC_VPORT_SCISSOR_3_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_3_BR = 0x009b # macro
regPA_SC_VPORT_SCISSOR_3_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_4_TL = 0x009c # macro
regPA_SC_VPORT_SCISSOR_4_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_4_BR = 0x009d # macro
regPA_SC_VPORT_SCISSOR_4_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_5_TL = 0x009e # macro
regPA_SC_VPORT_SCISSOR_5_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_5_BR = 0x009f # macro
regPA_SC_VPORT_SCISSOR_5_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_6_TL = 0x00a0 # macro
regPA_SC_VPORT_SCISSOR_6_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_6_BR = 0x00a1 # macro
regPA_SC_VPORT_SCISSOR_6_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_7_TL = 0x00a2 # macro
regPA_SC_VPORT_SCISSOR_7_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_7_BR = 0x00a3 # macro
regPA_SC_VPORT_SCISSOR_7_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_8_TL = 0x00a4 # macro
regPA_SC_VPORT_SCISSOR_8_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_8_BR = 0x00a5 # macro
regPA_SC_VPORT_SCISSOR_8_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_9_TL = 0x00a6 # macro
regPA_SC_VPORT_SCISSOR_9_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_9_BR = 0x00a7 # macro
regPA_SC_VPORT_SCISSOR_9_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_10_TL = 0x00a8 # macro
regPA_SC_VPORT_SCISSOR_10_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_10_BR = 0x00a9 # macro
regPA_SC_VPORT_SCISSOR_10_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_11_TL = 0x00aa # macro
regPA_SC_VPORT_SCISSOR_11_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_11_BR = 0x00ab # macro
regPA_SC_VPORT_SCISSOR_11_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_12_TL = 0x00ac # macro
regPA_SC_VPORT_SCISSOR_12_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_12_BR = 0x00ad # macro
regPA_SC_VPORT_SCISSOR_12_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_13_TL = 0x00ae # macro
regPA_SC_VPORT_SCISSOR_13_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_13_BR = 0x00af # macro
regPA_SC_VPORT_SCISSOR_13_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_14_TL = 0x00b0 # macro
regPA_SC_VPORT_SCISSOR_14_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_14_BR = 0x00b1 # macro
regPA_SC_VPORT_SCISSOR_14_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_15_TL = 0x00b2 # macro
regPA_SC_VPORT_SCISSOR_15_TL_BASE_IDX = 1 # macro
regPA_SC_VPORT_SCISSOR_15_BR = 0x00b3 # macro
regPA_SC_VPORT_SCISSOR_15_BR_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_0 = 0x00b4 # macro
regPA_SC_VPORT_ZMIN_0_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_0 = 0x00b5 # macro
regPA_SC_VPORT_ZMAX_0_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_1 = 0x00b6 # macro
regPA_SC_VPORT_ZMIN_1_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_1 = 0x00b7 # macro
regPA_SC_VPORT_ZMAX_1_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_2 = 0x00b8 # macro
regPA_SC_VPORT_ZMIN_2_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_2 = 0x00b9 # macro
regPA_SC_VPORT_ZMAX_2_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_3 = 0x00ba # macro
regPA_SC_VPORT_ZMIN_3_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_3 = 0x00bb # macro
regPA_SC_VPORT_ZMAX_3_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_4 = 0x00bc # macro
regPA_SC_VPORT_ZMIN_4_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_4 = 0x00bd # macro
regPA_SC_VPORT_ZMAX_4_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_5 = 0x00be # macro
regPA_SC_VPORT_ZMIN_5_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_5 = 0x00bf # macro
regPA_SC_VPORT_ZMAX_5_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_6 = 0x00c0 # macro
regPA_SC_VPORT_ZMIN_6_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_6 = 0x00c1 # macro
regPA_SC_VPORT_ZMAX_6_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_7 = 0x00c2 # macro
regPA_SC_VPORT_ZMIN_7_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_7 = 0x00c3 # macro
regPA_SC_VPORT_ZMAX_7_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_8 = 0x00c4 # macro
regPA_SC_VPORT_ZMIN_8_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_8 = 0x00c5 # macro
regPA_SC_VPORT_ZMAX_8_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_9 = 0x00c6 # macro
regPA_SC_VPORT_ZMIN_9_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_9 = 0x00c7 # macro
regPA_SC_VPORT_ZMAX_9_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_10 = 0x00c8 # macro
regPA_SC_VPORT_ZMIN_10_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_10 = 0x00c9 # macro
regPA_SC_VPORT_ZMAX_10_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_11 = 0x00ca # macro
regPA_SC_VPORT_ZMIN_11_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_11 = 0x00cb # macro
regPA_SC_VPORT_ZMAX_11_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_12 = 0x00cc # macro
regPA_SC_VPORT_ZMIN_12_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_12 = 0x00cd # macro
regPA_SC_VPORT_ZMAX_12_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_13 = 0x00ce # macro
regPA_SC_VPORT_ZMIN_13_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_13 = 0x00cf # macro
regPA_SC_VPORT_ZMAX_13_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_14 = 0x00d0 # macro
regPA_SC_VPORT_ZMIN_14_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_14 = 0x00d1 # macro
regPA_SC_VPORT_ZMAX_14_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMIN_15 = 0x00d2 # macro
regPA_SC_VPORT_ZMIN_15_BASE_IDX = 1 # macro
regPA_SC_VPORT_ZMAX_15 = 0x00d3 # macro
regPA_SC_VPORT_ZMAX_15_BASE_IDX = 1 # macro
regPA_SC_RASTER_CONFIG = 0x00d4 # macro
regPA_SC_RASTER_CONFIG_BASE_IDX = 1 # macro
regPA_SC_RASTER_CONFIG_1 = 0x00d5 # macro
regPA_SC_RASTER_CONFIG_1_BASE_IDX = 1 # macro
regPA_SC_SCREEN_EXTENT_CONTROL = 0x00d6 # macro
regPA_SC_SCREEN_EXTENT_CONTROL_BASE_IDX = 1 # macro
regPA_SC_TILE_STEERING_OVERRIDE = 0x00d7 # macro
regPA_SC_TILE_STEERING_OVERRIDE_BASE_IDX = 1 # macro
regCP_PERFMON_CNTX_CNTL = 0x00d8 # macro
regCP_PERFMON_CNTX_CNTL_BASE_IDX = 1 # macro
regCP_PIPEID = 0x00d9 # macro
regCP_PIPEID_BASE_IDX = 1 # macro
regCP_RINGID = 0x00d9 # macro
regCP_RINGID_BASE_IDX = 1 # macro
regCP_VMID = 0x00da # macro
regCP_VMID_BASE_IDX = 1 # macro
regPA_SC_RIGHT_VERT_GRID = 0x00e8 # macro
regPA_SC_RIGHT_VERT_GRID_BASE_IDX = 1 # macro
regPA_SC_LEFT_VERT_GRID = 0x00e9 # macro
regPA_SC_LEFT_VERT_GRID_BASE_IDX = 1 # macro
regPA_SC_HORIZ_GRID = 0x00ea # macro
regPA_SC_HORIZ_GRID_BASE_IDX = 1 # macro
regVGT_MULTI_PRIM_IB_RESET_INDX = 0x0103 # macro
regVGT_MULTI_PRIM_IB_RESET_INDX_BASE_IDX = 1 # macro
regCB_BLEND_RED = 0x0105 # macro
regCB_BLEND_RED_BASE_IDX = 1 # macro
regCB_BLEND_GREEN = 0x0106 # macro
regCB_BLEND_GREEN_BASE_IDX = 1 # macro
regCB_BLEND_BLUE = 0x0107 # macro
regCB_BLEND_BLUE_BASE_IDX = 1 # macro
regCB_BLEND_ALPHA = 0x0108 # macro
regCB_BLEND_ALPHA_BASE_IDX = 1 # macro
regCB_DCC_CONTROL = 0x0109 # macro
regCB_DCC_CONTROL_BASE_IDX = 1 # macro
regDB_STENCIL_CONTROL = 0x010b # macro
regDB_STENCIL_CONTROL_BASE_IDX = 1 # macro
regDB_STENCILREFMASK = 0x010c # macro
regDB_STENCILREFMASK_BASE_IDX = 1 # macro
regDB_STENCILREFMASK_BF = 0x010d # macro
regDB_STENCILREFMASK_BF_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE = 0x010f # macro
regPA_CL_VPORT_XSCALE_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET = 0x0110 # macro
regPA_CL_VPORT_XOFFSET_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE = 0x0111 # macro
regPA_CL_VPORT_YSCALE_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET = 0x0112 # macro
regPA_CL_VPORT_YOFFSET_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE = 0x0113 # macro
regPA_CL_VPORT_ZSCALE_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET = 0x0114 # macro
regPA_CL_VPORT_ZOFFSET_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_1 = 0x0115 # macro
regPA_CL_VPORT_XSCALE_1_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_1 = 0x0116 # macro
regPA_CL_VPORT_XOFFSET_1_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_1 = 0x0117 # macro
regPA_CL_VPORT_YSCALE_1_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_1 = 0x0118 # macro
regPA_CL_VPORT_YOFFSET_1_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_1 = 0x0119 # macro
regPA_CL_VPORT_ZSCALE_1_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_1 = 0x011a # macro
regPA_CL_VPORT_ZOFFSET_1_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_2 = 0x011b # macro
regPA_CL_VPORT_XSCALE_2_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_2 = 0x011c # macro
regPA_CL_VPORT_XOFFSET_2_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_2 = 0x011d # macro
regPA_CL_VPORT_YSCALE_2_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_2 = 0x011e # macro
regPA_CL_VPORT_YOFFSET_2_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_2 = 0x011f # macro
regPA_CL_VPORT_ZSCALE_2_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_2 = 0x0120 # macro
regPA_CL_VPORT_ZOFFSET_2_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_3 = 0x0121 # macro
regPA_CL_VPORT_XSCALE_3_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_3 = 0x0122 # macro
regPA_CL_VPORT_XOFFSET_3_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_3 = 0x0123 # macro
regPA_CL_VPORT_YSCALE_3_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_3 = 0x0124 # macro
regPA_CL_VPORT_YOFFSET_3_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_3 = 0x0125 # macro
regPA_CL_VPORT_ZSCALE_3_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_3 = 0x0126 # macro
regPA_CL_VPORT_ZOFFSET_3_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_4 = 0x0127 # macro
regPA_CL_VPORT_XSCALE_4_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_4 = 0x0128 # macro
regPA_CL_VPORT_XOFFSET_4_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_4 = 0x0129 # macro
regPA_CL_VPORT_YSCALE_4_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_4 = 0x012a # macro
regPA_CL_VPORT_YOFFSET_4_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_4 = 0x012b # macro
regPA_CL_VPORT_ZSCALE_4_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_4 = 0x012c # macro
regPA_CL_VPORT_ZOFFSET_4_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_5 = 0x012d # macro
regPA_CL_VPORT_XSCALE_5_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_5 = 0x012e # macro
regPA_CL_VPORT_XOFFSET_5_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_5 = 0x012f # macro
regPA_CL_VPORT_YSCALE_5_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_5 = 0x0130 # macro
regPA_CL_VPORT_YOFFSET_5_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_5 = 0x0131 # macro
regPA_CL_VPORT_ZSCALE_5_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_5 = 0x0132 # macro
regPA_CL_VPORT_ZOFFSET_5_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_6 = 0x0133 # macro
regPA_CL_VPORT_XSCALE_6_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_6 = 0x0134 # macro
regPA_CL_VPORT_XOFFSET_6_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_6 = 0x0135 # macro
regPA_CL_VPORT_YSCALE_6_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_6 = 0x0136 # macro
regPA_CL_VPORT_YOFFSET_6_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_6 = 0x0137 # macro
regPA_CL_VPORT_ZSCALE_6_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_6 = 0x0138 # macro
regPA_CL_VPORT_ZOFFSET_6_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_7 = 0x0139 # macro
regPA_CL_VPORT_XSCALE_7_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_7 = 0x013a # macro
regPA_CL_VPORT_XOFFSET_7_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_7 = 0x013b # macro
regPA_CL_VPORT_YSCALE_7_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_7 = 0x013c # macro
regPA_CL_VPORT_YOFFSET_7_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_7 = 0x013d # macro
regPA_CL_VPORT_ZSCALE_7_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_7 = 0x013e # macro
regPA_CL_VPORT_ZOFFSET_7_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_8 = 0x013f # macro
regPA_CL_VPORT_XSCALE_8_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_8 = 0x0140 # macro
regPA_CL_VPORT_XOFFSET_8_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_8 = 0x0141 # macro
regPA_CL_VPORT_YSCALE_8_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_8 = 0x0142 # macro
regPA_CL_VPORT_YOFFSET_8_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_8 = 0x0143 # macro
regPA_CL_VPORT_ZSCALE_8_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_8 = 0x0144 # macro
regPA_CL_VPORT_ZOFFSET_8_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_9 = 0x0145 # macro
regPA_CL_VPORT_XSCALE_9_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_9 = 0x0146 # macro
regPA_CL_VPORT_XOFFSET_9_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_9 = 0x0147 # macro
regPA_CL_VPORT_YSCALE_9_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_9 = 0x0148 # macro
regPA_CL_VPORT_YOFFSET_9_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_9 = 0x0149 # macro
regPA_CL_VPORT_ZSCALE_9_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_9 = 0x014a # macro
regPA_CL_VPORT_ZOFFSET_9_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_10 = 0x014b # macro
regPA_CL_VPORT_XSCALE_10_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_10 = 0x014c # macro
regPA_CL_VPORT_XOFFSET_10_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_10 = 0x014d # macro
regPA_CL_VPORT_YSCALE_10_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_10 = 0x014e # macro
regPA_CL_VPORT_YOFFSET_10_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_10 = 0x014f # macro
regPA_CL_VPORT_ZSCALE_10_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_10 = 0x0150 # macro
regPA_CL_VPORT_ZOFFSET_10_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_11 = 0x0151 # macro
regPA_CL_VPORT_XSCALE_11_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_11 = 0x0152 # macro
regPA_CL_VPORT_XOFFSET_11_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_11 = 0x0153 # macro
regPA_CL_VPORT_YSCALE_11_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_11 = 0x0154 # macro
regPA_CL_VPORT_YOFFSET_11_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_11 = 0x0155 # macro
regPA_CL_VPORT_ZSCALE_11_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_11 = 0x0156 # macro
regPA_CL_VPORT_ZOFFSET_11_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_12 = 0x0157 # macro
regPA_CL_VPORT_XSCALE_12_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_12 = 0x0158 # macro
regPA_CL_VPORT_XOFFSET_12_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_12 = 0x0159 # macro
regPA_CL_VPORT_YSCALE_12_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_12 = 0x015a # macro
regPA_CL_VPORT_YOFFSET_12_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_12 = 0x015b # macro
regPA_CL_VPORT_ZSCALE_12_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_12 = 0x015c # macro
regPA_CL_VPORT_ZOFFSET_12_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_13 = 0x015d # macro
regPA_CL_VPORT_XSCALE_13_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_13 = 0x015e # macro
regPA_CL_VPORT_XOFFSET_13_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_13 = 0x015f # macro
regPA_CL_VPORT_YSCALE_13_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_13 = 0x0160 # macro
regPA_CL_VPORT_YOFFSET_13_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_13 = 0x0161 # macro
regPA_CL_VPORT_ZSCALE_13_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_13 = 0x0162 # macro
regPA_CL_VPORT_ZOFFSET_13_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_14 = 0x0163 # macro
regPA_CL_VPORT_XSCALE_14_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_14 = 0x0164 # macro
regPA_CL_VPORT_XOFFSET_14_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_14 = 0x0165 # macro
regPA_CL_VPORT_YSCALE_14_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_14 = 0x0166 # macro
regPA_CL_VPORT_YOFFSET_14_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_14 = 0x0167 # macro
regPA_CL_VPORT_ZSCALE_14_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_14 = 0x0168 # macro
regPA_CL_VPORT_ZOFFSET_14_BASE_IDX = 1 # macro
regPA_CL_VPORT_XSCALE_15 = 0x0169 # macro
regPA_CL_VPORT_XSCALE_15_BASE_IDX = 1 # macro
regPA_CL_VPORT_XOFFSET_15 = 0x016a # macro
regPA_CL_VPORT_XOFFSET_15_BASE_IDX = 1 # macro
regPA_CL_VPORT_YSCALE_15 = 0x016b # macro
regPA_CL_VPORT_YSCALE_15_BASE_IDX = 1 # macro
regPA_CL_VPORT_YOFFSET_15 = 0x016c # macro
regPA_CL_VPORT_YOFFSET_15_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZSCALE_15 = 0x016d # macro
regPA_CL_VPORT_ZSCALE_15_BASE_IDX = 1 # macro
regPA_CL_VPORT_ZOFFSET_15 = 0x016e # macro
regPA_CL_VPORT_ZOFFSET_15_BASE_IDX = 1 # macro
regPA_CL_UCP_0_X = 0x016f # macro
regPA_CL_UCP_0_X_BASE_IDX = 1 # macro
regPA_CL_UCP_0_Y = 0x0170 # macro
regPA_CL_UCP_0_Y_BASE_IDX = 1 # macro
regPA_CL_UCP_0_Z = 0x0171 # macro
regPA_CL_UCP_0_Z_BASE_IDX = 1 # macro
regPA_CL_UCP_0_W = 0x0172 # macro
regPA_CL_UCP_0_W_BASE_IDX = 1 # macro
regPA_CL_UCP_1_X = 0x0173 # macro
regPA_CL_UCP_1_X_BASE_IDX = 1 # macro
regPA_CL_UCP_1_Y = 0x0174 # macro
regPA_CL_UCP_1_Y_BASE_IDX = 1 # macro
regPA_CL_UCP_1_Z = 0x0175 # macro
regPA_CL_UCP_1_Z_BASE_IDX = 1 # macro
regPA_CL_UCP_1_W = 0x0176 # macro
regPA_CL_UCP_1_W_BASE_IDX = 1 # macro
regPA_CL_UCP_2_X = 0x0177 # macro
regPA_CL_UCP_2_X_BASE_IDX = 1 # macro
regPA_CL_UCP_2_Y = 0x0178 # macro
regPA_CL_UCP_2_Y_BASE_IDX = 1 # macro
regPA_CL_UCP_2_Z = 0x0179 # macro
regPA_CL_UCP_2_Z_BASE_IDX = 1 # macro
regPA_CL_UCP_2_W = 0x017a # macro
regPA_CL_UCP_2_W_BASE_IDX = 1 # macro
regPA_CL_UCP_3_X = 0x017b # macro
regPA_CL_UCP_3_X_BASE_IDX = 1 # macro
regPA_CL_UCP_3_Y = 0x017c # macro
regPA_CL_UCP_3_Y_BASE_IDX = 1 # macro
regPA_CL_UCP_3_Z = 0x017d # macro
regPA_CL_UCP_3_Z_BASE_IDX = 1 # macro
regPA_CL_UCP_3_W = 0x017e # macro
regPA_CL_UCP_3_W_BASE_IDX = 1 # macro
regPA_CL_UCP_4_X = 0x017f # macro
regPA_CL_UCP_4_X_BASE_IDX = 1 # macro
regPA_CL_UCP_4_Y = 0x0180 # macro
regPA_CL_UCP_4_Y_BASE_IDX = 1 # macro
regPA_CL_UCP_4_Z = 0x0181 # macro
regPA_CL_UCP_4_Z_BASE_IDX = 1 # macro
regPA_CL_UCP_4_W = 0x0182 # macro
regPA_CL_UCP_4_W_BASE_IDX = 1 # macro
regPA_CL_UCP_5_X = 0x0183 # macro
regPA_CL_UCP_5_X_BASE_IDX = 1 # macro
regPA_CL_UCP_5_Y = 0x0184 # macro
regPA_CL_UCP_5_Y_BASE_IDX = 1 # macro
regPA_CL_UCP_5_Z = 0x0185 # macro
regPA_CL_UCP_5_Z_BASE_IDX = 1 # macro
regPA_CL_UCP_5_W = 0x0186 # macro
regPA_CL_UCP_5_W_BASE_IDX = 1 # macro
regPA_CL_PROG_NEAR_CLIP_Z = 0x0187 # macro
regPA_CL_PROG_NEAR_CLIP_Z_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_0 = 0x0191 # macro
regSPI_PS_INPUT_CNTL_0_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_1 = 0x0192 # macro
regSPI_PS_INPUT_CNTL_1_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_2 = 0x0193 # macro
regSPI_PS_INPUT_CNTL_2_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_3 = 0x0194 # macro
regSPI_PS_INPUT_CNTL_3_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_4 = 0x0195 # macro
regSPI_PS_INPUT_CNTL_4_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_5 = 0x0196 # macro
regSPI_PS_INPUT_CNTL_5_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_6 = 0x0197 # macro
regSPI_PS_INPUT_CNTL_6_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_7 = 0x0198 # macro
regSPI_PS_INPUT_CNTL_7_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_8 = 0x0199 # macro
regSPI_PS_INPUT_CNTL_8_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_9 = 0x019a # macro
regSPI_PS_INPUT_CNTL_9_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_10 = 0x019b # macro
regSPI_PS_INPUT_CNTL_10_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_11 = 0x019c # macro
regSPI_PS_INPUT_CNTL_11_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_12 = 0x019d # macro
regSPI_PS_INPUT_CNTL_12_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_13 = 0x019e # macro
regSPI_PS_INPUT_CNTL_13_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_14 = 0x019f # macro
regSPI_PS_INPUT_CNTL_14_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_15 = 0x01a0 # macro
regSPI_PS_INPUT_CNTL_15_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_16 = 0x01a1 # macro
regSPI_PS_INPUT_CNTL_16_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_17 = 0x01a2 # macro
regSPI_PS_INPUT_CNTL_17_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_18 = 0x01a3 # macro
regSPI_PS_INPUT_CNTL_18_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_19 = 0x01a4 # macro
regSPI_PS_INPUT_CNTL_19_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_20 = 0x01a5 # macro
regSPI_PS_INPUT_CNTL_20_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_21 = 0x01a6 # macro
regSPI_PS_INPUT_CNTL_21_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_22 = 0x01a7 # macro
regSPI_PS_INPUT_CNTL_22_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_23 = 0x01a8 # macro
regSPI_PS_INPUT_CNTL_23_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_24 = 0x01a9 # macro
regSPI_PS_INPUT_CNTL_24_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_25 = 0x01aa # macro
regSPI_PS_INPUT_CNTL_25_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_26 = 0x01ab # macro
regSPI_PS_INPUT_CNTL_26_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_27 = 0x01ac # macro
regSPI_PS_INPUT_CNTL_27_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_28 = 0x01ad # macro
regSPI_PS_INPUT_CNTL_28_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_29 = 0x01ae # macro
regSPI_PS_INPUT_CNTL_29_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_30 = 0x01af # macro
regSPI_PS_INPUT_CNTL_30_BASE_IDX = 1 # macro
regSPI_PS_INPUT_CNTL_31 = 0x01b0 # macro
regSPI_PS_INPUT_CNTL_31_BASE_IDX = 1 # macro
regSPI_VS_OUT_CONFIG = 0x01b1 # macro
regSPI_VS_OUT_CONFIG_BASE_IDX = 1 # macro
regSPI_PS_INPUT_ENA = 0x01b3 # macro
regSPI_PS_INPUT_ENA_BASE_IDX = 1 # macro
regSPI_PS_INPUT_ADDR = 0x01b4 # macro
regSPI_PS_INPUT_ADDR_BASE_IDX = 1 # macro
regSPI_INTERP_CONTROL_0 = 0x01b5 # macro
regSPI_INTERP_CONTROL_0_BASE_IDX = 1 # macro
regSPI_PS_IN_CONTROL = 0x01b6 # macro
regSPI_PS_IN_CONTROL_BASE_IDX = 1 # macro
regSPI_BARYC_CNTL = 0x01b8 # macro
regSPI_BARYC_CNTL_BASE_IDX = 1 # macro
regSPI_TMPRING_SIZE = 0x01ba # macro
regSPI_TMPRING_SIZE_BASE_IDX = 1 # macro
regSPI_SHADER_POS_FORMAT = 0x01c3 # macro
regSPI_SHADER_POS_FORMAT_BASE_IDX = 1 # macro
regSPI_SHADER_Z_FORMAT = 0x01c4 # macro
regSPI_SHADER_Z_FORMAT_BASE_IDX = 1 # macro
regSPI_SHADER_COL_FORMAT = 0x01c5 # macro
regSPI_SHADER_COL_FORMAT_BASE_IDX = 1 # macro
regCB_BLEND0_CONTROL = 0x01e0 # macro
regCB_BLEND0_CONTROL_BASE_IDX = 1 # macro
regCB_BLEND1_CONTROL = 0x01e1 # macro
regCB_BLEND1_CONTROL_BASE_IDX = 1 # macro
regCB_BLEND2_CONTROL = 0x01e2 # macro
regCB_BLEND2_CONTROL_BASE_IDX = 1 # macro
regCB_BLEND3_CONTROL = 0x01e3 # macro
regCB_BLEND3_CONTROL_BASE_IDX = 1 # macro
regCB_BLEND4_CONTROL = 0x01e4 # macro
regCB_BLEND4_CONTROL_BASE_IDX = 1 # macro
regCB_BLEND5_CONTROL = 0x01e5 # macro
regCB_BLEND5_CONTROL_BASE_IDX = 1 # macro
regCB_BLEND6_CONTROL = 0x01e6 # macro
regCB_BLEND6_CONTROL_BASE_IDX = 1 # macro
regCB_BLEND7_CONTROL = 0x01e7 # macro
regCB_BLEND7_CONTROL_BASE_IDX = 1 # macro
regCB_MRT0_EPITCH = 0x01e8 # macro
regCB_MRT0_EPITCH_BASE_IDX = 1 # macro
regCB_MRT1_EPITCH = 0x01e9 # macro
regCB_MRT1_EPITCH_BASE_IDX = 1 # macro
regCB_MRT2_EPITCH = 0x01ea # macro
regCB_MRT2_EPITCH_BASE_IDX = 1 # macro
regCB_MRT3_EPITCH = 0x01eb # macro
regCB_MRT3_EPITCH_BASE_IDX = 1 # macro
regCB_MRT4_EPITCH = 0x01ec # macro
regCB_MRT4_EPITCH_BASE_IDX = 1 # macro
regCB_MRT5_EPITCH = 0x01ed # macro
regCB_MRT5_EPITCH_BASE_IDX = 1 # macro
regCB_MRT6_EPITCH = 0x01ee # macro
regCB_MRT6_EPITCH_BASE_IDX = 1 # macro
regCB_MRT7_EPITCH = 0x01ef # macro
regCB_MRT7_EPITCH_BASE_IDX = 1 # macro
regCS_COPY_STATE = 0x01f3 # macro
regCS_COPY_STATE_BASE_IDX = 1 # macro
regGFX_COPY_STATE = 0x01f4 # macro
regGFX_COPY_STATE_BASE_IDX = 1 # macro
regPA_CL_POINT_X_RAD = 0x01f5 # macro
regPA_CL_POINT_X_RAD_BASE_IDX = 1 # macro
regPA_CL_POINT_Y_RAD = 0x01f6 # macro
regPA_CL_POINT_Y_RAD_BASE_IDX = 1 # macro
regPA_CL_POINT_SIZE = 0x01f7 # macro
regPA_CL_POINT_SIZE_BASE_IDX = 1 # macro
regPA_CL_POINT_CULL_RAD = 0x01f8 # macro
regPA_CL_POINT_CULL_RAD_BASE_IDX = 1 # macro
regVGT_DMA_BASE_HI = 0x01f9 # macro
regVGT_DMA_BASE_HI_BASE_IDX = 1 # macro
regVGT_DMA_BASE = 0x01fa # macro
regVGT_DMA_BASE_BASE_IDX = 1 # macro
regVGT_DRAW_INITIATOR = 0x01fc # macro
regVGT_DRAW_INITIATOR_BASE_IDX = 1 # macro
regVGT_IMMED_DATA = 0x01fd # macro
regVGT_IMMED_DATA_BASE_IDX = 1 # macro
regVGT_EVENT_ADDRESS_REG = 0x01fe # macro
regVGT_EVENT_ADDRESS_REG_BASE_IDX = 1 # macro
regDB_DEPTH_CONTROL = 0x0200 # macro
regDB_DEPTH_CONTROL_BASE_IDX = 1 # macro
regDB_EQAA = 0x0201 # macro
regDB_EQAA_BASE_IDX = 1 # macro
regCB_COLOR_CONTROL = 0x0202 # macro
regCB_COLOR_CONTROL_BASE_IDX = 1 # macro
regDB_SHADER_CONTROL = 0x0203 # macro
regDB_SHADER_CONTROL_BASE_IDX = 1 # macro
regPA_CL_CLIP_CNTL = 0x0204 # macro
regPA_CL_CLIP_CNTL_BASE_IDX = 1 # macro
regPA_SU_SC_MODE_CNTL = 0x0205 # macro
regPA_SU_SC_MODE_CNTL_BASE_IDX = 1 # macro
regPA_CL_VTE_CNTL = 0x0206 # macro
regPA_CL_VTE_CNTL_BASE_IDX = 1 # macro
regPA_CL_VS_OUT_CNTL = 0x0207 # macro
regPA_CL_VS_OUT_CNTL_BASE_IDX = 1 # macro
regPA_CL_NANINF_CNTL = 0x0208 # macro
regPA_CL_NANINF_CNTL_BASE_IDX = 1 # macro
regPA_SU_LINE_STIPPLE_CNTL = 0x0209 # macro
regPA_SU_LINE_STIPPLE_CNTL_BASE_IDX = 1 # macro
regPA_SU_LINE_STIPPLE_SCALE = 0x020a # macro
regPA_SU_LINE_STIPPLE_SCALE_BASE_IDX = 1 # macro
regPA_SU_PRIM_FILTER_CNTL = 0x020b # macro
regPA_SU_PRIM_FILTER_CNTL_BASE_IDX = 1 # macro
regPA_SU_SMALL_PRIM_FILTER_CNTL = 0x020c # macro
regPA_SU_SMALL_PRIM_FILTER_CNTL_BASE_IDX = 1 # macro
regPA_CL_OBJPRIM_ID_CNTL = 0x020d # macro
regPA_CL_OBJPRIM_ID_CNTL_BASE_IDX = 1 # macro
regPA_CL_NGG_CNTL = 0x020e # macro
regPA_CL_NGG_CNTL_BASE_IDX = 1 # macro
regPA_SU_OVER_RASTERIZATION_CNTL = 0x020f # macro
regPA_SU_OVER_RASTERIZATION_CNTL_BASE_IDX = 1 # macro
regPA_STEREO_CNTL = 0x0210 # macro
regPA_STEREO_CNTL_BASE_IDX = 1 # macro
regPA_SU_POINT_SIZE = 0x0280 # macro
regPA_SU_POINT_SIZE_BASE_IDX = 1 # macro
regPA_SU_POINT_MINMAX = 0x0281 # macro
regPA_SU_POINT_MINMAX_BASE_IDX = 1 # macro
regPA_SU_LINE_CNTL = 0x0282 # macro
regPA_SU_LINE_CNTL_BASE_IDX = 1 # macro
regPA_SC_LINE_STIPPLE = 0x0283 # macro
regPA_SC_LINE_STIPPLE_BASE_IDX = 1 # macro
regVGT_OUTPUT_PATH_CNTL = 0x0284 # macro
regVGT_OUTPUT_PATH_CNTL_BASE_IDX = 1 # macro
regVGT_HOS_CNTL = 0x0285 # macro
regVGT_HOS_CNTL_BASE_IDX = 1 # macro
regVGT_HOS_MAX_TESS_LEVEL = 0x0286 # macro
regVGT_HOS_MAX_TESS_LEVEL_BASE_IDX = 1 # macro
regVGT_HOS_MIN_TESS_LEVEL = 0x0287 # macro
regVGT_HOS_MIN_TESS_LEVEL_BASE_IDX = 1 # macro
regVGT_HOS_REUSE_DEPTH = 0x0288 # macro
regVGT_HOS_REUSE_DEPTH_BASE_IDX = 1 # macro
regVGT_GROUP_PRIM_TYPE = 0x0289 # macro
regVGT_GROUP_PRIM_TYPE_BASE_IDX = 1 # macro
regVGT_GROUP_FIRST_DECR = 0x028a # macro
regVGT_GROUP_FIRST_DECR_BASE_IDX = 1 # macro
regVGT_GROUP_DECR = 0x028b # macro
regVGT_GROUP_DECR_BASE_IDX = 1 # macro
regVGT_GROUP_VECT_0_CNTL = 0x028c # macro
regVGT_GROUP_VECT_0_CNTL_BASE_IDX = 1 # macro
regVGT_GROUP_VECT_1_CNTL = 0x028d # macro
regVGT_GROUP_VECT_1_CNTL_BASE_IDX = 1 # macro
regVGT_GROUP_VECT_0_FMT_CNTL = 0x028e # macro
regVGT_GROUP_VECT_0_FMT_CNTL_BASE_IDX = 1 # macro
regVGT_GROUP_VECT_1_FMT_CNTL = 0x028f # macro
regVGT_GROUP_VECT_1_FMT_CNTL_BASE_IDX = 1 # macro
regVGT_GS_MODE = 0x0290 # macro
regVGT_GS_MODE_BASE_IDX = 1 # macro
regVGT_GS_ONCHIP_CNTL = 0x0291 # macro
regVGT_GS_ONCHIP_CNTL_BASE_IDX = 1 # macro
regPA_SC_MODE_CNTL_0 = 0x0292 # macro
regPA_SC_MODE_CNTL_0_BASE_IDX = 1 # macro
regPA_SC_MODE_CNTL_1 = 0x0293 # macro
regPA_SC_MODE_CNTL_1_BASE_IDX = 1 # macro
regVGT_ENHANCE = 0x0294 # macro
regVGT_ENHANCE_BASE_IDX = 1 # macro
regVGT_GS_PER_ES = 0x0295 # macro
regVGT_GS_PER_ES_BASE_IDX = 1 # macro
regVGT_ES_PER_GS = 0x0296 # macro
regVGT_ES_PER_GS_BASE_IDX = 1 # macro
regVGT_GS_PER_VS = 0x0297 # macro
regVGT_GS_PER_VS_BASE_IDX = 1 # macro
regVGT_GSVS_RING_OFFSET_1 = 0x0298 # macro
regVGT_GSVS_RING_OFFSET_1_BASE_IDX = 1 # macro
regVGT_GSVS_RING_OFFSET_2 = 0x0299 # macro
regVGT_GSVS_RING_OFFSET_2_BASE_IDX = 1 # macro
regVGT_GSVS_RING_OFFSET_3 = 0x029a # macro
regVGT_GSVS_RING_OFFSET_3_BASE_IDX = 1 # macro
regVGT_GS_OUT_PRIM_TYPE = 0x029b # macro
regVGT_GS_OUT_PRIM_TYPE_BASE_IDX = 1 # macro
regIA_ENHANCE = 0x029c # macro
regIA_ENHANCE_BASE_IDX = 1 # macro
regVGT_DMA_SIZE = 0x029d # macro
regVGT_DMA_SIZE_BASE_IDX = 1 # macro
regVGT_DMA_MAX_SIZE = 0x029e # macro
regVGT_DMA_MAX_SIZE_BASE_IDX = 1 # macro
regVGT_DMA_INDEX_TYPE = 0x029f # macro
regVGT_DMA_INDEX_TYPE_BASE_IDX = 1 # macro
regWD_ENHANCE = 0x02a0 # macro
regWD_ENHANCE_BASE_IDX = 1 # macro
regVGT_PRIMITIVEID_EN = 0x02a1 # macro
regVGT_PRIMITIVEID_EN_BASE_IDX = 1 # macro
regVGT_DMA_NUM_INSTANCES = 0x02a2 # macro
regVGT_DMA_NUM_INSTANCES_BASE_IDX = 1 # macro
regVGT_PRIMITIVEID_RESET = 0x02a3 # macro
regVGT_PRIMITIVEID_RESET_BASE_IDX = 1 # macro
regVGT_EVENT_INITIATOR = 0x02a4 # macro
regVGT_EVENT_INITIATOR_BASE_IDX = 1 # macro
regVGT_GS_MAX_PRIMS_PER_SUBGROUP = 0x02a5 # macro
regVGT_GS_MAX_PRIMS_PER_SUBGROUP_BASE_IDX = 1 # macro
regVGT_DRAW_PAYLOAD_CNTL = 0x02a6 # macro
regVGT_DRAW_PAYLOAD_CNTL_BASE_IDX = 1 # macro
regVGT_INSTANCE_STEP_RATE_0 = 0x02a8 # macro
regVGT_INSTANCE_STEP_RATE_0_BASE_IDX = 1 # macro
regVGT_INSTANCE_STEP_RATE_1 = 0x02a9 # macro
regVGT_INSTANCE_STEP_RATE_1_BASE_IDX = 1 # macro
regIA_MULTI_VGT_PARAM_BC = 0x02aa # macro
regIA_MULTI_VGT_PARAM_BC_BASE_IDX = 1 # macro
regVGT_ESGS_RING_ITEMSIZE = 0x02ab # macro
regVGT_ESGS_RING_ITEMSIZE_BASE_IDX = 1 # macro
regVGT_GSVS_RING_ITEMSIZE = 0x02ac # macro
regVGT_GSVS_RING_ITEMSIZE_BASE_IDX = 1 # macro
regVGT_REUSE_OFF = 0x02ad # macro
regVGT_REUSE_OFF_BASE_IDX = 1 # macro
regVGT_VTX_CNT_EN = 0x02ae # macro
regVGT_VTX_CNT_EN_BASE_IDX = 1 # macro
regDB_HTILE_SURFACE = 0x02af # macro
regDB_HTILE_SURFACE_BASE_IDX = 1 # macro
regDB_SRESULTS_COMPARE_STATE0 = 0x02b0 # macro
regDB_SRESULTS_COMPARE_STATE0_BASE_IDX = 1 # macro
regDB_SRESULTS_COMPARE_STATE1 = 0x02b1 # macro
regDB_SRESULTS_COMPARE_STATE1_BASE_IDX = 1 # macro
regDB_PRELOAD_CONTROL = 0x02b2 # macro
regDB_PRELOAD_CONTROL_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_SIZE_0 = 0x02b4 # macro
regVGT_STRMOUT_BUFFER_SIZE_0_BASE_IDX = 1 # macro
regVGT_STRMOUT_VTX_STRIDE_0 = 0x02b5 # macro
regVGT_STRMOUT_VTX_STRIDE_0_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_OFFSET_0 = 0x02b7 # macro
regVGT_STRMOUT_BUFFER_OFFSET_0_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_SIZE_1 = 0x02b8 # macro
regVGT_STRMOUT_BUFFER_SIZE_1_BASE_IDX = 1 # macro
regVGT_STRMOUT_VTX_STRIDE_1 = 0x02b9 # macro
regVGT_STRMOUT_VTX_STRIDE_1_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_OFFSET_1 = 0x02bb # macro
regVGT_STRMOUT_BUFFER_OFFSET_1_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_SIZE_2 = 0x02bc # macro
regVGT_STRMOUT_BUFFER_SIZE_2_BASE_IDX = 1 # macro
regVGT_STRMOUT_VTX_STRIDE_2 = 0x02bd # macro
regVGT_STRMOUT_VTX_STRIDE_2_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_OFFSET_2 = 0x02bf # macro
regVGT_STRMOUT_BUFFER_OFFSET_2_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_SIZE_3 = 0x02c0 # macro
regVGT_STRMOUT_BUFFER_SIZE_3_BASE_IDX = 1 # macro
regVGT_STRMOUT_VTX_STRIDE_3 = 0x02c1 # macro
regVGT_STRMOUT_VTX_STRIDE_3_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_OFFSET_3 = 0x02c3 # macro
regVGT_STRMOUT_BUFFER_OFFSET_3_BASE_IDX = 1 # macro
regVGT_STRMOUT_DRAW_OPAQUE_OFFSET = 0x02ca # macro
regVGT_STRMOUT_DRAW_OPAQUE_OFFSET_BASE_IDX = 1 # macro
regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE = 0x02cb # macro
regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE_BASE_IDX = 1 # macro
regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE = 0x02cc # macro
regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE_BASE_IDX = 1 # macro
regVGT_GS_MAX_VERT_OUT = 0x02ce # macro
regVGT_GS_MAX_VERT_OUT_BASE_IDX = 1 # macro
regVGT_TESS_DISTRIBUTION = 0x02d4 # macro
regVGT_TESS_DISTRIBUTION_BASE_IDX = 1 # macro
regVGT_SHADER_STAGES_EN = 0x02d5 # macro
regVGT_SHADER_STAGES_EN_BASE_IDX = 1 # macro
regVGT_LS_HS_CONFIG = 0x02d6 # macro
regVGT_LS_HS_CONFIG_BASE_IDX = 1 # macro
regVGT_GS_VERT_ITEMSIZE = 0x02d7 # macro
regVGT_GS_VERT_ITEMSIZE_BASE_IDX = 1 # macro
regVGT_GS_VERT_ITEMSIZE_1 = 0x02d8 # macro
regVGT_GS_VERT_ITEMSIZE_1_BASE_IDX = 1 # macro
regVGT_GS_VERT_ITEMSIZE_2 = 0x02d9 # macro
regVGT_GS_VERT_ITEMSIZE_2_BASE_IDX = 1 # macro
regVGT_GS_VERT_ITEMSIZE_3 = 0x02da # macro
regVGT_GS_VERT_ITEMSIZE_3_BASE_IDX = 1 # macro
regVGT_TF_PARAM = 0x02db # macro
regVGT_TF_PARAM_BASE_IDX = 1 # macro
regDB_ALPHA_TO_MASK = 0x02dc # macro
regDB_ALPHA_TO_MASK_BASE_IDX = 1 # macro
regVGT_DISPATCH_DRAW_INDEX = 0x02dd # macro
regVGT_DISPATCH_DRAW_INDEX_BASE_IDX = 1 # macro
regPA_SU_POLY_OFFSET_DB_FMT_CNTL = 0x02de # macro
regPA_SU_POLY_OFFSET_DB_FMT_CNTL_BASE_IDX = 1 # macro
regPA_SU_POLY_OFFSET_CLAMP = 0x02df # macro
regPA_SU_POLY_OFFSET_CLAMP_BASE_IDX = 1 # macro
regPA_SU_POLY_OFFSET_FRONT_SCALE = 0x02e0 # macro
regPA_SU_POLY_OFFSET_FRONT_SCALE_BASE_IDX = 1 # macro
regPA_SU_POLY_OFFSET_FRONT_OFFSET = 0x02e1 # macro
regPA_SU_POLY_OFFSET_FRONT_OFFSET_BASE_IDX = 1 # macro
regPA_SU_POLY_OFFSET_BACK_SCALE = 0x02e2 # macro
regPA_SU_POLY_OFFSET_BACK_SCALE_BASE_IDX = 1 # macro
regPA_SU_POLY_OFFSET_BACK_OFFSET = 0x02e3 # macro
regPA_SU_POLY_OFFSET_BACK_OFFSET_BASE_IDX = 1 # macro
regVGT_GS_INSTANCE_CNT = 0x02e4 # macro
regVGT_GS_INSTANCE_CNT_BASE_IDX = 1 # macro
regVGT_STRMOUT_CONFIG = 0x02e5 # macro
regVGT_STRMOUT_CONFIG_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_CONFIG = 0x02e6 # macro
regVGT_STRMOUT_BUFFER_CONFIG_BASE_IDX = 1 # macro
regVGT_DMA_EVENT_INITIATOR = 0x02e7 # macro
regVGT_DMA_EVENT_INITIATOR_BASE_IDX = 1 # macro
regPA_SC_CENTROID_PRIORITY_0 = 0x02f5 # macro
regPA_SC_CENTROID_PRIORITY_0_BASE_IDX = 1 # macro
regPA_SC_CENTROID_PRIORITY_1 = 0x02f6 # macro
regPA_SC_CENTROID_PRIORITY_1_BASE_IDX = 1 # macro
regPA_SC_LINE_CNTL = 0x02f7 # macro
regPA_SC_LINE_CNTL_BASE_IDX = 1 # macro
regPA_SC_AA_CONFIG = 0x02f8 # macro
regPA_SC_AA_CONFIG_BASE_IDX = 1 # macro
regPA_SU_VTX_CNTL = 0x02f9 # macro
regPA_SU_VTX_CNTL_BASE_IDX = 1 # macro
regPA_CL_GB_VERT_CLIP_ADJ = 0x02fa # macro
regPA_CL_GB_VERT_CLIP_ADJ_BASE_IDX = 1 # macro
regPA_CL_GB_VERT_DISC_ADJ = 0x02fb # macro
regPA_CL_GB_VERT_DISC_ADJ_BASE_IDX = 1 # macro
regPA_CL_GB_HORZ_CLIP_ADJ = 0x02fc # macro
regPA_CL_GB_HORZ_CLIP_ADJ_BASE_IDX = 1 # macro
regPA_CL_GB_HORZ_DISC_ADJ = 0x02fd # macro
regPA_CL_GB_HORZ_DISC_ADJ_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 = 0x02fe # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 = 0x02ff # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 = 0x0300 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 = 0x0301 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 = 0x0302 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 = 0x0303 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 = 0x0304 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 = 0x0305 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 = 0x0306 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 = 0x0307 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 = 0x0308 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 = 0x0309 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 = 0x030a # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 = 0x030b # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 = 0x030c # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2_BASE_IDX = 1 # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 = 0x030d # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3_BASE_IDX = 1 # macro
regPA_SC_AA_MASK_X0Y0_X1Y0 = 0x030e # macro
regPA_SC_AA_MASK_X0Y0_X1Y0_BASE_IDX = 1 # macro
regPA_SC_AA_MASK_X0Y1_X1Y1 = 0x030f # macro
regPA_SC_AA_MASK_X0Y1_X1Y1_BASE_IDX = 1 # macro
regPA_SC_SHADER_CONTROL = 0x0310 # macro
regPA_SC_SHADER_CONTROL_BASE_IDX = 1 # macro
regPA_SC_BINNER_CNTL_0 = 0x0311 # macro
regPA_SC_BINNER_CNTL_0_BASE_IDX = 1 # macro
regPA_SC_BINNER_CNTL_1 = 0x0312 # macro
regPA_SC_BINNER_CNTL_1_BASE_IDX = 1 # macro
regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL = 0x0313 # macro
regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL_BASE_IDX = 1 # macro
regPA_SC_NGG_MODE_CNTL = 0x0314 # macro
regPA_SC_NGG_MODE_CNTL_BASE_IDX = 1 # macro
regVGT_VERTEX_REUSE_BLOCK_CNTL = 0x0316 # macro
regVGT_VERTEX_REUSE_BLOCK_CNTL_BASE_IDX = 1 # macro
regVGT_OUT_DEALLOC_CNTL = 0x0317 # macro
regVGT_OUT_DEALLOC_CNTL_BASE_IDX = 1 # macro
regCB_COLOR0_BASE = 0x0318 # macro
regCB_COLOR0_BASE_BASE_IDX = 1 # macro
regCB_COLOR0_BASE_EXT = 0x0319 # macro
regCB_COLOR0_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR0_ATTRIB2 = 0x031a # macro
regCB_COLOR0_ATTRIB2_BASE_IDX = 1 # macro
regCB_COLOR0_VIEW = 0x031b # macro
regCB_COLOR0_VIEW_BASE_IDX = 1 # macro
regCB_COLOR0_INFO = 0x031c # macro
regCB_COLOR0_INFO_BASE_IDX = 1 # macro
regCB_COLOR0_ATTRIB = 0x031d # macro
regCB_COLOR0_ATTRIB_BASE_IDX = 1 # macro
regCB_COLOR0_DCC_CONTROL = 0x031e # macro
regCB_COLOR0_DCC_CONTROL_BASE_IDX = 1 # macro
regCB_COLOR0_CMASK = 0x031f # macro
regCB_COLOR0_CMASK_BASE_IDX = 1 # macro
regCB_COLOR0_CMASK_BASE_EXT = 0x0320 # macro
regCB_COLOR0_CMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR0_FMASK = 0x0321 # macro
regCB_COLOR0_FMASK_BASE_IDX = 1 # macro
regCB_COLOR0_FMASK_BASE_EXT = 0x0322 # macro
regCB_COLOR0_FMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR0_CLEAR_WORD0 = 0x0323 # macro
regCB_COLOR0_CLEAR_WORD0_BASE_IDX = 1 # macro
regCB_COLOR0_CLEAR_WORD1 = 0x0324 # macro
regCB_COLOR0_CLEAR_WORD1_BASE_IDX = 1 # macro
regCB_COLOR0_DCC_BASE = 0x0325 # macro
regCB_COLOR0_DCC_BASE_BASE_IDX = 1 # macro
regCB_COLOR0_DCC_BASE_EXT = 0x0326 # macro
regCB_COLOR0_DCC_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR1_BASE = 0x0327 # macro
regCB_COLOR1_BASE_BASE_IDX = 1 # macro
regCB_COLOR1_BASE_EXT = 0x0328 # macro
regCB_COLOR1_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR1_ATTRIB2 = 0x0329 # macro
regCB_COLOR1_ATTRIB2_BASE_IDX = 1 # macro
regCB_COLOR1_VIEW = 0x032a # macro
regCB_COLOR1_VIEW_BASE_IDX = 1 # macro
regCB_COLOR1_INFO = 0x032b # macro
regCB_COLOR1_INFO_BASE_IDX = 1 # macro
regCB_COLOR1_ATTRIB = 0x032c # macro
regCB_COLOR1_ATTRIB_BASE_IDX = 1 # macro
regCB_COLOR1_DCC_CONTROL = 0x032d # macro
regCB_COLOR1_DCC_CONTROL_BASE_IDX = 1 # macro
regCB_COLOR1_CMASK = 0x032e # macro
regCB_COLOR1_CMASK_BASE_IDX = 1 # macro
regCB_COLOR1_CMASK_BASE_EXT = 0x032f # macro
regCB_COLOR1_CMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR1_FMASK = 0x0330 # macro
regCB_COLOR1_FMASK_BASE_IDX = 1 # macro
regCB_COLOR1_FMASK_BASE_EXT = 0x0331 # macro
regCB_COLOR1_FMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR1_CLEAR_WORD0 = 0x0332 # macro
regCB_COLOR1_CLEAR_WORD0_BASE_IDX = 1 # macro
regCB_COLOR1_CLEAR_WORD1 = 0x0333 # macro
regCB_COLOR1_CLEAR_WORD1_BASE_IDX = 1 # macro
regCB_COLOR1_DCC_BASE = 0x0334 # macro
regCB_COLOR1_DCC_BASE_BASE_IDX = 1 # macro
regCB_COLOR1_DCC_BASE_EXT = 0x0335 # macro
regCB_COLOR1_DCC_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR2_BASE = 0x0336 # macro
regCB_COLOR2_BASE_BASE_IDX = 1 # macro
regCB_COLOR2_BASE_EXT = 0x0337 # macro
regCB_COLOR2_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR2_ATTRIB2 = 0x0338 # macro
regCB_COLOR2_ATTRIB2_BASE_IDX = 1 # macro
regCB_COLOR2_VIEW = 0x0339 # macro
regCB_COLOR2_VIEW_BASE_IDX = 1 # macro
regCB_COLOR2_INFO = 0x033a # macro
regCB_COLOR2_INFO_BASE_IDX = 1 # macro
regCB_COLOR2_ATTRIB = 0x033b # macro
regCB_COLOR2_ATTRIB_BASE_IDX = 1 # macro
regCB_COLOR2_DCC_CONTROL = 0x033c # macro
regCB_COLOR2_DCC_CONTROL_BASE_IDX = 1 # macro
regCB_COLOR2_CMASK = 0x033d # macro
regCB_COLOR2_CMASK_BASE_IDX = 1 # macro
regCB_COLOR2_CMASK_BASE_EXT = 0x033e # macro
regCB_COLOR2_CMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR2_FMASK = 0x033f # macro
regCB_COLOR2_FMASK_BASE_IDX = 1 # macro
regCB_COLOR2_FMASK_BASE_EXT = 0x0340 # macro
regCB_COLOR2_FMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR2_CLEAR_WORD0 = 0x0341 # macro
regCB_COLOR2_CLEAR_WORD0_BASE_IDX = 1 # macro
regCB_COLOR2_CLEAR_WORD1 = 0x0342 # macro
regCB_COLOR2_CLEAR_WORD1_BASE_IDX = 1 # macro
regCB_COLOR2_DCC_BASE = 0x0343 # macro
regCB_COLOR2_DCC_BASE_BASE_IDX = 1 # macro
regCB_COLOR2_DCC_BASE_EXT = 0x0344 # macro
regCB_COLOR2_DCC_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR3_BASE = 0x0345 # macro
regCB_COLOR3_BASE_BASE_IDX = 1 # macro
regCB_COLOR3_BASE_EXT = 0x0346 # macro
regCB_COLOR3_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR3_ATTRIB2 = 0x0347 # macro
regCB_COLOR3_ATTRIB2_BASE_IDX = 1 # macro
regCB_COLOR3_VIEW = 0x0348 # macro
regCB_COLOR3_VIEW_BASE_IDX = 1 # macro
regCB_COLOR3_INFO = 0x0349 # macro
regCB_COLOR3_INFO_BASE_IDX = 1 # macro
regCB_COLOR3_ATTRIB = 0x034a # macro
regCB_COLOR3_ATTRIB_BASE_IDX = 1 # macro
regCB_COLOR3_DCC_CONTROL = 0x034b # macro
regCB_COLOR3_DCC_CONTROL_BASE_IDX = 1 # macro
regCB_COLOR3_CMASK = 0x034c # macro
regCB_COLOR3_CMASK_BASE_IDX = 1 # macro
regCB_COLOR3_CMASK_BASE_EXT = 0x034d # macro
regCB_COLOR3_CMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR3_FMASK = 0x034e # macro
regCB_COLOR3_FMASK_BASE_IDX = 1 # macro
regCB_COLOR3_FMASK_BASE_EXT = 0x034f # macro
regCB_COLOR3_FMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR3_CLEAR_WORD0 = 0x0350 # macro
regCB_COLOR3_CLEAR_WORD0_BASE_IDX = 1 # macro
regCB_COLOR3_CLEAR_WORD1 = 0x0351 # macro
regCB_COLOR3_CLEAR_WORD1_BASE_IDX = 1 # macro
regCB_COLOR3_DCC_BASE = 0x0352 # macro
regCB_COLOR3_DCC_BASE_BASE_IDX = 1 # macro
regCB_COLOR3_DCC_BASE_EXT = 0x0353 # macro
regCB_COLOR3_DCC_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR4_BASE = 0x0354 # macro
regCB_COLOR4_BASE_BASE_IDX = 1 # macro
regCB_COLOR4_BASE_EXT = 0x0355 # macro
regCB_COLOR4_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR4_ATTRIB2 = 0x0356 # macro
regCB_COLOR4_ATTRIB2_BASE_IDX = 1 # macro
regCB_COLOR4_VIEW = 0x0357 # macro
regCB_COLOR4_VIEW_BASE_IDX = 1 # macro
regCB_COLOR4_INFO = 0x0358 # macro
regCB_COLOR4_INFO_BASE_IDX = 1 # macro
regCB_COLOR4_ATTRIB = 0x0359 # macro
regCB_COLOR4_ATTRIB_BASE_IDX = 1 # macro
regCB_COLOR4_DCC_CONTROL = 0x035a # macro
regCB_COLOR4_DCC_CONTROL_BASE_IDX = 1 # macro
regCB_COLOR4_CMASK = 0x035b # macro
regCB_COLOR4_CMASK_BASE_IDX = 1 # macro
regCB_COLOR4_CMASK_BASE_EXT = 0x035c # macro
regCB_COLOR4_CMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR4_FMASK = 0x035d # macro
regCB_COLOR4_FMASK_BASE_IDX = 1 # macro
regCB_COLOR4_FMASK_BASE_EXT = 0x035e # macro
regCB_COLOR4_FMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR4_CLEAR_WORD0 = 0x035f # macro
regCB_COLOR4_CLEAR_WORD0_BASE_IDX = 1 # macro
regCB_COLOR4_CLEAR_WORD1 = 0x0360 # macro
regCB_COLOR4_CLEAR_WORD1_BASE_IDX = 1 # macro
regCB_COLOR4_DCC_BASE = 0x0361 # macro
regCB_COLOR4_DCC_BASE_BASE_IDX = 1 # macro
regCB_COLOR4_DCC_BASE_EXT = 0x0362 # macro
regCB_COLOR4_DCC_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR5_BASE = 0x0363 # macro
regCB_COLOR5_BASE_BASE_IDX = 1 # macro
regCB_COLOR5_BASE_EXT = 0x0364 # macro
regCB_COLOR5_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR5_ATTRIB2 = 0x0365 # macro
regCB_COLOR5_ATTRIB2_BASE_IDX = 1 # macro
regCB_COLOR5_VIEW = 0x0366 # macro
regCB_COLOR5_VIEW_BASE_IDX = 1 # macro
regCB_COLOR5_INFO = 0x0367 # macro
regCB_COLOR5_INFO_BASE_IDX = 1 # macro
regCB_COLOR5_ATTRIB = 0x0368 # macro
regCB_COLOR5_ATTRIB_BASE_IDX = 1 # macro
regCB_COLOR5_DCC_CONTROL = 0x0369 # macro
regCB_COLOR5_DCC_CONTROL_BASE_IDX = 1 # macro
regCB_COLOR5_CMASK = 0x036a # macro
regCB_COLOR5_CMASK_BASE_IDX = 1 # macro
regCB_COLOR5_CMASK_BASE_EXT = 0x036b # macro
regCB_COLOR5_CMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR5_FMASK = 0x036c # macro
regCB_COLOR5_FMASK_BASE_IDX = 1 # macro
regCB_COLOR5_FMASK_BASE_EXT = 0x036d # macro
regCB_COLOR5_FMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR5_CLEAR_WORD0 = 0x036e # macro
regCB_COLOR5_CLEAR_WORD0_BASE_IDX = 1 # macro
regCB_COLOR5_CLEAR_WORD1 = 0x036f # macro
regCB_COLOR5_CLEAR_WORD1_BASE_IDX = 1 # macro
regCB_COLOR5_DCC_BASE = 0x0370 # macro
regCB_COLOR5_DCC_BASE_BASE_IDX = 1 # macro
regCB_COLOR5_DCC_BASE_EXT = 0x0371 # macro
regCB_COLOR5_DCC_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR6_BASE = 0x0372 # macro
regCB_COLOR6_BASE_BASE_IDX = 1 # macro
regCB_COLOR6_BASE_EXT = 0x0373 # macro
regCB_COLOR6_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR6_ATTRIB2 = 0x0374 # macro
regCB_COLOR6_ATTRIB2_BASE_IDX = 1 # macro
regCB_COLOR6_VIEW = 0x0375 # macro
regCB_COLOR6_VIEW_BASE_IDX = 1 # macro
regCB_COLOR6_INFO = 0x0376 # macro
regCB_COLOR6_INFO_BASE_IDX = 1 # macro
regCB_COLOR6_ATTRIB = 0x0377 # macro
regCB_COLOR6_ATTRIB_BASE_IDX = 1 # macro
regCB_COLOR6_DCC_CONTROL = 0x0378 # macro
regCB_COLOR6_DCC_CONTROL_BASE_IDX = 1 # macro
regCB_COLOR6_CMASK = 0x0379 # macro
regCB_COLOR6_CMASK_BASE_IDX = 1 # macro
regCB_COLOR6_CMASK_BASE_EXT = 0x037a # macro
regCB_COLOR6_CMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR6_FMASK = 0x037b # macro
regCB_COLOR6_FMASK_BASE_IDX = 1 # macro
regCB_COLOR6_FMASK_BASE_EXT = 0x037c # macro
regCB_COLOR6_FMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR6_CLEAR_WORD0 = 0x037d # macro
regCB_COLOR6_CLEAR_WORD0_BASE_IDX = 1 # macro
regCB_COLOR6_CLEAR_WORD1 = 0x037e # macro
regCB_COLOR6_CLEAR_WORD1_BASE_IDX = 1 # macro
regCB_COLOR6_DCC_BASE = 0x037f # macro
regCB_COLOR6_DCC_BASE_BASE_IDX = 1 # macro
regCB_COLOR6_DCC_BASE_EXT = 0x0380 # macro
regCB_COLOR6_DCC_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR7_BASE = 0x0381 # macro
regCB_COLOR7_BASE_BASE_IDX = 1 # macro
regCB_COLOR7_BASE_EXT = 0x0382 # macro
regCB_COLOR7_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR7_ATTRIB2 = 0x0383 # macro
regCB_COLOR7_ATTRIB2_BASE_IDX = 1 # macro
regCB_COLOR7_VIEW = 0x0384 # macro
regCB_COLOR7_VIEW_BASE_IDX = 1 # macro
regCB_COLOR7_INFO = 0x0385 # macro
regCB_COLOR7_INFO_BASE_IDX = 1 # macro
regCB_COLOR7_ATTRIB = 0x0386 # macro
regCB_COLOR7_ATTRIB_BASE_IDX = 1 # macro
regCB_COLOR7_DCC_CONTROL = 0x0387 # macro
regCB_COLOR7_DCC_CONTROL_BASE_IDX = 1 # macro
regCB_COLOR7_CMASK = 0x0388 # macro
regCB_COLOR7_CMASK_BASE_IDX = 1 # macro
regCB_COLOR7_CMASK_BASE_EXT = 0x0389 # macro
regCB_COLOR7_CMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR7_FMASK = 0x038a # macro
regCB_COLOR7_FMASK_BASE_IDX = 1 # macro
regCB_COLOR7_FMASK_BASE_EXT = 0x038b # macro
regCB_COLOR7_FMASK_BASE_EXT_BASE_IDX = 1 # macro
regCB_COLOR7_CLEAR_WORD0 = 0x038c # macro
regCB_COLOR7_CLEAR_WORD0_BASE_IDX = 1 # macro
regCB_COLOR7_CLEAR_WORD1 = 0x038d # macro
regCB_COLOR7_CLEAR_WORD1_BASE_IDX = 1 # macro
regCB_COLOR7_DCC_BASE = 0x038e # macro
regCB_COLOR7_DCC_BASE_BASE_IDX = 1 # macro
regCB_COLOR7_DCC_BASE_EXT = 0x038f # macro
regCB_COLOR7_DCC_BASE_EXT_BASE_IDX = 1 # macro
regCP_EOP_DONE_ADDR_LO = 0x2000 # macro
regCP_EOP_DONE_ADDR_LO_BASE_IDX = 1 # macro
regCP_EOP_DONE_ADDR_HI = 0x2001 # macro
regCP_EOP_DONE_ADDR_HI_BASE_IDX = 1 # macro
regCP_EOP_DONE_DATA_LO = 0x2002 # macro
regCP_EOP_DONE_DATA_LO_BASE_IDX = 1 # macro
regCP_EOP_DONE_DATA_HI = 0x2003 # macro
regCP_EOP_DONE_DATA_HI_BASE_IDX = 1 # macro
regCP_EOP_LAST_FENCE_LO = 0x2004 # macro
regCP_EOP_LAST_FENCE_LO_BASE_IDX = 1 # macro
regCP_EOP_LAST_FENCE_HI = 0x2005 # macro
regCP_EOP_LAST_FENCE_HI_BASE_IDX = 1 # macro
regCP_STREAM_OUT_ADDR_LO = 0x2006 # macro
regCP_STREAM_OUT_ADDR_LO_BASE_IDX = 1 # macro
regCP_STREAM_OUT_ADDR_HI = 0x2007 # macro
regCP_STREAM_OUT_ADDR_HI_BASE_IDX = 1 # macro
regCP_NUM_PRIM_WRITTEN_COUNT0_LO = 0x2008 # macro
regCP_NUM_PRIM_WRITTEN_COUNT0_LO_BASE_IDX = 1 # macro
regCP_NUM_PRIM_WRITTEN_COUNT0_HI = 0x2009 # macro
regCP_NUM_PRIM_WRITTEN_COUNT0_HI_BASE_IDX = 1 # macro
regCP_NUM_PRIM_NEEDED_COUNT0_LO = 0x200a # macro
regCP_NUM_PRIM_NEEDED_COUNT0_LO_BASE_IDX = 1 # macro
regCP_NUM_PRIM_NEEDED_COUNT0_HI = 0x200b # macro
regCP_NUM_PRIM_NEEDED_COUNT0_HI_BASE_IDX = 1 # macro
regCP_NUM_PRIM_WRITTEN_COUNT1_LO = 0x200c # macro
regCP_NUM_PRIM_WRITTEN_COUNT1_LO_BASE_IDX = 1 # macro
regCP_NUM_PRIM_WRITTEN_COUNT1_HI = 0x200d # macro
regCP_NUM_PRIM_WRITTEN_COUNT1_HI_BASE_IDX = 1 # macro
regCP_NUM_PRIM_NEEDED_COUNT1_LO = 0x200e # macro
regCP_NUM_PRIM_NEEDED_COUNT1_LO_BASE_IDX = 1 # macro
regCP_NUM_PRIM_NEEDED_COUNT1_HI = 0x200f # macro
regCP_NUM_PRIM_NEEDED_COUNT1_HI_BASE_IDX = 1 # macro
regCP_NUM_PRIM_WRITTEN_COUNT2_LO = 0x2010 # macro
regCP_NUM_PRIM_WRITTEN_COUNT2_LO_BASE_IDX = 1 # macro
regCP_NUM_PRIM_WRITTEN_COUNT2_HI = 0x2011 # macro
regCP_NUM_PRIM_WRITTEN_COUNT2_HI_BASE_IDX = 1 # macro
regCP_NUM_PRIM_NEEDED_COUNT2_LO = 0x2012 # macro
regCP_NUM_PRIM_NEEDED_COUNT2_LO_BASE_IDX = 1 # macro
regCP_NUM_PRIM_NEEDED_COUNT2_HI = 0x2013 # macro
regCP_NUM_PRIM_NEEDED_COUNT2_HI_BASE_IDX = 1 # macro
regCP_NUM_PRIM_WRITTEN_COUNT3_LO = 0x2014 # macro
regCP_NUM_PRIM_WRITTEN_COUNT3_LO_BASE_IDX = 1 # macro
regCP_NUM_PRIM_WRITTEN_COUNT3_HI = 0x2015 # macro
regCP_NUM_PRIM_WRITTEN_COUNT3_HI_BASE_IDX = 1 # macro
regCP_NUM_PRIM_NEEDED_COUNT3_LO = 0x2016 # macro
regCP_NUM_PRIM_NEEDED_COUNT3_LO_BASE_IDX = 1 # macro
regCP_NUM_PRIM_NEEDED_COUNT3_HI = 0x2017 # macro
regCP_NUM_PRIM_NEEDED_COUNT3_HI_BASE_IDX = 1 # macro
regCP_PIPE_STATS_ADDR_LO = 0x2018 # macro
regCP_PIPE_STATS_ADDR_LO_BASE_IDX = 1 # macro
regCP_PIPE_STATS_ADDR_HI = 0x2019 # macro
regCP_PIPE_STATS_ADDR_HI_BASE_IDX = 1 # macro
regCP_VGT_IAVERT_COUNT_LO = 0x201a # macro
regCP_VGT_IAVERT_COUNT_LO_BASE_IDX = 1 # macro
regCP_VGT_IAVERT_COUNT_HI = 0x201b # macro
regCP_VGT_IAVERT_COUNT_HI_BASE_IDX = 1 # macro
regCP_VGT_IAPRIM_COUNT_LO = 0x201c # macro
regCP_VGT_IAPRIM_COUNT_LO_BASE_IDX = 1 # macro
regCP_VGT_IAPRIM_COUNT_HI = 0x201d # macro
regCP_VGT_IAPRIM_COUNT_HI_BASE_IDX = 1 # macro
regCP_VGT_GSPRIM_COUNT_LO = 0x201e # macro
regCP_VGT_GSPRIM_COUNT_LO_BASE_IDX = 1 # macro
regCP_VGT_GSPRIM_COUNT_HI = 0x201f # macro
regCP_VGT_GSPRIM_COUNT_HI_BASE_IDX = 1 # macro
regCP_VGT_VSINVOC_COUNT_LO = 0x2020 # macro
regCP_VGT_VSINVOC_COUNT_LO_BASE_IDX = 1 # macro
regCP_VGT_VSINVOC_COUNT_HI = 0x2021 # macro
regCP_VGT_VSINVOC_COUNT_HI_BASE_IDX = 1 # macro
regCP_VGT_GSINVOC_COUNT_LO = 0x2022 # macro
regCP_VGT_GSINVOC_COUNT_LO_BASE_IDX = 1 # macro
regCP_VGT_GSINVOC_COUNT_HI = 0x2023 # macro
regCP_VGT_GSINVOC_COUNT_HI_BASE_IDX = 1 # macro
regCP_VGT_HSINVOC_COUNT_LO = 0x2024 # macro
regCP_VGT_HSINVOC_COUNT_LO_BASE_IDX = 1 # macro
regCP_VGT_HSINVOC_COUNT_HI = 0x2025 # macro
regCP_VGT_HSINVOC_COUNT_HI_BASE_IDX = 1 # macro
regCP_VGT_DSINVOC_COUNT_LO = 0x2026 # macro
regCP_VGT_DSINVOC_COUNT_LO_BASE_IDX = 1 # macro
regCP_VGT_DSINVOC_COUNT_HI = 0x2027 # macro
regCP_VGT_DSINVOC_COUNT_HI_BASE_IDX = 1 # macro
regCP_PA_CINVOC_COUNT_LO = 0x2028 # macro
regCP_PA_CINVOC_COUNT_LO_BASE_IDX = 1 # macro
regCP_PA_CINVOC_COUNT_HI = 0x2029 # macro
regCP_PA_CINVOC_COUNT_HI_BASE_IDX = 1 # macro
regCP_PA_CPRIM_COUNT_LO = 0x202a # macro
regCP_PA_CPRIM_COUNT_LO_BASE_IDX = 1 # macro
regCP_PA_CPRIM_COUNT_HI = 0x202b # macro
regCP_PA_CPRIM_COUNT_HI_BASE_IDX = 1 # macro
regCP_SC_PSINVOC_COUNT0_LO = 0x202c # macro
regCP_SC_PSINVOC_COUNT0_LO_BASE_IDX = 1 # macro
regCP_SC_PSINVOC_COUNT0_HI = 0x202d # macro
regCP_SC_PSINVOC_COUNT0_HI_BASE_IDX = 1 # macro
regCP_SC_PSINVOC_COUNT1_LO = 0x202e # macro
regCP_SC_PSINVOC_COUNT1_LO_BASE_IDX = 1 # macro
regCP_SC_PSINVOC_COUNT1_HI = 0x202f # macro
regCP_SC_PSINVOC_COUNT1_HI_BASE_IDX = 1 # macro
regCP_VGT_CSINVOC_COUNT_LO = 0x2030 # macro
regCP_VGT_CSINVOC_COUNT_LO_BASE_IDX = 1 # macro
regCP_VGT_CSINVOC_COUNT_HI = 0x2031 # macro
regCP_VGT_CSINVOC_COUNT_HI_BASE_IDX = 1 # macro
regCP_PIPE_STATS_CONTROL = 0x203d # macro
regCP_PIPE_STATS_CONTROL_BASE_IDX = 1 # macro
regCP_STREAM_OUT_CONTROL = 0x203e # macro
regCP_STREAM_OUT_CONTROL_BASE_IDX = 1 # macro
regCP_STRMOUT_CNTL = 0x203f # macro
regCP_STRMOUT_CNTL_BASE_IDX = 1 # macro
regSCRATCH_REG0 = 0x2040 # macro
regSCRATCH_REG0_BASE_IDX = 1 # macro
regSCRATCH_REG1 = 0x2041 # macro
regSCRATCH_REG1_BASE_IDX = 1 # macro
regSCRATCH_REG2 = 0x2042 # macro
regSCRATCH_REG2_BASE_IDX = 1 # macro
regSCRATCH_REG3 = 0x2043 # macro
regSCRATCH_REG3_BASE_IDX = 1 # macro
regSCRATCH_REG4 = 0x2044 # macro
regSCRATCH_REG4_BASE_IDX = 1 # macro
regSCRATCH_REG5 = 0x2045 # macro
regSCRATCH_REG5_BASE_IDX = 1 # macro
regSCRATCH_REG6 = 0x2046 # macro
regSCRATCH_REG6_BASE_IDX = 1 # macro
regSCRATCH_REG7 = 0x2047 # macro
regSCRATCH_REG7_BASE_IDX = 1 # macro
regCP_APPEND_DATA_HI = 0x204c # macro
regCP_APPEND_DATA_HI_BASE_IDX = 1 # macro
regCP_APPEND_LAST_CS_FENCE_HI = 0x204d # macro
regCP_APPEND_LAST_CS_FENCE_HI_BASE_IDX = 1 # macro
regCP_APPEND_LAST_PS_FENCE_HI = 0x204e # macro
regCP_APPEND_LAST_PS_FENCE_HI_BASE_IDX = 1 # macro
regSCRATCH_UMSK = 0x2050 # macro
regSCRATCH_UMSK_BASE_IDX = 1 # macro
regSCRATCH_ADDR = 0x2051 # macro
regSCRATCH_ADDR_BASE_IDX = 1 # macro
regCP_PFP_ATOMIC_PREOP_LO = 0x2052 # macro
regCP_PFP_ATOMIC_PREOP_LO_BASE_IDX = 1 # macro
regCP_PFP_ATOMIC_PREOP_HI = 0x2053 # macro
regCP_PFP_ATOMIC_PREOP_HI_BASE_IDX = 1 # macro
regCP_PFP_GDS_ATOMIC0_PREOP_LO = 0x2054 # macro
regCP_PFP_GDS_ATOMIC0_PREOP_LO_BASE_IDX = 1 # macro
regCP_PFP_GDS_ATOMIC0_PREOP_HI = 0x2055 # macro
regCP_PFP_GDS_ATOMIC0_PREOP_HI_BASE_IDX = 1 # macro
regCP_PFP_GDS_ATOMIC1_PREOP_LO = 0x2056 # macro
regCP_PFP_GDS_ATOMIC1_PREOP_LO_BASE_IDX = 1 # macro
regCP_PFP_GDS_ATOMIC1_PREOP_HI = 0x2057 # macro
regCP_PFP_GDS_ATOMIC1_PREOP_HI_BASE_IDX = 1 # macro
regCP_APPEND_ADDR_LO = 0x2058 # macro
regCP_APPEND_ADDR_LO_BASE_IDX = 1 # macro
regCP_APPEND_ADDR_HI = 0x2059 # macro
regCP_APPEND_ADDR_HI_BASE_IDX = 1 # macro
regCP_APPEND_DATA_LO = 0x205a # macro
regCP_APPEND_DATA_LO_BASE_IDX = 1 # macro
regCP_APPEND_LAST_CS_FENCE_LO = 0x205b # macro
regCP_APPEND_LAST_CS_FENCE_LO_BASE_IDX = 1 # macro
regCP_APPEND_LAST_PS_FENCE_LO = 0x205c # macro
regCP_APPEND_LAST_PS_FENCE_LO_BASE_IDX = 1 # macro
regCP_ATOMIC_PREOP_LO = 0x205d # macro
regCP_ATOMIC_PREOP_LO_BASE_IDX = 1 # macro
regCP_ME_ATOMIC_PREOP_LO = 0x205d # macro
regCP_ME_ATOMIC_PREOP_LO_BASE_IDX = 1 # macro
regCP_ATOMIC_PREOP_HI = 0x205e # macro
regCP_ATOMIC_PREOP_HI_BASE_IDX = 1 # macro
regCP_ME_ATOMIC_PREOP_HI = 0x205e # macro
regCP_ME_ATOMIC_PREOP_HI_BASE_IDX = 1 # macro
regCP_GDS_ATOMIC0_PREOP_LO = 0x205f # macro
regCP_GDS_ATOMIC0_PREOP_LO_BASE_IDX = 1 # macro
regCP_ME_GDS_ATOMIC0_PREOP_LO = 0x205f # macro
regCP_ME_GDS_ATOMIC0_PREOP_LO_BASE_IDX = 1 # macro
regCP_GDS_ATOMIC0_PREOP_HI = 0x2060 # macro
regCP_GDS_ATOMIC0_PREOP_HI_BASE_IDX = 1 # macro
regCP_ME_GDS_ATOMIC0_PREOP_HI = 0x2060 # macro
regCP_ME_GDS_ATOMIC0_PREOP_HI_BASE_IDX = 1 # macro
regCP_GDS_ATOMIC1_PREOP_LO = 0x2061 # macro
regCP_GDS_ATOMIC1_PREOP_LO_BASE_IDX = 1 # macro
regCP_ME_GDS_ATOMIC1_PREOP_LO = 0x2061 # macro
regCP_ME_GDS_ATOMIC1_PREOP_LO_BASE_IDX = 1 # macro
regCP_GDS_ATOMIC1_PREOP_HI = 0x2062 # macro
regCP_GDS_ATOMIC1_PREOP_HI_BASE_IDX = 1 # macro
regCP_ME_GDS_ATOMIC1_PREOP_HI = 0x2062 # macro
regCP_ME_GDS_ATOMIC1_PREOP_HI_BASE_IDX = 1 # macro
regCP_ME_MC_WADDR_LO = 0x2069 # macro
regCP_ME_MC_WADDR_LO_BASE_IDX = 1 # macro
regCP_ME_MC_WADDR_HI = 0x206a # macro
regCP_ME_MC_WADDR_HI_BASE_IDX = 1 # macro
regCP_ME_MC_WDATA_LO = 0x206b # macro
regCP_ME_MC_WDATA_LO_BASE_IDX = 1 # macro
regCP_ME_MC_WDATA_HI = 0x206c # macro
regCP_ME_MC_WDATA_HI_BASE_IDX = 1 # macro
regCP_ME_MC_RADDR_LO = 0x206d # macro
regCP_ME_MC_RADDR_LO_BASE_IDX = 1 # macro
regCP_ME_MC_RADDR_HI = 0x206e # macro
regCP_ME_MC_RADDR_HI_BASE_IDX = 1 # macro
regCP_SEM_WAIT_TIMER = 0x206f # macro
regCP_SEM_WAIT_TIMER_BASE_IDX = 1 # macro
regCP_SIG_SEM_ADDR_LO = 0x2070 # macro
regCP_SIG_SEM_ADDR_LO_BASE_IDX = 1 # macro
regCP_SIG_SEM_ADDR_HI = 0x2071 # macro
regCP_SIG_SEM_ADDR_HI_BASE_IDX = 1 # macro
regCP_WAIT_REG_MEM_TIMEOUT = 0x2074 # macro
regCP_WAIT_REG_MEM_TIMEOUT_BASE_IDX = 1 # macro
regCP_WAIT_SEM_ADDR_LO = 0x2075 # macro
regCP_WAIT_SEM_ADDR_LO_BASE_IDX = 1 # macro
regCP_WAIT_SEM_ADDR_HI = 0x2076 # macro
regCP_WAIT_SEM_ADDR_HI_BASE_IDX = 1 # macro
regCP_DMA_PFP_CONTROL = 0x2077 # macro
regCP_DMA_PFP_CONTROL_BASE_IDX = 1 # macro
regCP_DMA_ME_CONTROL = 0x2078 # macro
regCP_DMA_ME_CONTROL_BASE_IDX = 1 # macro
regCP_COHER_BASE_HI = 0x2079 # macro
regCP_COHER_BASE_HI_BASE_IDX = 1 # macro
regCP_COHER_START_DELAY = 0x207b # macro
regCP_COHER_START_DELAY_BASE_IDX = 1 # macro
regCP_COHER_CNTL = 0x207c # macro
regCP_COHER_CNTL_BASE_IDX = 1 # macro
regCP_COHER_SIZE = 0x207d # macro
regCP_COHER_SIZE_BASE_IDX = 1 # macro
regCP_COHER_BASE = 0x207e # macro
regCP_COHER_BASE_BASE_IDX = 1 # macro
regCP_COHER_STATUS = 0x207f # macro
regCP_COHER_STATUS_BASE_IDX = 1 # macro
regCP_DMA_ME_SRC_ADDR = 0x2080 # macro
regCP_DMA_ME_SRC_ADDR_BASE_IDX = 1 # macro
regCP_DMA_ME_SRC_ADDR_HI = 0x2081 # macro
regCP_DMA_ME_SRC_ADDR_HI_BASE_IDX = 1 # macro
regCP_DMA_ME_DST_ADDR = 0x2082 # macro
regCP_DMA_ME_DST_ADDR_BASE_IDX = 1 # macro
regCP_DMA_ME_DST_ADDR_HI = 0x2083 # macro
regCP_DMA_ME_DST_ADDR_HI_BASE_IDX = 1 # macro
regCP_DMA_ME_COMMAND = 0x2084 # macro
regCP_DMA_ME_COMMAND_BASE_IDX = 1 # macro
regCP_DMA_PFP_SRC_ADDR = 0x2085 # macro
regCP_DMA_PFP_SRC_ADDR_BASE_IDX = 1 # macro
regCP_DMA_PFP_SRC_ADDR_HI = 0x2086 # macro
regCP_DMA_PFP_SRC_ADDR_HI_BASE_IDX = 1 # macro
regCP_DMA_PFP_DST_ADDR = 0x2087 # macro
regCP_DMA_PFP_DST_ADDR_BASE_IDX = 1 # macro
regCP_DMA_PFP_DST_ADDR_HI = 0x2088 # macro
regCP_DMA_PFP_DST_ADDR_HI_BASE_IDX = 1 # macro
regCP_DMA_PFP_COMMAND = 0x2089 # macro
regCP_DMA_PFP_COMMAND_BASE_IDX = 1 # macro
regCP_DMA_CNTL = 0x208a # macro
regCP_DMA_CNTL_BASE_IDX = 1 # macro
regCP_DMA_READ_TAGS = 0x208b # macro
regCP_DMA_READ_TAGS_BASE_IDX = 1 # macro
regCP_COHER_SIZE_HI = 0x208c # macro
regCP_COHER_SIZE_HI_BASE_IDX = 1 # macro
regCP_PFP_IB_CONTROL = 0x208d # macro
regCP_PFP_IB_CONTROL_BASE_IDX = 1 # macro
regCP_PFP_LOAD_CONTROL = 0x208e # macro
regCP_PFP_LOAD_CONTROL_BASE_IDX = 1 # macro
regCP_SCRATCH_INDEX = 0x208f # macro
regCP_SCRATCH_INDEX_BASE_IDX = 1 # macro
regCP_SCRATCH_DATA = 0x2090 # macro
regCP_SCRATCH_DATA_BASE_IDX = 1 # macro
regCP_RB_OFFSET = 0x2091 # macro
regCP_RB_OFFSET_BASE_IDX = 1 # macro
regCP_IB1_OFFSET = 0x2092 # macro
regCP_IB1_OFFSET_BASE_IDX = 1 # macro
regCP_IB2_OFFSET = 0x2093 # macro
regCP_IB2_OFFSET_BASE_IDX = 1 # macro
regCP_IB1_PREAMBLE_BEGIN = 0x2094 # macro
regCP_IB1_PREAMBLE_BEGIN_BASE_IDX = 1 # macro
regCP_IB1_PREAMBLE_END = 0x2095 # macro
regCP_IB1_PREAMBLE_END_BASE_IDX = 1 # macro
regCP_IB2_PREAMBLE_BEGIN = 0x2096 # macro
regCP_IB2_PREAMBLE_BEGIN_BASE_IDX = 1 # macro
regCP_IB2_PREAMBLE_END = 0x2097 # macro
regCP_IB2_PREAMBLE_END_BASE_IDX = 1 # macro
regCP_CE_IB1_OFFSET = 0x2098 # macro
regCP_CE_IB1_OFFSET_BASE_IDX = 1 # macro
regCP_CE_IB2_OFFSET = 0x2099 # macro
regCP_CE_IB2_OFFSET_BASE_IDX = 1 # macro
regCP_CE_COUNTER = 0x209a # macro
regCP_CE_COUNTER_BASE_IDX = 1 # macro
regCP_CE_RB_OFFSET = 0x209b # macro
regCP_CE_RB_OFFSET_BASE_IDX = 1 # macro
regCP_CE_INIT_CMD_BUFSZ = 0x20bd # macro
regCP_CE_INIT_CMD_BUFSZ_BASE_IDX = 1 # macro
regCP_CE_IB1_CMD_BUFSZ = 0x20be # macro
regCP_CE_IB1_CMD_BUFSZ_BASE_IDX = 1 # macro
regCP_CE_IB2_CMD_BUFSZ = 0x20bf # macro
regCP_CE_IB2_CMD_BUFSZ_BASE_IDX = 1 # macro
regCP_IB1_CMD_BUFSZ = 0x20c0 # macro
regCP_IB1_CMD_BUFSZ_BASE_IDX = 1 # macro
regCP_IB2_CMD_BUFSZ = 0x20c1 # macro
regCP_IB2_CMD_BUFSZ_BASE_IDX = 1 # macro
regCP_ST_CMD_BUFSZ = 0x20c2 # macro
regCP_ST_CMD_BUFSZ_BASE_IDX = 1 # macro
regCP_CE_INIT_BASE_LO = 0x20c3 # macro
regCP_CE_INIT_BASE_LO_BASE_IDX = 1 # macro
regCP_CE_INIT_BASE_HI = 0x20c4 # macro
regCP_CE_INIT_BASE_HI_BASE_IDX = 1 # macro
regCP_CE_INIT_BUFSZ = 0x20c5 # macro
regCP_CE_INIT_BUFSZ_BASE_IDX = 1 # macro
regCP_CE_IB1_BASE_LO = 0x20c6 # macro
regCP_CE_IB1_BASE_LO_BASE_IDX = 1 # macro
regCP_CE_IB1_BASE_HI = 0x20c7 # macro
regCP_CE_IB1_BASE_HI_BASE_IDX = 1 # macro
regCP_CE_IB1_BUFSZ = 0x20c8 # macro
regCP_CE_IB1_BUFSZ_BASE_IDX = 1 # macro
regCP_CE_IB2_BASE_LO = 0x20c9 # macro
regCP_CE_IB2_BASE_LO_BASE_IDX = 1 # macro
regCP_CE_IB2_BASE_HI = 0x20ca # macro
regCP_CE_IB2_BASE_HI_BASE_IDX = 1 # macro
regCP_CE_IB2_BUFSZ = 0x20cb # macro
regCP_CE_IB2_BUFSZ_BASE_IDX = 1 # macro
regCP_IB1_BASE_LO = 0x20cc # macro
regCP_IB1_BASE_LO_BASE_IDX = 1 # macro
regCP_IB1_BASE_HI = 0x20cd # macro
regCP_IB1_BASE_HI_BASE_IDX = 1 # macro
regCP_IB1_BUFSZ = 0x20ce # macro
regCP_IB1_BUFSZ_BASE_IDX = 1 # macro
regCP_IB2_BASE_LO = 0x20cf # macro
regCP_IB2_BASE_LO_BASE_IDX = 1 # macro
regCP_IB2_BASE_HI = 0x20d0 # macro
regCP_IB2_BASE_HI_BASE_IDX = 1 # macro
regCP_IB2_BUFSZ = 0x20d1 # macro
regCP_IB2_BUFSZ_BASE_IDX = 1 # macro
regCP_ST_BASE_LO = 0x20d2 # macro
regCP_ST_BASE_LO_BASE_IDX = 1 # macro
regCP_ST_BASE_HI = 0x20d3 # macro
regCP_ST_BASE_HI_BASE_IDX = 1 # macro
regCP_ST_BUFSZ = 0x20d4 # macro
regCP_ST_BUFSZ_BASE_IDX = 1 # macro
regCP_EOP_DONE_EVENT_CNTL = 0x20d5 # macro
regCP_EOP_DONE_EVENT_CNTL_BASE_IDX = 1 # macro
regCP_EOP_DONE_DATA_CNTL = 0x20d6 # macro
regCP_EOP_DONE_DATA_CNTL_BASE_IDX = 1 # macro
regCP_EOP_DONE_CNTX_ID = 0x20d7 # macro
regCP_EOP_DONE_CNTX_ID_BASE_IDX = 1 # macro
regCP_PFP_COMPLETION_STATUS = 0x20ec # macro
regCP_PFP_COMPLETION_STATUS_BASE_IDX = 1 # macro
regCP_CE_COMPLETION_STATUS = 0x20ed # macro
regCP_CE_COMPLETION_STATUS_BASE_IDX = 1 # macro
regCP_PRED_NOT_VISIBLE = 0x20ee # macro
regCP_PRED_NOT_VISIBLE_BASE_IDX = 1 # macro
regCP_PFP_METADATA_BASE_ADDR = 0x20f0 # macro
regCP_PFP_METADATA_BASE_ADDR_BASE_IDX = 1 # macro
regCP_PFP_METADATA_BASE_ADDR_HI = 0x20f1 # macro
regCP_PFP_METADATA_BASE_ADDR_HI_BASE_IDX = 1 # macro
regCP_CE_METADATA_BASE_ADDR = 0x20f2 # macro
regCP_CE_METADATA_BASE_ADDR_BASE_IDX = 1 # macro
regCP_CE_METADATA_BASE_ADDR_HI = 0x20f3 # macro
regCP_CE_METADATA_BASE_ADDR_HI_BASE_IDX = 1 # macro
regCP_DRAW_INDX_INDR_ADDR = 0x20f4 # macro
regCP_DRAW_INDX_INDR_ADDR_BASE_IDX = 1 # macro
regCP_DRAW_INDX_INDR_ADDR_HI = 0x20f5 # macro
regCP_DRAW_INDX_INDR_ADDR_HI_BASE_IDX = 1 # macro
regCP_DISPATCH_INDR_ADDR = 0x20f6 # macro
regCP_DISPATCH_INDR_ADDR_BASE_IDX = 1 # macro
regCP_DISPATCH_INDR_ADDR_HI = 0x20f7 # macro
regCP_DISPATCH_INDR_ADDR_HI_BASE_IDX = 1 # macro
regCP_INDEX_BASE_ADDR = 0x20f8 # macro
regCP_INDEX_BASE_ADDR_BASE_IDX = 1 # macro
regCP_INDEX_BASE_ADDR_HI = 0x20f9 # macro
regCP_INDEX_BASE_ADDR_HI_BASE_IDX = 1 # macro
regCP_INDEX_TYPE = 0x20fa # macro
regCP_INDEX_TYPE_BASE_IDX = 1 # macro
regCP_GDS_BKUP_ADDR = 0x20fb # macro
regCP_GDS_BKUP_ADDR_BASE_IDX = 1 # macro
regCP_GDS_BKUP_ADDR_HI = 0x20fc # macro
regCP_GDS_BKUP_ADDR_HI_BASE_IDX = 1 # macro
regCP_SAMPLE_STATUS = 0x20fd # macro
regCP_SAMPLE_STATUS_BASE_IDX = 1 # macro
regCP_ME_COHER_CNTL = 0x20fe # macro
regCP_ME_COHER_CNTL_BASE_IDX = 1 # macro
regCP_ME_COHER_SIZE = 0x20ff # macro
regCP_ME_COHER_SIZE_BASE_IDX = 1 # macro
regCP_ME_COHER_SIZE_HI = 0x2100 # macro
regCP_ME_COHER_SIZE_HI_BASE_IDX = 1 # macro
regCP_ME_COHER_BASE = 0x2101 # macro
regCP_ME_COHER_BASE_BASE_IDX = 1 # macro
regCP_ME_COHER_BASE_HI = 0x2102 # macro
regCP_ME_COHER_BASE_HI_BASE_IDX = 1 # macro
regCP_ME_COHER_STATUS = 0x2103 # macro
regCP_ME_COHER_STATUS_BASE_IDX = 1 # macro
regRLC_GPM_PERF_COUNT_0 = 0x2140 # macro
regRLC_GPM_PERF_COUNT_0_BASE_IDX = 1 # macro
regRLC_GPM_PERF_COUNT_1 = 0x2141 # macro
regRLC_GPM_PERF_COUNT_1_BASE_IDX = 1 # macro
regGRBM_GFX_INDEX = 0x2200 # macro
regGRBM_GFX_INDEX_BASE_IDX = 1 # macro
regVGT_GSVS_RING_SIZE = 0x2241 # macro
regVGT_GSVS_RING_SIZE_BASE_IDX = 1 # macro
regVGT_PRIMITIVE_TYPE = 0x2242 # macro
regVGT_PRIMITIVE_TYPE_BASE_IDX = 1 # macro
regVGT_INDEX_TYPE = 0x2243 # macro
regVGT_INDEX_TYPE_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_FILLED_SIZE_0 = 0x2244 # macro
regVGT_STRMOUT_BUFFER_FILLED_SIZE_0_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_FILLED_SIZE_1 = 0x2245 # macro
regVGT_STRMOUT_BUFFER_FILLED_SIZE_1_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_FILLED_SIZE_2 = 0x2246 # macro
regVGT_STRMOUT_BUFFER_FILLED_SIZE_2_BASE_IDX = 1 # macro
regVGT_STRMOUT_BUFFER_FILLED_SIZE_3 = 0x2247 # macro
regVGT_STRMOUT_BUFFER_FILLED_SIZE_3_BASE_IDX = 1 # macro
regVGT_MAX_VTX_INDX = 0x2248 # macro
regVGT_MAX_VTX_INDX_BASE_IDX = 1 # macro
regVGT_MIN_VTX_INDX = 0x2249 # macro
regVGT_MIN_VTX_INDX_BASE_IDX = 1 # macro
regVGT_INDX_OFFSET = 0x224a # macro
regVGT_INDX_OFFSET_BASE_IDX = 1 # macro
regVGT_MULTI_PRIM_IB_RESET_EN = 0x224b # macro
regVGT_MULTI_PRIM_IB_RESET_EN_BASE_IDX = 1 # macro
regVGT_NUM_INDICES = 0x224c # macro
regVGT_NUM_INDICES_BASE_IDX = 1 # macro
regVGT_NUM_INSTANCES = 0x224d # macro
regVGT_NUM_INSTANCES_BASE_IDX = 1 # macro
regVGT_TF_RING_SIZE = 0x224e # macro
regVGT_TF_RING_SIZE_BASE_IDX = 1 # macro
regVGT_HS_OFFCHIP_PARAM = 0x224f # macro
regVGT_HS_OFFCHIP_PARAM_BASE_IDX = 1 # macro
regVGT_TF_MEMORY_BASE = 0x2250 # macro
regVGT_TF_MEMORY_BASE_BASE_IDX = 1 # macro
regVGT_TF_MEMORY_BASE_HI = 0x2251 # macro
regVGT_TF_MEMORY_BASE_HI_BASE_IDX = 1 # macro
regWD_POS_BUF_BASE = 0x2252 # macro
regWD_POS_BUF_BASE_BASE_IDX = 1 # macro
regWD_POS_BUF_BASE_HI = 0x2253 # macro
regWD_POS_BUF_BASE_HI_BASE_IDX = 1 # macro
regWD_CNTL_SB_BUF_BASE = 0x2254 # macro
regWD_CNTL_SB_BUF_BASE_BASE_IDX = 1 # macro
regWD_CNTL_SB_BUF_BASE_HI = 0x2255 # macro
regWD_CNTL_SB_BUF_BASE_HI_BASE_IDX = 1 # macro
regWD_INDEX_BUF_BASE = 0x2256 # macro
regWD_INDEX_BUF_BASE_BASE_IDX = 1 # macro
regWD_INDEX_BUF_BASE_HI = 0x2257 # macro
regWD_INDEX_BUF_BASE_HI_BASE_IDX = 1 # macro
regIA_MULTI_VGT_PARAM = 0x2258 # macro
regIA_MULTI_VGT_PARAM_BASE_IDX = 1 # macro
regVGT_INSTANCE_BASE_ID = 0x225a # macro
regVGT_INSTANCE_BASE_ID_BASE_IDX = 1 # macro
regPA_SU_LINE_STIPPLE_VALUE = 0x2280 # macro
regPA_SU_LINE_STIPPLE_VALUE_BASE_IDX = 1 # macro
regPA_SC_LINE_STIPPLE_STATE = 0x2281 # macro
regPA_SC_LINE_STIPPLE_STATE_BASE_IDX = 1 # macro
regPA_SC_SCREEN_EXTENT_MIN_0 = 0x2284 # macro
regPA_SC_SCREEN_EXTENT_MIN_0_BASE_IDX = 1 # macro
regPA_SC_SCREEN_EXTENT_MAX_0 = 0x2285 # macro
regPA_SC_SCREEN_EXTENT_MAX_0_BASE_IDX = 1 # macro
regPA_SC_SCREEN_EXTENT_MIN_1 = 0x2286 # macro
regPA_SC_SCREEN_EXTENT_MIN_1_BASE_IDX = 1 # macro
regPA_SC_SCREEN_EXTENT_MAX_1 = 0x228b # macro
regPA_SC_SCREEN_EXTENT_MAX_1_BASE_IDX = 1 # macro
regPA_SC_P3D_TRAP_SCREEN_HV_EN = 0x22a0 # macro
regPA_SC_P3D_TRAP_SCREEN_HV_EN_BASE_IDX = 1 # macro
regPA_SC_P3D_TRAP_SCREEN_H = 0x22a1 # macro
regPA_SC_P3D_TRAP_SCREEN_H_BASE_IDX = 1 # macro
regPA_SC_P3D_TRAP_SCREEN_V = 0x22a2 # macro
regPA_SC_P3D_TRAP_SCREEN_V_BASE_IDX = 1 # macro
regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE = 0x22a3 # macro
regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX = 1 # macro
regPA_SC_P3D_TRAP_SCREEN_COUNT = 0x22a4 # macro
regPA_SC_P3D_TRAP_SCREEN_COUNT_BASE_IDX = 1 # macro
regPA_SC_HP3D_TRAP_SCREEN_HV_EN = 0x22a8 # macro
regPA_SC_HP3D_TRAP_SCREEN_HV_EN_BASE_IDX = 1 # macro
regPA_SC_HP3D_TRAP_SCREEN_H = 0x22a9 # macro
regPA_SC_HP3D_TRAP_SCREEN_H_BASE_IDX = 1 # macro
regPA_SC_HP3D_TRAP_SCREEN_V = 0x22aa # macro
regPA_SC_HP3D_TRAP_SCREEN_V_BASE_IDX = 1 # macro
regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE = 0x22ab # macro
regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX = 1 # macro
regPA_SC_HP3D_TRAP_SCREEN_COUNT = 0x22ac # macro
regPA_SC_HP3D_TRAP_SCREEN_COUNT_BASE_IDX = 1 # macro
regPA_SC_TRAP_SCREEN_HV_EN = 0x22b0 # macro
regPA_SC_TRAP_SCREEN_HV_EN_BASE_IDX = 1 # macro
regPA_SC_TRAP_SCREEN_H = 0x22b1 # macro
regPA_SC_TRAP_SCREEN_H_BASE_IDX = 1 # macro
regPA_SC_TRAP_SCREEN_V = 0x22b2 # macro
regPA_SC_TRAP_SCREEN_V_BASE_IDX = 1 # macro
regPA_SC_TRAP_SCREEN_OCCURRENCE = 0x22b3 # macro
regPA_SC_TRAP_SCREEN_OCCURRENCE_BASE_IDX = 1 # macro
regPA_SC_TRAP_SCREEN_COUNT = 0x22b4 # macro
regPA_SC_TRAP_SCREEN_COUNT_BASE_IDX = 1 # macro
regPA_STATE_STEREO_X = 0x22b5 # macro
regPA_STATE_STEREO_X_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_BASE = 0x2330 # macro
regSQ_THREAD_TRACE_BASE_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_SIZE = 0x2331 # macro
regSQ_THREAD_TRACE_SIZE_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_MASK = 0x2332 # macro
regSQ_THREAD_TRACE_MASK_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_TOKEN_MASK = 0x2333 # macro
regSQ_THREAD_TRACE_TOKEN_MASK_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_PERF_MASK = 0x2334 # macro
regSQ_THREAD_TRACE_PERF_MASK_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_CTRL = 0x2335 # macro
regSQ_THREAD_TRACE_CTRL_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_MODE = 0x2336 # macro
regSQ_THREAD_TRACE_MODE_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_BASE2 = 0x2337 # macro
regSQ_THREAD_TRACE_BASE2_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_TOKEN_MASK2 = 0x2338 # macro
regSQ_THREAD_TRACE_TOKEN_MASK2_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_WPTR = 0x2339 # macro
regSQ_THREAD_TRACE_WPTR_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_STATUS = 0x233a # macro
regSQ_THREAD_TRACE_STATUS_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_HIWATER = 0x233b # macro
regSQ_THREAD_TRACE_HIWATER_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_CNTR = 0x233c # macro
regSQ_THREAD_TRACE_CNTR_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_USERDATA_0 = 0x2340 # macro
regSQ_THREAD_TRACE_USERDATA_0_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_USERDATA_1 = 0x2341 # macro
regSQ_THREAD_TRACE_USERDATA_1_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_USERDATA_2 = 0x2342 # macro
regSQ_THREAD_TRACE_USERDATA_2_BASE_IDX = 1 # macro
regSQ_THREAD_TRACE_USERDATA_3 = 0x2343 # macro
regSQ_THREAD_TRACE_USERDATA_3_BASE_IDX = 1 # macro
regSQC_CACHES = 0x2348 # macro
regSQC_CACHES_BASE_IDX = 1 # macro
regSQC_WRITEBACK = 0x2349 # macro
regSQC_WRITEBACK_BASE_IDX = 1 # macro
regDB_OCCLUSION_COUNT0_LOW = 0x23c0 # macro
regDB_OCCLUSION_COUNT0_LOW_BASE_IDX = 1 # macro
regDB_OCCLUSION_COUNT0_HI = 0x23c1 # macro
regDB_OCCLUSION_COUNT0_HI_BASE_IDX = 1 # macro
regDB_OCCLUSION_COUNT1_LOW = 0x23c2 # macro
regDB_OCCLUSION_COUNT1_LOW_BASE_IDX = 1 # macro
regDB_OCCLUSION_COUNT1_HI = 0x23c3 # macro
regDB_OCCLUSION_COUNT1_HI_BASE_IDX = 1 # macro
regDB_OCCLUSION_COUNT2_LOW = 0x23c4 # macro
regDB_OCCLUSION_COUNT2_LOW_BASE_IDX = 1 # macro
regDB_OCCLUSION_COUNT2_HI = 0x23c5 # macro
regDB_OCCLUSION_COUNT2_HI_BASE_IDX = 1 # macro
regDB_OCCLUSION_COUNT3_LOW = 0x23c6 # macro
regDB_OCCLUSION_COUNT3_LOW_BASE_IDX = 1 # macro
regDB_OCCLUSION_COUNT3_HI = 0x23c7 # macro
regDB_OCCLUSION_COUNT3_HI_BASE_IDX = 1 # macro
regDB_ZPASS_COUNT_LOW = 0x23fe # macro
regDB_ZPASS_COUNT_LOW_BASE_IDX = 1 # macro
regDB_ZPASS_COUNT_HI = 0x23ff # macro
regDB_ZPASS_COUNT_HI_BASE_IDX = 1 # macro
regGDS_RD_ADDR = 0x2400 # macro
regGDS_RD_ADDR_BASE_IDX = 1 # macro
regGDS_RD_DATA = 0x2401 # macro
regGDS_RD_DATA_BASE_IDX = 1 # macro
regGDS_RD_BURST_ADDR = 0x2402 # macro
regGDS_RD_BURST_ADDR_BASE_IDX = 1 # macro
regGDS_RD_BURST_COUNT = 0x2403 # macro
regGDS_RD_BURST_COUNT_BASE_IDX = 1 # macro
regGDS_RD_BURST_DATA = 0x2404 # macro
regGDS_RD_BURST_DATA_BASE_IDX = 1 # macro
regGDS_WR_ADDR = 0x2405 # macro
regGDS_WR_ADDR_BASE_IDX = 1 # macro
regGDS_WR_DATA = 0x2406 # macro
regGDS_WR_DATA_BASE_IDX = 1 # macro
regGDS_WR_BURST_ADDR = 0x2407 # macro
regGDS_WR_BURST_ADDR_BASE_IDX = 1 # macro
regGDS_WR_BURST_DATA = 0x2408 # macro
regGDS_WR_BURST_DATA_BASE_IDX = 1 # macro
regGDS_WRITE_COMPLETE = 0x2409 # macro
regGDS_WRITE_COMPLETE_BASE_IDX = 1 # macro
regGDS_ATOM_CNTL = 0x240a # macro
regGDS_ATOM_CNTL_BASE_IDX = 1 # macro
regGDS_ATOM_COMPLETE = 0x240b # macro
regGDS_ATOM_COMPLETE_BASE_IDX = 1 # macro
regGDS_ATOM_BASE = 0x240c # macro
regGDS_ATOM_BASE_BASE_IDX = 1 # macro
regGDS_ATOM_SIZE = 0x240d # macro
regGDS_ATOM_SIZE_BASE_IDX = 1 # macro
regGDS_ATOM_OFFSET0 = 0x240e # macro
regGDS_ATOM_OFFSET0_BASE_IDX = 1 # macro
regGDS_ATOM_OFFSET1 = 0x240f # macro
regGDS_ATOM_OFFSET1_BASE_IDX = 1 # macro
regGDS_ATOM_DST = 0x2410 # macro
regGDS_ATOM_DST_BASE_IDX = 1 # macro
regGDS_ATOM_OP = 0x2411 # macro
regGDS_ATOM_OP_BASE_IDX = 1 # macro
regGDS_ATOM_SRC0 = 0x2412 # macro
regGDS_ATOM_SRC0_BASE_IDX = 1 # macro
regGDS_ATOM_SRC0_U = 0x2413 # macro
regGDS_ATOM_SRC0_U_BASE_IDX = 1 # macro
regGDS_ATOM_SRC1 = 0x2414 # macro
regGDS_ATOM_SRC1_BASE_IDX = 1 # macro
regGDS_ATOM_SRC1_U = 0x2415 # macro
regGDS_ATOM_SRC1_U_BASE_IDX = 1 # macro
regGDS_ATOM_READ0 = 0x2416 # macro
regGDS_ATOM_READ0_BASE_IDX = 1 # macro
regGDS_ATOM_READ0_U = 0x2417 # macro
regGDS_ATOM_READ0_U_BASE_IDX = 1 # macro
regGDS_ATOM_READ1 = 0x2418 # macro
regGDS_ATOM_READ1_BASE_IDX = 1 # macro
regGDS_ATOM_READ1_U = 0x2419 # macro
regGDS_ATOM_READ1_U_BASE_IDX = 1 # macro
regGDS_GWS_RESOURCE_CNTL = 0x241a # macro
regGDS_GWS_RESOURCE_CNTL_BASE_IDX = 1 # macro
regGDS_GWS_RESOURCE = 0x241b # macro
regGDS_GWS_RESOURCE_BASE_IDX = 1 # macro
regGDS_GWS_RESOURCE_CNT = 0x241c # macro
regGDS_GWS_RESOURCE_CNT_BASE_IDX = 1 # macro
regGDS_OA_CNTL = 0x241d # macro
regGDS_OA_CNTL_BASE_IDX = 1 # macro
regGDS_OA_COUNTER = 0x241e # macro
regGDS_OA_COUNTER_BASE_IDX = 1 # macro
regGDS_OA_ADDRESS = 0x241f # macro
regGDS_OA_ADDRESS_BASE_IDX = 1 # macro
regGDS_OA_INCDEC = 0x2420 # macro
regGDS_OA_INCDEC_BASE_IDX = 1 # macro
regGDS_OA_RING_SIZE = 0x2421 # macro
regGDS_OA_RING_SIZE_BASE_IDX = 1 # macro
regSPI_CONFIG_CNTL = 0x2440 # macro
regSPI_CONFIG_CNTL_BASE_IDX = 1 # macro
regSPI_CONFIG_CNTL_1 = 0x2441 # macro
regSPI_CONFIG_CNTL_1_BASE_IDX = 1 # macro
regSPI_CONFIG_CNTL_2 = 0x2442 # macro
regSPI_CONFIG_CNTL_2_BASE_IDX = 1 # macro
regSPI_WAVE_LIMIT_CNTL = 0x2443 # macro
regSPI_WAVE_LIMIT_CNTL_BASE_IDX = 1 # macro
regGC_CANE_ERR_STATUS = 0x2f4d # macro
regGC_CANE_ERR_STATUS_BASE_IDX = 1 # macro
regGC_CANE_UE_ERR_STATUS_LO = 0x2f4e # macro
regGC_CANE_UE_ERR_STATUS_LO_BASE_IDX = 1 # macro
regGC_CANE_UE_ERR_STATUS_HI = 0x2f4f # macro
regGC_CANE_UE_ERR_STATUS_HI_BASE_IDX = 1 # macro
regGC_CANE_CE_ERR_STATUS_LO = 0x2f50 # macro
regGC_CANE_CE_ERR_STATUS_LO_BASE_IDX = 1 # macro
regGC_CANE_CE_ERR_STATUS_HI = 0x2f51 # macro
regGC_CANE_CE_ERR_STATUS_HI_BASE_IDX = 1 # macro
regCPG_PERFCOUNTER1_LO = 0x3000 # macro
regCPG_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regCPG_PERFCOUNTER1_HI = 0x3001 # macro
regCPG_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regCPG_PERFCOUNTER0_LO = 0x3002 # macro
regCPG_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regCPG_PERFCOUNTER0_HI = 0x3003 # macro
regCPG_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regCPC_PERFCOUNTER1_LO = 0x3004 # macro
regCPC_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regCPC_PERFCOUNTER1_HI = 0x3005 # macro
regCPC_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regCPC_PERFCOUNTER0_LO = 0x3006 # macro
regCPC_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regCPC_PERFCOUNTER0_HI = 0x3007 # macro
regCPC_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regCPF_PERFCOUNTER1_LO = 0x3008 # macro
regCPF_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regCPF_PERFCOUNTER1_HI = 0x3009 # macro
regCPF_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regCPF_PERFCOUNTER0_LO = 0x300a # macro
regCPF_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regCPF_PERFCOUNTER0_HI = 0x300b # macro
regCPF_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regCPF_LATENCY_STATS_DATA = 0x300c # macro
regCPF_LATENCY_STATS_DATA_BASE_IDX = 1 # macro
regCPG_LATENCY_STATS_DATA = 0x300d # macro
regCPG_LATENCY_STATS_DATA_BASE_IDX = 1 # macro
regCPC_LATENCY_STATS_DATA = 0x300e # macro
regCPC_LATENCY_STATS_DATA_BASE_IDX = 1 # macro
regGRBM_PERFCOUNTER0_LO = 0x3040 # macro
regGRBM_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regGRBM_PERFCOUNTER0_HI = 0x3041 # macro
regGRBM_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regGRBM_PERFCOUNTER1_LO = 0x3043 # macro
regGRBM_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regGRBM_PERFCOUNTER1_HI = 0x3044 # macro
regGRBM_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regGRBM_SE0_PERFCOUNTER_LO = 0x3045 # macro
regGRBM_SE0_PERFCOUNTER_LO_BASE_IDX = 1 # macro
regGRBM_SE0_PERFCOUNTER_HI = 0x3046 # macro
regGRBM_SE0_PERFCOUNTER_HI_BASE_IDX = 1 # macro
regGRBM_SE1_PERFCOUNTER_LO = 0x3047 # macro
regGRBM_SE1_PERFCOUNTER_LO_BASE_IDX = 1 # macro
regGRBM_SE1_PERFCOUNTER_HI = 0x3048 # macro
regGRBM_SE1_PERFCOUNTER_HI_BASE_IDX = 1 # macro
regGRBM_SE2_PERFCOUNTER_LO = 0x3049 # macro
regGRBM_SE2_PERFCOUNTER_LO_BASE_IDX = 1 # macro
regGRBM_SE2_PERFCOUNTER_HI = 0x304a # macro
regGRBM_SE2_PERFCOUNTER_HI_BASE_IDX = 1 # macro
regGRBM_SE3_PERFCOUNTER_LO = 0x304b # macro
regGRBM_SE3_PERFCOUNTER_LO_BASE_IDX = 1 # macro
regGRBM_SE3_PERFCOUNTER_HI = 0x304c # macro
regGRBM_SE3_PERFCOUNTER_HI_BASE_IDX = 1 # macro
regWD_PERFCOUNTER0_LO = 0x3080 # macro
regWD_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regWD_PERFCOUNTER0_HI = 0x3081 # macro
regWD_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regWD_PERFCOUNTER1_LO = 0x3082 # macro
regWD_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regWD_PERFCOUNTER1_HI = 0x3083 # macro
regWD_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regWD_PERFCOUNTER2_LO = 0x3084 # macro
regWD_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regWD_PERFCOUNTER2_HI = 0x3085 # macro
regWD_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regWD_PERFCOUNTER3_LO = 0x3086 # macro
regWD_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regWD_PERFCOUNTER3_HI = 0x3087 # macro
regWD_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regIA_PERFCOUNTER0_LO = 0x3088 # macro
regIA_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regIA_PERFCOUNTER0_HI = 0x3089 # macro
regIA_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regIA_PERFCOUNTER1_LO = 0x308a # macro
regIA_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regIA_PERFCOUNTER1_HI = 0x308b # macro
regIA_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regIA_PERFCOUNTER2_LO = 0x308c # macro
regIA_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regIA_PERFCOUNTER2_HI = 0x308d # macro
regIA_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regIA_PERFCOUNTER3_LO = 0x308e # macro
regIA_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regIA_PERFCOUNTER3_HI = 0x308f # macro
regIA_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER0_LO = 0x3090 # macro
regVGT_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER0_HI = 0x3091 # macro
regVGT_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER1_LO = 0x3092 # macro
regVGT_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER1_HI = 0x3093 # macro
regVGT_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER2_LO = 0x3094 # macro
regVGT_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER2_HI = 0x3095 # macro
regVGT_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER3_LO = 0x3096 # macro
regVGT_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER3_HI = 0x3097 # macro
regVGT_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER0_LO = 0x3100 # macro
regPA_SU_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER0_HI = 0x3101 # macro
regPA_SU_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER1_LO = 0x3102 # macro
regPA_SU_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER1_HI = 0x3103 # macro
regPA_SU_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER2_LO = 0x3104 # macro
regPA_SU_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER2_HI = 0x3105 # macro
regPA_SU_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER3_LO = 0x3106 # macro
regPA_SU_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER3_HI = 0x3107 # macro
regPA_SU_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER0_LO = 0x3140 # macro
regPA_SC_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER0_HI = 0x3141 # macro
regPA_SC_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER1_LO = 0x3142 # macro
regPA_SC_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER1_HI = 0x3143 # macro
regPA_SC_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER2_LO = 0x3144 # macro
regPA_SC_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER2_HI = 0x3145 # macro
regPA_SC_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER3_LO = 0x3146 # macro
regPA_SC_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER3_HI = 0x3147 # macro
regPA_SC_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER4_LO = 0x3148 # macro
regPA_SC_PERFCOUNTER4_LO_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER4_HI = 0x3149 # macro
regPA_SC_PERFCOUNTER4_HI_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER5_LO = 0x314a # macro
regPA_SC_PERFCOUNTER5_LO_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER5_HI = 0x314b # macro
regPA_SC_PERFCOUNTER5_HI_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER6_LO = 0x314c # macro
regPA_SC_PERFCOUNTER6_LO_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER6_HI = 0x314d # macro
regPA_SC_PERFCOUNTER6_HI_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER7_LO = 0x314e # macro
regPA_SC_PERFCOUNTER7_LO_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER7_HI = 0x314f # macro
regPA_SC_PERFCOUNTER7_HI_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER0_HI = 0x3180 # macro
regSPI_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER0_LO = 0x3181 # macro
regSPI_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER1_HI = 0x3182 # macro
regSPI_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER1_LO = 0x3183 # macro
regSPI_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER2_HI = 0x3184 # macro
regSPI_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER2_LO = 0x3185 # macro
regSPI_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER3_HI = 0x3186 # macro
regSPI_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER3_LO = 0x3187 # macro
regSPI_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER4_HI = 0x3188 # macro
regSPI_PERFCOUNTER4_HI_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER4_LO = 0x3189 # macro
regSPI_PERFCOUNTER4_LO_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER5_HI = 0x318a # macro
regSPI_PERFCOUNTER5_HI_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER5_LO = 0x318b # macro
regSPI_PERFCOUNTER5_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER0_LO = 0x31c0 # macro
regSQ_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER0_HI = 0x31c1 # macro
regSQ_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER1_LO = 0x31c2 # macro
regSQ_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER1_HI = 0x31c3 # macro
regSQ_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER2_LO = 0x31c4 # macro
regSQ_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER2_HI = 0x31c5 # macro
regSQ_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER3_LO = 0x31c6 # macro
regSQ_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER3_HI = 0x31c7 # macro
regSQ_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER4_LO = 0x31c8 # macro
regSQ_PERFCOUNTER4_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER4_HI = 0x31c9 # macro
regSQ_PERFCOUNTER4_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER5_LO = 0x31ca # macro
regSQ_PERFCOUNTER5_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER5_HI = 0x31cb # macro
regSQ_PERFCOUNTER5_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER6_LO = 0x31cc # macro
regSQ_PERFCOUNTER6_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER6_HI = 0x31cd # macro
regSQ_PERFCOUNTER6_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER7_LO = 0x31ce # macro
regSQ_PERFCOUNTER7_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER7_HI = 0x31cf # macro
regSQ_PERFCOUNTER7_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER8_LO = 0x31d0 # macro
regSQ_PERFCOUNTER8_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER8_HI = 0x31d1 # macro
regSQ_PERFCOUNTER8_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER9_LO = 0x31d2 # macro
regSQ_PERFCOUNTER9_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER9_HI = 0x31d3 # macro
regSQ_PERFCOUNTER9_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER10_LO = 0x31d4 # macro
regSQ_PERFCOUNTER10_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER10_HI = 0x31d5 # macro
regSQ_PERFCOUNTER10_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER11_LO = 0x31d6 # macro
regSQ_PERFCOUNTER11_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER11_HI = 0x31d7 # macro
regSQ_PERFCOUNTER11_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER12_LO = 0x31d8 # macro
regSQ_PERFCOUNTER12_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER12_HI = 0x31d9 # macro
regSQ_PERFCOUNTER12_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER13_LO = 0x31da # macro
regSQ_PERFCOUNTER13_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER13_HI = 0x31db # macro
regSQ_PERFCOUNTER13_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER14_LO = 0x31dc # macro
regSQ_PERFCOUNTER14_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER14_HI = 0x31dd # macro
regSQ_PERFCOUNTER14_HI_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER15_LO = 0x31de # macro
regSQ_PERFCOUNTER15_LO_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER15_HI = 0x31df # macro
regSQ_PERFCOUNTER15_HI_BASE_IDX = 1 # macro
regSX_PERFCOUNTER0_LO = 0x3240 # macro
regSX_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regSX_PERFCOUNTER0_HI = 0x3241 # macro
regSX_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regSX_PERFCOUNTER1_LO = 0x3242 # macro
regSX_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regSX_PERFCOUNTER1_HI = 0x3243 # macro
regSX_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regSX_PERFCOUNTER2_LO = 0x3244 # macro
regSX_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regSX_PERFCOUNTER2_HI = 0x3245 # macro
regSX_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regSX_PERFCOUNTER3_LO = 0x3246 # macro
regSX_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regSX_PERFCOUNTER3_HI = 0x3247 # macro
regSX_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER0_LO = 0x3280 # macro
regGDS_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER0_HI = 0x3281 # macro
regGDS_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER1_LO = 0x3282 # macro
regGDS_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER1_HI = 0x3283 # macro
regGDS_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER2_LO = 0x3284 # macro
regGDS_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER2_HI = 0x3285 # macro
regGDS_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER3_LO = 0x3286 # macro
regGDS_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER3_HI = 0x3287 # macro
regGDS_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regTA_PERFCOUNTER0_LO = 0x32c0 # macro
regTA_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regTA_PERFCOUNTER0_HI = 0x32c1 # macro
regTA_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regTA_PERFCOUNTER1_LO = 0x32c2 # macro
regTA_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regTA_PERFCOUNTER1_HI = 0x32c3 # macro
regTA_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regTD_PERFCOUNTER0_LO = 0x3300 # macro
regTD_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regTD_PERFCOUNTER0_HI = 0x3301 # macro
regTD_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regTD_PERFCOUNTER1_LO = 0x3302 # macro
regTD_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regTD_PERFCOUNTER1_HI = 0x3303 # macro
regTD_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER0_LO = 0x3340 # macro
regTCP_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER0_HI = 0x3341 # macro
regTCP_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER1_LO = 0x3342 # macro
regTCP_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER1_HI = 0x3343 # macro
regTCP_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER2_LO = 0x3344 # macro
regTCP_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER2_HI = 0x3345 # macro
regTCP_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER3_LO = 0x3346 # macro
regTCP_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER3_HI = 0x3347 # macro
regTCP_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER0_LO = 0x3380 # macro
regTCC_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER0_HI = 0x3381 # macro
regTCC_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER1_LO = 0x3382 # macro
regTCC_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER1_HI = 0x3383 # macro
regTCC_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER2_LO = 0x3384 # macro
regTCC_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER2_HI = 0x3385 # macro
regTCC_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER3_LO = 0x3386 # macro
regTCC_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER3_HI = 0x3387 # macro
regTCC_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER0_LO = 0x3390 # macro
regTCA_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER0_HI = 0x3391 # macro
regTCA_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER1_LO = 0x3392 # macro
regTCA_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER1_HI = 0x3393 # macro
regTCA_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER2_LO = 0x3394 # macro
regTCA_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER2_HI = 0x3395 # macro
regTCA_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER3_LO = 0x3396 # macro
regTCA_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER3_HI = 0x3397 # macro
regTCA_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regCB_PERFCOUNTER0_LO = 0x3406 # macro
regCB_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regCB_PERFCOUNTER0_HI = 0x3407 # macro
regCB_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regCB_PERFCOUNTER1_LO = 0x3408 # macro
regCB_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regCB_PERFCOUNTER1_HI = 0x3409 # macro
regCB_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regCB_PERFCOUNTER2_LO = 0x340a # macro
regCB_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regCB_PERFCOUNTER2_HI = 0x340b # macro
regCB_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regCB_PERFCOUNTER3_LO = 0x340c # macro
regCB_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regCB_PERFCOUNTER3_HI = 0x340d # macro
regCB_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regDB_PERFCOUNTER0_LO = 0x3440 # macro
regDB_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regDB_PERFCOUNTER0_HI = 0x3441 # macro
regDB_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regDB_PERFCOUNTER1_LO = 0x3442 # macro
regDB_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regDB_PERFCOUNTER1_HI = 0x3443 # macro
regDB_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regDB_PERFCOUNTER2_LO = 0x3444 # macro
regDB_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regDB_PERFCOUNTER2_HI = 0x3445 # macro
regDB_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regDB_PERFCOUNTER3_LO = 0x3446 # macro
regDB_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regDB_PERFCOUNTER3_HI = 0x3447 # macro
regDB_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regRLC_PERFCOUNTER0_LO = 0x3480 # macro
regRLC_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regRLC_PERFCOUNTER0_HI = 0x3481 # macro
regRLC_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regRLC_PERFCOUNTER1_LO = 0x3482 # macro
regRLC_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regRLC_PERFCOUNTER1_HI = 0x3483 # macro
regRLC_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER0_LO = 0x34c0 # macro
regRMI_PERFCOUNTER0_LO_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER0_HI = 0x34c1 # macro
regRMI_PERFCOUNTER0_HI_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER1_LO = 0x34c2 # macro
regRMI_PERFCOUNTER1_LO_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER1_HI = 0x34c3 # macro
regRMI_PERFCOUNTER1_HI_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER2_LO = 0x34c4 # macro
regRMI_PERFCOUNTER2_LO_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER2_HI = 0x34c5 # macro
regRMI_PERFCOUNTER2_HI_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER3_LO = 0x34c6 # macro
regRMI_PERFCOUNTER3_LO_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER3_HI = 0x34c7 # macro
regRMI_PERFCOUNTER3_HI_BASE_IDX = 1 # macro
regATC_L2_PERFCOUNTER_LO = 0x3500 # macro
regATC_L2_PERFCOUNTER_LO_BASE_IDX = 1 # macro
regATC_L2_PERFCOUNTER_HI = 0x3501 # macro
regATC_L2_PERFCOUNTER_HI_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER_LO = 0x3502 # macro
regMC_VM_L2_PERFCOUNTER_LO_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER_HI = 0x3503 # macro
regMC_VM_L2_PERFCOUNTER_HI_BASE_IDX = 1 # macro
regL2TLB_PERFCOUNTER_LO = 0x3512 # macro
regL2TLB_PERFCOUNTER_LO_BASE_IDX = 1 # macro
regL2TLB_PERFCOUNTER_HI = 0x3513 # macro
regL2TLB_PERFCOUNTER_HI_BASE_IDX = 1 # macro
regCPG_PERFCOUNTER1_SELECT = 0x3800 # macro
regCPG_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regCPG_PERFCOUNTER0_SELECT1 = 0x3801 # macro
regCPG_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regCPG_PERFCOUNTER0_SELECT = 0x3802 # macro
regCPG_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regCPC_PERFCOUNTER1_SELECT = 0x3803 # macro
regCPC_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regCPC_PERFCOUNTER0_SELECT1 = 0x3804 # macro
regCPC_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regCPF_PERFCOUNTER1_SELECT = 0x3805 # macro
regCPF_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regCPF_PERFCOUNTER0_SELECT1 = 0x3806 # macro
regCPF_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regCPF_PERFCOUNTER0_SELECT = 0x3807 # macro
regCPF_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regCP_PERFMON_CNTL = 0x3808 # macro
regCP_PERFMON_CNTL_BASE_IDX = 1 # macro
regCPC_PERFCOUNTER0_SELECT = 0x3809 # macro
regCPC_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regCPF_TC_PERF_COUNTER_WINDOW_SELECT = 0x380a # macro
regCPF_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX = 1 # macro
regCPG_TC_PERF_COUNTER_WINDOW_SELECT = 0x380b # macro
regCPG_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX = 1 # macro
regCPF_LATENCY_STATS_SELECT = 0x380c # macro
regCPF_LATENCY_STATS_SELECT_BASE_IDX = 1 # macro
regCPG_LATENCY_STATS_SELECT = 0x380d # macro
regCPG_LATENCY_STATS_SELECT_BASE_IDX = 1 # macro
regCPC_LATENCY_STATS_SELECT = 0x380e # macro
regCPC_LATENCY_STATS_SELECT_BASE_IDX = 1 # macro
regCP_DRAW_OBJECT = 0x3810 # macro
regCP_DRAW_OBJECT_BASE_IDX = 1 # macro
regCP_DRAW_OBJECT_COUNTER = 0x3811 # macro
regCP_DRAW_OBJECT_COUNTER_BASE_IDX = 1 # macro
regCP_DRAW_WINDOW_MASK_HI = 0x3812 # macro
regCP_DRAW_WINDOW_MASK_HI_BASE_IDX = 1 # macro
regCP_DRAW_WINDOW_HI = 0x3813 # macro
regCP_DRAW_WINDOW_HI_BASE_IDX = 1 # macro
regCP_DRAW_WINDOW_LO = 0x3814 # macro
regCP_DRAW_WINDOW_LO_BASE_IDX = 1 # macro
regCP_DRAW_WINDOW_CNTL = 0x3815 # macro
regCP_DRAW_WINDOW_CNTL_BASE_IDX = 1 # macro
regGRBM_PERFCOUNTER0_SELECT = 0x3840 # macro
regGRBM_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regGRBM_PERFCOUNTER1_SELECT = 0x3841 # macro
regGRBM_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regGRBM_SE0_PERFCOUNTER_SELECT = 0x3842 # macro
regGRBM_SE0_PERFCOUNTER_SELECT_BASE_IDX = 1 # macro
regGRBM_SE1_PERFCOUNTER_SELECT = 0x3843 # macro
regGRBM_SE1_PERFCOUNTER_SELECT_BASE_IDX = 1 # macro
regGRBM_SE2_PERFCOUNTER_SELECT = 0x3844 # macro
regGRBM_SE2_PERFCOUNTER_SELECT_BASE_IDX = 1 # macro
regGRBM_SE3_PERFCOUNTER_SELECT = 0x3845 # macro
regGRBM_SE3_PERFCOUNTER_SELECT_BASE_IDX = 1 # macro
regWD_PERFCOUNTER0_SELECT = 0x3880 # macro
regWD_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regWD_PERFCOUNTER1_SELECT = 0x3881 # macro
regWD_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regWD_PERFCOUNTER2_SELECT = 0x3882 # macro
regWD_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regWD_PERFCOUNTER3_SELECT = 0x3883 # macro
regWD_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regIA_PERFCOUNTER0_SELECT = 0x3884 # macro
regIA_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regIA_PERFCOUNTER1_SELECT = 0x3885 # macro
regIA_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regIA_PERFCOUNTER2_SELECT = 0x3886 # macro
regIA_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regIA_PERFCOUNTER3_SELECT = 0x3887 # macro
regIA_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regIA_PERFCOUNTER0_SELECT1 = 0x3888 # macro
regIA_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER0_SELECT = 0x388c # macro
regVGT_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER1_SELECT = 0x388d # macro
regVGT_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER2_SELECT = 0x388e # macro
regVGT_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER3_SELECT = 0x388f # macro
regVGT_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER0_SELECT1 = 0x3890 # macro
regVGT_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER1_SELECT1 = 0x3891 # macro
regVGT_PERFCOUNTER1_SELECT1_BASE_IDX = 1 # macro
regVGT_PERFCOUNTER_SEID_MASK = 0x3894 # macro
regVGT_PERFCOUNTER_SEID_MASK_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER0_SELECT = 0x3900 # macro
regPA_SU_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER0_SELECT1 = 0x3901 # macro
regPA_SU_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER1_SELECT = 0x3902 # macro
regPA_SU_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER1_SELECT1 = 0x3903 # macro
regPA_SU_PERFCOUNTER1_SELECT1_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER2_SELECT = 0x3904 # macro
regPA_SU_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regPA_SU_PERFCOUNTER3_SELECT = 0x3905 # macro
regPA_SU_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER0_SELECT = 0x3940 # macro
regPA_SC_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER0_SELECT1 = 0x3941 # macro
regPA_SC_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER1_SELECT = 0x3942 # macro
regPA_SC_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER2_SELECT = 0x3943 # macro
regPA_SC_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER3_SELECT = 0x3944 # macro
regPA_SC_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER4_SELECT = 0x3945 # macro
regPA_SC_PERFCOUNTER4_SELECT_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER5_SELECT = 0x3946 # macro
regPA_SC_PERFCOUNTER5_SELECT_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER6_SELECT = 0x3947 # macro
regPA_SC_PERFCOUNTER6_SELECT_BASE_IDX = 1 # macro
regPA_SC_PERFCOUNTER7_SELECT = 0x3948 # macro
regPA_SC_PERFCOUNTER7_SELECT_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER0_SELECT = 0x3980 # macro
regSPI_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER1_SELECT = 0x3981 # macro
regSPI_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER2_SELECT = 0x3982 # macro
regSPI_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER3_SELECT = 0x3983 # macro
regSPI_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER0_SELECT1 = 0x3984 # macro
regSPI_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER1_SELECT1 = 0x3985 # macro
regSPI_PERFCOUNTER1_SELECT1_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER2_SELECT1 = 0x3986 # macro
regSPI_PERFCOUNTER2_SELECT1_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER3_SELECT1 = 0x3987 # macro
regSPI_PERFCOUNTER3_SELECT1_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER4_SELECT = 0x3988 # macro
regSPI_PERFCOUNTER4_SELECT_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER5_SELECT = 0x3989 # macro
regSPI_PERFCOUNTER5_SELECT_BASE_IDX = 1 # macro
regSPI_PERFCOUNTER_BINS = 0x398a # macro
regSPI_PERFCOUNTER_BINS_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER0_SELECT = 0x39c0 # macro
regSQ_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER1_SELECT = 0x39c1 # macro
regSQ_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER2_SELECT = 0x39c2 # macro
regSQ_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER3_SELECT = 0x39c3 # macro
regSQ_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER4_SELECT = 0x39c4 # macro
regSQ_PERFCOUNTER4_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER5_SELECT = 0x39c5 # macro
regSQ_PERFCOUNTER5_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER6_SELECT = 0x39c6 # macro
regSQ_PERFCOUNTER6_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER7_SELECT = 0x39c7 # macro
regSQ_PERFCOUNTER7_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER8_SELECT = 0x39c8 # macro
regSQ_PERFCOUNTER8_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER9_SELECT = 0x39c9 # macro
regSQ_PERFCOUNTER9_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER10_SELECT = 0x39ca # macro
regSQ_PERFCOUNTER10_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER11_SELECT = 0x39cb # macro
regSQ_PERFCOUNTER11_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER12_SELECT = 0x39cc # macro
regSQ_PERFCOUNTER12_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER13_SELECT = 0x39cd # macro
regSQ_PERFCOUNTER13_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER14_SELECT = 0x39ce # macro
regSQ_PERFCOUNTER14_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER15_SELECT = 0x39cf # macro
regSQ_PERFCOUNTER15_SELECT_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER_CTRL = 0x39e0 # macro
regSQ_PERFCOUNTER_CTRL_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER_MASK = 0x39e1 # macro
regSQ_PERFCOUNTER_MASK_BASE_IDX = 1 # macro
regSQ_PERFCOUNTER_CTRL2 = 0x39e2 # macro
regSQ_PERFCOUNTER_CTRL2_BASE_IDX = 1 # macro
regSX_PERFCOUNTER0_SELECT = 0x3a40 # macro
regSX_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regSX_PERFCOUNTER1_SELECT = 0x3a41 # macro
regSX_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regSX_PERFCOUNTER2_SELECT = 0x3a42 # macro
regSX_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regSX_PERFCOUNTER3_SELECT = 0x3a43 # macro
regSX_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regSX_PERFCOUNTER0_SELECT1 = 0x3a44 # macro
regSX_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regSX_PERFCOUNTER1_SELECT1 = 0x3a45 # macro
regSX_PERFCOUNTER1_SELECT1_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER0_SELECT = 0x3a80 # macro
regGDS_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER1_SELECT = 0x3a81 # macro
regGDS_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER2_SELECT = 0x3a82 # macro
regGDS_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER3_SELECT = 0x3a83 # macro
regGDS_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regGDS_PERFCOUNTER0_SELECT1 = 0x3a84 # macro
regGDS_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regTA_PERFCOUNTER0_SELECT = 0x3ac0 # macro
regTA_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regTA_PERFCOUNTER0_SELECT1 = 0x3ac1 # macro
regTA_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regTA_PERFCOUNTER1_SELECT = 0x3ac2 # macro
regTA_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regTD_PERFCOUNTER0_SELECT = 0x3b00 # macro
regTD_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regTD_PERFCOUNTER0_SELECT1 = 0x3b01 # macro
regTD_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regTD_PERFCOUNTER1_SELECT = 0x3b02 # macro
regTD_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER0_SELECT = 0x3b40 # macro
regTCP_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER0_SELECT1 = 0x3b41 # macro
regTCP_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER1_SELECT = 0x3b42 # macro
regTCP_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER1_SELECT1 = 0x3b43 # macro
regTCP_PERFCOUNTER1_SELECT1_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER2_SELECT = 0x3b44 # macro
regTCP_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regTCP_PERFCOUNTER3_SELECT = 0x3b45 # macro
regTCP_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER0_SELECT = 0x3b80 # macro
regTCC_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER0_SELECT1 = 0x3b81 # macro
regTCC_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER1_SELECT = 0x3b82 # macro
regTCC_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER1_SELECT1 = 0x3b83 # macro
regTCC_PERFCOUNTER1_SELECT1_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER2_SELECT = 0x3b84 # macro
regTCC_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regTCC_PERFCOUNTER3_SELECT = 0x3b85 # macro
regTCC_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER0_SELECT = 0x3b90 # macro
regTCA_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER0_SELECT1 = 0x3b91 # macro
regTCA_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER1_SELECT = 0x3b92 # macro
regTCA_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER1_SELECT1 = 0x3b93 # macro
regTCA_PERFCOUNTER1_SELECT1_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER2_SELECT = 0x3b94 # macro
regTCA_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regTCA_PERFCOUNTER3_SELECT = 0x3b95 # macro
regTCA_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regCB_PERFCOUNTER_FILTER = 0x3c00 # macro
regCB_PERFCOUNTER_FILTER_BASE_IDX = 1 # macro
regCB_PERFCOUNTER0_SELECT = 0x3c01 # macro
regCB_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regCB_PERFCOUNTER0_SELECT1 = 0x3c02 # macro
regCB_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regCB_PERFCOUNTER1_SELECT = 0x3c03 # macro
regCB_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regCB_PERFCOUNTER2_SELECT = 0x3c04 # macro
regCB_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regCB_PERFCOUNTER3_SELECT = 0x3c05 # macro
regCB_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regDB_PERFCOUNTER0_SELECT = 0x3c40 # macro
regDB_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regDB_PERFCOUNTER0_SELECT1 = 0x3c41 # macro
regDB_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regDB_PERFCOUNTER1_SELECT = 0x3c42 # macro
regDB_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regDB_PERFCOUNTER1_SELECT1 = 0x3c43 # macro
regDB_PERFCOUNTER1_SELECT1_BASE_IDX = 1 # macro
regDB_PERFCOUNTER2_SELECT = 0x3c44 # macro
regDB_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regDB_PERFCOUNTER3_SELECT = 0x3c46 # macro
regDB_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regRLC_SPM_PERFMON_CNTL = 0x3c80 # macro
regRLC_SPM_PERFMON_CNTL_BASE_IDX = 1 # macro
regRLC_SPM_PERFMON_RING_BASE_LO = 0x3c81 # macro
regRLC_SPM_PERFMON_RING_BASE_LO_BASE_IDX = 1 # macro
regRLC_SPM_PERFMON_RING_BASE_HI = 0x3c82 # macro
regRLC_SPM_PERFMON_RING_BASE_HI_BASE_IDX = 1 # macro
regRLC_SPM_PERFMON_RING_SIZE = 0x3c83 # macro
regRLC_SPM_PERFMON_RING_SIZE_BASE_IDX = 1 # macro
regRLC_SPM_PERFMON_SEGMENT_SIZE = 0x3c84 # macro
regRLC_SPM_PERFMON_SEGMENT_SIZE_BASE_IDX = 1 # macro
regRLC_SPM_SE_MUXSEL_ADDR = 0x3c85 # macro
regRLC_SPM_SE_MUXSEL_ADDR_BASE_IDX = 1 # macro
regRLC_SPM_SE_MUXSEL_DATA = 0x3c86 # macro
regRLC_SPM_SE_MUXSEL_DATA_BASE_IDX = 1 # macro
regRLC_SPM_CPG_PERFMON_SAMPLE_DELAY = 0x3c87 # macro
regRLC_SPM_CPG_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_CPC_PERFMON_SAMPLE_DELAY = 0x3c88 # macro
regRLC_SPM_CPC_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_CPF_PERFMON_SAMPLE_DELAY = 0x3c89 # macro
regRLC_SPM_CPF_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_CB_PERFMON_SAMPLE_DELAY = 0x3c8a # macro
regRLC_SPM_CB_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_DB_PERFMON_SAMPLE_DELAY = 0x3c8b # macro
regRLC_SPM_DB_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_PA_PERFMON_SAMPLE_DELAY = 0x3c8c # macro
regRLC_SPM_PA_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_GDS_PERFMON_SAMPLE_DELAY = 0x3c8d # macro
regRLC_SPM_GDS_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_IA_PERFMON_SAMPLE_DELAY = 0x3c8e # macro
regRLC_SPM_IA_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_SC_PERFMON_SAMPLE_DELAY = 0x3c90 # macro
regRLC_SPM_SC_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_TCC_PERFMON_SAMPLE_DELAY = 0x3c91 # macro
regRLC_SPM_TCC_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_TCA_PERFMON_SAMPLE_DELAY = 0x3c92 # macro
regRLC_SPM_TCA_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_TCP_PERFMON_SAMPLE_DELAY = 0x3c93 # macro
regRLC_SPM_TCP_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_TA_PERFMON_SAMPLE_DELAY = 0x3c94 # macro
regRLC_SPM_TA_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_TD_PERFMON_SAMPLE_DELAY = 0x3c95 # macro
regRLC_SPM_TD_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_VGT_PERFMON_SAMPLE_DELAY = 0x3c96 # macro
regRLC_SPM_VGT_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_SPI_PERFMON_SAMPLE_DELAY = 0x3c97 # macro
regRLC_SPM_SPI_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_SQG_PERFMON_SAMPLE_DELAY = 0x3c98 # macro
regRLC_SPM_SQG_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_SX_PERFMON_SAMPLE_DELAY = 0x3c9a # macro
regRLC_SPM_SX_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_GLOBAL_MUXSEL_ADDR = 0x3c9b # macro
regRLC_SPM_GLOBAL_MUXSEL_ADDR_BASE_IDX = 1 # macro
regRLC_SPM_GLOBAL_MUXSEL_DATA = 0x3c9c # macro
regRLC_SPM_GLOBAL_MUXSEL_DATA_BASE_IDX = 1 # macro
regRLC_SPM_RING_RDPTR = 0x3c9d # macro
regRLC_SPM_RING_RDPTR_BASE_IDX = 1 # macro
regRLC_SPM_SEGMENT_THRESHOLD = 0x3c9e # macro
regRLC_SPM_SEGMENT_THRESHOLD_BASE_IDX = 1 # macro
regRLC_SPM_RMI_PERFMON_SAMPLE_DELAY = 0x3ca3 # macro
regRLC_SPM_RMI_PERFMON_SAMPLE_DELAY_BASE_IDX = 1 # macro
regRLC_SPM_PERFMON_SAMPLE_DELAY_MAX = 0x3ca4 # macro
regRLC_SPM_PERFMON_SAMPLE_DELAY_MAX_BASE_IDX = 1 # macro
regRLC_PERFMON_CNTL = 0x3cc0 # macro
regRLC_PERFMON_CNTL_BASE_IDX = 1 # macro
regRLC_PERFCOUNTER0_SELECT = 0x3cc1 # macro
regRLC_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regRLC_PERFCOUNTER1_SELECT = 0x3cc2 # macro
regRLC_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regRLC_GPU_IOV_PERF_CNT_CNTL = 0x3cc3 # macro
regRLC_GPU_IOV_PERF_CNT_CNTL_BASE_IDX = 1 # macro
regRLC_GPU_IOV_PERF_CNT_WR_ADDR = 0x3cc4 # macro
regRLC_GPU_IOV_PERF_CNT_WR_ADDR_BASE_IDX = 1 # macro
regRLC_GPU_IOV_PERF_CNT_WR_DATA = 0x3cc5 # macro
regRLC_GPU_IOV_PERF_CNT_WR_DATA_BASE_IDX = 1 # macro
regRLC_GPU_IOV_PERF_CNT_RD_ADDR = 0x3cc6 # macro
regRLC_GPU_IOV_PERF_CNT_RD_ADDR_BASE_IDX = 1 # macro
regRLC_GPU_IOV_PERF_CNT_RD_DATA = 0x3cc7 # macro
regRLC_GPU_IOV_PERF_CNT_RD_DATA_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER0_SELECT = 0x3d00 # macro
regRMI_PERFCOUNTER0_SELECT_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER0_SELECT1 = 0x3d01 # macro
regRMI_PERFCOUNTER0_SELECT1_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER1_SELECT = 0x3d02 # macro
regRMI_PERFCOUNTER1_SELECT_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER2_SELECT = 0x3d03 # macro
regRMI_PERFCOUNTER2_SELECT_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER2_SELECT1 = 0x3d04 # macro
regRMI_PERFCOUNTER2_SELECT1_BASE_IDX = 1 # macro
regRMI_PERFCOUNTER3_SELECT = 0x3d05 # macro
regRMI_PERFCOUNTER3_SELECT_BASE_IDX = 1 # macro
regRMI_PERF_COUNTER_CNTL = 0x3d06 # macro
regRMI_PERF_COUNTER_CNTL_BASE_IDX = 1 # macro
regATC_L2_PERFCOUNTER0_CFG = 0x3d40 # macro
regATC_L2_PERFCOUNTER0_CFG_BASE_IDX = 1 # macro
regATC_L2_PERFCOUNTER1_CFG = 0x3d41 # macro
regATC_L2_PERFCOUNTER1_CFG_BASE_IDX = 1 # macro
regATC_L2_PERFCOUNTER_RSLT_CNTL = 0x3d42 # macro
regATC_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER0_CFG = 0x3d46 # macro
regMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER1_CFG = 0x3d47 # macro
regMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER2_CFG = 0x3d48 # macro
regMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER3_CFG = 0x3d49 # macro
regMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER4_CFG = 0x3d4a # macro
regMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER5_CFG = 0x3d4b # macro
regMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER6_CFG = 0x3d4c # macro
regMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER7_CFG = 0x3d4d # macro
regMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX = 1 # macro
regMC_VM_L2_PERFCOUNTER_RSLT_CNTL = 0x3d56 # macro
regMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX = 1 # macro
regL2TLB_PERFCOUNTER0_CFG = 0x3d5e # macro
regL2TLB_PERFCOUNTER0_CFG_BASE_IDX = 1 # macro
regL2TLB_PERFCOUNTER1_CFG = 0x3d5f # macro
regL2TLB_PERFCOUNTER1_CFG_BASE_IDX = 1 # macro
regL2TLB_PERFCOUNTER2_CFG = 0x3d60 # macro
regL2TLB_PERFCOUNTER2_CFG_BASE_IDX = 1 # macro
regL2TLB_PERFCOUNTER3_CFG = 0x3d61 # macro
regL2TLB_PERFCOUNTER3_CFG_BASE_IDX = 1 # macro
regL2TLB_PERFCOUNTER_RSLT_CNTL = 0x3d62 # macro
regL2TLB_PERFCOUNTER_RSLT_CNTL_BASE_IDX = 1 # macro
regGDFLL_EDC_HYSTERESIS_CNTL = 0x481b # macro
regGDFLL_EDC_HYSTERESIS_CNTL_BASE_IDX = 1 # macro
regGDFLL_EDC_HYSTERESIS_STAT = 0x481c # macro
regGDFLL_EDC_HYSTERESIS_STAT_BASE_IDX = 1 # macro
regRLC_CNTL = 0x4c00 # macro
regRLC_CNTL_BASE_IDX = 1 # macro
regRLC_CGCG_CGLS_CTRL_2 = 0x4c03 # macro
regRLC_CGCG_CGLS_CTRL_2_BASE_IDX = 1 # macro
regRLC_STAT = 0x4c04 # macro
regRLC_STAT_BASE_IDX = 1 # macro
regRLC_SAFE_MODE = 0x4c05 # macro
regRLC_SAFE_MODE_BASE_IDX = 1 # macro
regRLC_MEM_SLP_CNTL = 0x4c06 # macro
regRLC_MEM_SLP_CNTL_BASE_IDX = 1 # macro
regSMU_RLC_RESPONSE = 0x4c07 # macro
regSMU_RLC_RESPONSE_BASE_IDX = 1 # macro
regRLC_RLCV_SAFE_MODE = 0x4c08 # macro
regRLC_RLCV_SAFE_MODE_BASE_IDX = 1 # macro
regRLC_SMU_SAFE_MODE = 0x4c09 # macro
regRLC_SMU_SAFE_MODE_BASE_IDX = 1 # macro
regRLC_RLCV_COMMAND = 0x4c0a # macro
regRLC_RLCV_COMMAND_BASE_IDX = 1 # macro
regRLC_REFCLOCK_TIMESTAMP_LSB = 0x4c0c # macro
regRLC_REFCLOCK_TIMESTAMP_LSB_BASE_IDX = 1 # macro
regRLC_REFCLOCK_TIMESTAMP_MSB = 0x4c0d # macro
regRLC_REFCLOCK_TIMESTAMP_MSB_BASE_IDX = 1 # macro
regRLC_GPM_TIMER_INT_0 = 0x4c0e # macro
regRLC_GPM_TIMER_INT_0_BASE_IDX = 1 # macro
regRLC_GPM_TIMER_INT_1 = 0x4c0f # macro
regRLC_GPM_TIMER_INT_1_BASE_IDX = 1 # macro
regRLC_GPM_TIMER_INT_2 = 0x4c10 # macro
regRLC_GPM_TIMER_INT_2_BASE_IDX = 1 # macro
regRLC_GPM_TIMER_CTRL = 0x4c11 # macro
regRLC_GPM_TIMER_CTRL_BASE_IDX = 1 # macro
regRLC_LB_CNTR_MAX = 0x4c12 # macro
regRLC_LB_CNTR_MAX_BASE_IDX = 1 # macro
regRLC_GPM_TIMER_STAT = 0x4c13 # macro
regRLC_GPM_TIMER_STAT_BASE_IDX = 1 # macro
regRLC_GPM_TIMER_INT_3 = 0x4c15 # macro
regRLC_GPM_TIMER_INT_3_BASE_IDX = 1 # macro
regRLC_SERDES_WR_NONCU_MASTER_MASK_1 = 0x4c16 # macro
regRLC_SERDES_WR_NONCU_MASTER_MASK_1_BASE_IDX = 1 # macro
regRLC_SERDES_NONCU_MASTER_BUSY_1 = 0x4c17 # macro
regRLC_SERDES_NONCU_MASTER_BUSY_1_BASE_IDX = 1 # macro
regRLC_INT_STAT = 0x4c18 # macro
regRLC_INT_STAT_BASE_IDX = 1 # macro
regRLC_LB_CNTL = 0x4c19 # macro
regRLC_LB_CNTL_BASE_IDX = 1 # macro
regRLC_MGCG_CTRL = 0x4c1a # macro
regRLC_MGCG_CTRL_BASE_IDX = 1 # macro
regRLC_LB_CNTR_INIT = 0x4c1b # macro
regRLC_LB_CNTR_INIT_BASE_IDX = 1 # macro
regRLC_LOAD_BALANCE_CNTR = 0x4c1c # macro
regRLC_LOAD_BALANCE_CNTR_BASE_IDX = 1 # macro
regRLC_JUMP_TABLE_RESTORE = 0x4c1e # macro
regRLC_JUMP_TABLE_RESTORE_BASE_IDX = 1 # macro
regRLC_PG_DELAY_2 = 0x4c1f # macro
regRLC_PG_DELAY_2_BASE_IDX = 1 # macro
regRLC_GPU_CLOCK_COUNT_LSB = 0x4c24 # macro
regRLC_GPU_CLOCK_COUNT_LSB_BASE_IDX = 1 # macro
regRLC_GPU_CLOCK_COUNT_MSB = 0x4c25 # macro
regRLC_GPU_CLOCK_COUNT_MSB_BASE_IDX = 1 # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT = 0x4c26 # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT_BASE_IDX = 1 # macro
regRLC_UCODE_CNTL = 0x4c27 # macro
regRLC_UCODE_CNTL_BASE_IDX = 1 # macro
regRLC_GPM_THREAD_RESET = 0x4c28 # macro
regRLC_GPM_THREAD_RESET_BASE_IDX = 1 # macro
regRLC_GPM_CP_DMA_COMPLETE_T0 = 0x4c29 # macro
regRLC_GPM_CP_DMA_COMPLETE_T0_BASE_IDX = 1 # macro
regRLC_GPM_CP_DMA_COMPLETE_T1 = 0x4c2a # macro
regRLC_GPM_CP_DMA_COMPLETE_T1_BASE_IDX = 1 # macro
regRLC_FIREWALL_VIOLATION = 0x4c2b # macro
regRLC_FIREWALL_VIOLATION_BASE_IDX = 1 # macro
regRLC_CLK_COUNT_GFXCLK_LSB = 0x4c30 # macro
regRLC_CLK_COUNT_GFXCLK_LSB_BASE_IDX = 1 # macro
regRLC_CLK_COUNT_GFXCLK_MSB = 0x4c31 # macro
regRLC_CLK_COUNT_GFXCLK_MSB_BASE_IDX = 1 # macro
regRLC_CLK_COUNT_REFCLK_LSB = 0x4c32 # macro
regRLC_CLK_COUNT_REFCLK_LSB_BASE_IDX = 1 # macro
regRLC_CLK_COUNT_REFCLK_MSB = 0x4c33 # macro
regRLC_CLK_COUNT_REFCLK_MSB_BASE_IDX = 1 # macro
regRLC_CLK_COUNT_CTRL = 0x4c34 # macro
regRLC_CLK_COUNT_CTRL_BASE_IDX = 1 # macro
regRLC_CLK_COUNT_STAT = 0x4c35 # macro
regRLC_CLK_COUNT_STAT_BASE_IDX = 1 # macro
regRLC_GPM_STAT = 0x4c40 # macro
regRLC_GPM_STAT_BASE_IDX = 1 # macro
regRLC_GPU_CLOCK_32_RES_SEL = 0x4c41 # macro
regRLC_GPU_CLOCK_32_RES_SEL_BASE_IDX = 1 # macro
regRLC_GPU_CLOCK_32 = 0x4c42 # macro
regRLC_GPU_CLOCK_32_BASE_IDX = 1 # macro
regRLC_PG_CNTL = 0x4c43 # macro
regRLC_PG_CNTL_BASE_IDX = 1 # macro
regRLC_GPM_THREAD_PRIORITY = 0x4c44 # macro
regRLC_GPM_THREAD_PRIORITY_BASE_IDX = 1 # macro
regRLC_GPM_THREAD_ENABLE = 0x4c45 # macro
regRLC_GPM_THREAD_ENABLE_BASE_IDX = 1 # macro
regRLC_CGTT_MGCG_OVERRIDE = 0x4c48 # macro
regRLC_CGTT_MGCG_OVERRIDE_BASE_IDX = 1 # macro
regRLC_CGCG_CGLS_CTRL = 0x4c49 # macro
regRLC_CGCG_CGLS_CTRL_BASE_IDX = 1 # macro
regRLC_CGCG_RAMP_CTRL = 0x4c4a # macro
regRLC_CGCG_RAMP_CTRL_BASE_IDX = 1 # macro
regRLC_DYN_PG_STATUS = 0x4c4b # macro
regRLC_DYN_PG_STATUS_BASE_IDX = 1 # macro
regRLC_DYN_PG_REQUEST = 0x4c4c # macro
regRLC_DYN_PG_REQUEST_BASE_IDX = 1 # macro
regRLC_PG_DELAY = 0x4c4d # macro
regRLC_PG_DELAY_BASE_IDX = 1 # macro
regRLC_CU_STATUS = 0x4c4e # macro
regRLC_CU_STATUS_BASE_IDX = 1 # macro
regRLC_LB_INIT_CU_MASK = 0x4c4f # macro
regRLC_LB_INIT_CU_MASK_BASE_IDX = 1 # macro
regRLC_LB_ALWAYS_ACTIVE_CU_MASK = 0x4c50 # macro
regRLC_LB_ALWAYS_ACTIVE_CU_MASK_BASE_IDX = 1 # macro
regRLC_LB_PARAMS = 0x4c51 # macro
regRLC_LB_PARAMS_BASE_IDX = 1 # macro
regRLC_THREAD1_DELAY = 0x4c52 # macro
regRLC_THREAD1_DELAY_BASE_IDX = 1 # macro
regRLC_PG_ALWAYS_ON_CU_MASK = 0x4c53 # macro
regRLC_PG_ALWAYS_ON_CU_MASK_BASE_IDX = 1 # macro
regRLC_MAX_PG_CU = 0x4c54 # macro
regRLC_MAX_PG_CU_BASE_IDX = 1 # macro
regRLC_AUTO_PG_CTRL = 0x4c55 # macro
regRLC_AUTO_PG_CTRL_BASE_IDX = 1 # macro
regRLC_SMU_GRBM_REG_SAVE_CTRL = 0x4c56 # macro
regRLC_SMU_GRBM_REG_SAVE_CTRL_BASE_IDX = 1 # macro
regRLC_SERDES_RD_PENDING = 0x4c58 # macro
regRLC_SERDES_RD_PENDING_BASE_IDX = 1 # macro
regRLC_SERDES_RD_MASTER_INDEX = 0x4c59 # macro
regRLC_SERDES_RD_MASTER_INDEX_BASE_IDX = 1 # macro
regRLC_SERDES_RD_DATA_0 = 0x4c5a # macro
regRLC_SERDES_RD_DATA_0_BASE_IDX = 1 # macro
regRLC_SERDES_RD_DATA_1 = 0x4c5b # macro
regRLC_SERDES_RD_DATA_1_BASE_IDX = 1 # macro
regRLC_SERDES_RD_DATA_2 = 0x4c5c # macro
regRLC_SERDES_RD_DATA_2_BASE_IDX = 1 # macro
regRLC_SERDES_WR_CU_MASTER_MASK = 0x4c5d # macro
regRLC_SERDES_WR_CU_MASTER_MASK_BASE_IDX = 1 # macro
regRLC_SERDES_WR_NONCU_MASTER_MASK = 0x4c5e # macro
regRLC_SERDES_WR_NONCU_MASTER_MASK_BASE_IDX = 1 # macro
regRLC_SERDES_WR_CTRL = 0x4c5f # macro
regRLC_SERDES_WR_CTRL_BASE_IDX = 1 # macro
regRLC_SERDES_WR_DATA = 0x4c60 # macro
regRLC_SERDES_WR_DATA_BASE_IDX = 1 # macro
regRLC_SERDES_CU_MASTER_BUSY = 0x4c61 # macro
regRLC_SERDES_CU_MASTER_BUSY_BASE_IDX = 1 # macro
regRLC_SERDES_NONCU_MASTER_BUSY = 0x4c62 # macro
regRLC_SERDES_NONCU_MASTER_BUSY_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_0 = 0x4c63 # macro
regRLC_GPM_GENERAL_0_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_1 = 0x4c64 # macro
regRLC_GPM_GENERAL_1_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_2 = 0x4c65 # macro
regRLC_GPM_GENERAL_2_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_3 = 0x4c66 # macro
regRLC_GPM_GENERAL_3_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_4 = 0x4c67 # macro
regRLC_GPM_GENERAL_4_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_5 = 0x4c68 # macro
regRLC_GPM_GENERAL_5_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_6 = 0x4c69 # macro
regRLC_GPM_GENERAL_6_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_7 = 0x4c6a # macro
regRLC_GPM_GENERAL_7_BASE_IDX = 1 # macro
regRLC_GPM_SCRATCH_ADDR = 0x4c6c # macro
regRLC_GPM_SCRATCH_ADDR_BASE_IDX = 1 # macro
regRLC_GPM_SCRATCH_DATA = 0x4c6d # macro
regRLC_GPM_SCRATCH_DATA_BASE_IDX = 1 # macro
regRLC_STATIC_PG_STATUS = 0x4c6e # macro
regRLC_STATIC_PG_STATUS_BASE_IDX = 1 # macro
regRLC_SPM_MC_CNTL = 0x4c71 # macro
regRLC_SPM_MC_CNTL_BASE_IDX = 1 # macro
regRLC_SPM_INT_CNTL = 0x4c72 # macro
regRLC_SPM_INT_CNTL_BASE_IDX = 1 # macro
regRLC_SPM_INT_STATUS = 0x4c73 # macro
regRLC_SPM_INT_STATUS_BASE_IDX = 1 # macro
regRLC_SMU_MESSAGE = 0x4c76 # macro
regRLC_SMU_MESSAGE_BASE_IDX = 1 # macro
regRLC_GPM_LOG_SIZE = 0x4c77 # macro
regRLC_GPM_LOG_SIZE_BASE_IDX = 1 # macro
regRLC_PG_DELAY_3 = 0x4c78 # macro
regRLC_PG_DELAY_3_BASE_IDX = 1 # macro
regRLC_GPR_REG1 = 0x4c79 # macro
regRLC_GPR_REG1_BASE_IDX = 1 # macro
regRLC_GPR_REG2 = 0x4c7a # macro
regRLC_GPR_REG2_BASE_IDX = 1 # macro
regRLC_GPM_LOG_CONT = 0x4c7b # macro
regRLC_GPM_LOG_CONT_BASE_IDX = 1 # macro
regRLC_GPM_INT_DISABLE_TH0 = 0x4c7c # macro
regRLC_GPM_INT_DISABLE_TH0_BASE_IDX = 1 # macro
regRLC_GPM_INT_FORCE_TH0 = 0x4c7e # macro
regRLC_GPM_INT_FORCE_TH0_BASE_IDX = 1 # macro
regRLC_GPM_INT_FORCE_TH1 = 0x4c7f # macro
regRLC_GPM_INT_FORCE_TH1_BASE_IDX = 1 # macro
regRLC_SRM_CNTL = 0x4c80 # macro
regRLC_SRM_CNTL_BASE_IDX = 1 # macro
regRLC_SRM_ARAM_ADDR = 0x4c83 # macro
regRLC_SRM_ARAM_ADDR_BASE_IDX = 1 # macro
regRLC_SRM_ARAM_DATA = 0x4c84 # macro
regRLC_SRM_ARAM_DATA_BASE_IDX = 1 # macro
regRLC_SRM_DRAM_ADDR = 0x4c85 # macro
regRLC_SRM_DRAM_ADDR_BASE_IDX = 1 # macro
regRLC_SRM_DRAM_DATA = 0x4c86 # macro
regRLC_SRM_DRAM_DATA_BASE_IDX = 1 # macro
regRLC_SRM_GPM_COMMAND = 0x4c87 # macro
regRLC_SRM_GPM_COMMAND_BASE_IDX = 1 # macro
regRLC_SRM_GPM_COMMAND_STATUS = 0x4c88 # macro
regRLC_SRM_GPM_COMMAND_STATUS_BASE_IDX = 1 # macro
regRLC_SRM_RLCV_COMMAND = 0x4c89 # macro
regRLC_SRM_RLCV_COMMAND_BASE_IDX = 1 # macro
regRLC_SRM_RLCV_COMMAND_STATUS = 0x4c8a # macro
regRLC_SRM_RLCV_COMMAND_STATUS_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_ADDR_0 = 0x4c8b # macro
regRLC_SRM_INDEX_CNTL_ADDR_0_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_ADDR_1 = 0x4c8c # macro
regRLC_SRM_INDEX_CNTL_ADDR_1_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_ADDR_2 = 0x4c8d # macro
regRLC_SRM_INDEX_CNTL_ADDR_2_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_ADDR_3 = 0x4c8e # macro
regRLC_SRM_INDEX_CNTL_ADDR_3_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_ADDR_4 = 0x4c8f # macro
regRLC_SRM_INDEX_CNTL_ADDR_4_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_ADDR_5 = 0x4c90 # macro
regRLC_SRM_INDEX_CNTL_ADDR_5_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_ADDR_6 = 0x4c91 # macro
regRLC_SRM_INDEX_CNTL_ADDR_6_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_ADDR_7 = 0x4c92 # macro
regRLC_SRM_INDEX_CNTL_ADDR_7_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_DATA_0 = 0x4c93 # macro
regRLC_SRM_INDEX_CNTL_DATA_0_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_DATA_1 = 0x4c94 # macro
regRLC_SRM_INDEX_CNTL_DATA_1_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_DATA_2 = 0x4c95 # macro
regRLC_SRM_INDEX_CNTL_DATA_2_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_DATA_3 = 0x4c96 # macro
regRLC_SRM_INDEX_CNTL_DATA_3_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_DATA_4 = 0x4c97 # macro
regRLC_SRM_INDEX_CNTL_DATA_4_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_DATA_5 = 0x4c98 # macro
regRLC_SRM_INDEX_CNTL_DATA_5_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_DATA_6 = 0x4c99 # macro
regRLC_SRM_INDEX_CNTL_DATA_6_BASE_IDX = 1 # macro
regRLC_SRM_INDEX_CNTL_DATA_7 = 0x4c9a # macro
regRLC_SRM_INDEX_CNTL_DATA_7_BASE_IDX = 1 # macro
regRLC_SRM_STAT = 0x4c9b # macro
regRLC_SRM_STAT_BASE_IDX = 1 # macro
regRLC_SRM_GPM_ABORT = 0x4c9c # macro
regRLC_SRM_GPM_ABORT_BASE_IDX = 1 # macro
regRLC_CSIB_ADDR_LO = 0x4ca2 # macro
regRLC_CSIB_ADDR_LO_BASE_IDX = 1 # macro
regRLC_CSIB_ADDR_HI = 0x4ca3 # macro
regRLC_CSIB_ADDR_HI_BASE_IDX = 1 # macro
regRLC_CSIB_LENGTH = 0x4ca4 # macro
regRLC_CSIB_LENGTH_BASE_IDX = 1 # macro
regRLC_SMU_COMMAND = 0x4ca9 # macro
regRLC_SMU_COMMAND_BASE_IDX = 1 # macro
regRLC_CP_SCHEDULERS = 0x4caa # macro
regRLC_CP_SCHEDULERS_BASE_IDX = 1 # macro
regRLC_SMU_ARGUMENT_1 = 0x4cab # macro
regRLC_SMU_ARGUMENT_1_BASE_IDX = 1 # macro
regRLC_SMU_ARGUMENT_2 = 0x4cac # macro
regRLC_SMU_ARGUMENT_2_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_8 = 0x4cad # macro
regRLC_GPM_GENERAL_8_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_9 = 0x4cae # macro
regRLC_GPM_GENERAL_9_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_10 = 0x4caf # macro
regRLC_GPM_GENERAL_10_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_11 = 0x4cb0 # macro
regRLC_GPM_GENERAL_11_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_12 = 0x4cb1 # macro
regRLC_GPM_GENERAL_12_BASE_IDX = 1 # macro
regRLC_GPM_UTCL1_CNTL_0 = 0x4cb2 # macro
regRLC_GPM_UTCL1_CNTL_0_BASE_IDX = 1 # macro
regRLC_GPM_UTCL1_CNTL_1 = 0x4cb3 # macro
regRLC_GPM_UTCL1_CNTL_1_BASE_IDX = 1 # macro
regRLC_GPM_UTCL1_CNTL_2 = 0x4cb4 # macro
regRLC_GPM_UTCL1_CNTL_2_BASE_IDX = 1 # macro
regRLC_SPM_UTCL1_CNTL = 0x4cb5 # macro
regRLC_SPM_UTCL1_CNTL_BASE_IDX = 1 # macro
regRLC_UTCL1_STATUS_2 = 0x4cb6 # macro
regRLC_UTCL1_STATUS_2_BASE_IDX = 1 # macro
regRLC_LB_THR_CONFIG_2 = 0x4cb8 # macro
regRLC_LB_THR_CONFIG_2_BASE_IDX = 1 # macro
regRLC_LB_THR_CONFIG_3 = 0x4cb9 # macro
regRLC_LB_THR_CONFIG_3_BASE_IDX = 1 # macro
regRLC_LB_THR_CONFIG_4 = 0x4cba # macro
regRLC_LB_THR_CONFIG_4_BASE_IDX = 1 # macro
regRLC_SPM_UTCL1_ERROR_1 = 0x4cbc # macro
regRLC_SPM_UTCL1_ERROR_1_BASE_IDX = 1 # macro
regRLC_SPM_UTCL1_ERROR_2 = 0x4cbd # macro
regRLC_SPM_UTCL1_ERROR_2_BASE_IDX = 1 # macro
regRLC_GPM_UTCL1_TH0_ERROR_1 = 0x4cbe # macro
regRLC_GPM_UTCL1_TH0_ERROR_1_BASE_IDX = 1 # macro
regRLC_LB_THR_CONFIG_1 = 0x4cbf # macro
regRLC_LB_THR_CONFIG_1_BASE_IDX = 1 # macro
regRLC_GPM_UTCL1_TH0_ERROR_2 = 0x4cc0 # macro
regRLC_GPM_UTCL1_TH0_ERROR_2_BASE_IDX = 1 # macro
regRLC_GPM_UTCL1_TH1_ERROR_1 = 0x4cc1 # macro
regRLC_GPM_UTCL1_TH1_ERROR_1_BASE_IDX = 1 # macro
regRLC_GPM_UTCL1_TH1_ERROR_2 = 0x4cc2 # macro
regRLC_GPM_UTCL1_TH1_ERROR_2_BASE_IDX = 1 # macro
regRLC_GPM_UTCL1_TH2_ERROR_1 = 0x4cc3 # macro
regRLC_GPM_UTCL1_TH2_ERROR_1_BASE_IDX = 1 # macro
regRLC_GPM_UTCL1_TH2_ERROR_2 = 0x4cc4 # macro
regRLC_GPM_UTCL1_TH2_ERROR_2_BASE_IDX = 1 # macro
regRLC_SEMAPHORE_0 = 0x4cc7 # macro
regRLC_SEMAPHORE_0_BASE_IDX = 1 # macro
regRLC_SEMAPHORE_1 = 0x4cc8 # macro
regRLC_SEMAPHORE_1_BASE_IDX = 1 # macro
regRLC_CP_EOF_INT = 0x4cca # macro
regRLC_CP_EOF_INT_BASE_IDX = 1 # macro
regRLC_CP_EOF_INT_CNT = 0x4ccb # macro
regRLC_CP_EOF_INT_CNT_BASE_IDX = 1 # macro
regRLC_SPARE_INT = 0x4ccc # macro
regRLC_SPARE_INT_BASE_IDX = 1 # macro
regRLC_PREWALKER_UTCL1_CNTL = 0x4ccd # macro
regRLC_PREWALKER_UTCL1_CNTL_BASE_IDX = 1 # macro
regRLC_PREWALKER_UTCL1_TRIG = 0x4cce # macro
regRLC_PREWALKER_UTCL1_TRIG_BASE_IDX = 1 # macro
regRLC_PREWALKER_UTCL1_ADDR_LSB = 0x4ccf # macro
regRLC_PREWALKER_UTCL1_ADDR_LSB_BASE_IDX = 1 # macro
regRLC_PREWALKER_UTCL1_ADDR_MSB = 0x4cd0 # macro
regRLC_PREWALKER_UTCL1_ADDR_MSB_BASE_IDX = 1 # macro
regRLC_PREWALKER_UTCL1_SIZE_LSB = 0x4cd1 # macro
regRLC_PREWALKER_UTCL1_SIZE_LSB_BASE_IDX = 1 # macro
regRLC_PREWALKER_UTCL1_SIZE_MSB = 0x4cd2 # macro
regRLC_PREWALKER_UTCL1_SIZE_MSB_BASE_IDX = 1 # macro
regRLC_DSM_TRIG = 0x4cd3 # macro
regRLC_DSM_TRIG_BASE_IDX = 1 # macro
regRLC_UTCL1_STATUS = 0x4cd4 # macro
regRLC_UTCL1_STATUS_BASE_IDX = 1 # macro
regRLC_R2I_CNTL_0 = 0x4cd5 # macro
regRLC_R2I_CNTL_0_BASE_IDX = 1 # macro
regRLC_R2I_CNTL_1 = 0x4cd6 # macro
regRLC_R2I_CNTL_1_BASE_IDX = 1 # macro
regRLC_R2I_CNTL_2 = 0x4cd7 # macro
regRLC_R2I_CNTL_2_BASE_IDX = 1 # macro
regRLC_R2I_CNTL_3 = 0x4cd8 # macro
regRLC_R2I_CNTL_3_BASE_IDX = 1 # macro
regRLC_UTCL2_CNTL = 0x4cd9 # macro
regRLC_UTCL2_CNTL_BASE_IDX = 1 # macro
regRLC_LBPW_CU_STAT = 0x4cda # macro
regRLC_LBPW_CU_STAT_BASE_IDX = 1 # macro
regRLC_DS_CNTL = 0x4cdb # macro
regRLC_DS_CNTL_BASE_IDX = 1 # macro
regRLC_GPM_INT_STAT_TH0 = 0x4cdc # macro
regRLC_GPM_INT_STAT_TH0_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_13 = 0x4cdd # macro
regRLC_GPM_GENERAL_13_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_14 = 0x4cde # macro
regRLC_GPM_GENERAL_14_BASE_IDX = 1 # macro
regRLC_GPM_GENERAL_15 = 0x4cdf # macro
regRLC_GPM_GENERAL_15_BASE_IDX = 1 # macro
regRLC_SPARE_INT_1 = 0x4ce0 # macro
regRLC_SPARE_INT_1_BASE_IDX = 1 # macro
regRLC_RLCV_SPARE_INT_1 = 0x4ce1 # macro
regRLC_RLCV_SPARE_INT_1_BASE_IDX = 1 # macro
regRLC_SEMAPHORE_2 = 0x4ce3 # macro
regRLC_SEMAPHORE_2_BASE_IDX = 1 # macro
regRLC_SEMAPHORE_3 = 0x4ce4 # macro
regRLC_SEMAPHORE_3_BASE_IDX = 1 # macro
regRLC_SMU_ARGUMENT_3 = 0x4ce5 # macro
regRLC_SMU_ARGUMENT_3_BASE_IDX = 1 # macro
regRLC_SMU_ARGUMENT_4 = 0x4ce6 # macro
regRLC_SMU_ARGUMENT_4_BASE_IDX = 1 # macro
regRLC_GPU_CLOCK_COUNT_LSB_1 = 0x4ce8 # macro
regRLC_GPU_CLOCK_COUNT_LSB_1_BASE_IDX = 1 # macro
regRLC_GPU_CLOCK_COUNT_MSB_1 = 0x4ce9 # macro
regRLC_GPU_CLOCK_COUNT_MSB_1_BASE_IDX = 1 # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT_1 = 0x4cea # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT_1_BASE_IDX = 1 # macro
regRLC_GPU_CLOCK_COUNT_LSB_2 = 0x4ceb # macro
regRLC_GPU_CLOCK_COUNT_LSB_2_BASE_IDX = 1 # macro
regRLC_GPU_CLOCK_COUNT_MSB_2 = 0x4cec # macro
regRLC_GPU_CLOCK_COUNT_MSB_2_BASE_IDX = 1 # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT_2 = 0x4cef # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT_2_BASE_IDX = 1 # macro
regRLC_CPG_STAT_INVAL = 0x4d09 # macro
regRLC_CPG_STAT_INVAL_BASE_IDX = 1 # macro
regRLC_UE_ERR_STATUS_LOW = 0x4d40 # macro
regRLC_UE_ERR_STATUS_LOW_BASE_IDX = 1 # macro
regRLC_UE_ERR_STATUS_HIGH = 0x4d41 # macro
regRLC_UE_ERR_STATUS_HIGH_BASE_IDX = 1 # macro
regRLC_DSM_CNTL = 0x4d42 # macro
regRLC_DSM_CNTL_BASE_IDX = 1 # macro
regRLC_DSM_CNTLA = 0x4d43 # macro
regRLC_DSM_CNTLA_BASE_IDX = 1 # macro
regRLC_DSM_CNTL2 = 0x4d44 # macro
regRLC_DSM_CNTL2_BASE_IDX = 1 # macro
regRLC_DSM_CNTL2A = 0x4d45 # macro
regRLC_DSM_CNTL2A_BASE_IDX = 1 # macro
regRLC_CE_ERR_STATUS_LOW = 0x4d49 # macro
regRLC_CE_ERR_STATUS_LOW_BASE_IDX = 1 # macro
regRLC_CE_ERR_STATUS_HIGH = 0x4d4a # macro
regRLC_CE_ERR_STATUS_HIGH_BASE_IDX = 1 # macro
regRLC_RLCV_SPARE_INT = 0x4f30 # macro
regRLC_RLCV_SPARE_INT_BASE_IDX = 1 # macro
regRLC_SMU_CLK_REQ = 0x4f97 # macro
regRLC_SMU_CLK_REQ_BASE_IDX = 1 # macro
regCGTS_SM_CTRL_REG = 0x5000 # macro
regCGTS_SM_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_RD_CTRL_REG = 0x5001 # macro
regCGTS_RD_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_RD_REG = 0x5002 # macro
regCGTS_RD_REG_BASE_IDX = 1 # macro
regCGTS_TCC_DISABLE = 0x5003 # macro
regCGTS_TCC_DISABLE_BASE_IDX = 1 # macro
regCGTS_USER_TCC_DISABLE = 0x5004 # macro
regCGTS_USER_TCC_DISABLE_BASE_IDX = 1 # macro
regCGTS_CU0_SP0_CTRL_REG = 0x5008 # macro
regCGTS_CU0_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU0_LDS_SQ_CTRL_REG = 0x5009 # macro
regCGTS_CU0_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU0_TA_SQC_CTRL_REG = 0x500a # macro
regCGTS_CU0_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU0_SP1_CTRL_REG = 0x500b # macro
regCGTS_CU0_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU0_TD_TCP_CTRL_REG = 0x500c # macro
regCGTS_CU0_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU1_SP0_CTRL_REG = 0x500d # macro
regCGTS_CU1_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU1_LDS_SQ_CTRL_REG = 0x500e # macro
regCGTS_CU1_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU1_TA_SQC_CTRL_REG = 0x500f # macro
regCGTS_CU1_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU1_SP1_CTRL_REG = 0x5010 # macro
regCGTS_CU1_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU1_TD_TCP_CTRL_REG = 0x5011 # macro
regCGTS_CU1_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU2_SP0_CTRL_REG = 0x5012 # macro
regCGTS_CU2_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU2_LDS_SQ_CTRL_REG = 0x5013 # macro
regCGTS_CU2_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU2_TA_SQC_CTRL_REG = 0x5014 # macro
regCGTS_CU2_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU2_SP1_CTRL_REG = 0x5015 # macro
regCGTS_CU2_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU2_TD_TCP_CTRL_REG = 0x5016 # macro
regCGTS_CU2_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU3_SP0_CTRL_REG = 0x5017 # macro
regCGTS_CU3_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU3_LDS_SQ_CTRL_REG = 0x5018 # macro
regCGTS_CU3_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU3_TA_SQC_CTRL_REG = 0x5019 # macro
regCGTS_CU3_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU3_SP1_CTRL_REG = 0x501a # macro
regCGTS_CU3_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU3_TD_TCP_CTRL_REG = 0x501b # macro
regCGTS_CU3_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU4_SP0_CTRL_REG = 0x501c # macro
regCGTS_CU4_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU4_LDS_SQ_CTRL_REG = 0x501d # macro
regCGTS_CU4_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU4_TA_SQC_CTRL_REG = 0x501e # macro
regCGTS_CU4_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU4_SP1_CTRL_REG = 0x501f # macro
regCGTS_CU4_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU4_TD_TCP_CTRL_REG = 0x5020 # macro
regCGTS_CU4_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU5_SP0_CTRL_REG = 0x5021 # macro
regCGTS_CU5_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU5_LDS_SQ_CTRL_REG = 0x5022 # macro
regCGTS_CU5_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU5_TA_SQC_CTRL_REG = 0x5023 # macro
regCGTS_CU5_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU5_SP1_CTRL_REG = 0x5024 # macro
regCGTS_CU5_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU5_TD_TCP_CTRL_REG = 0x5025 # macro
regCGTS_CU5_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU6_SP0_CTRL_REG = 0x5026 # macro
regCGTS_CU6_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU6_LDS_SQ_CTRL_REG = 0x5027 # macro
regCGTS_CU6_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU6_TA_SQC_CTRL_REG = 0x5028 # macro
regCGTS_CU6_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU6_SP1_CTRL_REG = 0x5029 # macro
regCGTS_CU6_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU6_TD_TCP_CTRL_REG = 0x502a # macro
regCGTS_CU6_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU7_SP0_CTRL_REG = 0x502b # macro
regCGTS_CU7_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU7_LDS_SQ_CTRL_REG = 0x502c # macro
regCGTS_CU7_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU7_TA_SQC_CTRL_REG = 0x502d # macro
regCGTS_CU7_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU7_SP1_CTRL_REG = 0x502e # macro
regCGTS_CU7_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU7_TD_TCP_CTRL_REG = 0x502f # macro
regCGTS_CU7_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU8_SP0_CTRL_REG = 0x5030 # macro
regCGTS_CU8_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU8_LDS_SQ_CTRL_REG = 0x5031 # macro
regCGTS_CU8_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU8_TA_SQC_CTRL_REG = 0x5032 # macro
regCGTS_CU8_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU8_SP1_CTRL_REG = 0x5033 # macro
regCGTS_CU8_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU8_TD_TCP_CTRL_REG = 0x5034 # macro
regCGTS_CU8_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU9_SP0_CTRL_REG = 0x5035 # macro
regCGTS_CU9_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU9_LDS_SQ_CTRL_REG = 0x5036 # macro
regCGTS_CU9_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU9_TA_SQC_CTRL_REG = 0x5037 # macro
regCGTS_CU9_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU9_SP1_CTRL_REG = 0x5038 # macro
regCGTS_CU9_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU9_TD_TCP_CTRL_REG = 0x5039 # macro
regCGTS_CU9_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU10_SP0_CTRL_REG = 0x503a # macro
regCGTS_CU10_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU10_LDS_SQ_CTRL_REG = 0x503b # macro
regCGTS_CU10_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU10_TA_SQC_CTRL_REG = 0x503c # macro
regCGTS_CU10_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU10_SP1_CTRL_REG = 0x503d # macro
regCGTS_CU10_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU10_TD_TCP_CTRL_REG = 0x503e # macro
regCGTS_CU10_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU11_SP0_CTRL_REG = 0x503f # macro
regCGTS_CU11_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU11_LDS_SQ_CTRL_REG = 0x5040 # macro
regCGTS_CU11_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU11_TA_SQC_CTRL_REG = 0x5041 # macro
regCGTS_CU11_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU11_SP1_CTRL_REG = 0x5042 # macro
regCGTS_CU11_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU11_TD_TCP_CTRL_REG = 0x5043 # macro
regCGTS_CU11_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU12_SP0_CTRL_REG = 0x5044 # macro
regCGTS_CU12_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU12_LDS_SQ_CTRL_REG = 0x5045 # macro
regCGTS_CU12_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU12_TA_SQC_CTRL_REG = 0x5046 # macro
regCGTS_CU12_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU12_SP1_CTRL_REG = 0x5047 # macro
regCGTS_CU12_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU12_TD_TCP_CTRL_REG = 0x5048 # macro
regCGTS_CU12_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU13_SP0_CTRL_REG = 0x5049 # macro
regCGTS_CU13_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU13_LDS_SQ_CTRL_REG = 0x504a # macro
regCGTS_CU13_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU13_TA_SQC_CTRL_REG = 0x504b # macro
regCGTS_CU13_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU13_SP1_CTRL_REG = 0x504c # macro
regCGTS_CU13_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU13_TD_TCP_CTRL_REG = 0x504d # macro
regCGTS_CU13_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU14_SP0_CTRL_REG = 0x504e # macro
regCGTS_CU14_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU14_LDS_SQ_CTRL_REG = 0x504f # macro
regCGTS_CU14_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU14_TA_SQC_CTRL_REG = 0x5050 # macro
regCGTS_CU14_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU14_SP1_CTRL_REG = 0x5051 # macro
regCGTS_CU14_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU14_TD_TCP_CTRL_REG = 0x5052 # macro
regCGTS_CU14_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU15_SP0_CTRL_REG = 0x5053 # macro
regCGTS_CU15_SP0_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU15_LDS_SQ_CTRL_REG = 0x5054 # macro
regCGTS_CU15_LDS_SQ_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU15_TA_SQC_CTRL_REG = 0x5055 # macro
regCGTS_CU15_TA_SQC_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU15_SP1_CTRL_REG = 0x5056 # macro
regCGTS_CU15_SP1_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU15_TD_TCP_CTRL_REG = 0x5057 # macro
regCGTS_CU15_TD_TCP_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU0_TCPI_CTRL_REG = 0x5058 # macro
regCGTS_CU0_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU1_TCPI_CTRL_REG = 0x5059 # macro
regCGTS_CU1_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU2_TCPI_CTRL_REG = 0x505a # macro
regCGTS_CU2_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU3_TCPI_CTRL_REG = 0x505b # macro
regCGTS_CU3_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU4_TCPI_CTRL_REG = 0x505c # macro
regCGTS_CU4_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU5_TCPI_CTRL_REG = 0x505d # macro
regCGTS_CU5_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU6_TCPI_CTRL_REG = 0x505e # macro
regCGTS_CU6_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU7_TCPI_CTRL_REG = 0x505f # macro
regCGTS_CU7_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU8_TCPI_CTRL_REG = 0x5060 # macro
regCGTS_CU8_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU9_TCPI_CTRL_REG = 0x5061 # macro
regCGTS_CU9_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU10_TCPI_CTRL_REG = 0x5062 # macro
regCGTS_CU10_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU11_TCPI_CTRL_REG = 0x5063 # macro
regCGTS_CU11_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU12_TCPI_CTRL_REG = 0x5064 # macro
regCGTS_CU12_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU13_TCPI_CTRL_REG = 0x5065 # macro
regCGTS_CU13_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU14_TCPI_CTRL_REG = 0x5066 # macro
regCGTS_CU14_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTS_CU15_TCPI_CTRL_REG = 0x5067 # macro
regCGTS_CU15_TCPI_CTRL_REG_BASE_IDX = 1 # macro
regCGTT_SPI_PS_CLK_CTRL = 0x507d # macro
regCGTT_SPI_PS_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_SPIS_CLK_CTRL = 0x507e # macro
regCGTT_SPIS_CLK_CTRL_BASE_IDX = 1 # macro
regCGTX_SPI_DEBUG_CLK_CTRL = 0x507f # macro
regCGTX_SPI_DEBUG_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_SPI_CLK_CTRL = 0x5080 # macro
regCGTT_SPI_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_PC_CLK_CTRL = 0x5081 # macro
regCGTT_PC_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_BCI_CLK_CTRL = 0x5082 # macro
regCGTT_BCI_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_VGT_CLK_CTRL = 0x5084 # macro
regCGTT_VGT_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_IA_CLK_CTRL = 0x5085 # macro
regCGTT_IA_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_WD_CLK_CTRL = 0x5086 # macro
regCGTT_WD_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_PA_CLK_CTRL = 0x5088 # macro
regCGTT_PA_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_SC_CLK_CTRL0 = 0x5089 # macro
regCGTT_SC_CLK_CTRL0_BASE_IDX = 1 # macro
regCGTT_SC_CLK_CTRL1 = 0x508a # macro
regCGTT_SC_CLK_CTRL1_BASE_IDX = 1 # macro
regCGTT_SC_CLK_CTRL2 = 0x508b # macro
regCGTT_SC_CLK_CTRL2_BASE_IDX = 1 # macro
regCGTT_SQ_CLK_CTRL = 0x508c # macro
regCGTT_SQ_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_SQG_CLK_CTRL = 0x508d # macro
regCGTT_SQG_CLK_CTRL_BASE_IDX = 1 # macro
regSQ_ALU_CLK_CTRL = 0x508e # macro
regSQ_ALU_CLK_CTRL_BASE_IDX = 1 # macro
regSQ_TEX_CLK_CTRL = 0x508f # macro
regSQ_TEX_CLK_CTRL_BASE_IDX = 1 # macro
regSQ_LDS_CLK_CTRL = 0x5090 # macro
regSQ_LDS_CLK_CTRL_BASE_IDX = 1 # macro
regSQ_POWER_THROTTLE = 0x5091 # macro
regSQ_POWER_THROTTLE_BASE_IDX = 1 # macro
regSQ_POWER_THROTTLE2 = 0x5092 # macro
regSQ_POWER_THROTTLE2_BASE_IDX = 1 # macro
regTD_CGTT_CTRL = 0x509c # macro
regTD_CGTT_CTRL_BASE_IDX = 1 # macro
regTA_CGTT_CTRL = 0x509d # macro
regTA_CGTT_CTRL_BASE_IDX = 1 # macro
regCGTT_TCPI_CLK_CTRL = 0x509e # macro
regCGTT_TCPI_CLK_CTRL_BASE_IDX = 1 # macro
regTCX_CGTT_SCLK_CTRL = 0x50a3 # macro
regTCX_CGTT_SCLK_CTRL_BASE_IDX = 1 # macro
regDB_CGTT_CLK_CTRL_0 = 0x50a4 # macro
regDB_CGTT_CLK_CTRL_0_BASE_IDX = 1 # macro
regCB_CGTT_SCLK_CTRL = 0x50a8 # macro
regCB_CGTT_SCLK_CTRL_BASE_IDX = 1 # macro
regTCC_CGTT_SCLK_CTRL = 0x50ac # macro
regTCC_CGTT_SCLK_CTRL_BASE_IDX = 1 # macro
regTCC_CGTT_SCLK_CTRL2 = 0x50ad # macro
regTCC_CGTT_SCLK_CTRL2_BASE_IDX = 1 # macro
regTCC_CGTT_SCLK_CTRL3 = 0x50ae # macro
regTCC_CGTT_SCLK_CTRL3_BASE_IDX = 1 # macro
regTCA_CGTT_SCLK_CTRL = 0x50af # macro
regTCA_CGTT_SCLK_CTRL_BASE_IDX = 1 # macro
regCGTT_CP_CLK_CTRL = 0x50b0 # macro
regCGTT_CP_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_CPC_CLK_CTRL = 0x50b2 # macro
regCGTT_CPC_CLK_CTRL_BASE_IDX = 1 # macro
regCGTT_RLC_CLK_CTRL = 0x50b5 # macro
regCGTT_RLC_CLK_CTRL_BASE_IDX = 1 # macro
regRLC_GFX_RM_CNTL = 0x50b6 # macro
regRLC_GFX_RM_CNTL_BASE_IDX = 1 # macro
regRMI_CGTT_SCLK_CTRL = 0x50c0 # macro
regRMI_CGTT_SCLK_CTRL_BASE_IDX = 1 # macro
regCGTT_TCPF_CLK_CTRL = 0x50c1 # macro
regCGTT_TCPF_CLK_CTRL_BASE_IDX = 1 # macro
regCP_HYP_PFP_UCODE_ADDR = 0x5814 # macro
regCP_HYP_PFP_UCODE_ADDR_BASE_IDX = 1 # macro
regCP_PFP_UCODE_ADDR = 0x5814 # macro
regCP_PFP_UCODE_ADDR_BASE_IDX = 1 # macro
regCP_HYP_PFP_UCODE_DATA = 0x5815 # macro
regCP_HYP_PFP_UCODE_DATA_BASE_IDX = 1 # macro
regCP_PFP_UCODE_DATA = 0x5815 # macro
regCP_PFP_UCODE_DATA_BASE_IDX = 1 # macro
regCP_HYP_ME_UCODE_ADDR = 0x5816 # macro
regCP_HYP_ME_UCODE_ADDR_BASE_IDX = 1 # macro
regCP_ME_RAM_RADDR = 0x5816 # macro
regCP_ME_RAM_RADDR_BASE_IDX = 1 # macro
regCP_ME_RAM_WADDR = 0x5816 # macro
regCP_ME_RAM_WADDR_BASE_IDX = 1 # macro
regCP_HYP_ME_UCODE_DATA = 0x5817 # macro
regCP_HYP_ME_UCODE_DATA_BASE_IDX = 1 # macro
regCP_ME_RAM_DATA = 0x5817 # macro
regCP_ME_RAM_DATA_BASE_IDX = 1 # macro
regCP_CE_UCODE_ADDR = 0x5818 # macro
regCP_CE_UCODE_ADDR_BASE_IDX = 1 # macro
regCP_HYP_CE_UCODE_ADDR = 0x5818 # macro
regCP_HYP_CE_UCODE_ADDR_BASE_IDX = 1 # macro
regCP_CE_UCODE_DATA = 0x5819 # macro
regCP_CE_UCODE_DATA_BASE_IDX = 1 # macro
regCP_HYP_CE_UCODE_DATA = 0x5819 # macro
regCP_HYP_CE_UCODE_DATA_BASE_IDX = 1 # macro
regCP_HYP_MEC1_UCODE_ADDR = 0x581a # macro
regCP_HYP_MEC1_UCODE_ADDR_BASE_IDX = 1 # macro
regCP_MEC_ME1_UCODE_ADDR = 0x581a # macro
regCP_MEC_ME1_UCODE_ADDR_BASE_IDX = 1 # macro
regCP_HYP_MEC1_UCODE_DATA = 0x581b # macro
regCP_HYP_MEC1_UCODE_DATA_BASE_IDX = 1 # macro
regCP_MEC_ME1_UCODE_DATA = 0x581b # macro
regCP_MEC_ME1_UCODE_DATA_BASE_IDX = 1 # macro
regCP_HYP_MEC2_UCODE_ADDR = 0x581c # macro
regCP_HYP_MEC2_UCODE_ADDR_BASE_IDX = 1 # macro
regCP_MEC_ME2_UCODE_ADDR = 0x581c # macro
regCP_MEC_ME2_UCODE_ADDR_BASE_IDX = 1 # macro
regCP_HYP_MEC2_UCODE_DATA = 0x581d # macro
regCP_HYP_MEC2_UCODE_DATA_BASE_IDX = 1 # macro
regCP_MEC_ME2_UCODE_DATA = 0x581d # macro
regCP_MEC_ME2_UCODE_DATA_BASE_IDX = 1 # macro
regCP_HYP_PFP_UCODE_CHKSUM = 0x581e # macro
regCP_HYP_PFP_UCODE_CHKSUM_BASE_IDX = 1 # macro
regCP_HYP_CE_UCODE_CHKSUM = 0x581f # macro
regCP_HYP_CE_UCODE_CHKSUM_BASE_IDX = 1 # macro
regCP_HYP_ME_UCODE_CHKSUM = 0x5820 # macro
regCP_HYP_ME_UCODE_CHKSUM_BASE_IDX = 1 # macro
regCP_HYP_MEC_ME1_UCODE_CHKSUM = 0x5821 # macro
regCP_HYP_MEC_ME1_UCODE_CHKSUM_BASE_IDX = 1 # macro
regCP_HYP_MEC_ME2_UCODE_CHKSUM = 0x5822 # macro
regCP_HYP_MEC_ME2_UCODE_CHKSUM_BASE_IDX = 1 # macro
regCP_HYP_XCP_CTL = 0x5828 # macro
regCP_HYP_XCP_CTL_BASE_IDX = 1 # macro
regRLC_GPM_UCODE_ADDR = 0x583c # macro
regRLC_GPM_UCODE_ADDR_BASE_IDX = 1 # macro
regRLC_GPM_UCODE_DATA = 0x583d # macro
regRLC_GPM_UCODE_DATA_BASE_IDX = 1 # macro
regGRBM_GFX_INDEX_SR_SELECT = 0x5a00 # macro
regGRBM_GFX_INDEX_SR_SELECT_BASE_IDX = 1 # macro
regGRBM_GFX_INDEX_SR_DATA = 0x5a01 # macro
regGRBM_GFX_INDEX_SR_DATA_BASE_IDX = 1 # macro
regGRBM_GFX_CNTL_SR_SELECT = 0x5a02 # macro
regGRBM_GFX_CNTL_SR_SELECT_BASE_IDX = 1 # macro
regGRBM_GFX_CNTL_SR_DATA = 0x5a03 # macro
regGRBM_GFX_CNTL_SR_DATA_BASE_IDX = 1 # macro
regGRBM_MCM_ADDR = 0x5a07 # macro
regGRBM_MCM_ADDR_BASE_IDX = 1 # macro
regRLC_GPU_IOV_VF_ENABLE = 0x5b00 # macro
regRLC_GPU_IOV_VF_ENABLE_BASE_IDX = 1 # macro
regRLC_GPU_IOV_CFG_REG6 = 0x5b06 # macro
regRLC_GPU_IOV_CFG_REG6_BASE_IDX = 1 # macro
regRLC_GPU_IOV_CFG_REG8 = 0x5b20 # macro
regRLC_GPU_IOV_CFG_REG8_BASE_IDX = 1 # macro
regRLC_RLCV_TIMER_INT_0 = 0x5b25 # macro
regRLC_RLCV_TIMER_INT_0_BASE_IDX = 1 # macro
regRLC_RLCV_TIMER_CTRL = 0x5b26 # macro
regRLC_RLCV_TIMER_CTRL_BASE_IDX = 1 # macro
regRLC_RLCV_TIMER_STAT = 0x5b27 # macro
regRLC_RLCV_TIMER_STAT_BASE_IDX = 1 # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS = 0x5b2a # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET = 0x5b2b # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET_BASE_IDX = 1 # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR = 0x5b2c # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR_BASE_IDX = 1 # macro
regRLC_GPU_IOV_VF_MASK = 0x5b2d # macro
regRLC_GPU_IOV_VF_MASK_BASE_IDX = 1 # macro
regRLC_HYP_SEMAPHORE_0 = 0x5b2e # macro
regRLC_HYP_SEMAPHORE_0_BASE_IDX = 1 # macro
regRLC_HYP_SEMAPHORE_1 = 0x5b2f # macro
regRLC_HYP_SEMAPHORE_1_BASE_IDX = 1 # macro
regRLC_CLK_CNTL = 0x5b31 # macro
regRLC_CLK_CNTL_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SCH_BLOCK = 0x5b34 # macro
regRLC_GPU_IOV_SCH_BLOCK_BASE_IDX = 1 # macro
regRLC_GPU_IOV_CFG_REG1 = 0x5b35 # macro
regRLC_GPU_IOV_CFG_REG1_BASE_IDX = 1 # macro
regRLC_GPU_IOV_CFG_REG2 = 0x5b36 # macro
regRLC_GPU_IOV_CFG_REG2_BASE_IDX = 1 # macro
regRLC_GPU_IOV_VM_BUSY_STATUS = 0x5b37 # macro
regRLC_GPU_IOV_VM_BUSY_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SCH_0 = 0x5b38 # macro
regRLC_GPU_IOV_SCH_0_BASE_IDX = 1 # macro
regRLC_GPU_IOV_ACTIVE_FCN_ID = 0x5b39 # macro
regRLC_GPU_IOV_ACTIVE_FCN_ID_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SCH_3 = 0x5b3a # macro
regRLC_GPU_IOV_SCH_3_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SCH_1 = 0x5b3b # macro
regRLC_GPU_IOV_SCH_1_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SCH_2 = 0x5b3c # macro
regRLC_GPU_IOV_SCH_2_BASE_IDX = 1 # macro
regRLC_GPU_IOV_INT_STAT = 0x5b3f # macro
regRLC_GPU_IOV_INT_STAT_BASE_IDX = 1 # macro
regRLC_RLCV_TIMER_INT_1 = 0x5b40 # macro
regRLC_RLCV_TIMER_INT_1_BASE_IDX = 1 # macro
regRLC_GPU_IOV_UCODE_ADDR = 0x5b42 # macro
regRLC_GPU_IOV_UCODE_ADDR_BASE_IDX = 1 # macro
regRLC_GPU_IOV_UCODE_DATA = 0x5b43 # macro
regRLC_GPU_IOV_UCODE_DATA_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SCRATCH_ADDR = 0x5b44 # macro
regRLC_GPU_IOV_SCRATCH_ADDR_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SCRATCH_DATA = 0x5b45 # macro
regRLC_GPU_IOV_SCRATCH_DATA_BASE_IDX = 1 # macro
regRLC_GPU_IOV_F32_CNTL = 0x5b46 # macro
regRLC_GPU_IOV_F32_CNTL_BASE_IDX = 1 # macro
regRLC_GPU_IOV_F32_RESET = 0x5b47 # macro
regRLC_GPU_IOV_F32_RESET_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA0_STATUS = 0x5b48 # macro
regRLC_GPU_IOV_SDMA0_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA1_STATUS = 0x5b49 # macro
regRLC_GPU_IOV_SDMA1_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SMU_RESPONSE = 0x5b4a # macro
regRLC_GPU_IOV_SMU_RESPONSE_BASE_IDX = 1 # macro
regRLC_GPU_IOV_VIRT_RESET_REQ = 0x5b4c # macro
regRLC_GPU_IOV_VIRT_RESET_REQ_BASE_IDX = 1 # macro
regRLC_GPU_IOV_RLC_RESPONSE = 0x5b4d # macro
regRLC_GPU_IOV_RLC_RESPONSE_BASE_IDX = 1 # macro
regRLC_GPU_IOV_INT_DISABLE = 0x5b4e # macro
regRLC_GPU_IOV_INT_DISABLE_BASE_IDX = 1 # macro
regRLC_GPU_IOV_INT_FORCE = 0x5b4f # macro
regRLC_GPU_IOV_INT_FORCE_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA0_BUSY_STATUS = 0x5b50 # macro
regRLC_GPU_IOV_SDMA0_BUSY_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA1_BUSY_STATUS = 0x5b51 # macro
regRLC_GPU_IOV_SDMA1_BUSY_STATUS_BASE_IDX = 1 # macro
regRLC_HYP_SEMAPHORE_2 = 0x5b52 # macro
regRLC_HYP_SEMAPHORE_2_BASE_IDX = 1 # macro
regRLC_HYP_SEMAPHORE_3 = 0x5b53 # macro
regRLC_HYP_SEMAPHORE_3_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA2_STATUS = 0x5b54 # macro
regRLC_GPU_IOV_SDMA2_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA3_STATUS = 0x5b55 # macro
regRLC_GPU_IOV_SDMA3_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA4_STATUS = 0x5b56 # macro
regRLC_GPU_IOV_SDMA4_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA5_STATUS = 0x5b57 # macro
regRLC_GPU_IOV_SDMA5_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA6_STATUS = 0x5b58 # macro
regRLC_GPU_IOV_SDMA6_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA7_STATUS = 0x5b59 # macro
regRLC_GPU_IOV_SDMA7_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA2_BUSY_STATUS = 0x5b5a # macro
regRLC_GPU_IOV_SDMA2_BUSY_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA3_BUSY_STATUS = 0x5b5b # macro
regRLC_GPU_IOV_SDMA3_BUSY_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA4_BUSY_STATUS = 0x5b5c # macro
regRLC_GPU_IOV_SDMA4_BUSY_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA5_BUSY_STATUS = 0x5b5d # macro
regRLC_GPU_IOV_SDMA5_BUSY_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA6_BUSY_STATUS = 0x5b5e # macro
regRLC_GPU_IOV_SDMA6_BUSY_STATUS_BASE_IDX = 1 # macro
regRLC_GPU_IOV_SDMA7_BUSY_STATUS = 0x5b5f # macro
regRLC_GPU_IOV_SDMA7_BUSY_STATUS_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF0 = 0x5a80 # macro
regMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF1 = 0x5a81 # macro
regMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF2 = 0x5a82 # macro
regMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF3 = 0x5a83 # macro
regMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF4 = 0x5a84 # macro
regMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF5 = 0x5a85 # macro
regMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF6 = 0x5a86 # macro
regMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF7 = 0x5a87 # macro
regMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF8 = 0x5a88 # macro
regMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF9 = 0x5a89 # macro
regMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF10 = 0x5a8a # macro
regMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF11 = 0x5a8b # macro
regMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF12 = 0x5a8c # macro
regMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF13 = 0x5a8d # macro
regMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF14 = 0x5a8e # macro
regMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX = 1 # macro
regMC_VM_FB_SIZE_OFFSET_VF15 = 0x5a8f # macro
regMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX = 1 # macro
regVM_IOMMU_MMIO_CNTRL_1 = 0x5a90 # macro
regVM_IOMMU_MMIO_CNTRL_1_BASE_IDX = 1 # macro
regMC_VM_MARC_BASE_LO_0 = 0x5a91 # macro
regMC_VM_MARC_BASE_LO_0_BASE_IDX = 1 # macro
regMC_VM_MARC_BASE_LO_1 = 0x5a92 # macro
regMC_VM_MARC_BASE_LO_1_BASE_IDX = 1 # macro
regMC_VM_MARC_BASE_LO_2 = 0x5a93 # macro
regMC_VM_MARC_BASE_LO_2_BASE_IDX = 1 # macro
regMC_VM_MARC_BASE_LO_3 = 0x5a94 # macro
regMC_VM_MARC_BASE_LO_3_BASE_IDX = 1 # macro
regMC_VM_MARC_BASE_HI_0 = 0x5a95 # macro
regMC_VM_MARC_BASE_HI_0_BASE_IDX = 1 # macro
regMC_VM_MARC_BASE_HI_1 = 0x5a96 # macro
regMC_VM_MARC_BASE_HI_1_BASE_IDX = 1 # macro
regMC_VM_MARC_BASE_HI_2 = 0x5a97 # macro
regMC_VM_MARC_BASE_HI_2_BASE_IDX = 1 # macro
regMC_VM_MARC_BASE_HI_3 = 0x5a98 # macro
regMC_VM_MARC_BASE_HI_3_BASE_IDX = 1 # macro
regMC_VM_MARC_RELOC_LO_0 = 0x5a99 # macro
regMC_VM_MARC_RELOC_LO_0_BASE_IDX = 1 # macro
regMC_VM_MARC_RELOC_LO_1 = 0x5a9a # macro
regMC_VM_MARC_RELOC_LO_1_BASE_IDX = 1 # macro
regMC_VM_MARC_RELOC_LO_2 = 0x5a9b # macro
regMC_VM_MARC_RELOC_LO_2_BASE_IDX = 1 # macro
regMC_VM_MARC_RELOC_LO_3 = 0x5a9c # macro
regMC_VM_MARC_RELOC_LO_3_BASE_IDX = 1 # macro
regMC_VM_MARC_RELOC_HI_0 = 0x5a9d # macro
regMC_VM_MARC_RELOC_HI_0_BASE_IDX = 1 # macro
regMC_VM_MARC_RELOC_HI_1 = 0x5a9e # macro
regMC_VM_MARC_RELOC_HI_1_BASE_IDX = 1 # macro
regMC_VM_MARC_RELOC_HI_2 = 0x5a9f # macro
regMC_VM_MARC_RELOC_HI_2_BASE_IDX = 1 # macro
regMC_VM_MARC_RELOC_HI_3 = 0x5aa0 # macro
regMC_VM_MARC_RELOC_HI_3_BASE_IDX = 1 # macro
regMC_VM_MARC_LEN_LO_0 = 0x5aa1 # macro
regMC_VM_MARC_LEN_LO_0_BASE_IDX = 1 # macro
regMC_VM_MARC_LEN_LO_1 = 0x5aa2 # macro
regMC_VM_MARC_LEN_LO_1_BASE_IDX = 1 # macro
regMC_VM_MARC_LEN_LO_2 = 0x5aa3 # macro
regMC_VM_MARC_LEN_LO_2_BASE_IDX = 1 # macro
regMC_VM_MARC_LEN_LO_3 = 0x5aa4 # macro
regMC_VM_MARC_LEN_LO_3_BASE_IDX = 1 # macro
regMC_VM_MARC_LEN_HI_0 = 0x5aa5 # macro
regMC_VM_MARC_LEN_HI_0_BASE_IDX = 1 # macro
regMC_VM_MARC_LEN_HI_1 = 0x5aa6 # macro
regMC_VM_MARC_LEN_HI_1_BASE_IDX = 1 # macro
regMC_VM_MARC_LEN_HI_2 = 0x5aa7 # macro
regMC_VM_MARC_LEN_HI_2_BASE_IDX = 1 # macro
regMC_VM_MARC_LEN_HI_3 = 0x5aa8 # macro
regMC_VM_MARC_LEN_HI_3_BASE_IDX = 1 # macro
regVM_IOMMU_CONTROL_REGISTER = 0x5aa9 # macro
regVM_IOMMU_CONTROL_REGISTER_BASE_IDX = 1 # macro
regVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER = 0x5aaa # macro
regVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL = 0x5aab # macro
regVM_PCIE_ATS_CNTL_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_0 = 0x5aac # macro
regVM_PCIE_ATS_CNTL_VF_0_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_1 = 0x5aad # macro
regVM_PCIE_ATS_CNTL_VF_1_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_2 = 0x5aae # macro
regVM_PCIE_ATS_CNTL_VF_2_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_3 = 0x5aaf # macro
regVM_PCIE_ATS_CNTL_VF_3_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_4 = 0x5ab0 # macro
regVM_PCIE_ATS_CNTL_VF_4_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_5 = 0x5ab1 # macro
regVM_PCIE_ATS_CNTL_VF_5_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_6 = 0x5ab2 # macro
regVM_PCIE_ATS_CNTL_VF_6_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_7 = 0x5ab3 # macro
regVM_PCIE_ATS_CNTL_VF_7_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_8 = 0x5ab4 # macro
regVM_PCIE_ATS_CNTL_VF_8_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_9 = 0x5ab5 # macro
regVM_PCIE_ATS_CNTL_VF_9_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_10 = 0x5ab6 # macro
regVM_PCIE_ATS_CNTL_VF_10_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_11 = 0x5ab7 # macro
regVM_PCIE_ATS_CNTL_VF_11_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_12 = 0x5ab8 # macro
regVM_PCIE_ATS_CNTL_VF_12_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_13 = 0x5ab9 # macro
regVM_PCIE_ATS_CNTL_VF_13_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_14 = 0x5aba # macro
regVM_PCIE_ATS_CNTL_VF_14_BASE_IDX = 1 # macro
regVM_PCIE_ATS_CNTL_VF_15 = 0x5abb # macro
regVM_PCIE_ATS_CNTL_VF_15_BASE_IDX = 1 # macro
regMC_SHARED_ACTIVE_FCN_ID = 0x5abc # macro
regMC_SHARED_ACTIVE_FCN_ID_BASE_IDX = 1 # macro
regMC_VM_XGMI_GPUIOV_ENABLE = 0x5abd # macro
regMC_VM_XGMI_GPUIOV_ENABLE_BASE_IDX = 1 # macro
regCPG_PSP_DEBUG = 0x5c30 # macro
regCPG_PSP_DEBUG_BASE_IDX = 1 # macro
regCPC_PSP_DEBUG = 0x5c31 # macro
regCPC_PSP_DEBUG_BASE_IDX = 1 # macro
regCP_PSP_XCP_CTL = 0x5c34 # macro
regCP_PSP_XCP_CTL_BASE_IDX = 1 # macro
regGRBM_SEC_CNTL = 0x5e0b # macro
regGRBM_SEC_CNTL_BASE_IDX = 1 # macro
regGRBM_IOV_ERROR_FIFO_DATA = 0x5e12 # macro
regGRBM_IOV_ERROR_FIFO_DATA_BASE_IDX = 1 # macro
regGRBM_DSM_BYPASS = 0x5e13 # macro
regGRBM_DSM_BYPASS_BASE_IDX = 1 # macro
regGRBM_CAM_INDEX = 0x5e16 # macro
regGRBM_CAM_INDEX_BASE_IDX = 1 # macro
regGRBM_HYP_CAM_INDEX = 0x5e16 # macro
regGRBM_HYP_CAM_INDEX_BASE_IDX = 1 # macro
regGRBM_CAM_DATA = 0x5e17 # macro
regGRBM_CAM_DATA_BASE_IDX = 1 # macro
regGRBM_HYP_CAM_DATA = 0x5e17 # macro
regGRBM_HYP_CAM_DATA_BASE_IDX = 1 # macro
regRLC_FWL_FIRST_VIOL_ADDR = 0x5f37 # macro
regRLC_FWL_FIRST_VIOL_ADDR_BASE_IDX = 1 # macro
ixSQ_DEBUG_STS_LOCAL = 0x0008 # macro
ixSQ_DEBUG_CTRL_LOCAL = 0x0009 # macro
ixSQ_WAVE_VALID_AND_IDLE = 0x000a # macro
ixSQ_WAVE_MODE = 0x0011 # macro
ixSQ_WAVE_STATUS = 0x0012 # macro
ixSQ_WAVE_TRAPSTS = 0x0013 # macro
ixSQ_WAVE_HW_ID = 0x0014 # macro
ixSQ_WAVE_GPR_ALLOC = 0x0015 # macro
ixSQ_WAVE_LDS_ALLOC = 0x0016 # macro
ixSQ_WAVE_IB_STS = 0x0017 # macro
ixSQ_WAVE_PC_LO = 0x0018 # macro
ixSQ_WAVE_PC_HI = 0x0019 # macro
ixSQ_WAVE_INST_DW0 = 0x001a # macro
ixSQ_WAVE_INST_DW1 = 0x001b # macro
ixSQ_WAVE_IB_DBG0 = 0x001c # macro
ixSQ_WAVE_IB_DBG1 = 0x001d # macro
ixSQ_WAVE_FLUSH_IB = 0x001e # macro
ixSQ_WAVE_TTMP0 = 0x026c # macro
ixSQ_WAVE_TTMP1 = 0x026d # macro
ixSQ_WAVE_TTMP2 = 0x026e # macro
ixSQ_WAVE_TTMP3 = 0x026f # macro
ixSQ_WAVE_TTMP4 = 0x0270 # macro
ixSQ_WAVE_TTMP5 = 0x0271 # macro
ixSQ_WAVE_TTMP6 = 0x0272 # macro
ixSQ_WAVE_TTMP7 = 0x0273 # macro
ixSQ_WAVE_TTMP8 = 0x0274 # macro
ixSQ_WAVE_TTMP9 = 0x0275 # macro
ixSQ_WAVE_TTMP10 = 0x0276 # macro
ixSQ_WAVE_TTMP11 = 0x0277 # macro
ixSQ_WAVE_TTMP12 = 0x0278 # macro
ixSQ_WAVE_TTMP13 = 0x0279 # macro
ixSQ_WAVE_TTMP14 = 0x027a # macro
ixSQ_WAVE_TTMP15 = 0x027b # macro
ixSQ_WAVE_M0 = 0x027c # macro
ixSQ_WAVE_EXEC_LO = 0x027e # macro
ixSQ_WAVE_EXEC_HI = 0x027f # macro
ixSQ_INTERRUPT_WORD_AUTO_CTXID = 0x20c0 # macro
ixSQ_INTERRUPT_WORD_AUTO_HI = 0x20c0 # macro
ixSQ_INTERRUPT_WORD_AUTO_LO = 0x20c0 # macro
ixSQ_INTERRUPT_WORD_CMN_CTXID = 0x20c0 # macro
ixSQ_INTERRUPT_WORD_CMN_HI = 0x20c0 # macro
ixSQ_INTERRUPT_WORD_WAVE_CTXID = 0x20c0 # macro
ixSQ_INTERRUPT_WORD_WAVE_HI = 0x20c0 # macro
ixSQ_INTERRUPT_WORD_WAVE_LO = 0x20c0 # macro
_gc_9_4_3_SH_MASK_HEADER = True # macro
GRBM_CNTL__READ_TIMEOUT__SHIFT = 0x0 # macro
GRBM_CNTL__REPORT_LAST_RDERR__SHIFT = 0x1f # macro
GRBM_CNTL__READ_TIMEOUT_MASK = 0x000000FF # macro
GRBM_CNTL__REPORT_LAST_RDERR_MASK = 0x80000000 # macro
GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD__SHIFT = 0x0 # macro
GRBM_SKEW_CNTL__SKEW_COUNT__SHIFT = 0x6 # macro
GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD_MASK = 0x0000003F # macro
GRBM_SKEW_CNTL__SKEW_COUNT_MASK = 0x00000FC0 # macro
GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL__SHIFT = 0x0 # macro
GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING__SHIFT = 0x4 # macro
GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING__SHIFT = 0x5 # macro
GRBM_STATUS2__ME1PIPE0_RQ_PENDING__SHIFT = 0x6 # macro
GRBM_STATUS2__ME1PIPE1_RQ_PENDING__SHIFT = 0x7 # macro
GRBM_STATUS2__ME1PIPE2_RQ_PENDING__SHIFT = 0x8 # macro
GRBM_STATUS2__ME1PIPE3_RQ_PENDING__SHIFT = 0x9 # macro
GRBM_STATUS2__ME2PIPE0_RQ_PENDING__SHIFT = 0xa # macro
GRBM_STATUS2__ME2PIPE1_RQ_PENDING__SHIFT = 0xb # macro
GRBM_STATUS2__ME2PIPE2_RQ_PENDING__SHIFT = 0xc # macro
GRBM_STATUS2__ME2PIPE3_RQ_PENDING__SHIFT = 0xd # macro
GRBM_STATUS2__RLC_RQ_PENDING__SHIFT = 0xe # macro
GRBM_STATUS2__UTCL2_BUSY__SHIFT = 0xf # macro
GRBM_STATUS2__EA_BUSY__SHIFT = 0x10 # macro
GRBM_STATUS2__RMI_BUSY__SHIFT = 0x11 # macro
GRBM_STATUS2__UTCL2_RQ_PENDING__SHIFT = 0x12 # macro
GRBM_STATUS2__CPF_RQ_PENDING__SHIFT = 0x13 # macro
GRBM_STATUS2__EA_LINK_BUSY__SHIFT = 0x14 # macro
GRBM_STATUS2__CANE_BUSY__SHIFT = 0x15 # macro
GRBM_STATUS2__CANE_LINK_BUSY__SHIFT = 0x16 # macro
GRBM_STATUS2__RLC_BUSY__SHIFT = 0x18 # macro
GRBM_STATUS2__TC_BUSY__SHIFT = 0x19 # macro
GRBM_STATUS2__TCC_CC_RESIDENT__SHIFT = 0x1a # macro
GRBM_STATUS2__CPF_BUSY__SHIFT = 0x1c # macro
GRBM_STATUS2__CPC_BUSY__SHIFT = 0x1d # macro
GRBM_STATUS2__CPG_BUSY__SHIFT = 0x1e # macro
GRBM_STATUS2__CPAXI_BUSY__SHIFT = 0x1f # macro
GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL_MASK = 0x0000000F # macro
GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING_MASK = 0x00000010 # macro
GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING_MASK = 0x00000020 # macro
GRBM_STATUS2__ME1PIPE0_RQ_PENDING_MASK = 0x00000040 # macro
GRBM_STATUS2__ME1PIPE1_RQ_PENDING_MASK = 0x00000080 # macro
GRBM_STATUS2__ME1PIPE2_RQ_PENDING_MASK = 0x00000100 # macro
GRBM_STATUS2__ME1PIPE3_RQ_PENDING_MASK = 0x00000200 # macro
GRBM_STATUS2__ME2PIPE0_RQ_PENDING_MASK = 0x00000400 # macro
GRBM_STATUS2__ME2PIPE1_RQ_PENDING_MASK = 0x00000800 # macro
GRBM_STATUS2__ME2PIPE2_RQ_PENDING_MASK = 0x00001000 # macro
GRBM_STATUS2__ME2PIPE3_RQ_PENDING_MASK = 0x00002000 # macro
GRBM_STATUS2__RLC_RQ_PENDING_MASK = 0x00004000 # macro
GRBM_STATUS2__UTCL2_BUSY_MASK = 0x00008000 # macro
GRBM_STATUS2__EA_BUSY_MASK = 0x00010000 # macro
GRBM_STATUS2__RMI_BUSY_MASK = 0x00020000 # macro
GRBM_STATUS2__UTCL2_RQ_PENDING_MASK = 0x00040000 # macro
GRBM_STATUS2__CPF_RQ_PENDING_MASK = 0x00080000 # macro
GRBM_STATUS2__EA_LINK_BUSY_MASK = 0x00100000 # macro
GRBM_STATUS2__CANE_BUSY_MASK = 0x00200000 # macro
GRBM_STATUS2__CANE_LINK_BUSY_MASK = 0x00400000 # macro
GRBM_STATUS2__RLC_BUSY_MASK = 0x01000000 # macro
GRBM_STATUS2__TC_BUSY_MASK = 0x02000000 # macro
GRBM_STATUS2__TCC_CC_RESIDENT_MASK = 0x04000000 # macro
GRBM_STATUS2__CPF_BUSY_MASK = 0x10000000 # macro
GRBM_STATUS2__CPC_BUSY_MASK = 0x20000000 # macro
GRBM_STATUS2__CPG_BUSY_MASK = 0x40000000 # macro
GRBM_STATUS2__CPAXI_BUSY_MASK = 0x80000000 # macro
GRBM_PWR_CNTL__ALL_REQ_TYPE__SHIFT = 0x0 # macro
GRBM_PWR_CNTL__GFX_REQ_TYPE__SHIFT = 0x2 # macro
GRBM_PWR_CNTL__ALL_RSP_TYPE__SHIFT = 0x4 # macro
GRBM_PWR_CNTL__GFX_RSP_TYPE__SHIFT = 0x6 # macro
GRBM_PWR_CNTL__GFX_REQ_EN__SHIFT = 0xe # macro
GRBM_PWR_CNTL__ALL_REQ_EN__SHIFT = 0xf # macro
GRBM_PWR_CNTL__ALL_REQ_TYPE_MASK = 0x00000003 # macro
GRBM_PWR_CNTL__GFX_REQ_TYPE_MASK = 0x0000000C # macro
GRBM_PWR_CNTL__ALL_RSP_TYPE_MASK = 0x00000030 # macro
GRBM_PWR_CNTL__GFX_RSP_TYPE_MASK = 0x000000C0 # macro
GRBM_PWR_CNTL__GFX_REQ_EN_MASK = 0x00004000 # macro
GRBM_PWR_CNTL__ALL_REQ_EN_MASK = 0x00008000 # macro
GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL__SHIFT = 0x0 # macro
GRBM_STATUS__RSMU_RQ_PENDING__SHIFT = 0x5 # macro
GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING__SHIFT = 0x7 # macro
GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING__SHIFT = 0x8 # macro
GRBM_STATUS__GDS_DMA_RQ_PENDING__SHIFT = 0x9 # macro
GRBM_STATUS__DB_CLEAN__SHIFT = 0xc # macro
GRBM_STATUS__CB_CLEAN__SHIFT = 0xd # macro
GRBM_STATUS__TA_BUSY__SHIFT = 0xe # macro
GRBM_STATUS__GDS_BUSY__SHIFT = 0xf # macro
GRBM_STATUS__WD_BUSY_NO_DMA__SHIFT = 0x10 # macro
GRBM_STATUS__VGT_BUSY__SHIFT = 0x11 # macro
GRBM_STATUS__IA_BUSY_NO_DMA__SHIFT = 0x12 # macro
GRBM_STATUS__IA_BUSY__SHIFT = 0x13 # macro
GRBM_STATUS__SX_BUSY__SHIFT = 0x14 # macro
GRBM_STATUS__WD_BUSY__SHIFT = 0x15 # macro
GRBM_STATUS__SPI_BUSY__SHIFT = 0x16 # macro
GRBM_STATUS__BCI_BUSY__SHIFT = 0x17 # macro
GRBM_STATUS__SC_BUSY__SHIFT = 0x18 # macro
GRBM_STATUS__PA_BUSY__SHIFT = 0x19 # macro
GRBM_STATUS__DB_BUSY__SHIFT = 0x1a # macro
GRBM_STATUS__CP_COHERENCY_BUSY__SHIFT = 0x1c # macro
GRBM_STATUS__CP_BUSY__SHIFT = 0x1d # macro
GRBM_STATUS__CB_BUSY__SHIFT = 0x1e # macro
GRBM_STATUS__GUI_ACTIVE__SHIFT = 0x1f # macro
GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL_MASK = 0x0000000F # macro
GRBM_STATUS__RSMU_RQ_PENDING_MASK = 0x00000020 # macro
GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING_MASK = 0x00000080 # macro
GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING_MASK = 0x00000100 # macro
GRBM_STATUS__GDS_DMA_RQ_PENDING_MASK = 0x00000200 # macro
GRBM_STATUS__DB_CLEAN_MASK = 0x00001000 # macro
GRBM_STATUS__CB_CLEAN_MASK = 0x00002000 # macro
GRBM_STATUS__TA_BUSY_MASK = 0x00004000 # macro
GRBM_STATUS__GDS_BUSY_MASK = 0x00008000 # macro
GRBM_STATUS__WD_BUSY_NO_DMA_MASK = 0x00010000 # macro
GRBM_STATUS__VGT_BUSY_MASK = 0x00020000 # macro
GRBM_STATUS__IA_BUSY_NO_DMA_MASK = 0x00040000 # macro
GRBM_STATUS__IA_BUSY_MASK = 0x00080000 # macro
GRBM_STATUS__SX_BUSY_MASK = 0x00100000 # macro
GRBM_STATUS__WD_BUSY_MASK = 0x00200000 # macro
GRBM_STATUS__SPI_BUSY_MASK = 0x00400000 # macro
GRBM_STATUS__BCI_BUSY_MASK = 0x00800000 # macro
GRBM_STATUS__SC_BUSY_MASK = 0x01000000 # macro
GRBM_STATUS__PA_BUSY_MASK = 0x02000000 # macro
GRBM_STATUS__DB_BUSY_MASK = 0x04000000 # macro
GRBM_STATUS__CP_COHERENCY_BUSY_MASK = 0x10000000 # macro
GRBM_STATUS__CP_BUSY_MASK = 0x20000000 # macro
GRBM_STATUS__CB_BUSY_MASK = 0x40000000 # macro
GRBM_STATUS__GUI_ACTIVE_MASK = 0x80000000 # macro
GRBM_STATUS_SE0__DB_CLEAN__SHIFT = 0x1 # macro
GRBM_STATUS_SE0__CB_CLEAN__SHIFT = 0x2 # macro
GRBM_STATUS_SE0__RMI_BUSY__SHIFT = 0x15 # macro
GRBM_STATUS_SE0__BCI_BUSY__SHIFT = 0x16 # macro
GRBM_STATUS_SE0__VGT_BUSY__SHIFT = 0x17 # macro
GRBM_STATUS_SE0__PA_BUSY__SHIFT = 0x18 # macro
GRBM_STATUS_SE0__TA_BUSY__SHIFT = 0x19 # macro
GRBM_STATUS_SE0__SX_BUSY__SHIFT = 0x1a # macro
GRBM_STATUS_SE0__SPI_BUSY__SHIFT = 0x1b # macro
GRBM_STATUS_SE0__SC_BUSY__SHIFT = 0x1d # macro
GRBM_STATUS_SE0__DB_BUSY__SHIFT = 0x1e # macro
GRBM_STATUS_SE0__CB_BUSY__SHIFT = 0x1f # macro
GRBM_STATUS_SE0__DB_CLEAN_MASK = 0x00000002 # macro
GRBM_STATUS_SE0__CB_CLEAN_MASK = 0x00000004 # macro
GRBM_STATUS_SE0__RMI_BUSY_MASK = 0x00200000 # macro
GRBM_STATUS_SE0__BCI_BUSY_MASK = 0x00400000 # macro
GRBM_STATUS_SE0__VGT_BUSY_MASK = 0x00800000 # macro
GRBM_STATUS_SE0__PA_BUSY_MASK = 0x01000000 # macro
GRBM_STATUS_SE0__TA_BUSY_MASK = 0x02000000 # macro
GRBM_STATUS_SE0__SX_BUSY_MASK = 0x04000000 # macro
GRBM_STATUS_SE0__SPI_BUSY_MASK = 0x08000000 # macro
GRBM_STATUS_SE0__SC_BUSY_MASK = 0x20000000 # macro
GRBM_STATUS_SE0__DB_BUSY_MASK = 0x40000000 # macro
GRBM_STATUS_SE0__CB_BUSY_MASK = 0x80000000 # macro
GRBM_STATUS_SE1__DB_CLEAN__SHIFT = 0x1 # macro
GRBM_STATUS_SE1__CB_CLEAN__SHIFT = 0x2 # macro
GRBM_STATUS_SE1__RMI_BUSY__SHIFT = 0x15 # macro
GRBM_STATUS_SE1__BCI_BUSY__SHIFT = 0x16 # macro
GRBM_STATUS_SE1__VGT_BUSY__SHIFT = 0x17 # macro
GRBM_STATUS_SE1__PA_BUSY__SHIFT = 0x18 # macro
GRBM_STATUS_SE1__TA_BUSY__SHIFT = 0x19 # macro
GRBM_STATUS_SE1__SX_BUSY__SHIFT = 0x1a # macro
GRBM_STATUS_SE1__SPI_BUSY__SHIFT = 0x1b # macro
GRBM_STATUS_SE1__SC_BUSY__SHIFT = 0x1d # macro
GRBM_STATUS_SE1__DB_BUSY__SHIFT = 0x1e # macro
GRBM_STATUS_SE1__CB_BUSY__SHIFT = 0x1f # macro
GRBM_STATUS_SE1__DB_CLEAN_MASK = 0x00000002 # macro
GRBM_STATUS_SE1__CB_CLEAN_MASK = 0x00000004 # macro
GRBM_STATUS_SE1__RMI_BUSY_MASK = 0x00200000 # macro
GRBM_STATUS_SE1__BCI_BUSY_MASK = 0x00400000 # macro
GRBM_STATUS_SE1__VGT_BUSY_MASK = 0x00800000 # macro
GRBM_STATUS_SE1__PA_BUSY_MASK = 0x01000000 # macro
GRBM_STATUS_SE1__TA_BUSY_MASK = 0x02000000 # macro
GRBM_STATUS_SE1__SX_BUSY_MASK = 0x04000000 # macro
GRBM_STATUS_SE1__SPI_BUSY_MASK = 0x08000000 # macro
GRBM_STATUS_SE1__SC_BUSY_MASK = 0x20000000 # macro
GRBM_STATUS_SE1__DB_BUSY_MASK = 0x40000000 # macro
GRBM_STATUS_SE1__CB_BUSY_MASK = 0x80000000 # macro
GRBM_SOFT_RESET__SOFT_RESET_CP__SHIFT = 0x0 # macro
GRBM_SOFT_RESET__SOFT_RESET_RLC__SHIFT = 0x2 # macro
GRBM_SOFT_RESET__SOFT_RESET_GFX__SHIFT = 0x10 # macro
GRBM_SOFT_RESET__SOFT_RESET_CPF__SHIFT = 0x11 # macro
GRBM_SOFT_RESET__SOFT_RESET_CPC__SHIFT = 0x12 # macro
GRBM_SOFT_RESET__SOFT_RESET_CPG__SHIFT = 0x13 # macro
GRBM_SOFT_RESET__SOFT_RESET_CAC__SHIFT = 0x14 # macro
GRBM_SOFT_RESET__SOFT_RESET_CANE__SHIFT = 0x15 # macro
GRBM_SOFT_RESET__SOFT_RESET_EA__SHIFT = 0x16 # macro
GRBM_SOFT_RESET__SOFT_RESET_UTCL2__SHIFT = 0x17 # macro
GRBM_SOFT_RESET__SOFT_RESET_CP_MASK = 0x00000001 # macro
GRBM_SOFT_RESET__SOFT_RESET_RLC_MASK = 0x00000004 # macro
GRBM_SOFT_RESET__SOFT_RESET_GFX_MASK = 0x00010000 # macro
GRBM_SOFT_RESET__SOFT_RESET_CPF_MASK = 0x00020000 # macro
GRBM_SOFT_RESET__SOFT_RESET_CPC_MASK = 0x00040000 # macro
GRBM_SOFT_RESET__SOFT_RESET_CPG_MASK = 0x00080000 # macro
GRBM_SOFT_RESET__SOFT_RESET_CAC_MASK = 0x00100000 # macro
GRBM_SOFT_RESET__SOFT_RESET_CANE_MASK = 0x00200000 # macro
GRBM_SOFT_RESET__SOFT_RESET_EA_MASK = 0x00400000 # macro
GRBM_SOFT_RESET__SOFT_RESET_UTCL2_MASK = 0x00800000 # macro
GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT = 0x0 # macro
GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT__SHIFT = 0x8 # macro
GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK = 0x0000000F # macro
GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT_MASK = 0x00001F00 # macro
GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS__SHIFT = 0x0 # macro
GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS_MASK = 0x000000FF # macro
GRBM_STATUS_SE2__DB_CLEAN__SHIFT = 0x1 # macro
GRBM_STATUS_SE2__CB_CLEAN__SHIFT = 0x2 # macro
GRBM_STATUS_SE2__RMI_BUSY__SHIFT = 0x15 # macro
GRBM_STATUS_SE2__BCI_BUSY__SHIFT = 0x16 # macro
GRBM_STATUS_SE2__VGT_BUSY__SHIFT = 0x17 # macro
GRBM_STATUS_SE2__PA_BUSY__SHIFT = 0x18 # macro
GRBM_STATUS_SE2__TA_BUSY__SHIFT = 0x19 # macro
GRBM_STATUS_SE2__SX_BUSY__SHIFT = 0x1a # macro
GRBM_STATUS_SE2__SPI_BUSY__SHIFT = 0x1b # macro
GRBM_STATUS_SE2__SC_BUSY__SHIFT = 0x1d # macro
GRBM_STATUS_SE2__DB_BUSY__SHIFT = 0x1e # macro
GRBM_STATUS_SE2__CB_BUSY__SHIFT = 0x1f # macro
GRBM_STATUS_SE2__DB_CLEAN_MASK = 0x00000002 # macro
GRBM_STATUS_SE2__CB_CLEAN_MASK = 0x00000004 # macro
GRBM_STATUS_SE2__RMI_BUSY_MASK = 0x00200000 # macro
GRBM_STATUS_SE2__BCI_BUSY_MASK = 0x00400000 # macro
GRBM_STATUS_SE2__VGT_BUSY_MASK = 0x00800000 # macro
GRBM_STATUS_SE2__PA_BUSY_MASK = 0x01000000 # macro
GRBM_STATUS_SE2__TA_BUSY_MASK = 0x02000000 # macro
GRBM_STATUS_SE2__SX_BUSY_MASK = 0x04000000 # macro
GRBM_STATUS_SE2__SPI_BUSY_MASK = 0x08000000 # macro
GRBM_STATUS_SE2__SC_BUSY_MASK = 0x20000000 # macro
GRBM_STATUS_SE2__DB_BUSY_MASK = 0x40000000 # macro
GRBM_STATUS_SE2__CB_BUSY_MASK = 0x80000000 # macro
GRBM_STATUS_SE3__DB_CLEAN__SHIFT = 0x1 # macro
GRBM_STATUS_SE3__CB_CLEAN__SHIFT = 0x2 # macro
GRBM_STATUS_SE3__RMI_BUSY__SHIFT = 0x15 # macro
GRBM_STATUS_SE3__BCI_BUSY__SHIFT = 0x16 # macro
GRBM_STATUS_SE3__VGT_BUSY__SHIFT = 0x17 # macro
GRBM_STATUS_SE3__PA_BUSY__SHIFT = 0x18 # macro
GRBM_STATUS_SE3__TA_BUSY__SHIFT = 0x19 # macro
GRBM_STATUS_SE3__SX_BUSY__SHIFT = 0x1a # macro
GRBM_STATUS_SE3__SPI_BUSY__SHIFT = 0x1b # macro
GRBM_STATUS_SE3__SC_BUSY__SHIFT = 0x1d # macro
GRBM_STATUS_SE3__DB_BUSY__SHIFT = 0x1e # macro
GRBM_STATUS_SE3__CB_BUSY__SHIFT = 0x1f # macro
GRBM_STATUS_SE3__DB_CLEAN_MASK = 0x00000002 # macro
GRBM_STATUS_SE3__CB_CLEAN_MASK = 0x00000004 # macro
GRBM_STATUS_SE3__RMI_BUSY_MASK = 0x00200000 # macro
GRBM_STATUS_SE3__BCI_BUSY_MASK = 0x00400000 # macro
GRBM_STATUS_SE3__VGT_BUSY_MASK = 0x00800000 # macro
GRBM_STATUS_SE3__PA_BUSY_MASK = 0x01000000 # macro
GRBM_STATUS_SE3__TA_BUSY_MASK = 0x02000000 # macro
GRBM_STATUS_SE3__SX_BUSY_MASK = 0x04000000 # macro
GRBM_STATUS_SE3__SPI_BUSY_MASK = 0x08000000 # macro
GRBM_STATUS_SE3__SC_BUSY_MASK = 0x20000000 # macro
GRBM_STATUS_SE3__DB_BUSY_MASK = 0x40000000 # macro
GRBM_STATUS_SE3__CB_BUSY_MASK = 0x80000000 # macro
GRBM_READ_ERROR__READ_ADDRESS__SHIFT = 0x2 # macro
GRBM_READ_ERROR__READ_PIPEID__SHIFT = 0x14 # macro
GRBM_READ_ERROR__READ_MEID__SHIFT = 0x16 # macro
GRBM_READ_ERROR__READ_ERROR__SHIFT = 0x1f # macro
GRBM_READ_ERROR__READ_ADDRESS_MASK = 0x0003FFFC # macro
GRBM_READ_ERROR__READ_PIPEID_MASK = 0x00300000 # macro
GRBM_READ_ERROR__READ_MEID_MASK = 0x00C00000 # macro
GRBM_READ_ERROR__READ_ERROR_MASK = 0x80000000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_CPF__SHIFT = 0x10 # macro
GRBM_READ_ERROR2__READ_REQUESTER_RSMU__SHIFT = 0x11 # macro
GRBM_READ_ERROR2__READ_REQUESTER_RLC__SHIFT = 0x12 # macro
GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA__SHIFT = 0x13 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF__SHIFT = 0x14 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF__SHIFT = 0x15 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF__SHIFT = 0x16 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF__SHIFT = 0x17 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0__SHIFT = 0x18 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1__SHIFT = 0x19 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2__SHIFT = 0x1a # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3__SHIFT = 0x1b # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0__SHIFT = 0x1c # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1__SHIFT = 0x1d # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2__SHIFT = 0x1e # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3__SHIFT = 0x1f # macro
GRBM_READ_ERROR2__READ_REQUESTER_CPF_MASK = 0x00010000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_RSMU_MASK = 0x00020000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_RLC_MASK = 0x00040000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA_MASK = 0x00080000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF_MASK = 0x00100000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF_MASK = 0x00200000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF_MASK = 0x00400000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF_MASK = 0x00800000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0_MASK = 0x01000000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1_MASK = 0x02000000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2_MASK = 0x04000000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3_MASK = 0x08000000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0_MASK = 0x10000000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1_MASK = 0x20000000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2_MASK = 0x40000000 # macro
GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3_MASK = 0x80000000 # macro
GRBM_INT_CNTL__RDERR_INT_ENABLE__SHIFT = 0x0 # macro
GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE__SHIFT = 0x13 # macro
GRBM_INT_CNTL__RDERR_INT_ENABLE_MASK = 0x00000001 # macro
GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE_MASK = 0x00080000 # macro
GRBM_TRAP_OP__RW__SHIFT = 0x0 # macro
GRBM_TRAP_OP__RW_MASK = 0x00000001 # macro
GRBM_TRAP_ADDR__DATA__SHIFT = 0x0 # macro
GRBM_TRAP_ADDR__DATA_MASK = 0x0003FFFF # macro
GRBM_TRAP_ADDR_MSK__DATA__SHIFT = 0x0 # macro
GRBM_TRAP_ADDR_MSK__DATA_MASK = 0x0003FFFF # macro
GRBM_TRAP_WD__DATA__SHIFT = 0x0 # macro
GRBM_TRAP_WD__DATA_MASK = 0xFFFFFFFF # macro
GRBM_TRAP_WD_MSK__DATA__SHIFT = 0x0 # macro
GRBM_TRAP_WD_MSK__DATA_MASK = 0xFFFFFFFF # macro
GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC__SHIFT = 0x0 # macro
GRBM_WRITE_ERROR__WRITE_REQUESTER_RSMU__SHIFT = 0x1 # macro
GRBM_WRITE_ERROR__WRITE_SSRCID__SHIFT = 0x2 # macro
GRBM_WRITE_ERROR__WRITE_VFID__SHIFT = 0x5 # macro
GRBM_WRITE_ERROR__WRITE_VF__SHIFT = 0xc # macro
GRBM_WRITE_ERROR__WRITE_VMID__SHIFT = 0xd # macro
GRBM_WRITE_ERROR__TMZ__SHIFT = 0x11 # macro
GRBM_WRITE_ERROR__CP_SECURE_WR_ILLEGAL__SHIFT = 0x12 # macro
GRBM_WRITE_ERROR__WRITE_PIPEID__SHIFT = 0x14 # macro
GRBM_WRITE_ERROR__WRITE_MEID__SHIFT = 0x16 # macro
GRBM_WRITE_ERROR__WRITE_ERROR__SHIFT = 0x1f # macro
GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC_MASK = 0x00000001 # macro
GRBM_WRITE_ERROR__WRITE_REQUESTER_RSMU_MASK = 0x00000002 # macro
GRBM_WRITE_ERROR__WRITE_SSRCID_MASK = 0x0000001C # macro
GRBM_WRITE_ERROR__WRITE_VFID_MASK = 0x000001E0 # macro
GRBM_WRITE_ERROR__WRITE_VF_MASK = 0x00001000 # macro
GRBM_WRITE_ERROR__WRITE_VMID_MASK = 0x0001E000 # macro
GRBM_WRITE_ERROR__TMZ_MASK = 0x00020000 # macro
GRBM_WRITE_ERROR__CP_SECURE_WR_ILLEGAL_MASK = 0x00040000 # macro
GRBM_WRITE_ERROR__WRITE_PIPEID_MASK = 0x00300000 # macro
GRBM_WRITE_ERROR__WRITE_MEID_MASK = 0x00C00000 # macro
GRBM_WRITE_ERROR__WRITE_ERROR_MASK = 0x80000000 # macro
GRBM_IOV_ERROR__IOV_ADDR__SHIFT = 0x2 # macro
GRBM_IOV_ERROR__IOV_VFID__SHIFT = 0x14 # macro
GRBM_IOV_ERROR__IOV_VF__SHIFT = 0x1a # macro
GRBM_IOV_ERROR__IOV_OP__SHIFT = 0x1b # macro
GRBM_IOV_ERROR__IOV_ERROR__SHIFT = 0x1f # macro
GRBM_IOV_ERROR__IOV_ADDR_MASK = 0x000FFFFC # macro
GRBM_IOV_ERROR__IOV_VFID_MASK = 0x03F00000 # macro
GRBM_IOV_ERROR__IOV_VF_MASK = 0x04000000 # macro
GRBM_IOV_ERROR__IOV_OP_MASK = 0x08000000 # macro
GRBM_IOV_ERROR__IOV_ERROR_MASK = 0x80000000 # macro
GRBM_CHIP_REVISION__CHIP_REVISION__SHIFT = 0x0 # macro
GRBM_CHIP_REVISION__CHIP_REVISION_MASK = 0x000000FF # macro
GRBM_GFX_CNTL__PIPEID__SHIFT = 0x0 # macro
GRBM_GFX_CNTL__MEID__SHIFT = 0x2 # macro
GRBM_GFX_CNTL__VMID__SHIFT = 0x4 # macro
GRBM_GFX_CNTL__QUEUEID__SHIFT = 0x8 # macro
GRBM_GFX_CNTL__PIPEID_MASK = 0x00000003 # macro
GRBM_GFX_CNTL__MEID_MASK = 0x0000000C # macro
GRBM_GFX_CNTL__VMID_MASK = 0x000000F0 # macro
GRBM_GFX_CNTL__QUEUEID_MASK = 0x00000700 # macro
GRBM_RSMU_CFG__APERTURE_ID__SHIFT = 0x0 # macro
GRBM_RSMU_CFG__QOS__SHIFT = 0xc # macro
GRBM_RSMU_CFG__POSTED_WR__SHIFT = 0x10 # macro
GRBM_RSMU_CFG__DEBUG_MASK__SHIFT = 0x11 # macro
GRBM_RSMU_CFG__APERTURE_ID_MASK = 0x00000FFF # macro
GRBM_RSMU_CFG__QOS_MASK = 0x0000F000 # macro
GRBM_RSMU_CFG__POSTED_WR_MASK = 0x00010000 # macro
GRBM_RSMU_CFG__DEBUG_MASK_MASK = 0x00020000 # macro
GRBM_IH_CREDIT__CREDIT_VALUE__SHIFT = 0x0 # macro
GRBM_IH_CREDIT__IH_CLIENT_ID__SHIFT = 0x10 # macro
GRBM_IH_CREDIT__CREDIT_VALUE_MASK = 0x00000003 # macro
GRBM_IH_CREDIT__IH_CLIENT_ID_MASK = 0x00FF0000 # macro
GRBM_PWR_CNTL2__PWR_REQUEST_HALT__SHIFT = 0x10 # macro
GRBM_PWR_CNTL2__PWR_GFX3D_REQUEST_HALT__SHIFT = 0x14 # macro
GRBM_PWR_CNTL2__PWR_REQUEST_HALT_MASK = 0x00010000 # macro
GRBM_PWR_CNTL2__PWR_GFX3D_REQUEST_HALT_MASK = 0x00100000 # macro
GRBM_UTCL2_INVAL_RANGE_START__DATA__SHIFT = 0x0 # macro
GRBM_UTCL2_INVAL_RANGE_START__DATA_MASK = 0x0003FFFF # macro
GRBM_UTCL2_INVAL_RANGE_END__DATA__SHIFT = 0x0 # macro
GRBM_UTCL2_INVAL_RANGE_END__DATA_MASK = 0x0003FFFF # macro
GRBM_RSMU_READ_ERROR__RSMU_READ_ADDRESS__SHIFT = 0x2 # macro
GRBM_RSMU_READ_ERROR__RSMU_READ_VF__SHIFT = 0x14 # macro
GRBM_RSMU_READ_ERROR__RSMU_READ_VFID__SHIFT = 0x15 # macro
GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_TYPE__SHIFT = 0x1b # macro
GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR__SHIFT = 0x1f # macro
GRBM_RSMU_READ_ERROR__RSMU_READ_ADDRESS_MASK = 0x000FFFFC # macro
GRBM_RSMU_READ_ERROR__RSMU_READ_VF_MASK = 0x00100000 # macro
GRBM_RSMU_READ_ERROR__RSMU_READ_VFID_MASK = 0x07E00000 # macro
GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_TYPE_MASK = 0x08000000 # macro
GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_MASK = 0x80000000 # macro
GRBM_CHICKEN_BITS__DISABLE_CP_VMID_RESET_REQ__SHIFT = 0x0 # macro
GRBM_CHICKEN_BITS__DISABLE_CP_VMID_RESET_REQ_MASK = 0x00000001 # macro
GRBM_FENCE_RANGE0__START__SHIFT = 0x0 # macro
GRBM_FENCE_RANGE0__END__SHIFT = 0x10 # macro
GRBM_FENCE_RANGE0__START_MASK = 0x0000FFFF # macro
GRBM_FENCE_RANGE0__END_MASK = 0xFFFF0000 # macro
GRBM_FENCE_RANGE1__START__SHIFT = 0x0 # macro
GRBM_FENCE_RANGE1__END__SHIFT = 0x10 # macro
GRBM_FENCE_RANGE1__START_MASK = 0x0000FFFF # macro
GRBM_FENCE_RANGE1__END_MASK = 0xFFFF0000 # macro
GRBM_IOV_READ_ERROR__IOV_ADDR__SHIFT = 0x2 # macro
GRBM_IOV_READ_ERROR__IOV_VFID__SHIFT = 0x14 # macro
GRBM_IOV_READ_ERROR__IOV_VF__SHIFT = 0x1a # macro
GRBM_IOV_READ_ERROR__IOV_OP__SHIFT = 0x1b # macro
GRBM_IOV_READ_ERROR__IOV_ERROR__SHIFT = 0x1f # macro
GRBM_IOV_READ_ERROR__IOV_ADDR_MASK = 0x000FFFFC # macro
GRBM_IOV_READ_ERROR__IOV_VFID_MASK = 0x03F00000 # macro
GRBM_IOV_READ_ERROR__IOV_VF_MASK = 0x04000000 # macro
GRBM_IOV_READ_ERROR__IOV_OP_MASK = 0x08000000 # macro
GRBM_IOV_READ_ERROR__IOV_ERROR_MASK = 0x80000000 # macro
GRBM_NOWHERE__DATA__SHIFT = 0x0 # macro
GRBM_NOWHERE__DATA_MASK = 0xFFFFFFFF # macro
GRBM_SCRATCH_REG0__SCRATCH_REG0__SHIFT = 0x0 # macro
GRBM_SCRATCH_REG0__SCRATCH_REG0_MASK = 0xFFFFFFFF # macro
GRBM_SCRATCH_REG1__SCRATCH_REG1__SHIFT = 0x0 # macro
GRBM_SCRATCH_REG1__SCRATCH_REG1_MASK = 0xFFFFFFFF # macro
GRBM_SCRATCH_REG2__SCRATCH_REG2__SHIFT = 0x0 # macro
GRBM_SCRATCH_REG2__SCRATCH_REG2_MASK = 0xFFFFFFFF # macro
GRBM_SCRATCH_REG3__SCRATCH_REG3__SHIFT = 0x0 # macro
GRBM_SCRATCH_REG3__SCRATCH_REG3_MASK = 0xFFFFFFFF # macro
GRBM_SCRATCH_REG4__SCRATCH_REG4__SHIFT = 0x0 # macro
GRBM_SCRATCH_REG4__SCRATCH_REG4_MASK = 0xFFFFFFFF # macro
GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT = 0x0 # macro
GRBM_SCRATCH_REG5__SCRATCH_REG5_MASK = 0xFFFFFFFF # macro
GRBM_SCRATCH_REG6__SCRATCH_REG6__SHIFT = 0x0 # macro
GRBM_SCRATCH_REG6__SCRATCH_REG6_MASK = 0xFFFFFFFF # macro
GRBM_SCRATCH_REG7__SCRATCH_REG7__SHIFT = 0x0 # macro
GRBM_SCRATCH_REG7__SCRATCH_REG7_MASK = 0xFFFFFFFF # macro
VIOLATION_DATA_ASYNC_VF_PROG__SSRCID__SHIFT = 0x0 # macro
VIOLATION_DATA_ASYNC_VF_PROG__VFID__SHIFT = 0x4 # macro
VIOLATION_DATA_ASYNC_VF_PROG__VIOLATION_ERROR__SHIFT = 0x1f # macro
VIOLATION_DATA_ASYNC_VF_PROG__SSRCID_MASK = 0x0000000F # macro
VIOLATION_DATA_ASYNC_VF_PROG__VFID_MASK = 0x000003F0 # macro
VIOLATION_DATA_ASYNC_VF_PROG__VIOLATION_ERROR_MASK = 0x80000000 # macro
CP_CPC_DEBUG_CNTL__DEBUG_INDX__SHIFT = 0x0 # macro
CP_CPC_DEBUG_CNTL__DEBUG_BUS_DC_GD_SEL__SHIFT = 0x8 # macro
CP_CPC_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS__SHIFT = 0x10 # macro
CP_CPC_DEBUG_CNTL__DEBUG_BUS_FLOP_EN__SHIFT = 0x1f # macro
CP_CPC_DEBUG_CNTL__DEBUG_INDX_MASK = 0x0000007F # macro
CP_CPC_DEBUG_CNTL__DEBUG_BUS_DC_GD_SEL_MASK = 0x00000700 # macro
CP_CPC_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS_MASK = 0x003F0000 # macro
CP_CPC_DEBUG_CNTL__DEBUG_BUS_FLOP_EN_MASK = 0x80000000 # macro
CP_CPF_DEBUG_CNTL__DEBUG_INDX__SHIFT = 0x0 # macro
CP_CPF_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS__SHIFT = 0x10 # macro
CP_CPF_DEBUG_CNTL__DEBUG_BUS_FLOP_EN__SHIFT = 0x1f # macro
CP_CPF_DEBUG_CNTL__DEBUG_INDX_MASK = 0x0000007F # macro
CP_CPF_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS_MASK = 0x003F0000 # macro
CP_CPF_DEBUG_CNTL__DEBUG_BUS_FLOP_EN_MASK = 0x80000000 # macro
CP_CPC_STATUS__MEC1_BUSY__SHIFT = 0x0 # macro
CP_CPC_STATUS__MEC2_BUSY__SHIFT = 0x1 # macro
CP_CPC_STATUS__DC0_BUSY__SHIFT = 0x2 # macro
CP_CPC_STATUS__DC1_BUSY__SHIFT = 0x3 # macro
CP_CPC_STATUS__RCIU1_BUSY__SHIFT = 0x4 # macro
CP_CPC_STATUS__RCIU2_BUSY__SHIFT = 0x5 # macro
CP_CPC_STATUS__ROQ1_BUSY__SHIFT = 0x6 # macro
CP_CPC_STATUS__ROQ2_BUSY__SHIFT = 0x7 # macro
CP_CPC_STATUS__TCIU_BUSY__SHIFT = 0xa # macro
CP_CPC_STATUS__SCRATCH_RAM_BUSY__SHIFT = 0xb # macro
CP_CPC_STATUS__QU_BUSY__SHIFT = 0xc # macro
CP_CPC_STATUS__UTCL2IU_BUSY__SHIFT = 0xd # macro
CP_CPC_STATUS__SAVE_RESTORE_BUSY__SHIFT = 0xe # macro
CP_CPC_STATUS__CPG_CPC_BUSY__SHIFT = 0x1d # macro
CP_CPC_STATUS__CPF_CPC_BUSY__SHIFT = 0x1e # macro
CP_CPC_STATUS__CPC_BUSY__SHIFT = 0x1f # macro
CP_CPC_STATUS__MEC1_BUSY_MASK = 0x00000001 # macro
CP_CPC_STATUS__MEC2_BUSY_MASK = 0x00000002 # macro
CP_CPC_STATUS__DC0_BUSY_MASK = 0x00000004 # macro
CP_CPC_STATUS__DC1_BUSY_MASK = 0x00000008 # macro
CP_CPC_STATUS__RCIU1_BUSY_MASK = 0x00000010 # macro
CP_CPC_STATUS__RCIU2_BUSY_MASK = 0x00000020 # macro
CP_CPC_STATUS__ROQ1_BUSY_MASK = 0x00000040 # macro
CP_CPC_STATUS__ROQ2_BUSY_MASK = 0x00000080 # macro
CP_CPC_STATUS__TCIU_BUSY_MASK = 0x00000400 # macro
CP_CPC_STATUS__SCRATCH_RAM_BUSY_MASK = 0x00000800 # macro
CP_CPC_STATUS__QU_BUSY_MASK = 0x00001000 # macro
CP_CPC_STATUS__UTCL2IU_BUSY_MASK = 0x00002000 # macro
CP_CPC_STATUS__SAVE_RESTORE_BUSY_MASK = 0x00004000 # macro
CP_CPC_STATUS__CPG_CPC_BUSY_MASK = 0x20000000 # macro
CP_CPC_STATUS__CPF_CPC_BUSY_MASK = 0x40000000 # macro
CP_CPC_STATUS__CPC_BUSY_MASK = 0x80000000 # macro
CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY__SHIFT = 0x0 # macro
CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY__SHIFT = 0x1 # macro
CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY__SHIFT = 0x2 # macro
CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY__SHIFT = 0x3 # macro
CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY__SHIFT = 0x4 # macro
CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY__SHIFT = 0x5 # macro
CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY__SHIFT = 0x6 # macro
CP_CPC_BUSY_STAT__MEC1_TC_BUSY__SHIFT = 0x7 # macro
CP_CPC_BUSY_STAT__MEC1_DMA_BUSY__SHIFT = 0x8 # macro
CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY__SHIFT = 0x9 # macro
CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY__SHIFT = 0xa # macro
CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY__SHIFT = 0xb # macro
CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY__SHIFT = 0xc # macro
CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY__SHIFT = 0xd # macro
CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY__SHIFT = 0x10 # macro
CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY__SHIFT = 0x11 # macro
CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY__SHIFT = 0x12 # macro
CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY__SHIFT = 0x13 # macro
CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY__SHIFT = 0x14 # macro
CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY__SHIFT = 0x15 # macro
CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY__SHIFT = 0x16 # macro
CP_CPC_BUSY_STAT__MEC2_TC_BUSY__SHIFT = 0x17 # macro
CP_CPC_BUSY_STAT__MEC2_DMA_BUSY__SHIFT = 0x18 # macro
CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY__SHIFT = 0x19 # macro
CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY__SHIFT = 0x1a # macro
CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY__SHIFT = 0x1b # macro
CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY__SHIFT = 0x1c # macro
CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY__SHIFT = 0x1d # macro
CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY_MASK = 0x00000001 # macro
CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY_MASK = 0x00000002 # macro
CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY_MASK = 0x00000004 # macro
CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY_MASK = 0x00000008 # macro
CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY_MASK = 0x00000010 # macro
CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY_MASK = 0x00000020 # macro
CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY_MASK = 0x00000040 # macro
CP_CPC_BUSY_STAT__MEC1_TC_BUSY_MASK = 0x00000080 # macro
CP_CPC_BUSY_STAT__MEC1_DMA_BUSY_MASK = 0x00000100 # macro
CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY_MASK = 0x00000200 # macro
CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY_MASK = 0x00000400 # macro
CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY_MASK = 0x00000800 # macro
CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY_MASK = 0x00001000 # macro
CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY_MASK = 0x00002000 # macro
CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY_MASK = 0x00010000 # macro
CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY_MASK = 0x00020000 # macro
CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY_MASK = 0x00040000 # macro
CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY_MASK = 0x00080000 # macro
CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY_MASK = 0x00100000 # macro
CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK = 0x00200000 # macro
CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY_MASK = 0x00400000 # macro
CP_CPC_BUSY_STAT__MEC2_TC_BUSY_MASK = 0x00800000 # macro
CP_CPC_BUSY_STAT__MEC2_DMA_BUSY_MASK = 0x01000000 # macro
CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY_MASK = 0x02000000 # macro
CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY_MASK = 0x04000000 # macro
CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY_MASK = 0x08000000 # macro
CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK = 0x10000000 # macro
CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY_MASK = 0x20000000 # macro
CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL__SHIFT = 0x3 # macro
CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION__SHIFT = 0x4 # macro
CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL__SHIFT = 0x6 # macro
CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET__SHIFT = 0x8 # macro
CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU__SHIFT = 0x9 # macro
CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ__SHIFT = 0xa # macro
CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA__SHIFT = 0xd # macro
CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET__SHIFT = 0x10 # macro
CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU__SHIFT = 0x11 # macro
CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT = 0x12 # macro
CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA__SHIFT = 0x15 # macro
CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE__SHIFT = 0x16 # macro
CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS__SHIFT = 0x17 # macro
CP_CPC_STALLED_STAT1__UTCL1_WAITING_ON_TRANS__SHIFT = 0x18 # macro
CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL_MASK = 0x00000008 # macro
CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION_MASK = 0x00000010 # macro
CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL_MASK = 0x00000040 # macro
CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET_MASK = 0x00000100 # macro
CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_MASK = 0x00000200 # macro
CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ_MASK = 0x00000400 # macro
CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA_MASK = 0x00002000 # macro
CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET_MASK = 0x00010000 # macro
CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_MASK = 0x00020000 # macro
CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ_MASK = 0x00040000 # macro
CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA_MASK = 0x00200000 # macro
CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE_MASK = 0x00400000 # macro
CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS_MASK = 0x00800000 # macro
CP_CPC_STALLED_STAT1__UTCL1_WAITING_ON_TRANS_MASK = 0x01000000 # macro
CP_CPF_STATUS__POST_WPTR_GFX_BUSY__SHIFT = 0x0 # macro
CP_CPF_STATUS__CSF_BUSY__SHIFT = 0x1 # macro
CP_CPF_STATUS__ROQ_ALIGN_BUSY__SHIFT = 0x4 # macro
CP_CPF_STATUS__ROQ_RING_BUSY__SHIFT = 0x5 # macro
CP_CPF_STATUS__ROQ_INDIRECT1_BUSY__SHIFT = 0x6 # macro
CP_CPF_STATUS__ROQ_INDIRECT2_BUSY__SHIFT = 0x7 # macro
CP_CPF_STATUS__ROQ_STATE_BUSY__SHIFT = 0x8 # macro
CP_CPF_STATUS__ROQ_CE_RING_BUSY__SHIFT = 0x9 # macro
CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY__SHIFT = 0xa # macro
CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY__SHIFT = 0xb # macro
CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT = 0xc # macro
CP_CPF_STATUS__INTERRUPT_BUSY__SHIFT = 0xd # macro
CP_CPF_STATUS__TCIU_BUSY__SHIFT = 0xe # macro
CP_CPF_STATUS__HQD_BUSY__SHIFT = 0xf # macro
CP_CPF_STATUS__PRT_BUSY__SHIFT = 0x10 # macro
CP_CPF_STATUS__UTCL2IU_BUSY__SHIFT = 0x11 # macro
CP_CPF_STATUS__CPF_GFX_BUSY__SHIFT = 0x1a # macro
CP_CPF_STATUS__CPF_CMP_BUSY__SHIFT = 0x1b # macro
CP_CPF_STATUS__GRBM_CPF_STAT_BUSY__SHIFT = 0x1c # macro
CP_CPF_STATUS__CPC_CPF_BUSY__SHIFT = 0x1e # macro
CP_CPF_STATUS__CPF_BUSY__SHIFT = 0x1f # macro
CP_CPF_STATUS__POST_WPTR_GFX_BUSY_MASK = 0x00000001 # macro
CP_CPF_STATUS__CSF_BUSY_MASK = 0x00000002 # macro
CP_CPF_STATUS__ROQ_ALIGN_BUSY_MASK = 0x00000010 # macro
CP_CPF_STATUS__ROQ_RING_BUSY_MASK = 0x00000020 # macro
CP_CPF_STATUS__ROQ_INDIRECT1_BUSY_MASK = 0x00000040 # macro
CP_CPF_STATUS__ROQ_INDIRECT2_BUSY_MASK = 0x00000080 # macro
CP_CPF_STATUS__ROQ_STATE_BUSY_MASK = 0x00000100 # macro
CP_CPF_STATUS__ROQ_CE_RING_BUSY_MASK = 0x00000200 # macro
CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY_MASK = 0x00000400 # macro
CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY_MASK = 0x00000800 # macro
CP_CPF_STATUS__SEMAPHORE_BUSY_MASK = 0x00001000 # macro
CP_CPF_STATUS__INTERRUPT_BUSY_MASK = 0x00002000 # macro
CP_CPF_STATUS__TCIU_BUSY_MASK = 0x00004000 # macro
CP_CPF_STATUS__HQD_BUSY_MASK = 0x00008000 # macro
CP_CPF_STATUS__PRT_BUSY_MASK = 0x00010000 # macro
CP_CPF_STATUS__UTCL2IU_BUSY_MASK = 0x00020000 # macro
CP_CPF_STATUS__CPF_GFX_BUSY_MASK = 0x04000000 # macro
CP_CPF_STATUS__CPF_CMP_BUSY_MASK = 0x08000000 # macro
CP_CPF_STATUS__GRBM_CPF_STAT_BUSY_MASK = 0x30000000 # macro
CP_CPF_STATUS__CPC_CPF_BUSY_MASK = 0x40000000 # macro
CP_CPF_STATUS__CPF_BUSY_MASK = 0x80000000 # macro
CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY__SHIFT = 0x0 # macro
CP_CPF_BUSY_STAT__CSF_RING_BUSY__SHIFT = 0x1 # macro
CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY__SHIFT = 0x2 # macro
CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY__SHIFT = 0x3 # macro
CP_CPF_BUSY_STAT__CSF_STATE_BUSY__SHIFT = 0x4 # macro
CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY__SHIFT = 0x5 # macro
CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY__SHIFT = 0x6 # macro
CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY__SHIFT = 0x7 # macro
CP_CPF_BUSY_STAT__CSF_INPUT_BUSY__SHIFT = 0x8 # macro
CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS__SHIFT = 0x9 # macro
CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY__SHIFT = 0xb # macro
CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY__SHIFT = 0xc # macro
CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY__SHIFT = 0xd # macro
CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY__SHIFT = 0xe # macro
CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT = 0xf # macro
CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT = 0x10 # macro
CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY__SHIFT = 0x11 # macro
CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY__SHIFT = 0x12 # macro
CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY__SHIFT = 0x13 # macro
CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY__SHIFT = 0x14 # macro
CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY__SHIFT = 0x15 # macro
CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY__SHIFT = 0x16 # macro
CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY__SHIFT = 0x17 # macro
CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY__SHIFT = 0x18 # macro
CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY__SHIFT = 0x19 # macro
CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY__SHIFT = 0x1a # macro
CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY__SHIFT = 0x1b # macro
CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY__SHIFT = 0x1c # macro
CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY__SHIFT = 0x1d # macro
CP_CPF_BUSY_STAT__HQD_PQ_BUSY__SHIFT = 0x1e # macro
CP_CPF_BUSY_STAT__HQD_IB_BUSY__SHIFT = 0x1f # macro
CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK = 0x00000001 # macro
CP_CPF_BUSY_STAT__CSF_RING_BUSY_MASK = 0x00000002 # macro
CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY_MASK = 0x00000004 # macro
CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY_MASK = 0x00000008 # macro
CP_CPF_BUSY_STAT__CSF_STATE_BUSY_MASK = 0x00000010 # macro
CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY_MASK = 0x00000020 # macro
CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY_MASK = 0x00000040 # macro
CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY_MASK = 0x00000080 # macro
CP_CPF_BUSY_STAT__CSF_INPUT_BUSY_MASK = 0x00000100 # macro
CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS_MASK = 0x00000200 # macro
CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY_MASK = 0x00000800 # macro
CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY_MASK = 0x00001000 # macro
CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY_MASK = 0x00002000 # macro
CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY_MASK = 0x00004000 # macro
CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK = 0x00008000 # macro
CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK = 0x00010000 # macro
CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY_MASK = 0x00020000 # macro
CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY_MASK = 0x00040000 # macro
CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY_MASK = 0x00080000 # macro
CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY_MASK = 0x00100000 # macro
CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY_MASK = 0x00200000 # macro
CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY_MASK = 0x00400000 # macro
CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY_MASK = 0x00800000 # macro
CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY_MASK = 0x01000000 # macro
CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY_MASK = 0x02000000 # macro
CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY_MASK = 0x04000000 # macro
CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY_MASK = 0x08000000 # macro
CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY_MASK = 0x10000000 # macro
CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY_MASK = 0x20000000 # macro
CP_CPF_BUSY_STAT__HQD_PQ_BUSY_MASK = 0x40000000 # macro
CP_CPF_BUSY_STAT__HQD_IB_BUSY_MASK = 0x80000000 # macro
CP_CPF_STALLED_STAT1__RING_FETCHING_DATA__SHIFT = 0x0 # macro
CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA__SHIFT = 0x1 # macro
CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA__SHIFT = 0x2 # macro
CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA__SHIFT = 0x3 # macro
CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE__SHIFT = 0x5 # macro
CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS__SHIFT = 0x6 # macro
CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE__SHIFT = 0x7 # macro
CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS__SHIFT = 0x8 # macro
CP_CPF_STALLED_STAT1__GFX_UTCL1_WAITING_ON_TRANS__SHIFT = 0x9 # macro
CP_CPF_STALLED_STAT1__CMP_UTCL1_WAITING_ON_TRANS__SHIFT = 0xa # macro
CP_CPF_STALLED_STAT1__RCIU_WAITING_ON_FREE__SHIFT = 0xb # macro
CP_CPF_STALLED_STAT1__RING_FETCHING_DATA_MASK = 0x00000001 # macro
CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA_MASK = 0x00000002 # macro
CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA_MASK = 0x00000004 # macro
CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA_MASK = 0x00000008 # macro
CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE_MASK = 0x00000020 # macro
CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS_MASK = 0x00000040 # macro
CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE_MASK = 0x00000080 # macro
CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS_MASK = 0x00000100 # macro
CP_CPF_STALLED_STAT1__GFX_UTCL1_WAITING_ON_TRANS_MASK = 0x00000200 # macro
CP_CPF_STALLED_STAT1__CMP_UTCL1_WAITING_ON_TRANS_MASK = 0x00000400 # macro
CP_CPF_STALLED_STAT1__RCIU_WAITING_ON_FREE_MASK = 0x00000800 # macro
CP_CPC_GRBM_FREE_COUNT__FREE_COUNT__SHIFT = 0x0 # macro
CP_CPC_GRBM_FREE_COUNT__FREE_COUNT_MASK = 0x0000003F # macro
CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_STATUS__SHIFT = 0x0 # macro
CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_OP__SHIFT = 0x1 # macro
CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR__SHIFT = 0x2 # macro
CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_APERTURE_ID__SHIFT = 0x14 # macro
CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_STATUS_MASK = 0x00000001 # macro
CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_OP_MASK = 0x00000002 # macro
CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR_MASK = 0x000FFFFC # macro
CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_APERTURE_ID_MASK = 0xFFF00000 # macro
CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT = 0x4 # macro
CP_MEC_CNTL__MEC_ME1_PIPE0_RESET__SHIFT = 0x10 # macro
CP_MEC_CNTL__MEC_ME1_PIPE1_RESET__SHIFT = 0x11 # macro
CP_MEC_CNTL__MEC_ME1_PIPE2_RESET__SHIFT = 0x12 # macro
CP_MEC_CNTL__MEC_ME1_PIPE3_RESET__SHIFT = 0x13 # macro
CP_MEC_CNTL__MEC_ME2_PIPE0_RESET__SHIFT = 0x14 # macro
CP_MEC_CNTL__MEC_ME2_PIPE1_RESET__SHIFT = 0x15 # macro
CP_MEC_CNTL__MEC_ME2_HALT__SHIFT = 0x1c # macro
CP_MEC_CNTL__MEC_ME2_STEP__SHIFT = 0x1d # macro
CP_MEC_CNTL__MEC_ME1_HALT__SHIFT = 0x1e # macro
CP_MEC_CNTL__MEC_ME1_STEP__SHIFT = 0x1f # macro
CP_MEC_CNTL__MEC_INVALIDATE_ICACHE_MASK = 0x00000010 # macro
CP_MEC_CNTL__MEC_ME1_PIPE0_RESET_MASK = 0x00010000 # macro
CP_MEC_CNTL__MEC_ME1_PIPE1_RESET_MASK = 0x00020000 # macro
CP_MEC_CNTL__MEC_ME1_PIPE2_RESET_MASK = 0x00040000 # macro
CP_MEC_CNTL__MEC_ME1_PIPE3_RESET_MASK = 0x00080000 # macro
CP_MEC_CNTL__MEC_ME2_PIPE0_RESET_MASK = 0x00100000 # macro
CP_MEC_CNTL__MEC_ME2_PIPE1_RESET_MASK = 0x00200000 # macro
CP_MEC_CNTL__MEC_ME2_HALT_MASK = 0x10000000 # macro
CP_MEC_CNTL__MEC_ME2_STEP_MASK = 0x20000000 # macro
CP_MEC_CNTL__MEC_ME1_HALT_MASK = 0x40000000 # macro
CP_MEC_CNTL__MEC_ME1_STEP_MASK = 0x80000000 # macro
CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP__SHIFT = 0x0 # macro
CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP_MASK = 0xFFFFFFFF # macro
CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP__SHIFT = 0x0 # macro
CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP_MASK = 0xFFFFFFFF # macro
CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX__SHIFT = 0x0 # macro
CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX_MASK = 0x000003FF # macro
CP_CPC_SCRATCH_DATA__SCRATCH_DATA__SHIFT = 0x0 # macro
CP_CPC_SCRATCH_DATA__SCRATCH_DATA_MASK = 0xFFFFFFFF # macro
CP_CPF_GRBM_FREE_COUNT__FREE_COUNT__SHIFT = 0x0 # macro
CP_CPF_GRBM_FREE_COUNT__FREE_COUNT_MASK = 0x00000007 # macro
CP_CPC_HALT_HYST_COUNT__COUNT__SHIFT = 0x0 # macro
CP_CPC_HALT_HYST_COUNT__COUNT_MASK = 0x0000000F # macro
CP_CE_COMPARE_COUNT__COMPARE_COUNT__SHIFT = 0x0 # macro
CP_CE_COMPARE_COUNT__COMPARE_COUNT_MASK = 0xFFFFFFFF # macro
CP_CE_DE_COUNT__DRAW_ENGINE_COUNT__SHIFT = 0x0 # macro
CP_CE_DE_COUNT__DRAW_ENGINE_COUNT_MASK = 0xFFFFFFFF # macro
CP_DE_CE_COUNT__CONST_ENGINE_COUNT__SHIFT = 0x0 # macro
CP_DE_CE_COUNT__CONST_ENGINE_COUNT_MASK = 0xFFFFFFFF # macro
CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT__SHIFT = 0x0 # macro
CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT_MASK = 0xFFFFFFFF # macro
CP_DE_DE_COUNT__DRAW_ENGINE_COUNT__SHIFT = 0x0 # macro
CP_DE_DE_COUNT__DRAW_ENGINE_COUNT_MASK = 0xFFFFFFFF # macro
CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV__SHIFT = 0x0 # macro
CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV__SHIFT = 0x1 # macro
CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER__SHIFT = 0x2 # macro
CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY__SHIFT = 0x3 # macro
CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY__SHIFT = 0x4 # macro
CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY__SHIFT = 0x5 # macro
CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV__SHIFT = 0x6 # macro
CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV__SHIFT = 0x7 # macro
CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA__SHIFT = 0xa # macro
CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG__SHIFT = 0xb # macro
CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER__SHIFT = 0xc # macro
CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW__SHIFT = 0xd # macro
CP_STALLED_STAT3__TCIU_WAITING_ON_FREE__SHIFT = 0xe # macro
CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS__SHIFT = 0xf # macro
CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM__SHIFT = 0x10 # macro
CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA__SHIFT = 0x11 # macro
CP_STALLED_STAT3__UTCL2IU_WAITING_ON_FREE__SHIFT = 0x12 # macro
CP_STALLED_STAT3__UTCL2IU_WAITING_ON_TAGS__SHIFT = 0x13 # macro
CP_STALLED_STAT3__UTCL1_WAITING_ON_TRANS__SHIFT = 0x14 # macro
CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV_MASK = 0x00000001 # macro
CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV_MASK = 0x00000002 # macro
CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER_MASK = 0x00000004 # macro
CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY_MASK = 0x00000008 # macro
CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY_MASK = 0x00000010 # macro
CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY_MASK = 0x00000020 # macro
CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV_MASK = 0x00000040 # macro
CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV_MASK = 0x00000080 # macro
CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA_MASK = 0x00000400 # macro
CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG_MASK = 0x00000800 # macro
CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_MASK = 0x00001000 # macro
CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW_MASK = 0x00002000 # macro
CP_STALLED_STAT3__TCIU_WAITING_ON_FREE_MASK = 0x00004000 # macro
CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS_MASK = 0x00008000 # macro
CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM_MASK = 0x00010000 # macro
CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA_MASK = 0x00020000 # macro
CP_STALLED_STAT3__UTCL2IU_WAITING_ON_FREE_MASK = 0x00040000 # macro
CP_STALLED_STAT3__UTCL2IU_WAITING_ON_TAGS_MASK = 0x00080000 # macro
CP_STALLED_STAT3__UTCL1_WAITING_ON_TRANS_MASK = 0x00100000 # macro
CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV__SHIFT = 0x0 # macro
CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV__SHIFT = 0x2 # macro
CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV__SHIFT = 0x4 # macro
CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG__SHIFT = 0xa # macro
CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG__SHIFT = 0xb # macro
CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM__SHIFT = 0xc # macro
CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA__SHIFT = 0xd # macro
CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA__SHIFT = 0xe # macro
CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA__SHIFT = 0xf # macro
CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE__SHIFT = 0x17 # macro
CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE__SHIFT = 0x18 # macro
CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE__SHIFT = 0x19 # macro
CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ__SHIFT = 0x1a # macro
CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ__SHIFT = 0x1b # macro
CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ__SHIFT = 0x1c # macro
CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION__SHIFT = 0x1d # macro
CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV_MASK = 0x00000001 # macro
CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV_MASK = 0x00000004 # macro
CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV_MASK = 0x00000010 # macro
CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG_MASK = 0x00000400 # macro
CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG_MASK = 0x00000800 # macro
CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM_MASK = 0x00001000 # macro
CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA_MASK = 0x00002000 # macro
CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA_MASK = 0x00004000 # macro
CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA_MASK = 0x00008000 # macro
CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE_MASK = 0x00800000 # macro
CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE_MASK = 0x01000000 # macro
CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE_MASK = 0x02000000 # macro
CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ_MASK = 0x04000000 # macro
CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ_MASK = 0x08000000 # macro
CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ_MASK = 0x10000000 # macro
CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION_MASK = 0x20000000 # macro
CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV__SHIFT = 0x0 # macro
CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV__SHIFT = 0x1 # macro
CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV__SHIFT = 0x2 # macro
CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING__SHIFT = 0x4 # macro
CP_STALLED_STAT2__PFP_RCIU_READ_PENDING__SHIFT = 0x5 # macro
CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA__SHIFT = 0x8 # macro
CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT = 0x9 # macro
CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER__SHIFT = 0xa # macro
CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME__SHIFT = 0xb # macro
CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV__SHIFT = 0xc # macro
CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV__SHIFT = 0xd # macro
CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP__SHIFT = 0xe # macro
CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH__SHIFT = 0xf # macro
CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV__SHIFT = 0x10 # macro
CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV__SHIFT = 0x11 # macro
CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ__SHIFT = 0x12 # macro
CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM__SHIFT = 0x13 # macro
CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA__SHIFT = 0x14 # macro
CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE__SHIFT = 0x15 # macro
CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM__SHIFT = 0x16 # macro
CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING__SHIFT = 0x17 # macro
CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING__SHIFT = 0x18 # macro
CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE__SHIFT = 0x19 # macro
CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE__SHIFT = 0x1a # macro
CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM__SHIFT = 0x1b # macro
CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION__SHIFT = 0x1c # macro
CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE__SHIFT = 0x1d # macro
CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS__SHIFT = 0x1e # macro
CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN__SHIFT = 0x1f # macro
CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV_MASK = 0x00000001 # macro
CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV_MASK = 0x00000002 # macro
CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV_MASK = 0x00000004 # macro
CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING_MASK = 0x00000010 # macro
CP_STALLED_STAT2__PFP_RCIU_READ_PENDING_MASK = 0x00000020 # macro
CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA_MASK = 0x00000100 # macro
CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER_MASK = 0x00000200 # macro
CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER_MASK = 0x00000400 # macro
CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME_MASK = 0x00000800 # macro
CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV_MASK = 0x00001000 # macro
CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV_MASK = 0x00002000 # macro
CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP_MASK = 0x00004000 # macro
CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH_MASK = 0x00008000 # macro
CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV_MASK = 0x00010000 # macro
CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV_MASK = 0x00020000 # macro
CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ_MASK = 0x00040000 # macro
CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM_MASK = 0x00080000 # macro
CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA_MASK = 0x00100000 # macro
CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE_MASK = 0x00200000 # macro
CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM_MASK = 0x00400000 # macro
CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING_MASK = 0x00800000 # macro
CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING_MASK = 0x01000000 # macro
CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE_MASK = 0x02000000 # macro
CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE_MASK = 0x04000000 # macro
CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM_MASK = 0x08000000 # macro
CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION_MASK = 0x10000000 # macro
CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE_MASK = 0x20000000 # macro
CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS_MASK = 0x40000000 # macro
CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN_MASK = 0x80000000 # macro
CP_BUSY_STAT__REG_BUS_FIFO_BUSY__SHIFT = 0x0 # macro
CP_BUSY_STAT__COHER_CNT_NEQ_ZERO__SHIFT = 0x6 # macro
CP_BUSY_STAT__PFP_PARSING_PACKETS__SHIFT = 0x7 # macro
CP_BUSY_STAT__ME_PARSING_PACKETS__SHIFT = 0x8 # macro
CP_BUSY_STAT__RCIU_PFP_BUSY__SHIFT = 0x9 # macro
CP_BUSY_STAT__RCIU_ME_BUSY__SHIFT = 0xa # macro
CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY__SHIFT = 0xc # macro
CP_BUSY_STAT__SEM_FAILED_AND_HOLDING__SHIFT = 0xd # macro
CP_BUSY_STAT__SEM_POLLING_FOR_PASS__SHIFT = 0xe # macro
CP_BUSY_STAT__GFX_CONTEXT_BUSY__SHIFT = 0xf # macro
CP_BUSY_STAT__ME_PARSER_BUSY__SHIFT = 0x11 # macro
CP_BUSY_STAT__EOP_DONE_BUSY__SHIFT = 0x12 # macro
CP_BUSY_STAT__STRM_OUT_BUSY__SHIFT = 0x13 # macro
CP_BUSY_STAT__PIPE_STATS_BUSY__SHIFT = 0x14 # macro
CP_BUSY_STAT__RCIU_CE_BUSY__SHIFT = 0x15 # macro
CP_BUSY_STAT__CE_PARSING_PACKETS__SHIFT = 0x16 # macro
CP_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK = 0x00000001 # macro
CP_BUSY_STAT__COHER_CNT_NEQ_ZERO_MASK = 0x00000040 # macro
CP_BUSY_STAT__PFP_PARSING_PACKETS_MASK = 0x00000080 # macro
CP_BUSY_STAT__ME_PARSING_PACKETS_MASK = 0x00000100 # macro
CP_BUSY_STAT__RCIU_PFP_BUSY_MASK = 0x00000200 # macro
CP_BUSY_STAT__RCIU_ME_BUSY_MASK = 0x00000400 # macro
CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY_MASK = 0x00001000 # macro
CP_BUSY_STAT__SEM_FAILED_AND_HOLDING_MASK = 0x00002000 # macro
CP_BUSY_STAT__SEM_POLLING_FOR_PASS_MASK = 0x00004000 # macro
CP_BUSY_STAT__GFX_CONTEXT_BUSY_MASK = 0x00008000 # macro
CP_BUSY_STAT__ME_PARSER_BUSY_MASK = 0x00020000 # macro
CP_BUSY_STAT__EOP_DONE_BUSY_MASK = 0x00040000 # macro
CP_BUSY_STAT__STRM_OUT_BUSY_MASK = 0x00080000 # macro
CP_BUSY_STAT__PIPE_STATS_BUSY_MASK = 0x00100000 # macro
CP_BUSY_STAT__RCIU_CE_BUSY_MASK = 0x00200000 # macro
CP_BUSY_STAT__CE_PARSING_PACKETS_MASK = 0x00400000 # macro
CP_STAT__ROQ_RING_BUSY__SHIFT = 0x9 # macro
CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT = 0xa # macro
CP_STAT__ROQ_INDIRECT2_BUSY__SHIFT = 0xb # macro
CP_STAT__ROQ_STATE_BUSY__SHIFT = 0xc # macro
CP_STAT__DC_BUSY__SHIFT = 0xd # macro
CP_STAT__UTCL2IU_BUSY__SHIFT = 0xe # macro
CP_STAT__PFP_BUSY__SHIFT = 0xf # macro
CP_STAT__MEQ_BUSY__SHIFT = 0x10 # macro
CP_STAT__ME_BUSY__SHIFT = 0x11 # macro
CP_STAT__QUERY_BUSY__SHIFT = 0x12 # macro
CP_STAT__SEMAPHORE_BUSY__SHIFT = 0x13 # macro
CP_STAT__INTERRUPT_BUSY__SHIFT = 0x14 # macro
CP_STAT__SURFACE_SYNC_BUSY__SHIFT = 0x15 # macro
CP_STAT__DMA_BUSY__SHIFT = 0x16 # macro
CP_STAT__RCIU_BUSY__SHIFT = 0x17 # macro
CP_STAT__SCRATCH_RAM_BUSY__SHIFT = 0x18 # macro
CP_STAT__CE_BUSY__SHIFT = 0x1a # macro
CP_STAT__TCIU_BUSY__SHIFT = 0x1b # macro
CP_STAT__ROQ_CE_RING_BUSY__SHIFT = 0x1c # macro
CP_STAT__ROQ_CE_INDIRECT1_BUSY__SHIFT = 0x1d # macro
CP_STAT__ROQ_CE_INDIRECT2_BUSY__SHIFT = 0x1e # macro
CP_STAT__CP_BUSY__SHIFT = 0x1f # macro
CP_STAT__ROQ_RING_BUSY_MASK = 0x00000200 # macro
CP_STAT__ROQ_INDIRECT1_BUSY_MASK = 0x00000400 # macro
CP_STAT__ROQ_INDIRECT2_BUSY_MASK = 0x00000800 # macro
CP_STAT__ROQ_STATE_BUSY_MASK = 0x00001000 # macro
CP_STAT__DC_BUSY_MASK = 0x00002000 # macro
CP_STAT__UTCL2IU_BUSY_MASK = 0x00004000 # macro
CP_STAT__PFP_BUSY_MASK = 0x00008000 # macro
CP_STAT__MEQ_BUSY_MASK = 0x00010000 # macro
CP_STAT__ME_BUSY_MASK = 0x00020000 # macro
CP_STAT__QUERY_BUSY_MASK = 0x00040000 # macro
CP_STAT__SEMAPHORE_BUSY_MASK = 0x00080000 # macro
CP_STAT__INTERRUPT_BUSY_MASK = 0x00100000 # macro
CP_STAT__SURFACE_SYNC_BUSY_MASK = 0x00200000 # macro
CP_STAT__DMA_BUSY_MASK = 0x00400000 # macro
CP_STAT__RCIU_BUSY_MASK = 0x00800000 # macro
CP_STAT__SCRATCH_RAM_BUSY_MASK = 0x01000000 # macro
CP_STAT__CE_BUSY_MASK = 0x04000000 # macro
CP_STAT__TCIU_BUSY_MASK = 0x08000000 # macro
CP_STAT__ROQ_CE_RING_BUSY_MASK = 0x10000000 # macro
CP_STAT__ROQ_CE_INDIRECT1_BUSY_MASK = 0x20000000 # macro
CP_STAT__ROQ_CE_INDIRECT2_BUSY_MASK = 0x40000000 # macro
CP_STAT__CP_BUSY_MASK = 0x80000000 # macro
CP_ME_HEADER_DUMP__ME_HEADER_DUMP__SHIFT = 0x0 # macro
CP_ME_HEADER_DUMP__ME_HEADER_DUMP_MASK = 0xFFFFFFFF # macro
CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP__SHIFT = 0x0 # macro
CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP_MASK = 0xFFFFFFFF # macro
CP_GRBM_FREE_COUNT__FREE_COUNT__SHIFT = 0x0 # macro
CP_GRBM_FREE_COUNT__FREE_COUNT_GDS__SHIFT = 0x8 # macro
CP_GRBM_FREE_COUNT__FREE_COUNT_PFP__SHIFT = 0x10 # macro
CP_GRBM_FREE_COUNT__FREE_COUNT_MASK = 0x0000003F # macro
CP_GRBM_FREE_COUNT__FREE_COUNT_GDS_MASK = 0x00003F00 # macro
CP_GRBM_FREE_COUNT__FREE_COUNT_PFP_MASK = 0x003F0000 # macro
CP_CE_HEADER_DUMP__CE_HEADER_DUMP__SHIFT = 0x0 # macro
CP_CE_HEADER_DUMP__CE_HEADER_DUMP_MASK = 0xFFFFFFFF # macro
CP_PFP_INSTR_PNTR__INSTR_PNTR__SHIFT = 0x0 # macro
CP_PFP_INSTR_PNTR__INSTR_PNTR_MASK = 0x0000FFFF # macro
CP_ME_INSTR_PNTR__INSTR_PNTR__SHIFT = 0x0 # macro
CP_ME_INSTR_PNTR__INSTR_PNTR_MASK = 0x0000FFFF # macro
CP_CE_INSTR_PNTR__INSTR_PNTR__SHIFT = 0x0 # macro
CP_CE_INSTR_PNTR__INSTR_PNTR_MASK = 0x0000FFFF # macro
CP_MEC1_INSTR_PNTR__INSTR_PNTR__SHIFT = 0x0 # macro
CP_MEC1_INSTR_PNTR__INSTR_PNTR_MASK = 0x0000FFFF # macro
CP_MEC2_INSTR_PNTR__INSTR_PNTR__SHIFT = 0x0 # macro
CP_MEC2_INSTR_PNTR__INSTR_PNTR_MASK = 0x0000FFFF # macro
CP_CSF_STAT__BUFFER_REQUEST_COUNT__SHIFT = 0x8 # macro
CP_CSF_STAT__BUFFER_REQUEST_COUNT_MASK = 0x0001FF00 # macro
CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT = 0x4 # macro
CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT = 0x6 # macro
CP_ME_CNTL__ME_INVALIDATE_ICACHE__SHIFT = 0x8 # macro
CP_ME_CNTL__CE_PIPE0_RESET__SHIFT = 0x10 # macro
CP_ME_CNTL__CE_PIPE1_RESET__SHIFT = 0x11 # macro
CP_ME_CNTL__PFP_PIPE0_RESET__SHIFT = 0x12 # macro
CP_ME_CNTL__PFP_PIPE1_RESET__SHIFT = 0x13 # macro
CP_ME_CNTL__ME_PIPE0_RESET__SHIFT = 0x14 # macro
CP_ME_CNTL__ME_PIPE1_RESET__SHIFT = 0x15 # macro
CP_ME_CNTL__CE_HALT__SHIFT = 0x18 # macro
CP_ME_CNTL__CE_STEP__SHIFT = 0x19 # macro
CP_ME_CNTL__PFP_HALT__SHIFT = 0x1a # macro
CP_ME_CNTL__PFP_STEP__SHIFT = 0x1b # macro
CP_ME_CNTL__ME_HALT__SHIFT = 0x1c # macro
CP_ME_CNTL__ME_STEP__SHIFT = 0x1d # macro
CP_ME_CNTL__CE_INVALIDATE_ICACHE_MASK = 0x00000010 # macro
CP_ME_CNTL__PFP_INVALIDATE_ICACHE_MASK = 0x00000040 # macro
CP_ME_CNTL__ME_INVALIDATE_ICACHE_MASK = 0x00000100 # macro
CP_ME_CNTL__CE_PIPE0_RESET_MASK = 0x00010000 # macro
CP_ME_CNTL__CE_PIPE1_RESET_MASK = 0x00020000 # macro
CP_ME_CNTL__PFP_PIPE0_RESET_MASK = 0x00040000 # macro
CP_ME_CNTL__PFP_PIPE1_RESET_MASK = 0x00080000 # macro
CP_ME_CNTL__ME_PIPE0_RESET_MASK = 0x00100000 # macro
CP_ME_CNTL__ME_PIPE1_RESET_MASK = 0x00200000 # macro
CP_ME_CNTL__CE_HALT_MASK = 0x01000000 # macro
CP_ME_CNTL__CE_STEP_MASK = 0x02000000 # macro
CP_ME_CNTL__PFP_HALT_MASK = 0x04000000 # macro
CP_ME_CNTL__PFP_STEP_MASK = 0x08000000 # macro
CP_ME_CNTL__ME_HALT_MASK = 0x10000000 # macro
CP_ME_CNTL__ME_STEP_MASK = 0x20000000 # macro
CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS__SHIFT = 0x0 # macro
CP_CNTX_STAT__CURRENT_HP3D_CONTEXT__SHIFT = 0x8 # macro
CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS__SHIFT = 0x14 # macro
CP_CNTX_STAT__CURRENT_GFX_CONTEXT__SHIFT = 0x1c # macro
CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS_MASK = 0x000000FF # macro
CP_CNTX_STAT__CURRENT_HP3D_CONTEXT_MASK = 0x00000700 # macro
CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS_MASK = 0x0FF00000 # macro
CP_CNTX_STAT__CURRENT_GFX_CONTEXT_MASK = 0x70000000 # macro
CP_ME_PREEMPTION__OBSOLETE__SHIFT = 0x0 # macro
CP_ME_PREEMPTION__OBSOLETE_MASK = 0x00000001 # macro
CP_ROQ_THRESHOLDS__IB1_START__SHIFT = 0x0 # macro
CP_ROQ_THRESHOLDS__IB2_START__SHIFT = 0x8 # macro
CP_ROQ_THRESHOLDS__IB1_START_MASK = 0x000000FF # macro
CP_ROQ_THRESHOLDS__IB2_START_MASK = 0x0000FF00 # macro
CP_MEQ_STQ_THRESHOLD__STQ_START__SHIFT = 0x0 # macro
CP_MEQ_STQ_THRESHOLD__STQ_START_MASK = 0x000000FF # macro
CP_RB2_RPTR__RB_RPTR__SHIFT = 0x0 # macro
CP_RB2_RPTR__RB_RPTR_MASK = 0x000FFFFF # macro
CP_RB1_RPTR__RB_RPTR__SHIFT = 0x0 # macro
CP_RB1_RPTR__RB_RPTR_MASK = 0x000FFFFF # macro
CP_RB0_RPTR__RB_RPTR__SHIFT = 0x0 # macro
CP_RB0_RPTR__RB_RPTR_MASK = 0x000FFFFF # macro
CP_RB_RPTR__RB_RPTR__SHIFT = 0x0 # macro
CP_RB_RPTR__RB_RPTR_MASK = 0x000FFFFF # macro
CP_RB_WPTR_DELAY__PRE_WRITE_TIMER__SHIFT = 0x0 # macro
CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT__SHIFT = 0x1c # macro
CP_RB_WPTR_DELAY__PRE_WRITE_TIMER_MASK = 0x0FFFFFFF # macro
CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK = 0xF0000000 # macro
CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY__SHIFT = 0x0 # macro
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT = 0x10 # macro
CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY_MASK = 0x0000FFFF # macro
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK = 0xFFFF0000 # macro
CP_ROQ1_THRESHOLDS__RB1_START__SHIFT = 0x0 # macro
CP_ROQ1_THRESHOLDS__RB2_START__SHIFT = 0x8 # macro
CP_ROQ1_THRESHOLDS__R0_IB1_START__SHIFT = 0x10 # macro
CP_ROQ1_THRESHOLDS__R1_IB1_START__SHIFT = 0x18 # macro
CP_ROQ1_THRESHOLDS__RB1_START_MASK = 0x000000FF # macro
CP_ROQ1_THRESHOLDS__RB2_START_MASK = 0x0000FF00 # macro
CP_ROQ1_THRESHOLDS__R0_IB1_START_MASK = 0x00FF0000 # macro
CP_ROQ1_THRESHOLDS__R1_IB1_START_MASK = 0xFF000000 # macro
CP_ROQ2_THRESHOLDS__R2_IB1_START__SHIFT = 0x0 # macro
CP_ROQ2_THRESHOLDS__R0_IB2_START__SHIFT = 0x8 # macro
CP_ROQ2_THRESHOLDS__R1_IB2_START__SHIFT = 0x10 # macro
CP_ROQ2_THRESHOLDS__R2_IB2_START__SHIFT = 0x18 # macro
CP_ROQ2_THRESHOLDS__R2_IB1_START_MASK = 0x000000FF # macro
CP_ROQ2_THRESHOLDS__R0_IB2_START_MASK = 0x0000FF00 # macro
CP_ROQ2_THRESHOLDS__R1_IB2_START_MASK = 0x00FF0000 # macro
CP_ROQ2_THRESHOLDS__R2_IB2_START_MASK = 0xFF000000 # macro
CP_STQ_THRESHOLDS__STQ0_START__SHIFT = 0x0 # macro
CP_STQ_THRESHOLDS__STQ1_START__SHIFT = 0x8 # macro
CP_STQ_THRESHOLDS__STQ2_START__SHIFT = 0x10 # macro
CP_STQ_THRESHOLDS__STQ0_START_MASK = 0x000000FF # macro
CP_STQ_THRESHOLDS__STQ1_START_MASK = 0x0000FF00 # macro
CP_STQ_THRESHOLDS__STQ2_START_MASK = 0x00FF0000 # macro
CP_QUEUE_THRESHOLDS__ROQ_IB1_START__SHIFT = 0x0 # macro
CP_QUEUE_THRESHOLDS__ROQ_IB2_START__SHIFT = 0x8 # macro
CP_QUEUE_THRESHOLDS__ROQ_IB1_START_MASK = 0x0000003F # macro
CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK = 0x00003F00 # macro
CP_MEQ_THRESHOLDS__MEQ1_START__SHIFT = 0x0 # macro
CP_MEQ_THRESHOLDS__MEQ2_START__SHIFT = 0x8 # macro
CP_MEQ_THRESHOLDS__MEQ1_START_MASK = 0x000000FF # macro
CP_MEQ_THRESHOLDS__MEQ2_START_MASK = 0x0000FF00 # macro
CP_ROQ_AVAIL__ROQ_CNT_RING__SHIFT = 0x0 # macro
CP_ROQ_AVAIL__ROQ_CNT_IB1__SHIFT = 0x10 # macro
CP_ROQ_AVAIL__ROQ_CNT_RING_MASK = 0x000007FF # macro
CP_ROQ_AVAIL__ROQ_CNT_IB1_MASK = 0x07FF0000 # macro
CP_STQ_AVAIL__STQ_CNT__SHIFT = 0x0 # macro
CP_STQ_AVAIL__STQ_CNT_MASK = 0x000001FF # macro
CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT = 0x0 # macro
CP_ROQ2_AVAIL__ROQ_CNT_IB2_MASK = 0x000007FF # macro
CP_MEQ_AVAIL__MEQ_CNT__SHIFT = 0x0 # macro
CP_MEQ_AVAIL__MEQ_CNT_MASK = 0x000003FF # macro
CP_CMD_INDEX__CMD_INDEX__SHIFT = 0x0 # macro
CP_CMD_INDEX__CMD_ME_SEL__SHIFT = 0xc # macro
CP_CMD_INDEX__CMD_QUEUE_SEL__SHIFT = 0x10 # macro
CP_CMD_INDEX__CMD_INDEX_MASK = 0x000007FF # macro
CP_CMD_INDEX__CMD_ME_SEL_MASK = 0x00003000 # macro
CP_CMD_INDEX__CMD_QUEUE_SEL_MASK = 0x00070000 # macro
CP_CMD_DATA__CMD_DATA__SHIFT = 0x0 # macro
CP_CMD_DATA__CMD_DATA_MASK = 0xFFFFFFFF # macro
CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY__SHIFT = 0x0 # macro
CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY__SHIFT = 0x10 # macro
CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY_MASK = 0x000003FF # macro
CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY_MASK = 0x03FF0000 # macro
CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1__SHIFT = 0x0 # macro
CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1__SHIFT = 0x10 # macro
CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1_MASK = 0x000003FF # macro
CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1_MASK = 0x03FF0000 # macro
CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2__SHIFT = 0x0 # macro
CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2__SHIFT = 0x10 # macro
CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2_MASK = 0x000003FF # macro
CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2_MASK = 0x03FF0000 # macro
CP_STQ_STAT__STQ_RPTR__SHIFT = 0x0 # macro
CP_STQ_STAT__STQ_RPTR_MASK = 0x000003FF # macro
CP_STQ_WR_STAT__STQ_WPTR__SHIFT = 0x0 # macro
CP_STQ_WR_STAT__STQ_WPTR_MASK = 0x000003FF # macro
CP_MEQ_STAT__MEQ_RPTR__SHIFT = 0x0 # macro
CP_MEQ_STAT__MEQ_WPTR__SHIFT = 0x10 # macro
CP_MEQ_STAT__MEQ_RPTR_MASK = 0x000003FF # macro
CP_MEQ_STAT__MEQ_WPTR_MASK = 0x03FF0000 # macro
CP_CEQ1_AVAIL__CEQ_CNT_RING__SHIFT = 0x0 # macro
CP_CEQ1_AVAIL__CEQ_CNT_IB1__SHIFT = 0x10 # macro
CP_CEQ1_AVAIL__CEQ_CNT_RING_MASK = 0x000007FF # macro
CP_CEQ1_AVAIL__CEQ_CNT_IB1_MASK = 0x07FF0000 # macro
CP_CEQ2_AVAIL__CEQ_CNT_IB2__SHIFT = 0x0 # macro
CP_CEQ2_AVAIL__CEQ_CNT_IB2_MASK = 0x000007FF # macro
CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY__SHIFT = 0x0 # macro
CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY__SHIFT = 0x10 # macro
CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY_MASK = 0x000003FF # macro
CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY_MASK = 0x03FF0000 # macro
CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1__SHIFT = 0x0 # macro
CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1__SHIFT = 0x10 # macro
CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1_MASK = 0x000003FF # macro
CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1_MASK = 0x03FF0000 # macro
CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2__SHIFT = 0x0 # macro
CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2__SHIFT = 0x10 # macro
CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2_MASK = 0x000003FF # macro
CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2_MASK = 0x03FF0000 # macro
CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED__SHIFT = 0xb # macro
CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT = 0xe # macro
CP_INT_STAT_DEBUG__GPF_INT_ASSERTED__SHIFT = 0x10 # macro
CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT = 0x11 # macro
CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED__SHIFT = 0x12 # macro
CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED__SHIFT = 0x13 # macro
CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED__SHIFT = 0x14 # macro
CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED__SHIFT = 0x15 # macro
CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED__SHIFT = 0x16 # macro
CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT = 0x17 # macro
CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT = 0x18 # macro
CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT = 0x1a # macro
CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT = 0x1b # macro
CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT = 0x1d # macro
CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT = 0x1e # macro
CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT = 0x1f # macro
CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED_MASK = 0x00000800 # macro
CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK = 0x00004000 # macro
CP_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK = 0x00010000 # macro
CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK = 0x00020000 # macro
CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED_MASK = 0x00040000 # macro
CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED_MASK = 0x00080000 # macro
CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED_MASK = 0x00100000 # macro
CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED_MASK = 0x00200000 # macro
CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED_MASK = 0x00400000 # macro
CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK = 0x00800000 # macro
CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK = 0x01000000 # macro
CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK = 0x04000000 # macro
CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK = 0x08000000 # macro
CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK = 0x20000000 # macro
CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK = 0x40000000 # macro
CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK = 0x80000000 # macro
CP_DEBUG_CNTL__DEBUG_INDX__SHIFT = 0x0 # macro
CP_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS__SHIFT = 0x10 # macro
CP_DEBUG_CNTL__DEBUG_BUS_FLOP_EN__SHIFT = 0x1f # macro
CP_DEBUG_CNTL__DEBUG_INDX_MASK = 0x0000007F # macro
CP_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS_MASK = 0x003F0000 # macro
CP_DEBUG_CNTL__DEBUG_BUS_FLOP_EN_MASK = 0x80000000 # macro
CP_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR__SHIFT = 0x0 # macro
CP_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR_MASK = 0x0000FFFF # macro
VGT_VTX_VECT_EJECT_REG__PRIM_COUNT__SHIFT = 0x0 # macro
VGT_VTX_VECT_EJECT_REG__PRIM_COUNT_MASK = 0x0000007F # macro
VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH__SHIFT = 0x0 # macro
VGT_DMA_DATA_FIFO_DEPTH__DMA2DRAW_FIFO_DEPTH__SHIFT = 0x9 # macro
VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH_MASK = 0x000001FF # macro
VGT_DMA_DATA_FIFO_DEPTH__DMA2DRAW_FIFO_DEPTH_MASK = 0x0007FE00 # macro
VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH__SHIFT = 0x0 # macro
VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH_MASK = 0x0000003F # macro
VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH__SHIFT = 0x0 # macro
VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH_MASK = 0x0000003F # macro
VGT_LAST_COPY_STATE__SRC_STATE_ID__SHIFT = 0x0 # macro
VGT_LAST_COPY_STATE__DST_STATE_ID__SHIFT = 0x10 # macro
VGT_LAST_COPY_STATE__SRC_STATE_ID_MASK = 0x00000007 # macro
VGT_LAST_COPY_STATE__DST_STATE_ID_MASK = 0x00070000 # macro
VGT_CACHE_INVALIDATION__CACHE_INVALIDATION__SHIFT = 0x0 # macro
VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT__SHIFT = 0x4 # macro
VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER__SHIFT = 0x5 # macro
VGT_CACHE_INVALIDATION__AUTO_INVLD_EN__SHIFT = 0x6 # macro
VGT_CACHE_INVALIDATION__USE_GS_DONE__SHIFT = 0x9 # macro
VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD__SHIFT = 0xb # macro
VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN__SHIFT = 0xc # macro
VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH__SHIFT = 0xd # macro
VGT_CACHE_INVALIDATION__ES_LIMIT__SHIFT = 0x10 # macro
VGT_CACHE_INVALIDATION__ENABLE_PING_PONG__SHIFT = 0x15 # macro
VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_1__SHIFT = 0x16 # macro
VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_2__SHIFT = 0x19 # macro
VGT_CACHE_INVALIDATION__EN_WAVE_MERGE__SHIFT = 0x1c # macro
VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_EOI__SHIFT = 0x1d # macro
VGT_CACHE_INVALIDATION__CACHE_INVALIDATION_MASK = 0x00000003 # macro
VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT_MASK = 0x00000010 # macro
VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER_MASK = 0x00000020 # macro
VGT_CACHE_INVALIDATION__AUTO_INVLD_EN_MASK = 0x000000C0 # macro
VGT_CACHE_INVALIDATION__USE_GS_DONE_MASK = 0x00000200 # macro
VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD_MASK = 0x00000800 # macro
VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN_MASK = 0x00001000 # macro
VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH_MASK = 0x00002000 # macro
VGT_CACHE_INVALIDATION__ES_LIMIT_MASK = 0x001F0000 # macro
VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_MASK = 0x00200000 # macro
VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_1_MASK = 0x01C00000 # macro
VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_2_MASK = 0x0E000000 # macro
VGT_CACHE_INVALIDATION__EN_WAVE_MERGE_MASK = 0x10000000 # macro
VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_EOI_MASK = 0x20000000 # macro
VGT_RESET_DEBUG__GS_DISABLE__SHIFT = 0x0 # macro
VGT_RESET_DEBUG__TESS_DISABLE__SHIFT = 0x1 # macro
VGT_RESET_DEBUG__WD_DISABLE__SHIFT = 0x2 # macro
VGT_RESET_DEBUG__GS_DISABLE_MASK = 0x00000001 # macro
VGT_RESET_DEBUG__TESS_DISABLE_MASK = 0x00000002 # macro
VGT_RESET_DEBUG__WD_DISABLE_MASK = 0x00000004 # macro
VGT_STRMOUT_DELAY__SKIP_DELAY__SHIFT = 0x0 # macro
VGT_STRMOUT_DELAY__SE0_WD_DELAY__SHIFT = 0x8 # macro
VGT_STRMOUT_DELAY__SE1_WD_DELAY__SHIFT = 0xb # macro
VGT_STRMOUT_DELAY__SE2_WD_DELAY__SHIFT = 0xe # macro
VGT_STRMOUT_DELAY__SE3_WD_DELAY__SHIFT = 0x11 # macro
VGT_STRMOUT_DELAY__SKIP_DELAY_MASK = 0x000000FF # macro
VGT_STRMOUT_DELAY__SE0_WD_DELAY_MASK = 0x00000700 # macro
VGT_STRMOUT_DELAY__SE1_WD_DELAY_MASK = 0x00003800 # macro
VGT_STRMOUT_DELAY__SE2_WD_DELAY_MASK = 0x0001C000 # macro
VGT_STRMOUT_DELAY__SE3_WD_DELAY_MASK = 0x000E0000 # macro
VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH__SHIFT = 0x0 # macro
VGT_FIFO_DEPTHS__RESERVED_0__SHIFT = 0x7 # macro
VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH__SHIFT = 0x8 # macro
VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH__SHIFT = 0x16 # macro
VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH_MASK = 0x0000007F # macro
VGT_FIFO_DEPTHS__RESERVED_0_MASK = 0x00000080 # macro
VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH_MASK = 0x003FFF00 # macro
VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH_MASK = 0x0FC00000 # macro
VGT_GS_VERTEX_REUSE__VERT_REUSE__SHIFT = 0x0 # macro
VGT_GS_VERTEX_REUSE__VERT_REUSE_MASK = 0x0000001F # macro
VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES__SHIFT = 0x0 # macro
VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES_MASK = 0x0000000F # macro
IA_CNTL_STATUS__IA_BUSY__SHIFT = 0x0 # macro
IA_CNTL_STATUS__IA_DMA_BUSY__SHIFT = 0x1 # macro
IA_CNTL_STATUS__IA_DMA_REQ_BUSY__SHIFT = 0x2 # macro
IA_CNTL_STATUS__IA_GRP_BUSY__SHIFT = 0x3 # macro
IA_CNTL_STATUS__IA_ADC_BUSY__SHIFT = 0x4 # macro
IA_CNTL_STATUS__IA_BUSY_MASK = 0x00000001 # macro
IA_CNTL_STATUS__IA_DMA_BUSY_MASK = 0x00000002 # macro
IA_CNTL_STATUS__IA_DMA_REQ_BUSY_MASK = 0x00000004 # macro
IA_CNTL_STATUS__IA_GRP_BUSY_MASK = 0x00000008 # macro
IA_CNTL_STATUS__IA_ADC_BUSY_MASK = 0x00000010 # macro
VGT_CNTL_STATUS__VGT_BUSY__SHIFT = 0x0 # macro
VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY__SHIFT = 0x1 # macro
VGT_CNTL_STATUS__VGT_OUT_BUSY__SHIFT = 0x2 # macro
VGT_CNTL_STATUS__VGT_PT_BUSY__SHIFT = 0x3 # macro
VGT_CNTL_STATUS__VGT_TE_BUSY__SHIFT = 0x4 # macro
VGT_CNTL_STATUS__VGT_VR_BUSY__SHIFT = 0x5 # macro
VGT_CNTL_STATUS__VGT_PI_BUSY__SHIFT = 0x6 # macro
VGT_CNTL_STATUS__VGT_GS_BUSY__SHIFT = 0x7 # macro
VGT_CNTL_STATUS__VGT_HS_BUSY__SHIFT = 0x8 # macro
VGT_CNTL_STATUS__VGT_TE11_BUSY__SHIFT = 0x9 # macro
VGT_CNTL_STATUS__VGT_PRIMGEN_BUSY__SHIFT = 0xa # macro
VGT_CNTL_STATUS__VGT_BUSY_MASK = 0x00000001 # macro
VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY_MASK = 0x00000002 # macro
VGT_CNTL_STATUS__VGT_OUT_BUSY_MASK = 0x00000004 # macro
VGT_CNTL_STATUS__VGT_PT_BUSY_MASK = 0x00000008 # macro
VGT_CNTL_STATUS__VGT_TE_BUSY_MASK = 0x00000010 # macro
VGT_CNTL_STATUS__VGT_VR_BUSY_MASK = 0x00000020 # macro
VGT_CNTL_STATUS__VGT_PI_BUSY_MASK = 0x00000040 # macro
VGT_CNTL_STATUS__VGT_GS_BUSY_MASK = 0x00000080 # macro
VGT_CNTL_STATUS__VGT_HS_BUSY_MASK = 0x00000100 # macro
VGT_CNTL_STATUS__VGT_TE11_BUSY_MASK = 0x00000200 # macro
VGT_CNTL_STATUS__VGT_PRIMGEN_BUSY_MASK = 0x00000400 # macro
WD_CNTL_STATUS__WD_BUSY__SHIFT = 0x0 # macro
WD_CNTL_STATUS__WD_SPL_DMA_BUSY__SHIFT = 0x1 # macro
WD_CNTL_STATUS__WD_SPL_DI_BUSY__SHIFT = 0x2 # macro
WD_CNTL_STATUS__WD_ADC_BUSY__SHIFT = 0x3 # macro
WD_CNTL_STATUS__WD_BUSY_MASK = 0x00000001 # macro
WD_CNTL_STATUS__WD_SPL_DMA_BUSY_MASK = 0x00000002 # macro
WD_CNTL_STATUS__WD_SPL_DI_BUSY_MASK = 0x00000004 # macro
WD_CNTL_STATUS__WD_ADC_BUSY_MASK = 0x00000008 # macro
CC_GC_PRIM_CONFIG__WRITE_DIS__SHIFT = 0x0 # macro
CC_GC_PRIM_CONFIG__INACTIVE_IA__SHIFT = 0x10 # macro
CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA__SHIFT = 0x18 # macro
CC_GC_PRIM_CONFIG__WRITE_DIS_MASK = 0x00000001 # macro
CC_GC_PRIM_CONFIG__INACTIVE_IA_MASK = 0x00030000 # macro
CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA_MASK = 0x0F000000 # macro
GC_USER_PRIM_CONFIG__INACTIVE_IA__SHIFT = 0x10 # macro
GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA__SHIFT = 0x18 # macro
GC_USER_PRIM_CONFIG__INACTIVE_IA_MASK = 0x00030000 # macro
GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA_MASK = 0x0F000000 # macro
WD_QOS__DRAW_STALL__SHIFT = 0x0 # macro
WD_QOS__DRAW_STALL_MASK = 0x00000001 # macro
WD_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT = 0x0 # macro
WD_UTCL1_CNTL__VMID_RESET_MODE__SHIFT = 0x17 # macro
WD_UTCL1_CNTL__DROP_MODE__SHIFT = 0x18 # macro
WD_UTCL1_CNTL__BYPASS__SHIFT = 0x19 # macro
WD_UTCL1_CNTL__INVALIDATE__SHIFT = 0x1a # macro
WD_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT = 0x1b # macro
WD_UTCL1_CNTL__FORCE_SNOOP__SHIFT = 0x1c # macro
WD_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT = 0x1d # macro
WD_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK = 0x000FFFFF # macro
WD_UTCL1_CNTL__VMID_RESET_MODE_MASK = 0x00800000 # macro
WD_UTCL1_CNTL__DROP_MODE_MASK = 0x01000000 # macro
WD_UTCL1_CNTL__BYPASS_MASK = 0x02000000 # macro
WD_UTCL1_CNTL__INVALIDATE_MASK = 0x04000000 # macro
WD_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK = 0x08000000 # macro
WD_UTCL1_CNTL__FORCE_SNOOP_MASK = 0x10000000 # macro
WD_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK = 0x20000000 # macro
WD_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
WD_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
WD_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
WD_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT = 0x8 # macro
WD_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT = 0x10 # macro
WD_UTCL1_STATUS__PRT_UTCL1ID__SHIFT = 0x18 # macro
WD_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
WD_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
WD_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
WD_UTCL1_STATUS__FAULT_UTCL1ID_MASK = 0x00003F00 # macro
WD_UTCL1_STATUS__RETRY_UTCL1ID_MASK = 0x003F0000 # macro
WD_UTCL1_STATUS__PRT_UTCL1ID_MASK = 0x3F000000 # macro
IA_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT = 0x0 # macro
IA_UTCL1_CNTL__VMID_RESET_MODE__SHIFT = 0x17 # macro
IA_UTCL1_CNTL__DROP_MODE__SHIFT = 0x18 # macro
IA_UTCL1_CNTL__BYPASS__SHIFT = 0x19 # macro
IA_UTCL1_CNTL__INVALIDATE__SHIFT = 0x1a # macro
IA_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT = 0x1b # macro
IA_UTCL1_CNTL__FORCE_SNOOP__SHIFT = 0x1c # macro
IA_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT = 0x1d # macro
IA_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK = 0x000FFFFF # macro
IA_UTCL1_CNTL__VMID_RESET_MODE_MASK = 0x00800000 # macro
IA_UTCL1_CNTL__DROP_MODE_MASK = 0x01000000 # macro
IA_UTCL1_CNTL__BYPASS_MASK = 0x02000000 # macro
IA_UTCL1_CNTL__INVALIDATE_MASK = 0x04000000 # macro
IA_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK = 0x08000000 # macro
IA_UTCL1_CNTL__FORCE_SNOOP_MASK = 0x10000000 # macro
IA_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK = 0x20000000 # macro
IA_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
IA_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
IA_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
IA_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT = 0x8 # macro
IA_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT = 0x10 # macro
IA_UTCL1_STATUS__PRT_UTCL1ID__SHIFT = 0x18 # macro
IA_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
IA_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
IA_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
IA_UTCL1_STATUS__FAULT_UTCL1ID_MASK = 0x00003F00 # macro
IA_UTCL1_STATUS__RETRY_UTCL1ID_MASK = 0x003F0000 # macro
IA_UTCL1_STATUS__PRT_UTCL1ID_MASK = 0x3F000000 # macro
VGT_SYS_CONFIG__DUAL_CORE_EN__SHIFT = 0x0 # macro
VGT_SYS_CONFIG__MAX_LS_HS_THDGRP__SHIFT = 0x1 # macro
VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE__SHIFT = 0x7 # macro
VGT_SYS_CONFIG__DUAL_CORE_EN_MASK = 0x00000001 # macro
VGT_SYS_CONFIG__MAX_LS_HS_THDGRP_MASK = 0x0000007E # macro
VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE_MASK = 0x00000080 # macro
VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT = 0x0 # macro
VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID_MASK = 0x00000FFF # macro
VGT_GS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT = 0x0 # macro
VGT_GS_MAX_WAVE_ID__MAX_WAVE_ID_MASK = 0x00000FFF # macro
GFX_PIPE_CONTROL__HYSTERESIS_CNT__SHIFT = 0x0 # macro
GFX_PIPE_CONTROL__RESERVED__SHIFT = 0xd # macro
GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN__SHIFT = 0x10 # macro
GFX_PIPE_CONTROL__HYSTERESIS_CNT_MASK = 0x00001FFF # macro
GFX_PIPE_CONTROL__RESERVED_MASK = 0x0000E000 # macro
GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN_MASK = 0x00010000 # macro
CC_GC_SHADER_ARRAY_CONFIG__WRITE_DIS__SHIFT = 0x0 # macro
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT = 0x10 # macro
CC_GC_SHADER_ARRAY_CONFIG__WRITE_DIS_MASK = 0x00000001 # macro
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK = 0xFFFF0000 # macro
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT = 0x10 # macro
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK = 0xFFFF0000 # macro
VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE__SHIFT = 0x0 # macro
VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE_MASK = 0x0000003F # macro
VGT_DMA_CONTROL__PRIMGROUP_SIZE__SHIFT = 0x0 # macro
VGT_DMA_CONTROL__IA_SWITCH_ON_EOP__SHIFT = 0x11 # macro
VGT_DMA_CONTROL__SWITCH_ON_EOI__SHIFT = 0x13 # macro
VGT_DMA_CONTROL__WD_SWITCH_ON_EOP__SHIFT = 0x14 # macro
VGT_DMA_CONTROL__EN_INST_OPT_BASIC__SHIFT = 0x15 # macro
VGT_DMA_CONTROL__EN_INST_OPT_ADV__SHIFT = 0x16 # macro
VGT_DMA_CONTROL__HW_USE_ONLY__SHIFT = 0x17 # macro
VGT_DMA_CONTROL__PRIMGROUP_SIZE_MASK = 0x0000FFFF # macro
VGT_DMA_CONTROL__IA_SWITCH_ON_EOP_MASK = 0x00020000 # macro
VGT_DMA_CONTROL__SWITCH_ON_EOI_MASK = 0x00080000 # macro
VGT_DMA_CONTROL__WD_SWITCH_ON_EOP_MASK = 0x00100000 # macro
VGT_DMA_CONTROL__EN_INST_OPT_BASIC_MASK = 0x00200000 # macro
VGT_DMA_CONTROL__EN_INST_OPT_ADV_MASK = 0x00400000 # macro
VGT_DMA_CONTROL__HW_USE_ONLY_MASK = 0x00800000 # macro
VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP__SHIFT = 0x8 # macro
VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK = 0x00003F00 # macro
WD_BUF_RESOURCE_1__POS_BUF_SIZE__SHIFT = 0x0 # macro
WD_BUF_RESOURCE_1__INDEX_BUF_SIZE__SHIFT = 0x10 # macro
WD_BUF_RESOURCE_1__POS_BUF_SIZE_MASK = 0x0000FFFF # macro
WD_BUF_RESOURCE_1__INDEX_BUF_SIZE_MASK = 0xFFFF0000 # macro
WD_BUF_RESOURCE_2__PARAM_BUF_SIZE__SHIFT = 0x0 # macro
WD_BUF_RESOURCE_2__ADDR_MODE__SHIFT = 0xf # macro
WD_BUF_RESOURCE_2__CNTL_SB_BUF_SIZE__SHIFT = 0x10 # macro
WD_BUF_RESOURCE_2__PARAM_BUF_SIZE_MASK = 0x00001FFF # macro
WD_BUF_RESOURCE_2__ADDR_MODE_MASK = 0x00008000 # macro
WD_BUF_RESOURCE_2__CNTL_SB_BUF_SIZE_MASK = 0xFFFF0000 # macro
PA_CL_CNTL_STATUS__UTC_FAULT_DETECTED__SHIFT = 0x0 # macro
PA_CL_CNTL_STATUS__UTC_RETRY_DETECTED__SHIFT = 0x1 # macro
PA_CL_CNTL_STATUS__UTC_PRT_DETECTED__SHIFT = 0x2 # macro
PA_CL_CNTL_STATUS__UTC_FAULT_DETECTED_MASK = 0x00000001 # macro
PA_CL_CNTL_STATUS__UTC_RETRY_DETECTED_MASK = 0x00000002 # macro
PA_CL_CNTL_STATUS__UTC_PRT_DETECTED_MASK = 0x00000004 # macro
PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA__SHIFT = 0x0 # macro
PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT = 0x1 # macro
PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL__SHIFT = 0x3 # macro
PA_CL_ENHANCE__VE_NAN_PROC_DISABLE__SHIFT = 0x4 # macro
PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT = 0x5 # macro
PA_CL_ENHANCE__IGNORE_PIPELINE_RESET__SHIFT = 0x6 # macro
PA_CL_ENHANCE__KILL_INNER_EDGE_FLAGS__SHIFT = 0x7 # macro
PA_CL_ENHANCE__NGG_PA_TO_ALL_SC__SHIFT = 0x8 # macro
PA_CL_ENHANCE__TC_LATENCY_TIME_STAMP_RESOLUTION__SHIFT = 0x9 # macro
PA_CL_ENHANCE__NGG_BYPASS_PRIM_FILTER__SHIFT = 0xb # macro
PA_CL_ENHANCE__NGG_SIDEBAND_MEMORY_DEPTH__SHIFT = 0xc # macro
PA_CL_ENHANCE__NGG_PRIM_INDICES_FIFO_DEPTH__SHIFT = 0xe # macro
PA_CL_ENHANCE__PROG_NEAR_CLIP_PLANE_ENABLE__SHIFT = 0x11 # macro
PA_CL_ENHANCE__OUTPUT_SWITCH_TO_LEGACY_EVENT__SHIFT = 0x12 # macro
PA_CL_ENHANCE__NO_SWITCH_TO_LEGACY_AFTER_VMID_RESET__SHIFT = 0x13 # macro
PA_CL_ENHANCE__POLY_INNER_EDGE_FLAG_DISABLE__SHIFT = 0x14 # macro
PA_CL_ENHANCE__TC_REQUEST_PERF_CNTR_ENABLE__SHIFT = 0x15 # macro
PA_CL_ENHANCE__ECO_SPARE3__SHIFT = 0x1c # macro
PA_CL_ENHANCE__ECO_SPARE2__SHIFT = 0x1d # macro
PA_CL_ENHANCE__ECO_SPARE1__SHIFT = 0x1e # macro
PA_CL_ENHANCE__ECO_SPARE0__SHIFT = 0x1f # macro
PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK = 0x00000001 # macro
PA_CL_ENHANCE__NUM_CLIP_SEQ_MASK = 0x00000006 # macro
PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL_MASK = 0x00000008 # macro
PA_CL_ENHANCE__VE_NAN_PROC_DISABLE_MASK = 0x00000010 # macro
PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL_MASK = 0x00000020 # macro
PA_CL_ENHANCE__IGNORE_PIPELINE_RESET_MASK = 0x00000040 # macro
PA_CL_ENHANCE__KILL_INNER_EDGE_FLAGS_MASK = 0x00000080 # macro
PA_CL_ENHANCE__NGG_PA_TO_ALL_SC_MASK = 0x00000100 # macro
PA_CL_ENHANCE__TC_LATENCY_TIME_STAMP_RESOLUTION_MASK = 0x00000600 # macro
PA_CL_ENHANCE__NGG_BYPASS_PRIM_FILTER_MASK = 0x00000800 # macro
PA_CL_ENHANCE__NGG_SIDEBAND_MEMORY_DEPTH_MASK = 0x00003000 # macro
PA_CL_ENHANCE__NGG_PRIM_INDICES_FIFO_DEPTH_MASK = 0x0001C000 # macro
PA_CL_ENHANCE__PROG_NEAR_CLIP_PLANE_ENABLE_MASK = 0x00020000 # macro
PA_CL_ENHANCE__OUTPUT_SWITCH_TO_LEGACY_EVENT_MASK = 0x00040000 # macro
PA_CL_ENHANCE__NO_SWITCH_TO_LEGACY_AFTER_VMID_RESET_MASK = 0x00080000 # macro
PA_CL_ENHANCE__POLY_INNER_EDGE_FLAG_DISABLE_MASK = 0x00100000 # macro
PA_CL_ENHANCE__TC_REQUEST_PERF_CNTR_ENABLE_MASK = 0x00200000 # macro
PA_CL_ENHANCE__ECO_SPARE3_MASK = 0x10000000 # macro
PA_CL_ENHANCE__ECO_SPARE2_MASK = 0x20000000 # macro
PA_CL_ENHANCE__ECO_SPARE1_MASK = 0x40000000 # macro
PA_CL_ENHANCE__ECO_SPARE0_MASK = 0x80000000 # macro
PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE__SHIFT = 0x0 # macro
PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE_MASK = 0x00000001 # macro
PA_SU_CNTL_STATUS__SU_BUSY__SHIFT = 0x1f # macro
PA_SU_CNTL_STATUS__SU_BUSY_MASK = 0x80000000 # macro
PA_SC_FIFO_DEPTH_CNTL__DEPTH__SHIFT = 0x0 # macro
PA_SC_FIFO_DEPTH_CNTL__DEPTH_MASK = 0x000003FF # macro
PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT = 0x0 # macro
PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK = 0x00000001 # macro
PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT = 0x0 # macro
PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK = 0x00000001 # macro
PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT = 0x0 # macro
PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK = 0x00000001 # macro
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT__SHIFT = 0x0 # macro
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT__SHIFT = 0x10 # macro
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT_MASK = 0x0000FFFF # macro
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT_MASK = 0xFFFF0000 # macro
PA_SC_BINNER_EVENT_CNTL_0__RESERVED_0__SHIFT = 0x0 # macro
PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS1__SHIFT = 0x2 # macro
PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS2__SHIFT = 0x4 # macro
PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS3__SHIFT = 0x6 # macro
PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_TS__SHIFT = 0x8 # macro
PA_SC_BINNER_EVENT_CNTL_0__CONTEXT_DONE__SHIFT = 0xa # macro
PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH__SHIFT = 0xc # macro
PA_SC_BINNER_EVENT_CNTL_0__CS_PARTIAL_FLUSH__SHIFT = 0xe # macro
PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_SYNC__SHIFT = 0x10 # macro
PA_SC_BINNER_EVENT_CNTL_0__RESERVED_9__SHIFT = 0x12 # macro
PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_RESET__SHIFT = 0x14 # macro
PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_INCR_DE__SHIFT = 0x16 # macro
PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_IB_END__SHIFT = 0x18 # macro
PA_SC_BINNER_EVENT_CNTL_0__RST_PIX_CNT__SHIFT = 0x1a # macro
PA_SC_BINNER_EVENT_CNTL_0__BREAK_BATCH__SHIFT = 0x1c # macro
PA_SC_BINNER_EVENT_CNTL_0__VS_PARTIAL_FLUSH__SHIFT = 0x1e # macro
PA_SC_BINNER_EVENT_CNTL_0__RESERVED_0_MASK = 0x00000003 # macro
PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS1_MASK = 0x0000000C # macro
PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS2_MASK = 0x00000030 # macro
PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS3_MASK = 0x000000C0 # macro
PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_TS_MASK = 0x00000300 # macro
PA_SC_BINNER_EVENT_CNTL_0__CONTEXT_DONE_MASK = 0x00000C00 # macro
PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_MASK = 0x00003000 # macro
PA_SC_BINNER_EVENT_CNTL_0__CS_PARTIAL_FLUSH_MASK = 0x0000C000 # macro
PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_SYNC_MASK = 0x00030000 # macro
PA_SC_BINNER_EVENT_CNTL_0__RESERVED_9_MASK = 0x000C0000 # macro
PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_RESET_MASK = 0x00300000 # macro
PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_INCR_DE_MASK = 0x00C00000 # macro
PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_IB_END_MASK = 0x03000000 # macro
PA_SC_BINNER_EVENT_CNTL_0__RST_PIX_CNT_MASK = 0x0C000000 # macro
PA_SC_BINNER_EVENT_CNTL_0__BREAK_BATCH_MASK = 0x30000000 # macro
PA_SC_BINNER_EVENT_CNTL_0__VS_PARTIAL_FLUSH_MASK = 0xC0000000 # macro
PA_SC_BINNER_EVENT_CNTL_1__PS_PARTIAL_FLUSH__SHIFT = 0x0 # macro
PA_SC_BINNER_EVENT_CNTL_1__FLUSH_HS_OUTPUT__SHIFT = 0x2 # macro
PA_SC_BINNER_EVENT_CNTL_1__FLUSH_DFSM__SHIFT = 0x4 # macro
PA_SC_BINNER_EVENT_CNTL_1__RESET_TO_LOWEST_VGT__SHIFT = 0x6 # macro
PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_TS_EVENT__SHIFT = 0x8 # macro
PA_SC_BINNER_EVENT_CNTL_1__ZPASS_DONE__SHIFT = 0xa # macro
PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_EVENT__SHIFT = 0xc # macro
PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_START__SHIFT = 0xe # macro
PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_STOP__SHIFT = 0x10 # macro
PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_START__SHIFT = 0x12 # macro
PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_STOP__SHIFT = 0x14 # macro
PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_SAMPLE__SHIFT = 0x16 # macro
PA_SC_BINNER_EVENT_CNTL_1__FLUSH_ES_OUTPUT__SHIFT = 0x18 # macro
PA_SC_BINNER_EVENT_CNTL_1__FLUSH_GS_OUTPUT__SHIFT = 0x1a # macro
PA_SC_BINNER_EVENT_CNTL_1__SAMPLE_PIPELINESTAT__SHIFT = 0x1c # macro
PA_SC_BINNER_EVENT_CNTL_1__SO_VGTSTREAMOUT_FLUSH__SHIFT = 0x1e # macro
PA_SC_BINNER_EVENT_CNTL_1__PS_PARTIAL_FLUSH_MASK = 0x00000003 # macro
PA_SC_BINNER_EVENT_CNTL_1__FLUSH_HS_OUTPUT_MASK = 0x0000000C # macro
PA_SC_BINNER_EVENT_CNTL_1__FLUSH_DFSM_MASK = 0x00000030 # macro
PA_SC_BINNER_EVENT_CNTL_1__RESET_TO_LOWEST_VGT_MASK = 0x000000C0 # macro
PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_TS_EVENT_MASK = 0x00000300 # macro
PA_SC_BINNER_EVENT_CNTL_1__ZPASS_DONE_MASK = 0x00000C00 # macro
PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_EVENT_MASK = 0x00003000 # macro
PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_START_MASK = 0x0000C000 # macro
PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_STOP_MASK = 0x00030000 # macro
PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_START_MASK = 0x000C0000 # macro
PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_STOP_MASK = 0x00300000 # macro
PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_SAMPLE_MASK = 0x00C00000 # macro
PA_SC_BINNER_EVENT_CNTL_1__FLUSH_ES_OUTPUT_MASK = 0x03000000 # macro
PA_SC_BINNER_EVENT_CNTL_1__FLUSH_GS_OUTPUT_MASK = 0x0C000000 # macro
PA_SC_BINNER_EVENT_CNTL_1__SAMPLE_PIPELINESTAT_MASK = 0x30000000 # macro
PA_SC_BINNER_EVENT_CNTL_1__SO_VGTSTREAMOUT_FLUSH_MASK = 0xC0000000 # macro
PA_SC_BINNER_EVENT_CNTL_2__SAMPLE_STREAMOUTSTATS__SHIFT = 0x0 # macro
PA_SC_BINNER_EVENT_CNTL_2__RESET_VTX_CNT__SHIFT = 0x2 # macro
PA_SC_BINNER_EVENT_CNTL_2__BLOCK_CONTEXT_DONE__SHIFT = 0x4 # macro
PA_SC_BINNER_EVENT_CNTL_2__CS_CONTEXT_DONE__SHIFT = 0x6 # macro
PA_SC_BINNER_EVENT_CNTL_2__VGT_FLUSH__SHIFT = 0x8 # macro
PA_SC_BINNER_EVENT_CNTL_2__TGID_ROLLOVER__SHIFT = 0xa # macro
PA_SC_BINNER_EVENT_CNTL_2__SQ_NON_EVENT__SHIFT = 0xc # macro
PA_SC_BINNER_EVENT_CNTL_2__SC_SEND_DB_VPZ__SHIFT = 0xe # macro
PA_SC_BINNER_EVENT_CNTL_2__BOTTOM_OF_PIPE_TS__SHIFT = 0x10 # macro
PA_SC_BINNER_EVENT_CNTL_2__FLUSH_SX_TS__SHIFT = 0x12 # macro
PA_SC_BINNER_EVENT_CNTL_2__DB_CACHE_FLUSH_AND_INV__SHIFT = 0x14 # macro
PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_DATA_TS__SHIFT = 0x16 # macro
PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_META__SHIFT = 0x18 # macro
PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_DATA_TS__SHIFT = 0x1a # macro
PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_META__SHIFT = 0x1c # macro
PA_SC_BINNER_EVENT_CNTL_2__CS_DONE__SHIFT = 0x1e # macro
PA_SC_BINNER_EVENT_CNTL_2__SAMPLE_STREAMOUTSTATS_MASK = 0x00000003 # macro
PA_SC_BINNER_EVENT_CNTL_2__RESET_VTX_CNT_MASK = 0x0000000C # macro
PA_SC_BINNER_EVENT_CNTL_2__BLOCK_CONTEXT_DONE_MASK = 0x00000030 # macro
PA_SC_BINNER_EVENT_CNTL_2__CS_CONTEXT_DONE_MASK = 0x000000C0 # macro
PA_SC_BINNER_EVENT_CNTL_2__VGT_FLUSH_MASK = 0x00000300 # macro
PA_SC_BINNER_EVENT_CNTL_2__TGID_ROLLOVER_MASK = 0x00000C00 # macro
PA_SC_BINNER_EVENT_CNTL_2__SQ_NON_EVENT_MASK = 0x00003000 # macro
PA_SC_BINNER_EVENT_CNTL_2__SC_SEND_DB_VPZ_MASK = 0x0000C000 # macro
PA_SC_BINNER_EVENT_CNTL_2__BOTTOM_OF_PIPE_TS_MASK = 0x00030000 # macro
PA_SC_BINNER_EVENT_CNTL_2__FLUSH_SX_TS_MASK = 0x000C0000 # macro
PA_SC_BINNER_EVENT_CNTL_2__DB_CACHE_FLUSH_AND_INV_MASK = 0x00300000 # macro
PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_DATA_TS_MASK = 0x00C00000 # macro
PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_META_MASK = 0x03000000 # macro
PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_DATA_TS_MASK = 0x0C000000 # macro
PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_META_MASK = 0x30000000 # macro
PA_SC_BINNER_EVENT_CNTL_2__CS_DONE_MASK = 0xC0000000 # macro
PA_SC_BINNER_EVENT_CNTL_3__PS_DONE__SHIFT = 0x0 # macro
PA_SC_BINNER_EVENT_CNTL_3__FLUSH_AND_INV_CB_PIXEL_DATA__SHIFT = 0x2 # macro
PA_SC_BINNER_EVENT_CNTL_3__SX_CB_RAT_ACK_REQUEST__SHIFT = 0x4 # macro
PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_START__SHIFT = 0x6 # macro
PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_STOP__SHIFT = 0x8 # macro
PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_MARKER__SHIFT = 0xa # macro
PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FLUSH__SHIFT = 0xc # macro
PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FINISH__SHIFT = 0xe # macro
PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_CONTROL__SHIFT = 0x10 # macro
PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_DUMP__SHIFT = 0x12 # macro
PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_RESET__SHIFT = 0x14 # macro
PA_SC_BINNER_EVENT_CNTL_3__CONTEXT_SUSPEND__SHIFT = 0x16 # macro
PA_SC_BINNER_EVENT_CNTL_3__OFFCHIP_HS_DEALLOC__SHIFT = 0x18 # macro
PA_SC_BINNER_EVENT_CNTL_3__ENABLE_NGG_PIPELINE__SHIFT = 0x1a # macro
PA_SC_BINNER_EVENT_CNTL_3__ENABLE_LEGACY_PIPELINE__SHIFT = 0x1c # macro
PA_SC_BINNER_EVENT_CNTL_3__RESERVED_63__SHIFT = 0x1e # macro
PA_SC_BINNER_EVENT_CNTL_3__PS_DONE_MASK = 0x00000003 # macro
PA_SC_BINNER_EVENT_CNTL_3__FLUSH_AND_INV_CB_PIXEL_DATA_MASK = 0x0000000C # macro
PA_SC_BINNER_EVENT_CNTL_3__SX_CB_RAT_ACK_REQUEST_MASK = 0x00000030 # macro
PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_START_MASK = 0x000000C0 # macro
PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_STOP_MASK = 0x00000300 # macro
PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_MARKER_MASK = 0x00000C00 # macro
PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FLUSH_MASK = 0x00003000 # macro
PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FINISH_MASK = 0x0000C000 # macro
PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_CONTROL_MASK = 0x00030000 # macro
PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_DUMP_MASK = 0x000C0000 # macro
PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_RESET_MASK = 0x00300000 # macro
PA_SC_BINNER_EVENT_CNTL_3__CONTEXT_SUSPEND_MASK = 0x00C00000 # macro
PA_SC_BINNER_EVENT_CNTL_3__OFFCHIP_HS_DEALLOC_MASK = 0x03000000 # macro
PA_SC_BINNER_EVENT_CNTL_3__ENABLE_NGG_PIPELINE_MASK = 0x0C000000 # macro
PA_SC_BINNER_EVENT_CNTL_3__ENABLE_LEGACY_PIPELINE_MASK = 0x30000000 # macro
PA_SC_BINNER_EVENT_CNTL_3__RESERVED_63_MASK = 0xC0000000 # macro
PA_SC_BINNER_TIMEOUT_COUNTER__THRESHOLD__SHIFT = 0x0 # macro
PA_SC_BINNER_TIMEOUT_COUNTER__THRESHOLD_MASK = 0xFFFFFFFF # macro
PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_PRIMS_THRESHOLD__SHIFT = 0x0 # macro
PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_PRIMS_THRESHOLD__SHIFT = 0xa # macro
PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_CONTEXT_THRESHOLD__SHIFT = 0x14 # macro
PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_CONTEXT_THRESHOLD__SHIFT = 0x17 # macro
PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_PRIMS_THRESHOLD_MASK = 0x000003FF # macro
PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_PRIMS_THRESHOLD_MASK = 0x000FFC00 # macro
PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_CONTEXT_THRESHOLD_MASK = 0x00700000 # macro
PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_CONTEXT_THRESHOLD_MASK = 0x03800000 # macro
PA_SC_BINNER_PERF_CNTL_1__BIN_HIST_NUM_PERSISTENT_STATE_THRESHOLD__SHIFT = 0x0 # macro
PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_PERSISTENT_STATE_THRESHOLD__SHIFT = 0x5 # macro
PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_TRIV_REJECTED_PRIMS_THRESHOLD__SHIFT = 0xa # macro
PA_SC_BINNER_PERF_CNTL_1__BIN_HIST_NUM_PERSISTENT_STATE_THRESHOLD_MASK = 0x0000001F # macro
PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_PERSISTENT_STATE_THRESHOLD_MASK = 0x000003E0 # macro
PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_TRIV_REJECTED_PRIMS_THRESHOLD_MASK = 0x03FFFC00 # macro
PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_ROWS_PER_PRIM_THRESHOLD__SHIFT = 0x0 # macro
PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_COLUMNS_PER_ROW_THRESHOLD__SHIFT = 0xb # macro
PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_ROWS_PER_PRIM_THRESHOLD_MASK = 0x000007FF # macro
PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_COLUMNS_PER_ROW_THRESHOLD_MASK = 0x003FF800 # macro
PA_SC_BINNER_PERF_CNTL_3__BATCH_HIST_NUM_PS_WAVE_BREAKS_THRESHOLD__SHIFT = 0x0 # macro
PA_SC_BINNER_PERF_CNTL_3__BATCH_HIST_NUM_PS_WAVE_BREAKS_THRESHOLD_MASK = 0xFFFFFFFF # macro
PA_SC_ENHANCE_2__RESERVED_0__SHIFT = 0x0 # macro
PA_SC_ENHANCE_2__RESERVED_1__SHIFT = 0x1 # macro
PA_SC_ENHANCE_2__RESERVED_2__SHIFT = 0x2 # macro
PA_SC_ENHANCE_2__RESERVED_3__SHIFT = 0x3 # macro
PA_SC_ENHANCE_2__RESERVED_4__SHIFT = 0x4 # macro
PA_SC_ENHANCE_2__RESERVED_5__SHIFT = 0x5 # macro
PA_SC_ENHANCE_2__ENABLE_SC_SEND_DB_VPZ_FOR_COMPOUND_INDEX_EN__SHIFT = 0x6 # macro
PA_SC_ENHANCE_2__ENABLE_SC_SEND_DB_VPZ_FOR_EN_PIPELINE_PRIMID__SHIFT = 0x7 # macro
PA_SC_ENHANCE_2__RSVD__SHIFT = 0x8 # macro
PA_SC_ENHANCE_2__RESERVED_0_MASK = 0x00000001 # macro
PA_SC_ENHANCE_2__RESERVED_1_MASK = 0x00000002 # macro
PA_SC_ENHANCE_2__RESERVED_2_MASK = 0x00000004 # macro
PA_SC_ENHANCE_2__RESERVED_3_MASK = 0x00000008 # macro
PA_SC_ENHANCE_2__RESERVED_4_MASK = 0x00000010 # macro
PA_SC_ENHANCE_2__RESERVED_5_MASK = 0x00000020 # macro
PA_SC_ENHANCE_2__ENABLE_SC_SEND_DB_VPZ_FOR_COMPOUND_INDEX_EN_MASK = 0x00000040 # macro
PA_SC_ENHANCE_2__ENABLE_SC_SEND_DB_VPZ_FOR_EN_PIPELINE_PRIMID_MASK = 0x00000080 # macro
PA_SC_ENHANCE_2__RSVD_MASK = 0xFFFFFF00 # macro
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT = 0x0 # macro
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT = 0x6 # macro
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT = 0xf # macro
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT = 0x15 # macro
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE_MASK = 0x0000003F # macro
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE_MASK = 0x00007FC0 # macro
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE_MASK = 0x001F8000 # macro
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE_MASK = 0xFFE00000 # macro
PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE__SHIFT = 0x0 # macro
PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE__SHIFT = 0x6 # macro
PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE__SHIFT = 0xc # macro
PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE__SHIFT = 0x12 # macro
PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE_MASK = 0x0000003F # macro
PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE_MASK = 0x00000FC0 # macro
PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE_MASK = 0x0003F000 # macro
PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE_MASK = 0x00FC0000 # macro
PA_SC_PKR_WAVE_TABLE_CNTL__SIZE__SHIFT = 0x0 # macro
PA_SC_PKR_WAVE_TABLE_CNTL__SIZE_MASK = 0x0000003F # macro
PA_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT = 0x0 # macro
PA_UTCL1_CNTL1__GPUVM_64K_DEFAULT__SHIFT = 0x1 # macro
PA_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT = 0x2 # macro
PA_UTCL1_CNTL1__RESP_MODE__SHIFT = 0x3 # macro
PA_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT = 0x5 # macro
PA_UTCL1_CNTL1__CLIENTID__SHIFT = 0x7 # macro
PA_UTCL1_CNTL1__SPARE__SHIFT = 0x10 # macro
PA_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT = 0x11 # macro
PA_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT = 0x12 # macro
PA_UTCL1_CNTL1__REG_INV_VMID__SHIFT = 0x13 # macro
PA_UTCL1_CNTL1__REG_INV_ALL_VMID__SHIFT = 0x17 # macro
PA_UTCL1_CNTL1__REG_INV_TOGGLE__SHIFT = 0x18 # macro
PA_UTCL1_CNTL1__INVALIDATE_ALL_VMID__SHIFT = 0x19 # macro
PA_UTCL1_CNTL1__FORCE_MISS__SHIFT = 0x1a # macro
PA_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT = 0x1b # macro
PA_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT = 0x1c # macro
PA_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT = 0x1e # macro
PA_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK = 0x00000001 # macro
PA_UTCL1_CNTL1__GPUVM_64K_DEFAULT_MASK = 0x00000002 # macro
PA_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK = 0x00000004 # macro
PA_UTCL1_CNTL1__RESP_MODE_MASK = 0x00000018 # macro
PA_UTCL1_CNTL1__RESP_FAULT_MODE_MASK = 0x00000060 # macro
PA_UTCL1_CNTL1__CLIENTID_MASK = 0x0000FF80 # macro
PA_UTCL1_CNTL1__SPARE_MASK = 0x00010000 # macro
PA_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK = 0x00020000 # macro
PA_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK = 0x00040000 # macro
PA_UTCL1_CNTL1__REG_INV_VMID_MASK = 0x00780000 # macro
PA_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK = 0x00800000 # macro
PA_UTCL1_CNTL1__REG_INV_TOGGLE_MASK = 0x01000000 # macro
PA_UTCL1_CNTL1__INVALIDATE_ALL_VMID_MASK = 0x02000000 # macro
PA_UTCL1_CNTL1__FORCE_MISS_MASK = 0x04000000 # macro
PA_UTCL1_CNTL1__FORCE_IN_ORDER_MASK = 0x08000000 # macro
PA_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK = 0x30000000 # macro
PA_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK = 0xC0000000 # macro
PA_UTCL1_CNTL2__SPARE1__SHIFT = 0x0 # macro
PA_UTCL1_CNTL2__SPARE2__SHIFT = 0x8 # macro
PA_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT = 0x9 # macro
PA_UTCL1_CNTL2__LINE_VALID__SHIFT = 0xa # macro
PA_UTCL1_CNTL2__SPARE3__SHIFT = 0xb # macro
PA_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT = 0xc # macro
PA_UTCL1_CNTL2__ENABLE_SHOOTDOWN_OPT__SHIFT = 0xd # macro
PA_UTCL1_CNTL2__FORCE_SNOOP__SHIFT = 0xe # macro
PA_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT = 0xf # macro
PA_UTCL1_CNTL2__SPARE4__SHIFT = 0x10 # macro
PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR__SHIFT = 0x12 # macro
PA_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT = 0x13 # macro
PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID__SHIFT = 0x14 # macro
PA_UTCL1_CNTL2__PERF_EVENT_VMID__SHIFT = 0x15 # macro
PA_UTCL1_CNTL2__SPARE5__SHIFT = 0x19 # macro
PA_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT = 0x1a # macro
PA_UTCL1_CNTL2__RESERVED__SHIFT = 0x1b # macro
PA_UTCL1_CNTL2__SPARE1_MASK = 0x000000FF # macro
PA_UTCL1_CNTL2__SPARE2_MASK = 0x00000100 # macro
PA_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK = 0x00000200 # macro
PA_UTCL1_CNTL2__LINE_VALID_MASK = 0x00000400 # macro
PA_UTCL1_CNTL2__SPARE3_MASK = 0x00000800 # macro
PA_UTCL1_CNTL2__GPUVM_INV_MODE_MASK = 0x00001000 # macro
PA_UTCL1_CNTL2__ENABLE_SHOOTDOWN_OPT_MASK = 0x00002000 # macro
PA_UTCL1_CNTL2__FORCE_SNOOP_MASK = 0x00004000 # macro
PA_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK = 0x00008000 # macro
PA_UTCL1_CNTL2__SPARE4_MASK = 0x00030000 # macro
PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK = 0x00040000 # macro
PA_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK = 0x00080000 # macro
PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK = 0x00100000 # macro
PA_UTCL1_CNTL2__PERF_EVENT_VMID_MASK = 0x01E00000 # macro
PA_UTCL1_CNTL2__SPARE5_MASK = 0x02000000 # macro
PA_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK = 0x04000000 # macro
PA_UTCL1_CNTL2__RESERVED_MASK = 0xF8000000 # macro
PA_SIDEBAND_REQUEST_DELAYS__RETRY_DELAY__SHIFT = 0x0 # macro
PA_SIDEBAND_REQUEST_DELAYS__INITIAL_DELAY__SHIFT = 0x10 # macro
PA_SIDEBAND_REQUEST_DELAYS__RETRY_DELAY_MASK = 0x0000FFFF # macro
PA_SIDEBAND_REQUEST_DELAYS__INITIAL_DELAY_MASK = 0xFFFF0000 # macro
PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER__SHIFT = 0x0 # macro
PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX__SHIFT = 0x1 # macro
PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX__SHIFT = 0x2 # macro
PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS__SHIFT = 0x3 # macro
PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID__SHIFT = 0x4 # macro
PA_SC_ENHANCE__DISABLE_SCISSOR_FIX__SHIFT = 0x5 # macro
PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER__SHIFT = 0x6 # macro
PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION__SHIFT = 0x7 # macro
PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM__SHIFT = 0x8 # macro
PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE__SHIFT = 0x9 # macro
PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE__SHIFT = 0xa # macro
PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE__SHIFT = 0xb # macro
PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS__SHIFT = 0xc # macro
PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE__SHIFT = 0xd # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE__SHIFT = 0xe # macro
PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE__SHIFT = 0xf # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST__SHIFT = 0x10 # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING__SHIFT = 0x11 # macro
PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY__SHIFT = 0x12 # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING__SHIFT = 0x13 # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING__SHIFT = 0x14 # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS__SHIFT = 0x15 # macro
PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID__SHIFT = 0x16 # macro
PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO__SHIFT = 0x17 # macro
PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT__SHIFT = 0x18 # macro
PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING__SHIFT = 0x19 # macro
PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET__SHIFT = 0x1a # macro
PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET__SHIFT = 0x1b # macro
PA_SC_ENHANCE__IOO_DISABLE_SCAN_UNSELECTED_FIFOS_FOR_DUAL_GFX_RING_CHANGE__SHIFT = 0x1c # macro
PA_SC_ENHANCE__OOO_USE_ABSOLUTE_FIFO_COUNT_IN_THRESHOLD_SWITCHING__SHIFT = 0x1d # macro
PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK = 0x00000001 # macro
PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX_MASK = 0x00000002 # macro
PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX_MASK = 0x00000004 # macro
PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS_MASK = 0x00000008 # macro
PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID_MASK = 0x00000010 # macro
PA_SC_ENHANCE__DISABLE_SCISSOR_FIX_MASK = 0x00000020 # macro
PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER_MASK = 0x00000040 # macro
PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION_MASK = 0x00000080 # macro
PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK = 0x00000100 # macro
PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE_MASK = 0x00000200 # macro
PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE_MASK = 0x00000400 # macro
PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE_MASK = 0x00000800 # macro
PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS_MASK = 0x00001000 # macro
PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE_MASK = 0x00002000 # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE_MASK = 0x00004000 # macro
PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE_MASK = 0x00008000 # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST_MASK = 0x00010000 # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING_MASK = 0x00020000 # macro
PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY_MASK = 0x00040000 # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING_MASK = 0x00080000 # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING_MASK = 0x00100000 # macro
PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS_MASK = 0x00200000 # macro
PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID_MASK = 0x00400000 # macro
PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO_MASK = 0x00800000 # macro
PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT_MASK = 0x01000000 # macro
PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING_MASK = 0x02000000 # macro
PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET_MASK = 0x04000000 # macro
PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET_MASK = 0x08000000 # macro
PA_SC_ENHANCE__IOO_DISABLE_SCAN_UNSELECTED_FIFOS_FOR_DUAL_GFX_RING_CHANGE_MASK = 0x10000000 # macro
PA_SC_ENHANCE__OOO_USE_ABSOLUTE_FIFO_COUNT_IN_THRESHOLD_SWITCHING_MASK = 0x20000000 # macro
PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_ENABLE__SHIFT = 0x0 # macro
PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE__SHIFT = 0x1 # macro
PA_SC_ENHANCE_1__DISABLE_SC_BINNING__SHIFT = 0x3 # macro
PA_SC_ENHANCE_1__BYPASS_PBB__SHIFT = 0x4 # macro
PA_SC_ENHANCE_1__ECO_SPARE0__SHIFT = 0x5 # macro
PA_SC_ENHANCE_1__ECO_SPARE1__SHIFT = 0x6 # macro
PA_SC_ENHANCE_1__ECO_SPARE2__SHIFT = 0x7 # macro
PA_SC_ENHANCE_1__ECO_SPARE3__SHIFT = 0x8 # macro
PA_SC_ENHANCE_1__DISABLE_SC_PROCESS_RESET_PBB__SHIFT = 0x9 # macro
PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_OPT__SHIFT = 0xa # macro
PA_SC_ENHANCE_1__ENABLE_DFSM_FLUSH_EVENT_TO_FLUSH_POPS_CAM__SHIFT = 0xb # macro
PA_SC_ENHANCE_1__DEBUG_PIXEL_PICKER_XY_UNPACK__SHIFT = 0xc # macro
PA_SC_ENHANCE_1__DISABLE_PACKER_GRAD_FDCE_ENHANCE__SHIFT = 0xd # macro
PA_SC_ENHANCE_1__DISABLE_SC_DB_TILE_INTF_FINE_CLOCK_GATE__SHIFT = 0xe # macro
PA_SC_ENHANCE_1__DISABLE_SC_PIPELINE_RESET_LEGACY_MODE_TRANSITION__SHIFT = 0xf # macro
PA_SC_ENHANCE_1__DISABLE_PACKER_ODC_ENHANCE__SHIFT = 0x10 # macro
PA_SC_ENHANCE_1__ALLOW_SCALE_LINE_WIDTH_PAD_WITH_BINNING__SHIFT = 0x11 # macro
PA_SC_ENHANCE_1__OPTIMAL_BIN_SELECTION__SHIFT = 0x12 # macro
PA_SC_ENHANCE_1__DISABLE_FORCE_SOP_ALL_EVENTS__SHIFT = 0x13 # macro
PA_SC_ENHANCE_1__DISABLE_PBB_CLK_OPTIMIZATION__SHIFT = 0x14 # macro
PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_CLK_OPTIMIZATION__SHIFT = 0x15 # macro
PA_SC_ENHANCE_1__DISABLE_PBB_BINNING_CLK_OPTIMIZATION__SHIFT = 0x16 # macro
PA_SC_ENHANCE_1__DISABLE_INTF_CG__SHIFT = 0x17 # macro
PA_SC_ENHANCE_1__IOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT__SHIFT = 0x18 # macro
PA_SC_ENHANCE_1__DISABLE_SHADER_PROFILING_FOR_POWER__SHIFT = 0x19 # macro
PA_SC_ENHANCE_1__FLUSH_ON_BINNING_TRANSITION__SHIFT = 0x1a # macro
PA_SC_ENHANCE_1__DISABLE_QUAD_PROC_FDCE_ENHANCE__SHIFT = 0x1b # macro
PA_SC_ENHANCE_1__DISABLE_SC_PS_PA_ARBITER_FIX__SHIFT = 0x1c # macro
PA_SC_ENHANCE_1__DISABLE_SC_PS_PA_ARBITER_FIX_1__SHIFT = 0x1d # macro
PA_SC_ENHANCE_1__PASS_VPZ_EVENT_TO_SPI__SHIFT = 0x1e # macro
PA_SC_ENHANCE_1__RSVD__SHIFT = 0x1f # macro
PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_ENABLE_MASK = 0x00000001 # macro
PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_MASK = 0x00000006 # macro
PA_SC_ENHANCE_1__DISABLE_SC_BINNING_MASK = 0x00000008 # macro
PA_SC_ENHANCE_1__BYPASS_PBB_MASK = 0x00000010 # macro
PA_SC_ENHANCE_1__ECO_SPARE0_MASK = 0x00000020 # macro
PA_SC_ENHANCE_1__ECO_SPARE1_MASK = 0x00000040 # macro
PA_SC_ENHANCE_1__ECO_SPARE2_MASK = 0x00000080 # macro
PA_SC_ENHANCE_1__ECO_SPARE3_MASK = 0x00000100 # macro
PA_SC_ENHANCE_1__DISABLE_SC_PROCESS_RESET_PBB_MASK = 0x00000200 # macro
PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_OPT_MASK = 0x00000400 # macro
PA_SC_ENHANCE_1__ENABLE_DFSM_FLUSH_EVENT_TO_FLUSH_POPS_CAM_MASK = 0x00000800 # macro
PA_SC_ENHANCE_1__DEBUG_PIXEL_PICKER_XY_UNPACK_MASK = 0x00001000 # macro
PA_SC_ENHANCE_1__DISABLE_PACKER_GRAD_FDCE_ENHANCE_MASK = 0x00002000 # macro
PA_SC_ENHANCE_1__DISABLE_SC_DB_TILE_INTF_FINE_CLOCK_GATE_MASK = 0x00004000 # macro
PA_SC_ENHANCE_1__DISABLE_SC_PIPELINE_RESET_LEGACY_MODE_TRANSITION_MASK = 0x00008000 # macro
PA_SC_ENHANCE_1__DISABLE_PACKER_ODC_ENHANCE_MASK = 0x00010000 # macro
PA_SC_ENHANCE_1__ALLOW_SCALE_LINE_WIDTH_PAD_WITH_BINNING_MASK = 0x00020000 # macro
PA_SC_ENHANCE_1__OPTIMAL_BIN_SELECTION_MASK = 0x00040000 # macro
PA_SC_ENHANCE_1__DISABLE_FORCE_SOP_ALL_EVENTS_MASK = 0x00080000 # macro
PA_SC_ENHANCE_1__DISABLE_PBB_CLK_OPTIMIZATION_MASK = 0x00100000 # macro
PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_CLK_OPTIMIZATION_MASK = 0x00200000 # macro
PA_SC_ENHANCE_1__DISABLE_PBB_BINNING_CLK_OPTIMIZATION_MASK = 0x00400000 # macro
PA_SC_ENHANCE_1__DISABLE_INTF_CG_MASK = 0x00800000 # macro
PA_SC_ENHANCE_1__IOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT_MASK = 0x01000000 # macro
PA_SC_ENHANCE_1__DISABLE_SHADER_PROFILING_FOR_POWER_MASK = 0x02000000 # macro
PA_SC_ENHANCE_1__FLUSH_ON_BINNING_TRANSITION_MASK = 0x04000000 # macro
PA_SC_ENHANCE_1__DISABLE_QUAD_PROC_FDCE_ENHANCE_MASK = 0x08000000 # macro
PA_SC_ENHANCE_1__DISABLE_SC_PS_PA_ARBITER_FIX_MASK = 0x10000000 # macro
PA_SC_ENHANCE_1__DISABLE_SC_PS_PA_ARBITER_FIX_1_MASK = 0x20000000 # macro
PA_SC_ENHANCE_1__PASS_VPZ_EVENT_TO_SPI_MASK = 0x40000000 # macro
PA_SC_ENHANCE_1__RSVD_MASK = 0x80000000 # macro
PA_SC_DSM_CNTL__FORCE_EOV_REZ_0__SHIFT = 0x0 # macro
PA_SC_DSM_CNTL__FORCE_EOV_REZ_1__SHIFT = 0x1 # macro
PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK = 0x00000001 # macro
PA_SC_DSM_CNTL__FORCE_EOV_REZ_1_MASK = 0x00000002 # macro
PA_SC_TILE_STEERING_CREST_OVERRIDE__ONE_RB_MODE_ENABLE__SHIFT = 0x0 # macro
PA_SC_TILE_STEERING_CREST_OVERRIDE__SE_SELECT__SHIFT = 0x1 # macro
PA_SC_TILE_STEERING_CREST_OVERRIDE__RB_SELECT__SHIFT = 0x5 # macro
PA_SC_TILE_STEERING_CREST_OVERRIDE__ONE_RB_MODE_ENABLE_MASK = 0x00000001 # macro
PA_SC_TILE_STEERING_CREST_OVERRIDE__SE_SELECT_MASK = 0x00000006 # macro
PA_SC_TILE_STEERING_CREST_OVERRIDE__RB_SELECT_MASK = 0x00000060 # macro
SQ_CONFIG__DISABLE_BARRIER_WAITCNT__SHIFT = 0x0 # macro
SQ_CONFIG__DISABLE_REPEATER_FGCG_CLOCK_GATING__SHIFT = 0x1 # macro
SQ_CONFIG__DISABLE_SPIPRIO_OVER_USERPRIO__SHIFT = 0x2 # macro
SQ_CONFIG__OVERRIDE_SP_MAI_ALU_BUSY__SHIFT = 0x3 # macro
SQ_CONFIG__DISABLE_RAM_CLOCK_GATING__SHIFT = 0x4 # macro
SQ_CONFIG__DISABLE_MAI_CO_EXEC__SHIFT = 0x5 # macro
SQ_CONFIG__OVERRIDE_MAI_ALU_BUSY__SHIFT = 0x6 # macro
SQ_CONFIG__OVERRIDE_ALU_BUSY__SHIFT = 0x7 # macro
SQ_CONFIG__DEBUG_EN__SHIFT = 0x8 # macro
SQ_CONFIG__DEBUG_SINGLE_MEMOP__SHIFT = 0x9 # macro
SQ_CONFIG__DEBUG_ONE_INST_CLAUSE__SHIFT = 0xa # macro
SQ_CONFIG__OVERRIDE_LDS_IDX_BUSY__SHIFT = 0xb # macro
SQ_CONFIG__EARLY_TA_DONE_DISABLE__SHIFT = 0xc # macro
SQ_CONFIG__DUA_FLAT_LOCK_ENABLE__SHIFT = 0xd # macro
SQ_CONFIG__DUA_LDS_BYPASS_DISABLE__SHIFT = 0xe # macro
SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE__SHIFT = 0xf # macro
SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE__SHIFT = 0x10 # macro
SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE__SHIFT = 0x11 # macro
SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS__SHIFT = 0x12 # macro
SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS__SHIFT = 0x13 # macro
SQ_CONFIG__REPLAY_SLEEP_CNT__SHIFT = 0x15 # macro
SQ_CONFIG__DISABLE_SP_VGPR_WRITE_SKIP__SHIFT = 0x1c # macro
SQ_CONFIG__DISABLE_SP_REDUNDANT_THREAD_GATING__SHIFT = 0x1d # macro
SQ_CONFIG__DISABLE_FLAT_SOFT_CLAUSE__SHIFT = 0x1e # macro
SQ_CONFIG__DISABLE_MIMG_SOFT_CLAUSE__SHIFT = 0x1f # macro
SQ_CONFIG__DISABLE_BARRIER_WAITCNT_MASK = 0x00000001 # macro
SQ_CONFIG__DISABLE_REPEATER_FGCG_CLOCK_GATING_MASK = 0x00000002 # macro
SQ_CONFIG__DISABLE_SPIPRIO_OVER_USERPRIO_MASK = 0x00000004 # macro
SQ_CONFIG__OVERRIDE_SP_MAI_ALU_BUSY_MASK = 0x00000008 # macro
SQ_CONFIG__DISABLE_RAM_CLOCK_GATING_MASK = 0x00000010 # macro
SQ_CONFIG__DISABLE_MAI_CO_EXEC_MASK = 0x00000020 # macro
SQ_CONFIG__OVERRIDE_MAI_ALU_BUSY_MASK = 0x00000040 # macro
SQ_CONFIG__OVERRIDE_ALU_BUSY_MASK = 0x00000080 # macro
SQ_CONFIG__DEBUG_EN_MASK = 0x00000100 # macro
SQ_CONFIG__DEBUG_SINGLE_MEMOP_MASK = 0x00000200 # macro
SQ_CONFIG__DEBUG_ONE_INST_CLAUSE_MASK = 0x00000400 # macro
SQ_CONFIG__OVERRIDE_LDS_IDX_BUSY_MASK = 0x00000800 # macro
SQ_CONFIG__EARLY_TA_DONE_DISABLE_MASK = 0x00001000 # macro
SQ_CONFIG__DUA_FLAT_LOCK_ENABLE_MASK = 0x00002000 # macro
SQ_CONFIG__DUA_LDS_BYPASS_DISABLE_MASK = 0x00004000 # macro
SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE_MASK = 0x00008000 # macro
SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE_MASK = 0x00010000 # macro
SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE_MASK = 0x00020000 # macro
SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS_MASK = 0x00040000 # macro
SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS_MASK = 0x00180000 # macro
SQ_CONFIG__REPLAY_SLEEP_CNT_MASK = 0x0FE00000 # macro
SQ_CONFIG__DISABLE_SP_VGPR_WRITE_SKIP_MASK = 0x10000000 # macro
SQ_CONFIG__DISABLE_SP_REDUNDANT_THREAD_GATING_MASK = 0x20000000 # macro
SQ_CONFIG__DISABLE_FLAT_SOFT_CLAUSE_MASK = 0x40000000 # macro
SQ_CONFIG__DISABLE_MIMG_SOFT_CLAUSE_MASK = 0x80000000 # macro
SQC_CONFIG__INST_CACHE_SIZE__SHIFT = 0x0 # macro
SQC_CONFIG__DATA_CACHE_SIZE__SHIFT = 0x2 # macro
SQC_CONFIG__MISS_FIFO_DEPTH__SHIFT = 0x4 # macro
SQC_CONFIG__HIT_FIFO_DEPTH__SHIFT = 0x6 # macro
SQC_CONFIG__FORCE_ALWAYS_MISS__SHIFT = 0x7 # macro
SQC_CONFIG__FORCE_IN_ORDER__SHIFT = 0x8 # macro
SQC_CONFIG__IDENTITY_HASH_BANK__SHIFT = 0x9 # macro
SQC_CONFIG__IDENTITY_HASH_SET__SHIFT = 0xa # macro
SQC_CONFIG__PER_VMID_INV_DISABLE__SHIFT = 0xb # macro
SQC_CONFIG__EVICT_LRU__SHIFT = 0xc # macro
SQC_CONFIG__FORCE_2_BANK__SHIFT = 0xe # macro
SQC_CONFIG__FORCE_1_BANK__SHIFT = 0xf # macro
SQC_CONFIG__LS_DISABLE_CLOCKS__SHIFT = 0x10 # macro
SQC_CONFIG__INST_PRF_COUNT__SHIFT = 0x18 # macro
SQC_CONFIG__INST_PRF_FILTER_DIS__SHIFT = 0x1d # macro
SQC_CONFIG__DISABLE_PREFETCH_CROSS_4K_BOUNDARY_CHECK__SHIFT = 0x1e # macro
SQC_CONFIG__MEM_LS_DISABLE__SHIFT = 0x1f # macro
SQC_CONFIG__INST_CACHE_SIZE_MASK = 0x00000003 # macro
SQC_CONFIG__DATA_CACHE_SIZE_MASK = 0x0000000C # macro
SQC_CONFIG__MISS_FIFO_DEPTH_MASK = 0x00000030 # macro
SQC_CONFIG__HIT_FIFO_DEPTH_MASK = 0x00000040 # macro
SQC_CONFIG__FORCE_ALWAYS_MISS_MASK = 0x00000080 # macro
SQC_CONFIG__FORCE_IN_ORDER_MASK = 0x00000100 # macro
SQC_CONFIG__IDENTITY_HASH_BANK_MASK = 0x00000200 # macro
SQC_CONFIG__IDENTITY_HASH_SET_MASK = 0x00000400 # macro
SQC_CONFIG__PER_VMID_INV_DISABLE_MASK = 0x00000800 # macro
SQC_CONFIG__EVICT_LRU_MASK = 0x00003000 # macro
SQC_CONFIG__FORCE_2_BANK_MASK = 0x00004000 # macro
SQC_CONFIG__FORCE_1_BANK_MASK = 0x00008000 # macro
SQC_CONFIG__LS_DISABLE_CLOCKS_MASK = 0x00FF0000 # macro
SQC_CONFIG__INST_PRF_COUNT_MASK = 0x1F000000 # macro
SQC_CONFIG__INST_PRF_FILTER_DIS_MASK = 0x20000000 # macro
SQC_CONFIG__DISABLE_PREFETCH_CROSS_4K_BOUNDARY_CHECK_MASK = 0x40000000 # macro
SQC_CONFIG__MEM_LS_DISABLE_MASK = 0x80000000 # macro
LDS_CONFIG__ADDR_OUT_OF_RANGE_REPORTING__SHIFT = 0x0 # macro
LDS_CONFIG__TMZ_VIOLATION_REPORTING__SHIFT = 0x1 # macro
LDS_CONFIG__DISABLE_RAM_CLOCK_GATING__SHIFT = 0x2 # macro
LDS_CONFIG__DISABLE_IDXCLK_MGCG__SHIFT = 0x3 # macro
LDS_CONFIG__DISABLE_MEMCLK_MGCG__SHIFT = 0x4 # macro
LDS_CONFIG__DISABLE_ATTRCLK_MGCG__SHIFT = 0x5 # macro
LDS_CONFIG__DISABLE_ATODFPCLK_MGCG__SHIFT = 0x6 # macro
LDS_CONFIG__DISABLE_PHASE_FGCG__SHIFT = 0x7 # macro
LDS_CONFIG__DISABLE_LDS_SP_READ_FGCG__SHIFT = 0x8 # macro
LDS_CONFIG__DISABLE_SP_DATA_CLOCK_GATING__SHIFT = 0x9 # macro
LDS_CONFIG__DISABLE_TD_DATA_CLOCK_GATING__SHIFT = 0xa # macro
LDS_CONFIG__ADDR_OUT_OF_RANGE_REPORTING_MASK = 0x00000001 # macro
LDS_CONFIG__TMZ_VIOLATION_REPORTING_MASK = 0x00000002 # macro
LDS_CONFIG__DISABLE_RAM_CLOCK_GATING_MASK = 0x00000004 # macro
LDS_CONFIG__DISABLE_IDXCLK_MGCG_MASK = 0x00000008 # macro
LDS_CONFIG__DISABLE_MEMCLK_MGCG_MASK = 0x00000010 # macro
LDS_CONFIG__DISABLE_ATTRCLK_MGCG_MASK = 0x00000020 # macro
LDS_CONFIG__DISABLE_ATODFPCLK_MGCG_MASK = 0x00000040 # macro
LDS_CONFIG__DISABLE_PHASE_FGCG_MASK = 0x00000080 # macro
LDS_CONFIG__DISABLE_LDS_SP_READ_FGCG_MASK = 0x00000100 # macro
LDS_CONFIG__DISABLE_SP_DATA_CLOCK_GATING_MASK = 0x00000200 # macro
LDS_CONFIG__DISABLE_TD_DATA_CLOCK_GATING_MASK = 0x00000400 # macro
SQ_RANDOM_WAVE_PRI__RET__SHIFT = 0x0 # macro
SQ_RANDOM_WAVE_PRI__RUI__SHIFT = 0x7 # macro
SQ_RANDOM_WAVE_PRI__RNG__SHIFT = 0xa # macro
SQ_RANDOM_WAVE_PRI__RET_MASK = 0x0000007F # macro
SQ_RANDOM_WAVE_PRI__RUI_MASK = 0x00000380 # macro
SQ_RANDOM_WAVE_PRI__RNG_MASK = 0x007FFC00 # macro
SQ_REG_CREDITS__SRBM_CREDITS__SHIFT = 0x0 # macro
SQ_REG_CREDITS__CMD_CREDITS__SHIFT = 0x8 # macro
SQ_REG_CREDITS__REG_BUSY__SHIFT = 0x1c # macro
SQ_REG_CREDITS__SRBM_OVERFLOW__SHIFT = 0x1d # macro
SQ_REG_CREDITS__IMMED_OVERFLOW__SHIFT = 0x1e # macro
SQ_REG_CREDITS__CMD_OVERFLOW__SHIFT = 0x1f # macro
SQ_REG_CREDITS__SRBM_CREDITS_MASK = 0x0000003F # macro
SQ_REG_CREDITS__CMD_CREDITS_MASK = 0x00000F00 # macro
SQ_REG_CREDITS__REG_BUSY_MASK = 0x10000000 # macro
SQ_REG_CREDITS__SRBM_OVERFLOW_MASK = 0x20000000 # macro
SQ_REG_CREDITS__IMMED_OVERFLOW_MASK = 0x40000000 # macro
SQ_REG_CREDITS__CMD_OVERFLOW_MASK = 0x80000000 # macro
SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE__SHIFT = 0x0 # macro
SQ_FIFO_SIZES__TTRACE_FIFO_SIZE__SHIFT = 0x8 # macro
SQ_FIFO_SIZES__EXPORT_BUF_SIZE__SHIFT = 0x10 # macro
SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE__SHIFT = 0x12 # macro
SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK = 0x0000000F # macro
SQ_FIFO_SIZES__TTRACE_FIFO_SIZE_MASK = 0x00000F00 # macro
SQ_FIFO_SIZES__EXPORT_BUF_SIZE_MASK = 0x00030000 # macro
SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE_MASK = 0x000C0000 # macro
SQ_DSM_CNTL__WAVEFRONT_STALL_0__SHIFT = 0x0 # macro
SQ_DSM_CNTL__WAVEFRONT_STALL_1__SHIFT = 0x1 # macro
SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT = 0x2 # macro
SQ_DSM_CNTL__SPI_BACKPRESSURE_1__SHIFT = 0x3 # macro
SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0__SHIFT = 0x8 # macro
SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1__SHIFT = 0x9 # macro
SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE__SHIFT = 0xa # macro
SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0__SHIFT = 0x10 # macro
SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1__SHIFT = 0x11 # macro
SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01__SHIFT = 0x12 # macro
SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2__SHIFT = 0x13 # macro
SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3__SHIFT = 0x14 # macro
SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23__SHIFT = 0x15 # macro
SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0__SHIFT = 0x18 # macro
SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1__SHIFT = 0x19 # macro
SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE__SHIFT = 0x1a # macro
SQ_DSM_CNTL__WAVEFRONT_STALL_0_MASK = 0x00000001 # macro
SQ_DSM_CNTL__WAVEFRONT_STALL_1_MASK = 0x00000002 # macro
SQ_DSM_CNTL__SPI_BACKPRESSURE_0_MASK = 0x00000004 # macro
SQ_DSM_CNTL__SPI_BACKPRESSURE_1_MASK = 0x00000008 # macro
SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0_MASK = 0x00000100 # macro
SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1_MASK = 0x00000200 # macro
SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE_MASK = 0x00000400 # macro
SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0_MASK = 0x00010000 # macro
SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1_MASK = 0x00020000 # macro
SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01_MASK = 0x00040000 # macro
SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2_MASK = 0x00080000 # macro
SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3_MASK = 0x00100000 # macro
SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23_MASK = 0x00200000 # macro
SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0_MASK = 0x01000000 # macro
SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1_MASK = 0x02000000 # macro
SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE_MASK = 0x04000000 # macro
SQ_DSM_CNTL2__SGPR_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
SQ_DSM_CNTL2__SGPR_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
SQ_DSM_CNTL2__LDS_D_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
SQ_DSM_CNTL2__LDS_D_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
SQ_DSM_CNTL2__LDS_I_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
SQ_DSM_CNTL2__LDS_I_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
SQ_DSM_CNTL2__SP_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
SQ_DSM_CNTL2__SP_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
SQ_DSM_CNTL2__LDS_INJECT_DELAY__SHIFT = 0xe # macro
SQ_DSM_CNTL2__SP_INJECT_DELAY__SHIFT = 0x14 # macro
SQ_DSM_CNTL2__SQ_INJECT_DELAY__SHIFT = 0x1a # macro
SQ_DSM_CNTL2__SGPR_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
SQ_DSM_CNTL2__SGPR_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
SQ_DSM_CNTL2__LDS_D_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
SQ_DSM_CNTL2__LDS_D_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
SQ_DSM_CNTL2__LDS_I_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
SQ_DSM_CNTL2__LDS_I_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
SQ_DSM_CNTL2__SP_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
SQ_DSM_CNTL2__SP_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
SQ_DSM_CNTL2__LDS_INJECT_DELAY_MASK = 0x000FC000 # macro
SQ_DSM_CNTL2__SP_INJECT_DELAY_MASK = 0x03F00000 # macro
SQ_DSM_CNTL2__SQ_INJECT_DELAY_MASK = 0xFC000000 # macro
SQ_RUNTIME_CONFIG__ENABLE_TEX_ARB_OLDEST__SHIFT = 0x0 # macro
SQ_RUNTIME_CONFIG__ENABLE_TEX_ARB_OLDEST_MASK = 0x00000001 # macro
SQ_DEBUG_STS_GLOBAL__BUSY__SHIFT = 0x0 # macro
SQ_DEBUG_STS_GLOBAL__INTERRUPT_MSG_BUSY__SHIFT = 0x1 # macro
SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH0__SHIFT = 0x4 # macro
SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH1__SHIFT = 0x10 # macro
SQ_DEBUG_STS_GLOBAL__BUSY_MASK = 0x00000001 # macro
SQ_DEBUG_STS_GLOBAL__INTERRUPT_MSG_BUSY_MASK = 0x00000002 # macro
SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH0_MASK = 0x0000FFF0 # macro
SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH1_MASK = 0x0FFF0000 # macro
SH_MEM_BASES__PRIVATE_BASE__SHIFT = 0x0 # macro
SH_MEM_BASES__SHARED_BASE__SHIFT = 0x10 # macro
SH_MEM_BASES__PRIVATE_BASE_MASK = 0x0000FFFF # macro
SH_MEM_BASES__SHARED_BASE_MASK = 0xFFFF0000 # macro
SQ_TIMEOUT_CONFIG__PERIOD_SEL__SHIFT = 0x0 # macro
SQ_TIMEOUT_CONFIG__TIMEOUT_FATAL_DISABLE__SHIFT = 0x6 # macro
SQ_TIMEOUT_CONFIG__TIMER_LONGER_SEL__SHIFT = 0x7 # macro
SQ_TIMEOUT_CONFIG__TIMEOUT_CONDITIONS_MASK__SHIFT = 0x8 # macro
SQ_TIMEOUT_CONFIG__PERIOD_SEL_MASK = 0x0000003F # macro
SQ_TIMEOUT_CONFIG__TIMEOUT_FATAL_DISABLE_MASK = 0x00000040 # macro
SQ_TIMEOUT_CONFIG__TIMER_LONGER_SEL_MASK = 0x00000080 # macro
SQ_TIMEOUT_CONFIG__TIMEOUT_CONDITIONS_MASK_MASK = 0x07FFFF00 # macro
SQ_TIMEOUT_STATUS__WAVE_TIMEOUT__SHIFT = 0x0 # macro
SQ_TIMEOUT_STATUS__WAVE_TIMEOUT_MASK = 0xFFFFFFFF # macro
SH_MEM_CONFIG__ADDRESS_MODE__SHIFT = 0x0 # macro
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT = 0x3 # macro
SH_MEM_CONFIG__F8_MODE__SHIFT = 0x8 # macro
SH_MEM_CONFIG__RETRY_DISABLE__SHIFT = 0xc # macro
SH_MEM_CONFIG__PRIVATE_NV__SHIFT = 0xd # macro
SH_MEM_CONFIG__ADDRESS_MODE_MASK = 0x00000001 # macro
SH_MEM_CONFIG__ALIGNMENT_MODE_MASK = 0x00000018 # macro
SH_MEM_CONFIG__F8_MODE_MASK = 0x00000100 # macro
SH_MEM_CONFIG__RETRY_DISABLE_MASK = 0x00001000 # macro
SH_MEM_CONFIG__PRIVATE_NV_MASK = 0x00002000 # macro
SP_MFMA_PORTD_RD_CONFIG__SET__SHIFT = 0x0 # macro
SP_MFMA_PORTD_RD_CONFIG__TYPE__SHIFT = 0x1 # macro
SP_MFMA_PORTD_RD_CONFIG__LAST_PASS__SHIFT = 0x4 # macro
SP_MFMA_PORTD_RD_CONFIG__PORTD_PATTERN__SHIFT = 0x9 # macro
SP_MFMA_PORTD_RD_CONFIG__SET_MASK = 0x00000001 # macro
SP_MFMA_PORTD_RD_CONFIG__TYPE_MASK = 0x0000000E # macro
SP_MFMA_PORTD_RD_CONFIG__LAST_PASS_MASK = 0x000001F0 # macro
SP_MFMA_PORTD_RD_CONFIG__PORTD_PATTERN_MASK = 0x1FFFFE00 # macro
SH_CAC_CONFIG__SQG_UTCL1_REPEATER_FGCG_DISABLE__SHIFT = 0x0 # macro
SH_CAC_CONFIG__SQC_UTCL1_REPEATER_FGCG_DISABLE__SHIFT = 0x1 # macro
SH_CAC_CONFIG__SPI_SQ_CMD_REPEATER_FGCG_DISABLE__SHIFT = 0x2 # macro
SH_CAC_CONFIG__SQ_MSG_REPEATER_FGCG_DISABLE__SHIFT = 0x3 # macro
SH_CAC_CONFIG__SQC_TC_REPEATER_FGCG_DISABLE__SHIFT = 0x4 # macro
SH_CAC_CONFIG__SQC_SQ_REPEATER_FGCG_DISABLE__SHIFT = 0x5 # macro
SH_CAC_CONFIG__SQG_TC_REPEATER_FGCG_DISABLE__SHIFT = 0x6 # macro
SH_CAC_CONFIG__SQC_DISABLE_RAM_CLOCK_GATING__SHIFT = 0x8 # macro
SH_CAC_CONFIG__SQG_DISABLE_RAM_CLOCK_GATING__SHIFT = 0x9 # macro
SH_CAC_CONFIG__SQC_MGCG_CLOCK_OFF_DELAY_CNT__SHIFT = 0x10 # macro
SH_CAC_CONFIG__SQC_MGCG_DISABLE__SHIFT = 0x14 # macro
SH_CAC_CONFIG__SQC_TC_REQ_CLKEN_CHICKENBIT__SHIFT = 0x1c # macro
SH_CAC_CONFIG__SQC_ICACHE_CTRL_MGCG_DISABLE__SHIFT = 0x1d # macro
SH_CAC_CONFIG__SQC_DCACHE_CTRL_MGCG_DISABLE__SHIFT = 0x1e # macro
SH_CAC_CONFIG__SQC_DISABLE_UTCL1_FGCG_PADDR__SHIFT = 0x1f # macro
SH_CAC_CONFIG__SQG_UTCL1_REPEATER_FGCG_DISABLE_MASK = 0x00000001 # macro
SH_CAC_CONFIG__SQC_UTCL1_REPEATER_FGCG_DISABLE_MASK = 0x00000002 # macro
SH_CAC_CONFIG__SPI_SQ_CMD_REPEATER_FGCG_DISABLE_MASK = 0x00000004 # macro
SH_CAC_CONFIG__SQ_MSG_REPEATER_FGCG_DISABLE_MASK = 0x00000008 # macro
SH_CAC_CONFIG__SQC_TC_REPEATER_FGCG_DISABLE_MASK = 0x00000010 # macro
SH_CAC_CONFIG__SQC_SQ_REPEATER_FGCG_DISABLE_MASK = 0x00000020 # macro
SH_CAC_CONFIG__SQG_TC_REPEATER_FGCG_DISABLE_MASK = 0x00000040 # macro
SH_CAC_CONFIG__SQC_DISABLE_RAM_CLOCK_GATING_MASK = 0x00000100 # macro
SH_CAC_CONFIG__SQG_DISABLE_RAM_CLOCK_GATING_MASK = 0x00000200 # macro
SH_CAC_CONFIG__SQC_MGCG_CLOCK_OFF_DELAY_CNT_MASK = 0x000F0000 # macro
SH_CAC_CONFIG__SQC_MGCG_DISABLE_MASK = 0x0FF00000 # macro
SH_CAC_CONFIG__SQC_TC_REQ_CLKEN_CHICKENBIT_MASK = 0x10000000 # macro
SH_CAC_CONFIG__SQC_ICACHE_CTRL_MGCG_DISABLE_MASK = 0x20000000 # macro
SH_CAC_CONFIG__SQC_DCACHE_CTRL_MGCG_DISABLE_MASK = 0x40000000 # macro
SH_CAC_CONFIG__SQC_DISABLE_UTCL1_FGCG_PADDR_MASK = 0x80000000 # macro
SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX0__SHIFT = 0x0 # macro
SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX1__SHIFT = 0x8 # macro
SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_IMMED__SHIFT = 0x10 # macro
SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_HOST__SHIFT = 0x18 # macro
SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX0_MASK = 0x000000FF # macro
SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX1_MASK = 0x0000FF00 # macro
SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_IMMED_MASK = 0x00FF0000 # macro
SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_HOST_MASK = 0xFF000000 # macro
SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_CMD__SHIFT = 0x0 # macro
SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG__SHIFT = 0x4 # macro
SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_CMD_MASK = 0x0000000F # macro
SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG_MASK = 0x000003F0 # macro
CC_GC_SHADER_RATE_CONFIG__WRITE_DIS__SHIFT = 0x0 # macro
CC_GC_SHADER_RATE_CONFIG__DPFP_RATE__SHIFT = 0x1 # macro
CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE__SHIFT = 0x3 # macro
CC_GC_SHADER_RATE_CONFIG__HALF_LDS__SHIFT = 0x4 # macro
CC_GC_SHADER_RATE_CONFIG__WRITE_DIS_MASK = 0x00000001 # macro
CC_GC_SHADER_RATE_CONFIG__DPFP_RATE_MASK = 0x00000006 # macro
CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK = 0x00000008 # macro
CC_GC_SHADER_RATE_CONFIG__HALF_LDS_MASK = 0x00000010 # macro
GC_USER_SHADER_RATE_CONFIG__DPFP_RATE__SHIFT = 0x1 # macro
GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE__SHIFT = 0x3 # macro
GC_USER_SHADER_RATE_CONFIG__HALF_LDS__SHIFT = 0x4 # macro
GC_USER_SHADER_RATE_CONFIG__DPFP_RATE_MASK = 0x00000006 # macro
GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK = 0x00000008 # macro
GC_USER_SHADER_RATE_CONFIG__HALF_LDS_MASK = 0x00000010 # macro
SQ_INTERRUPT_AUTO_MASK__MASK__SHIFT = 0x0 # macro
SQ_INTERRUPT_AUTO_MASK__MASK_MASK = 0x00FFFFFF # macro
SQ_INTERRUPT_MSG_CTRL__STALL__SHIFT = 0x0 # macro
SQ_INTERRUPT_MSG_CTRL__STALL_MASK = 0x00000001 # macro
SQ_DEBUG_PERFCOUNT_TRAP__ENABLE__SHIFT = 0x0 # macro
SQ_DEBUG_PERFCOUNT_TRAP__COUNTER__SHIFT = 0x1 # macro
SQ_DEBUG_PERFCOUNT_TRAP__LIMIT__SHIFT = 0x4 # macro
SQ_DEBUG_PERFCOUNT_TRAP__ENABLE_MASK = 0x00000001 # macro
SQ_DEBUG_PERFCOUNT_TRAP__COUNTER_MASK = 0x0000000E # macro
SQ_DEBUG_PERFCOUNT_TRAP__LIMIT_MASK = 0x0FFFFFF0 # macro
SQ_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT = 0x0 # macro
SQ_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT = 0x1 # macro
SQ_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT = 0x2 # macro
SQ_UTCL1_CNTL1__RESP_MODE__SHIFT = 0x3 # macro
SQ_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT = 0x5 # macro
SQ_UTCL1_CNTL1__CLIENTID__SHIFT = 0x7 # macro
SQ_UTCL1_CNTL1__USERVM_DIS__SHIFT = 0x10 # macro
SQ_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT = 0x11 # macro
SQ_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT = 0x12 # macro
SQ_UTCL1_CNTL1__REG_INVALIDATE_VMID__SHIFT = 0x13 # macro
SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID__SHIFT = 0x17 # macro
SQ_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE__SHIFT = 0x18 # macro
SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL__SHIFT = 0x19 # macro
SQ_UTCL1_CNTL1__FORCE_MISS__SHIFT = 0x1a # macro
SQ_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT = 0x1b # macro
SQ_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT = 0x1c # macro
SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT = 0x1e # macro
SQ_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK = 0x00000001 # macro
SQ_UTCL1_CNTL1__GPUVM_64K_DEF_MASK = 0x00000002 # macro
SQ_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK = 0x00000004 # macro
SQ_UTCL1_CNTL1__RESP_MODE_MASK = 0x00000018 # macro
SQ_UTCL1_CNTL1__RESP_FAULT_MODE_MASK = 0x00000060 # macro
SQ_UTCL1_CNTL1__CLIENTID_MASK = 0x0000FF80 # macro
SQ_UTCL1_CNTL1__USERVM_DIS_MASK = 0x00010000 # macro
SQ_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK = 0x00020000 # macro
SQ_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK = 0x00040000 # macro
SQ_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK = 0x00780000 # macro
SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK = 0x00800000 # macro
SQ_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK = 0x01000000 # macro
SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_MASK = 0x02000000 # macro
SQ_UTCL1_CNTL1__FORCE_MISS_MASK = 0x04000000 # macro
SQ_UTCL1_CNTL1__FORCE_IN_ORDER_MASK = 0x08000000 # macro
SQ_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK = 0x30000000 # macro
SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK = 0xC0000000 # macro
SQ_UTCL1_CNTL2__SPARE__SHIFT = 0x0 # macro
SQ_UTCL1_CNTL2__LFIFO_SCAN_DISABLE__SHIFT = 0x8 # macro
SQ_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT = 0x9 # macro
SQ_UTCL1_CNTL2__LINE_VALID__SHIFT = 0xa # macro
SQ_UTCL1_CNTL2__DIS_EDC__SHIFT = 0xb # macro
SQ_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT = 0xc # macro
SQ_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT = 0xd # macro
SQ_UTCL1_CNTL2__FORCE_SNOOP__SHIFT = 0xe # macro
SQ_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT = 0xf # macro
SQ_UTCL1_CNTL2__RETRY_TIMER__SHIFT = 0x10 # macro
SQ_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT = 0x1a # macro
SQ_UTCL1_CNTL2__PREFETCH_PAGE__SHIFT = 0x1c # macro
SQ_UTCL1_CNTL2__SPARE_MASK = 0x000000FF # macro
SQ_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK = 0x00000100 # macro
SQ_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK = 0x00000200 # macro
SQ_UTCL1_CNTL2__LINE_VALID_MASK = 0x00000400 # macro
SQ_UTCL1_CNTL2__DIS_EDC_MASK = 0x00000800 # macro
SQ_UTCL1_CNTL2__GPUVM_INV_MODE_MASK = 0x00001000 # macro
SQ_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK = 0x00002000 # macro
SQ_UTCL1_CNTL2__FORCE_SNOOP_MASK = 0x00004000 # macro
SQ_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK = 0x00008000 # macro
SQ_UTCL1_CNTL2__RETRY_TIMER_MASK = 0x007F0000 # macro
SQ_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK = 0x04000000 # macro
SQ_UTCL1_CNTL2__PREFETCH_PAGE_MASK = 0xF0000000 # macro
SQ_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
SQ_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
SQ_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
SQ_UTCL1_STATUS__RESERVED__SHIFT = 0x3 # macro
SQ_UTCL1_STATUS__UNUSED__SHIFT = 0x10 # macro
SQ_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
SQ_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
SQ_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
SQ_UTCL1_STATUS__RESERVED_MASK = 0x0000FFF8 # macro
SQ_UTCL1_STATUS__UNUSED_MASK = 0xFFFF0000 # macro
SQ_FED_INTERRUPT_STATUS__INTERRUPT_STATUS__SHIFT = 0x0 # macro
SQ_FED_INTERRUPT_STATUS__INTERRUPT_SIMD_ID__SHIFT = 0x2 # macro
SQ_FED_INTERRUPT_STATUS__INTERRUPT_WAVE_ID__SHIFT = 0x4 # macro
SQ_FED_INTERRUPT_STATUS__INTERRUPT_CU_ID__SHIFT = 0x8 # macro
SQ_FED_INTERRUPT_STATUS__INTERRUPT_VM_ID__SHIFT = 0xc # macro
SQ_FED_INTERRUPT_STATUS__TO_RSMU_DISABLE__SHIFT = 0x10 # macro
SQ_FED_INTERRUPT_STATUS__TO_IH_DISABLE__SHIFT = 0x11 # macro
SQ_FED_INTERRUPT_STATUS__FED_HALT_DISABLE__SHIFT = 0x12 # macro
SQ_FED_INTERRUPT_STATUS__INTERRUPT_STATUS_MASK = 0x00000001 # macro
SQ_FED_INTERRUPT_STATUS__INTERRUPT_SIMD_ID_MASK = 0x0000000C # macro
SQ_FED_INTERRUPT_STATUS__INTERRUPT_WAVE_ID_MASK = 0x000000F0 # macro
SQ_FED_INTERRUPT_STATUS__INTERRUPT_CU_ID_MASK = 0x00000F00 # macro
SQ_FED_INTERRUPT_STATUS__INTERRUPT_VM_ID_MASK = 0x0000F000 # macro
SQ_FED_INTERRUPT_STATUS__TO_RSMU_DISABLE_MASK = 0x00010000 # macro
SQ_FED_INTERRUPT_STATUS__TO_IH_DISABLE_MASK = 0x00020000 # macro
SQ_FED_INTERRUPT_STATUS__FED_HALT_DISABLE_MASK = 0x00040000 # macro
SQ_CGTS_CONFIG__DGEMM_EXTRA_BUSY_PASS__SHIFT = 0x0 # macro
SQ_CGTS_CONFIG__XDL_EXTRA_BUSY_PASS__SHIFT = 0x4 # macro
SQ_CGTS_CONFIG__VALU_EXTRA_BUSY_PASS__SHIFT = 0x8 # macro
SQ_CGTS_CONFIG__DLOP_EXTRA_BUSY_PASS__SHIFT = 0xc # macro
SQ_CGTS_CONFIG__XDL_EXTRA_GAP_PASS__SHIFT = 0x10 # macro
SQ_CGTS_CONFIG__DGEMM_EXTRA_GAP_PASS__SHIFT = 0x12 # macro
SQ_CGTS_CONFIG__DLOP_EXTRA_GAP_PASS__SHIFT = 0x14 # macro
SQ_CGTS_CONFIG__DGEMM_EXTRA_BUSY_PASS_MASK = 0x0000000F # macro
SQ_CGTS_CONFIG__XDL_EXTRA_BUSY_PASS_MASK = 0x000000F0 # macro
SQ_CGTS_CONFIG__VALU_EXTRA_BUSY_PASS_MASK = 0x00000F00 # macro
SQ_CGTS_CONFIG__DLOP_EXTRA_BUSY_PASS_MASK = 0x0000F000 # macro
SQ_CGTS_CONFIG__XDL_EXTRA_GAP_PASS_MASK = 0x00030000 # macro
SQ_CGTS_CONFIG__DGEMM_EXTRA_GAP_PASS_MASK = 0x000C0000 # macro
SQ_CGTS_CONFIG__DLOP_EXTRA_GAP_PASS_MASK = 0x00300000 # macro
SQ_SHADER_TBA_LO__ADDR_LO__SHIFT = 0x0 # macro
SQ_SHADER_TBA_LO__ADDR_LO_MASK = 0xFFFFFFFF # macro
SQ_SHADER_TBA_HI__ADDR_HI__SHIFT = 0x0 # macro
SQ_SHADER_TBA_HI__ADDR_HI_MASK = 0x000000FF # macro
SQ_SHADER_TMA_LO__ADDR_LO__SHIFT = 0x0 # macro
SQ_SHADER_TMA_LO__ADDR_LO_MASK = 0xFFFFFFFF # macro
SQ_SHADER_TMA_HI__ADDR_HI__SHIFT = 0x0 # macro
SQ_SHADER_TMA_HI__ADDR_HI_MASK = 0x000000FF # macro
SQC_DSM_CNTL__INST_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
SQC_DSM_CNTL__INST_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT = 0x9 # macro
SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT = 0xb # macro
SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT = 0xc # macro
SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT = 0xe # macro
SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT = 0xf # macro
SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT = 0x11 # macro
SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT = 0x12 # macro
SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x14 # macro
SQC_DSM_CNTL__DATA_CU3_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT = 0x15 # macro
SQC_DSM_CNTL__DATA_CU3_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT = 0x17 # macro
SQC_DSM_CNTL__DATA_CU3_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT = 0x18 # macro
SQC_DSM_CNTL__DATA_CU3_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x1a # macro
SQC_DSM_CNTL__INST_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
SQC_DSM_CNTL__INST_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK = 0x00000600 # macro
SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK = 0x00000800 # macro
SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK = 0x00003000 # macro
SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK = 0x00004000 # macro
SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK = 0x00018000 # macro
SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK = 0x00020000 # macro
SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK = 0x000C0000 # macro
SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK = 0x00100000 # macro
SQC_DSM_CNTL__DATA_CU3_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK = 0x00600000 # macro
SQC_DSM_CNTL__DATA_CU3_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK = 0x00800000 # macro
SQC_DSM_CNTL__DATA_CU3_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK = 0x03000000 # macro
SQC_DSM_CNTL__DATA_CU3_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK = 0x04000000 # macro
SQC_DSM_CNTLA__INST_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
SQC_DSM_CNTLA__INST_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
SQC_DSM_CNTLA__INST_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
SQC_DSM_CNTLA__INST_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
SQC_DSM_CNTLA__INST_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT = 0x9 # macro
SQC_DSM_CNTLA__INST_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0xb # macro
SQC_DSM_CNTLA__DATA_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT = 0xc # macro
SQC_DSM_CNTLA__DATA_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0xe # macro
SQC_DSM_CNTLA__DATA_HIT_FIFO_DSM_IRRITATOR_DATA__SHIFT = 0xf # macro
SQC_DSM_CNTLA__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x11 # macro
SQC_DSM_CNTLA__DATA_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT = 0x12 # macro
SQC_DSM_CNTLA__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x14 # macro
SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA__SHIFT = 0x15 # macro
SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0x17 # macro
SQC_DSM_CNTLA__DATA_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT = 0x18 # macro
SQC_DSM_CNTLA__DATA_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0x1a # macro
SQC_DSM_CNTLA__INST_TAG_RAM_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
SQC_DSM_CNTLA__INST_TAG_RAM_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
SQC_DSM_CNTLA__INST_MISS_FIFO_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
SQC_DSM_CNTLA__INST_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
SQC_DSM_CNTLA__INST_BANK_RAM_DSM_IRRITATOR_DATA_MASK = 0x00000600 # macro
SQC_DSM_CNTLA__INST_BANK_RAM_ENABLE_SINGLE_WRITE_MASK = 0x00000800 # macro
SQC_DSM_CNTLA__DATA_TAG_RAM_DSM_IRRITATOR_DATA_MASK = 0x00003000 # macro
SQC_DSM_CNTLA__DATA_TAG_RAM_ENABLE_SINGLE_WRITE_MASK = 0x00004000 # macro
SQC_DSM_CNTLA__DATA_HIT_FIFO_DSM_IRRITATOR_DATA_MASK = 0x00018000 # macro
SQC_DSM_CNTLA__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE_MASK = 0x00020000 # macro
SQC_DSM_CNTLA__DATA_MISS_FIFO_DSM_IRRITATOR_DATA_MASK = 0x000C0000 # macro
SQC_DSM_CNTLA__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK = 0x00100000 # macro
SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA_MASK = 0x00600000 # macro
SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE_MASK = 0x00800000 # macro
SQC_DSM_CNTLA__DATA_BANK_RAM_DSM_IRRITATOR_DATA_MASK = 0x03000000 # macro
SQC_DSM_CNTLA__DATA_BANK_RAM_ENABLE_SINGLE_WRITE_MASK = 0x04000000 # macro
SQC_DSM_CNTLB__INST_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
SQC_DSM_CNTLB__INST_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
SQC_DSM_CNTLB__INST_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
SQC_DSM_CNTLB__INST_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
SQC_DSM_CNTLB__INST_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT = 0x9 # macro
SQC_DSM_CNTLB__INST_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0xb # macro
SQC_DSM_CNTLB__DATA_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT = 0xc # macro
SQC_DSM_CNTLB__DATA_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0xe # macro
SQC_DSM_CNTLB__DATA_HIT_FIFO_DSM_IRRITATOR_DATA__SHIFT = 0xf # macro
SQC_DSM_CNTLB__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x11 # macro
SQC_DSM_CNTLB__DATA_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT = 0x12 # macro
SQC_DSM_CNTLB__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x14 # macro
SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA__SHIFT = 0x15 # macro
SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0x17 # macro
SQC_DSM_CNTLB__DATA_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT = 0x18 # macro
SQC_DSM_CNTLB__DATA_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0x1a # macro
SQC_DSM_CNTLB__INST_TAG_RAM_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
SQC_DSM_CNTLB__INST_TAG_RAM_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
SQC_DSM_CNTLB__INST_MISS_FIFO_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
SQC_DSM_CNTLB__INST_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
SQC_DSM_CNTLB__INST_BANK_RAM_DSM_IRRITATOR_DATA_MASK = 0x00000600 # macro
SQC_DSM_CNTLB__INST_BANK_RAM_ENABLE_SINGLE_WRITE_MASK = 0x00000800 # macro
SQC_DSM_CNTLB__DATA_TAG_RAM_DSM_IRRITATOR_DATA_MASK = 0x00003000 # macro
SQC_DSM_CNTLB__DATA_TAG_RAM_ENABLE_SINGLE_WRITE_MASK = 0x00004000 # macro
SQC_DSM_CNTLB__DATA_HIT_FIFO_DSM_IRRITATOR_DATA_MASK = 0x00018000 # macro
SQC_DSM_CNTLB__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE_MASK = 0x00020000 # macro
SQC_DSM_CNTLB__DATA_MISS_FIFO_DSM_IRRITATOR_DATA_MASK = 0x000C0000 # macro
SQC_DSM_CNTLB__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK = 0x00100000 # macro
SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA_MASK = 0x00600000 # macro
SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE_MASK = 0x00800000 # macro
SQC_DSM_CNTLB__DATA_BANK_RAM_DSM_IRRITATOR_DATA_MASK = 0x03000000 # macro
SQC_DSM_CNTLB__DATA_BANK_RAM_ENABLE_SINGLE_WRITE_MASK = 0x04000000 # macro
SQC_DSM_CNTL2__INST_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
SQC_DSM_CNTL2__INST_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
SQC_DSM_CNTL2__INJECT_DELAY__SHIFT = 0x1a # macro
SQC_DSM_CNTL2__INST_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
SQC_DSM_CNTL2__INST_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
SQC_DSM_CNTL2__INJECT_DELAY_MASK = 0xFC000000 # macro
SQC_DSM_CNTL2A__INST_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
SQC_DSM_CNTL2A__INST_TAG_RAM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
SQC_DSM_CNTL2A__INST_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
SQC_DSM_CNTL2A__INST_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
SQC_DSM_CNTL2A__INST_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
SQC_DSM_CNTL2A__INST_BANK_RAM_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
SQC_DSM_CNTL2A__DATA_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
SQC_DSM_CNTL2A__DATA_TAG_RAM_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
SQC_DSM_CNTL2A__DATA_HIT_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
SQC_DSM_CNTL2A__DATA_HIT_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
SQC_DSM_CNTL2A__DATA_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
SQC_DSM_CNTL2A__DATA_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x15 # macro
SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY__SHIFT = 0x17 # macro
SQC_DSM_CNTL2A__DATA_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x18 # macro
SQC_DSM_CNTL2A__DATA_BANK_RAM_SELECT_INJECT_DELAY__SHIFT = 0x1a # macro
SQC_DSM_CNTL2A__INST_TAG_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
SQC_DSM_CNTL2A__INST_TAG_RAM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
SQC_DSM_CNTL2A__INST_MISS_FIFO_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
SQC_DSM_CNTL2A__INST_MISS_FIFO_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
SQC_DSM_CNTL2A__INST_BANK_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
SQC_DSM_CNTL2A__INST_BANK_RAM_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
SQC_DSM_CNTL2A__DATA_TAG_RAM_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
SQC_DSM_CNTL2A__DATA_TAG_RAM_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
SQC_DSM_CNTL2A__DATA_HIT_FIFO_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
SQC_DSM_CNTL2A__DATA_HIT_FIFO_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
SQC_DSM_CNTL2A__DATA_MISS_FIFO_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
SQC_DSM_CNTL2A__DATA_MISS_FIFO_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT_MASK = 0x00600000 # macro
SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY_MASK = 0x00800000 # macro
SQC_DSM_CNTL2A__DATA_BANK_RAM_ENABLE_ERROR_INJECT_MASK = 0x03000000 # macro
SQC_DSM_CNTL2A__DATA_BANK_RAM_SELECT_INJECT_DELAY_MASK = 0x04000000 # macro
SQC_DSM_CNTL2B__INST_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
SQC_DSM_CNTL2B__INST_TAG_RAM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
SQC_DSM_CNTL2B__INST_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
SQC_DSM_CNTL2B__INST_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
SQC_DSM_CNTL2B__INST_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
SQC_DSM_CNTL2B__INST_BANK_RAM_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
SQC_DSM_CNTL2B__DATA_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
SQC_DSM_CNTL2B__DATA_TAG_RAM_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
SQC_DSM_CNTL2B__DATA_HIT_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
SQC_DSM_CNTL2B__DATA_HIT_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
SQC_DSM_CNTL2B__DATA_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
SQC_DSM_CNTL2B__DATA_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x15 # macro
SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY__SHIFT = 0x17 # macro
SQC_DSM_CNTL2B__DATA_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x18 # macro
SQC_DSM_CNTL2B__DATA_BANK_RAM_SELECT_INJECT_DELAY__SHIFT = 0x1a # macro
SQC_DSM_CNTL2B__INST_TAG_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
SQC_DSM_CNTL2B__INST_TAG_RAM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
SQC_DSM_CNTL2B__INST_MISS_FIFO_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
SQC_DSM_CNTL2B__INST_MISS_FIFO_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
SQC_DSM_CNTL2B__INST_BANK_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
SQC_DSM_CNTL2B__INST_BANK_RAM_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
SQC_DSM_CNTL2B__DATA_TAG_RAM_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
SQC_DSM_CNTL2B__DATA_TAG_RAM_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
SQC_DSM_CNTL2B__DATA_HIT_FIFO_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
SQC_DSM_CNTL2B__DATA_HIT_FIFO_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
SQC_DSM_CNTL2B__DATA_MISS_FIFO_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
SQC_DSM_CNTL2B__DATA_MISS_FIFO_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT_MASK = 0x00600000 # macro
SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY_MASK = 0x00800000 # macro
SQC_DSM_CNTL2B__DATA_BANK_RAM_ENABLE_ERROR_INJECT_MASK = 0x03000000 # macro
SQC_DSM_CNTL2B__DATA_BANK_RAM_SELECT_INJECT_DELAY_MASK = 0x04000000 # macro
SQC_DSM_CNTL2E__DATA_CU3_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
SQC_DSM_CNTL2E__DATA_CU3_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
SQC_DSM_CNTL2E__DATA_CU3_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
SQC_DSM_CNTL2E__DATA_CU3_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
SQC_DSM_CNTL2E__DATA_CU3_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
SQC_DSM_CNTL2E__DATA_CU3_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
SQC_DSM_CNTL2E__DATA_CU3_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
SQC_DSM_CNTL2E__DATA_CU3_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
SQC_EDC_FUE_CNTL__BLOCK_FUE_FLAGS__SHIFT = 0x0 # macro
SQC_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES__SHIFT = 0x10 # macro
SQC_EDC_FUE_CNTL__BLOCK_FUE_FLAGS_MASK = 0x0000FFFF # macro
SQC_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES_MASK = 0xFFFF0000 # macro
SQC_EDC_CNT2__INST_BANKA_TAG_RAM_SEC_COUNT__SHIFT = 0x0 # macro
SQC_EDC_CNT2__INST_BANKA_TAG_RAM_DED_COUNT__SHIFT = 0x2 # macro
SQC_EDC_CNT2__INST_BANKA_BANK_RAM_SEC_COUNT__SHIFT = 0x4 # macro
SQC_EDC_CNT2__INST_BANKA_BANK_RAM_DED_COUNT__SHIFT = 0x6 # macro
SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_SEC_COUNT__SHIFT = 0x8 # macro
SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_DED_COUNT__SHIFT = 0xa # macro
SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_SEC_COUNT__SHIFT = 0xc # macro
SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_DED_COUNT__SHIFT = 0xe # macro
SQC_EDC_CNT2__INST_UTCL1_LFIFO_SEC_COUNT__SHIFT = 0x10 # macro
SQC_EDC_CNT2__INST_UTCL1_LFIFO_DED_COUNT__SHIFT = 0x12 # macro
SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_SEC_COUNT__SHIFT = 0x14 # macro
SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_DED_COUNT__SHIFT = 0x16 # macro
SQC_EDC_CNT2__INST_BANKA_TAG_RAM_SEC_COUNT_MASK = 0x00000003 # macro
SQC_EDC_CNT2__INST_BANKA_TAG_RAM_DED_COUNT_MASK = 0x0000000C # macro
SQC_EDC_CNT2__INST_BANKA_BANK_RAM_SEC_COUNT_MASK = 0x00000030 # macro
SQC_EDC_CNT2__INST_BANKA_BANK_RAM_DED_COUNT_MASK = 0x000000C0 # macro
SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_SEC_COUNT_MASK = 0x00000300 # macro
SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_DED_COUNT_MASK = 0x00000C00 # macro
SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_SEC_COUNT_MASK = 0x00003000 # macro
SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_DED_COUNT_MASK = 0x0000C000 # macro
SQC_EDC_CNT2__INST_UTCL1_LFIFO_SEC_COUNT_MASK = 0x00030000 # macro
SQC_EDC_CNT2__INST_UTCL1_LFIFO_DED_COUNT_MASK = 0x000C0000 # macro
SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_SEC_COUNT_MASK = 0x00300000 # macro
SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_DED_COUNT_MASK = 0x00C00000 # macro
SQC_EDC_CNT3__INST_BANKB_TAG_RAM_SEC_COUNT__SHIFT = 0x0 # macro
SQC_EDC_CNT3__INST_BANKB_TAG_RAM_DED_COUNT__SHIFT = 0x2 # macro
SQC_EDC_CNT3__INST_BANKB_BANK_RAM_SEC_COUNT__SHIFT = 0x4 # macro
SQC_EDC_CNT3__INST_BANKB_BANK_RAM_DED_COUNT__SHIFT = 0x6 # macro
SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_SEC_COUNT__SHIFT = 0x8 # macro
SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_DED_COUNT__SHIFT = 0xa # macro
SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_SEC_COUNT__SHIFT = 0xc # macro
SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_DED_COUNT__SHIFT = 0xe # macro
SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_SEC_COUNT__SHIFT = 0x10 # macro
SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_DED_COUNT__SHIFT = 0x12 # macro
SQC_EDC_CNT3__INST_BANKB_TAG_RAM_SEC_COUNT_MASK = 0x00000003 # macro
SQC_EDC_CNT3__INST_BANKB_TAG_RAM_DED_COUNT_MASK = 0x0000000C # macro
SQC_EDC_CNT3__INST_BANKB_BANK_RAM_SEC_COUNT_MASK = 0x00000030 # macro
SQC_EDC_CNT3__INST_BANKB_BANK_RAM_DED_COUNT_MASK = 0x000000C0 # macro
SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_SEC_COUNT_MASK = 0x00000300 # macro
SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_DED_COUNT_MASK = 0x00000C00 # macro
SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_SEC_COUNT_MASK = 0x00003000 # macro
SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_DED_COUNT_MASK = 0x0000C000 # macro
SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_SEC_COUNT_MASK = 0x00030000 # macro
SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_DED_COUNT_MASK = 0x000C0000 # macro
SQC_EDC_PARITY_CNT3__INST_BANKA_UTCL1_MISS_FIFO_SEC_COUNT__SHIFT = 0x0 # macro
SQC_EDC_PARITY_CNT3__INST_BANKA_UTCL1_MISS_FIFO_DED_COUNT__SHIFT = 0x2 # macro
SQC_EDC_PARITY_CNT3__INST_BANKA_MISS_FIFO_SEC_COUNT__SHIFT = 0x4 # macro
SQC_EDC_PARITY_CNT3__INST_BANKA_MISS_FIFO_DED_COUNT__SHIFT = 0x6 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKA_HIT_FIFO_SEC_COUNT__SHIFT = 0x8 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKA_HIT_FIFO_DED_COUNT__SHIFT = 0xa # macro
SQC_EDC_PARITY_CNT3__DATA_BANKA_MISS_FIFO_SEC_COUNT__SHIFT = 0xc # macro
SQC_EDC_PARITY_CNT3__DATA_BANKA_MISS_FIFO_DED_COUNT__SHIFT = 0xe # macro
SQC_EDC_PARITY_CNT3__INST_BANKB_UTCL1_MISS_FIFO_SEC_COUNT__SHIFT = 0x10 # macro
SQC_EDC_PARITY_CNT3__INST_BANKB_UTCL1_MISS_FIFO_DED_COUNT__SHIFT = 0x12 # macro
SQC_EDC_PARITY_CNT3__INST_BANKB_MISS_FIFO_SEC_COUNT__SHIFT = 0x14 # macro
SQC_EDC_PARITY_CNT3__INST_BANKB_MISS_FIFO_DED_COUNT__SHIFT = 0x16 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKB_HIT_FIFO_SEC_COUNT__SHIFT = 0x18 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKB_HIT_FIFO_DED_COUNT__SHIFT = 0x1a # macro
SQC_EDC_PARITY_CNT3__DATA_BANKB_MISS_FIFO_SEC_COUNT__SHIFT = 0x1c # macro
SQC_EDC_PARITY_CNT3__DATA_BANKB_MISS_FIFO_DED_COUNT__SHIFT = 0x1e # macro
SQC_EDC_PARITY_CNT3__INST_BANKA_UTCL1_MISS_FIFO_SEC_COUNT_MASK = 0x00000003 # macro
SQC_EDC_PARITY_CNT3__INST_BANKA_UTCL1_MISS_FIFO_DED_COUNT_MASK = 0x0000000C # macro
SQC_EDC_PARITY_CNT3__INST_BANKA_MISS_FIFO_SEC_COUNT_MASK = 0x00000030 # macro
SQC_EDC_PARITY_CNT3__INST_BANKA_MISS_FIFO_DED_COUNT_MASK = 0x000000C0 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKA_HIT_FIFO_SEC_COUNT_MASK = 0x00000300 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKA_HIT_FIFO_DED_COUNT_MASK = 0x00000C00 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKA_MISS_FIFO_SEC_COUNT_MASK = 0x00003000 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKA_MISS_FIFO_DED_COUNT_MASK = 0x0000C000 # macro
SQC_EDC_PARITY_CNT3__INST_BANKB_UTCL1_MISS_FIFO_SEC_COUNT_MASK = 0x00030000 # macro
SQC_EDC_PARITY_CNT3__INST_BANKB_UTCL1_MISS_FIFO_DED_COUNT_MASK = 0x000C0000 # macro
SQC_EDC_PARITY_CNT3__INST_BANKB_MISS_FIFO_SEC_COUNT_MASK = 0x00300000 # macro
SQC_EDC_PARITY_CNT3__INST_BANKB_MISS_FIFO_DED_COUNT_MASK = 0x00C00000 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKB_HIT_FIFO_SEC_COUNT_MASK = 0x03000000 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKB_HIT_FIFO_DED_COUNT_MASK = 0x0C000000 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKB_MISS_FIFO_SEC_COUNT_MASK = 0x30000000 # macro
SQC_EDC_PARITY_CNT3__DATA_BANKB_MISS_FIFO_DED_COUNT_MASK = 0xC0000000 # macro
SQ_DEBUG__SINGLE_MEMOP__SHIFT = 0x0 # macro
SQ_DEBUG__SINGLE_ALU_OP__SHIFT = 0x1 # macro
SQ_DEBUG__SINGLE_MEMOP_MASK = 0x00000001 # macro
SQ_DEBUG__SINGLE_ALU_OP_MASK = 0x00000002 # macro
SQ_PERF_SNAPSHOT_CTRL__COUNT_INTVAL__SHIFT = 0x0 # macro
SQ_PERF_SNAPSHOT_CTRL__COUNT_SEL__SHIFT = 0x5 # macro
SQ_PERF_SNAPSHOT_CTRL__VMID_MASK__SHIFT = 0x6 # macro
SQ_PERF_SNAPSHOT_CTRL__ENABLE__SHIFT = 0x16 # macro
SQ_PERF_SNAPSHOT_CTRL__TEST_MODE__SHIFT = 0x17 # macro
SQ_PERF_SNAPSHOT_CTRL__COUNT_INTVAL_MASK = 0x0000001F # macro
SQ_PERF_SNAPSHOT_CTRL__COUNT_SEL_MASK = 0x00000020 # macro
SQ_PERF_SNAPSHOT_CTRL__VMID_MASK_MASK = 0x003FFFC0 # macro
SQ_PERF_SNAPSHOT_CTRL__ENABLE_MASK = 0x00400000 # macro
SQ_PERF_SNAPSHOT_CTRL__TEST_MODE_MASK = 0x00800000 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__FLAG_WR_ADDR_MATCH_FLAT_SCRATCH__SHIFT = 0x0 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__FLAG_RD_FLAT_SCRATCH_RETURN_ZERO__SHIFT = 0x1 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_FLAT_SCRATCH_WRITE_PROTECT__SHIFT = 0x2 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_FLAT_SCRATCH_READ_PROTECT__SHIFT = 0x3 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_SNAPSHOT_TRAP_ON_BARRIER__SHIFT = 0x4 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__ENABLE_DED_TRIGGER_HALT__SHIFT = 0x5 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__FLAG_WR_ADDR_MATCH_FLAT_SCRATCH_MASK = 0x00000001 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__FLAG_RD_FLAT_SCRATCH_RETURN_ZERO_MASK = 0x00000002 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_FLAT_SCRATCH_WRITE_PROTECT_MASK = 0x00000004 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_FLAT_SCRATCH_READ_PROTECT_MASK = 0x00000008 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_SNAPSHOT_TRAP_ON_BARRIER_MASK = 0x00000010 # macro
SQ_DEBUG_FOR_INTERNAL_CTRL__ENABLE_DED_TRIGGER_HALT_MASK = 0x00000020 # macro
SQ_REG_TIMESTAMP__TIMESTAMP__SHIFT = 0x0 # macro
SQ_REG_TIMESTAMP__TIMESTAMP_MASK = 0x000000FF # macro
SQ_CMD_TIMESTAMP__TIMESTAMP__SHIFT = 0x0 # macro
SQ_CMD_TIMESTAMP__TIMESTAMP_MASK = 0x000000FF # macro
SQ_HOSTTRAP_STATUS__HTPENDINGCOUNT__SHIFT = 0x0 # macro
SQ_HOSTTRAP_STATUS__HTPENDING_OVERRIDE__SHIFT = 0x8 # macro
SQ_HOSTTRAP_STATUS__HTPENDINGCOUNT_MASK = 0x000000FF # macro
SQ_HOSTTRAP_STATUS__HTPENDING_OVERRIDE_MASK = 0x00000100 # macro
SQ_IND_INDEX__WAVE_ID__SHIFT = 0x0 # macro
SQ_IND_INDEX__SIMD_ID__SHIFT = 0x4 # macro
SQ_IND_INDEX__THREAD_ID__SHIFT = 0x6 # macro
SQ_IND_INDEX__AUTO_INCR__SHIFT = 0xc # macro
SQ_IND_INDEX__FORCE_READ__SHIFT = 0xd # macro
SQ_IND_INDEX__READ_TIMEOUT__SHIFT = 0xe # macro
SQ_IND_INDEX__UNINDEXED__SHIFT = 0xf # macro
SQ_IND_INDEX__INDEX__SHIFT = 0x10 # macro
SQ_IND_INDEX__WAVE_ID_MASK = 0x0000000F # macro
SQ_IND_INDEX__SIMD_ID_MASK = 0x00000030 # macro
SQ_IND_INDEX__THREAD_ID_MASK = 0x00000FC0 # macro
SQ_IND_INDEX__AUTO_INCR_MASK = 0x00001000 # macro
SQ_IND_INDEX__FORCE_READ_MASK = 0x00002000 # macro
SQ_IND_INDEX__READ_TIMEOUT_MASK = 0x00004000 # macro
SQ_IND_INDEX__UNINDEXED_MASK = 0x00008000 # macro
SQ_IND_INDEX__INDEX_MASK = 0xFFFF0000 # macro
SQ_IND_DATA__DATA__SHIFT = 0x0 # macro
SQ_IND_DATA__DATA_MASK = 0xFFFFFFFF # macro
SQ_CONFIG1__DISABLE_XDL_PORTD_CO_EXEC__SHIFT = 0x0 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_IBUF__SHIFT = 0x1 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_PERF__SHIFT = 0x2 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_EXP__SHIFT = 0x3 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_SCA__SHIFT = 0x4 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_SREG__SHIFT = 0x5 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_VDEC__SHIFT = 0x6 # macro
SQ_CONFIG1__EXTRA_DGEMM_PROTECT_EN__SHIFT = 0x7 # macro
SQ_CONFIG1__DISABLE_VALU_COEXEC__SHIFT = 0x8 # macro
SQ_CONFIG1__DISABLE_WAVE_VALU_COEXEC__SHIFT = 0x9 # macro
SQ_CONFIG1__VGPR_ARB_PLUS1__SHIFT = 0xa # macro
SQ_CONFIG1__DISABLE_VGPR_COLLAPSE__SHIFT = 0xb # macro
SQ_CONFIG1__DISABLE_XNACK_CHECK_IN_RETRY_DISABLE__SHIFT = 0xc # macro
SQ_CONFIG1__DISABLE_BARRIER_ADDR_WATCH__SHIFT = 0xd # macro
SQ_CONFIG1__DISABLE_BARRIER_MEMVIOL_WAIT__SHIFT = 0xe # macro
SQ_CONFIG1__DISABLE_BARRIER_MEMVIOL_BACKOFF__SHIFT = 0xf # macro
SQ_CONFIG1__EXPAND_SP_CMD_FGCG__SHIFT = 0x10 # macro
SQ_CONFIG1__EXPAND_SP_EXPORT_FGCG__SHIFT = 0x11 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_PERF_SNAP__SHIFT = 0x12 # macro
SQ_CONFIG1__DISABLE_VALU_COEXEC_MODE_AUTO_CLEAN__SHIFT = 0x13 # macro
SQ_CONFIG1__SP_CORE1_MGCG_OVERRIDE__SHIFT = 0x14 # macro
SQ_CONFIG1__SP_CORE4_MGCG_OVERRIDE__SHIFT = 0x15 # macro
SQ_CONFIG1__SP_CORE5_MGCG_OVERRIDE__SHIFT = 0x16 # macro
SQ_CONFIG1__DISABLE_SP_VGPR_COLLAPSE__SHIFT = 0x17 # macro
SQ_CONFIG1__SP_FGCG_REP_OVERRIDE__SHIFT = 0x18 # macro
SQ_CONFIG1__DPMACC_MGCG_OVERRIDE__SHIFT = 0x19 # macro
SQ_CONFIG1__XDLMACC_MGCG_OVERRIDE__SHIFT = 0x1a # macro
SQ_CONFIG1__TRANSMACC_MGCG_OVERRIDE__SHIFT = 0x1b # macro
SQ_CONFIG1__SPMACC_MGCG_OVERRIDE__SHIFT = 0x1c # macro
SQ_CONFIG1__DPMACC_DGEMM2X_MGCG_OVERRIDE__SHIFT = 0x1d # macro
SQ_CONFIG1__DISABLE_SP_VGPR_READ_SKIP__SHIFT = 0x1e # macro
SQ_CONFIG1__SP_SRC_1ST_BUFFER_MGCG_OVERRIDE__SHIFT = 0x1f # macro
SQ_CONFIG1__DISABLE_XDL_PORTD_CO_EXEC_MASK = 0x00000001 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_IBUF_MASK = 0x00000002 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_PERF_MASK = 0x00000004 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_EXP_MASK = 0x00000008 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_SCA_MASK = 0x00000010 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_SREG_MASK = 0x00000020 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_VDEC_MASK = 0x00000040 # macro
SQ_CONFIG1__EXTRA_DGEMM_PROTECT_EN_MASK = 0x00000080 # macro
SQ_CONFIG1__DISABLE_VALU_COEXEC_MASK = 0x00000100 # macro
SQ_CONFIG1__DISABLE_WAVE_VALU_COEXEC_MASK = 0x00000200 # macro
SQ_CONFIG1__VGPR_ARB_PLUS1_MASK = 0x00000400 # macro
SQ_CONFIG1__DISABLE_VGPR_COLLAPSE_MASK = 0x00000800 # macro
SQ_CONFIG1__DISABLE_XNACK_CHECK_IN_RETRY_DISABLE_MASK = 0x00001000 # macro
SQ_CONFIG1__DISABLE_BARRIER_ADDR_WATCH_MASK = 0x00002000 # macro
SQ_CONFIG1__DISABLE_BARRIER_MEMVIOL_WAIT_MASK = 0x00004000 # macro
SQ_CONFIG1__DISABLE_BARRIER_MEMVIOL_BACKOFF_MASK = 0x00008000 # macro
SQ_CONFIG1__EXPAND_SP_CMD_FGCG_MASK = 0x00010000 # macro
SQ_CONFIG1__EXPAND_SP_EXPORT_FGCG_MASK = 0x00020000 # macro
SQ_CONFIG1__DISABLE_MGCG_ON_PERF_SNAP_MASK = 0x00040000 # macro
SQ_CONFIG1__DISABLE_VALU_COEXEC_MODE_AUTO_CLEAN_MASK = 0x00080000 # macro
SQ_CONFIG1__SP_CORE1_MGCG_OVERRIDE_MASK = 0x00100000 # macro
SQ_CONFIG1__SP_CORE4_MGCG_OVERRIDE_MASK = 0x00200000 # macro
SQ_CONFIG1__SP_CORE5_MGCG_OVERRIDE_MASK = 0x00400000 # macro
SQ_CONFIG1__DISABLE_SP_VGPR_COLLAPSE_MASK = 0x00800000 # macro
SQ_CONFIG1__SP_FGCG_REP_OVERRIDE_MASK = 0x01000000 # macro
SQ_CONFIG1__DPMACC_MGCG_OVERRIDE_MASK = 0x02000000 # macro
SQ_CONFIG1__XDLMACC_MGCG_OVERRIDE_MASK = 0x04000000 # macro
SQ_CONFIG1__TRANSMACC_MGCG_OVERRIDE_MASK = 0x08000000 # macro
SQ_CONFIG1__SPMACC_MGCG_OVERRIDE_MASK = 0x10000000 # macro
SQ_CONFIG1__DPMACC_DGEMM2X_MGCG_OVERRIDE_MASK = 0x20000000 # macro
SQ_CONFIG1__DISABLE_SP_VGPR_READ_SKIP_MASK = 0x40000000 # macro
SQ_CONFIG1__SP_SRC_1ST_BUFFER_MGCG_OVERRIDE_MASK = 0x80000000 # macro
SQ_CMD__CMD__SHIFT = 0x0 # macro
SQ_CMD__MODE__SHIFT = 0x4 # macro
SQ_CMD__CHECK_VMID__SHIFT = 0x7 # macro
SQ_CMD__DATA__SHIFT = 0x8 # macro
SQ_CMD__WAVE_ID__SHIFT = 0x10 # macro
SQ_CMD__SIMD_ID__SHIFT = 0x14 # macro
SQ_CMD__QUEUE_ID__SHIFT = 0x18 # macro
SQ_CMD__VM_ID__SHIFT = 0x1c # macro
SQ_CMD__CMD_MASK = 0x00000007 # macro
SQ_CMD__MODE_MASK = 0x00000070 # macro
SQ_CMD__CHECK_VMID_MASK = 0x00000080 # macro
SQ_CMD__DATA_MASK = 0x00000F00 # macro
SQ_CMD__WAVE_ID_MASK = 0x000F0000 # macro
SQ_CMD__SIMD_ID_MASK = 0x00300000 # macro
SQ_CMD__QUEUE_ID_MASK = 0x07000000 # macro
SQ_CMD__VM_ID_MASK = 0xF0000000 # macro
SQ_TIME_HI__TIME__SHIFT = 0x0 # macro
SQ_TIME_HI__TIME_MASK = 0xFFFFFFFF # macro
SQ_TIME_LO__TIME__SHIFT = 0x0 # macro
SQ_TIME_LO__TIME_MASK = 0xFFFFFFFF # macro
SQ_DS_0__OFFSET0__SHIFT = 0x0 # macro
SQ_DS_0__OFFSET1__SHIFT = 0x8 # macro
SQ_DS_0__GDS__SHIFT = 0x10 # macro
SQ_DS_0__OP__SHIFT = 0x11 # macro
SQ_DS_0__ACC__SHIFT = 0x19 # macro
SQ_DS_0__ENCODING__SHIFT = 0x1a # macro
SQ_DS_0__OFFSET0_MASK = 0x000000FF # macro
SQ_DS_0__OFFSET1_MASK = 0x0000FF00 # macro
SQ_DS_0__GDS_MASK = 0x00010000 # macro
SQ_DS_0__OP_MASK = 0x01FE0000 # macro
SQ_DS_0__ACC_MASK = 0x02000000 # macro
SQ_DS_0__ENCODING_MASK = 0xFC000000 # macro
SQ_DS_1__ADDR__SHIFT = 0x0 # macro
SQ_DS_1__DATA0__SHIFT = 0x8 # macro
SQ_DS_1__DATA1__SHIFT = 0x10 # macro
SQ_DS_1__VDST__SHIFT = 0x18 # macro
SQ_DS_1__ADDR_MASK = 0x000000FF # macro
SQ_DS_1__DATA0_MASK = 0x0000FF00 # macro
SQ_DS_1__DATA1_MASK = 0x00FF0000 # macro
SQ_DS_1__VDST_MASK = 0xFF000000 # macro
SQ_EXP_0__EN__SHIFT = 0x0 # macro
SQ_EXP_0__TGT__SHIFT = 0x4 # macro
SQ_EXP_0__COMPR__SHIFT = 0xa # macro
SQ_EXP_0__DONE__SHIFT = 0xb # macro
SQ_EXP_0__VM__SHIFT = 0xc # macro
SQ_EXP_0__ENCODING__SHIFT = 0x1a # macro
SQ_EXP_0__EN_MASK = 0x0000000F # macro
SQ_EXP_0__TGT_MASK = 0x000003F0 # macro
SQ_EXP_0__COMPR_MASK = 0x00000400 # macro
SQ_EXP_0__DONE_MASK = 0x00000800 # macro
SQ_EXP_0__VM_MASK = 0x00001000 # macro
SQ_EXP_0__ENCODING_MASK = 0xFC000000 # macro
SQ_EXP_1__VSRC0__SHIFT = 0x0 # macro
SQ_EXP_1__VSRC1__SHIFT = 0x8 # macro
SQ_EXP_1__VSRC2__SHIFT = 0x10 # macro
SQ_EXP_1__VSRC3__SHIFT = 0x18 # macro
SQ_EXP_1__VSRC0_MASK = 0x000000FF # macro
SQ_EXP_1__VSRC1_MASK = 0x0000FF00 # macro
SQ_EXP_1__VSRC2_MASK = 0x00FF0000 # macro
SQ_EXP_1__VSRC3_MASK = 0xFF000000 # macro
SQ_FLAT_0__OFFSET__SHIFT = 0x0 # macro
SQ_FLAT_0__SVE__SHIFT = 0xd # macro
SQ_FLAT_0__SEG__SHIFT = 0xe # macro
SQ_FLAT_0__SC0__SHIFT = 0x10 # macro
SQ_FLAT_0__NT__SHIFT = 0x11 # macro
SQ_FLAT_0__OP__SHIFT = 0x12 # macro
SQ_FLAT_0__SC1__SHIFT = 0x19 # macro
SQ_FLAT_0__ENCODING__SHIFT = 0x1a # macro
SQ_FLAT_0__OFFSET_MASK = 0x00000FFF # macro
SQ_FLAT_0__SVE_MASK = 0x00002000 # macro
SQ_FLAT_0__SEG_MASK = 0x0000C000 # macro
SQ_FLAT_0__SC0_MASK = 0x00010000 # macro
SQ_FLAT_0__NT_MASK = 0x00020000 # macro
SQ_FLAT_0__OP_MASK = 0x01FC0000 # macro
SQ_FLAT_0__SC1_MASK = 0x02000000 # macro
SQ_FLAT_0__ENCODING_MASK = 0xFC000000 # macro
SQ_FLAT_1__ADDR__SHIFT = 0x0 # macro
SQ_FLAT_1__DATA__SHIFT = 0x8 # macro
SQ_FLAT_1__SADDR__SHIFT = 0x10 # macro
SQ_FLAT_1__ACC__SHIFT = 0x17 # macro
SQ_FLAT_1__VDST__SHIFT = 0x18 # macro
SQ_FLAT_1__ADDR_MASK = 0x000000FF # macro
SQ_FLAT_1__DATA_MASK = 0x0000FF00 # macro
SQ_FLAT_1__SADDR_MASK = 0x007F0000 # macro
SQ_FLAT_1__ACC_MASK = 0x00800000 # macro
SQ_FLAT_1__VDST_MASK = 0xFF000000 # macro
SQ_GLBL_0__OFFSET__SHIFT = 0x0 # macro
SQ_GLBL_0__SVE__SHIFT = 0xd # macro
SQ_GLBL_0__SEG__SHIFT = 0xe # macro
SQ_GLBL_0__SC0__SHIFT = 0x10 # macro
SQ_GLBL_0__NT__SHIFT = 0x11 # macro
SQ_GLBL_0__OP__SHIFT = 0x12 # macro
SQ_GLBL_0__SC1__SHIFT = 0x19 # macro
SQ_GLBL_0__ENCODING__SHIFT = 0x1a # macro
SQ_GLBL_0__OFFSET_MASK = 0x00001FFF # macro
SQ_GLBL_0__SVE_MASK = 0x00002000 # macro
SQ_GLBL_0__SEG_MASK = 0x0000C000 # macro
SQ_GLBL_0__SC0_MASK = 0x00010000 # macro
SQ_GLBL_0__NT_MASK = 0x00020000 # macro
SQ_GLBL_0__OP_MASK = 0x01FC0000 # macro
SQ_GLBL_0__SC1_MASK = 0x02000000 # macro
SQ_GLBL_0__ENCODING_MASK = 0xFC000000 # macro
SQ_GLBL_1__ADDR__SHIFT = 0x0 # macro
SQ_GLBL_1__DATA__SHIFT = 0x8 # macro
SQ_GLBL_1__SADDR__SHIFT = 0x10 # macro
SQ_GLBL_1__ACC__SHIFT = 0x17 # macro
SQ_GLBL_1__VDST__SHIFT = 0x18 # macro
SQ_GLBL_1__ADDR_MASK = 0x000000FF # macro
SQ_GLBL_1__DATA_MASK = 0x0000FF00 # macro
SQ_GLBL_1__SADDR_MASK = 0x007F0000 # macro
SQ_GLBL_1__ACC_MASK = 0x00800000 # macro
SQ_GLBL_1__VDST_MASK = 0xFF000000 # macro
SQ_INST__ENCODING__SHIFT = 0x0 # macro
SQ_INST__ENCODING_MASK = 0xFFFFFFFF # macro
SQ_MIMG_0__OPM__SHIFT = 0x0 # macro
SQ_MIMG_0__SC1__SHIFT = 0x7 # macro
SQ_MIMG_0__DMASK__SHIFT = 0x8 # macro
SQ_MIMG_0__UNORM__SHIFT = 0xc # macro
SQ_MIMG_0__SC0__SHIFT = 0xd # macro
SQ_MIMG_0__DA__SHIFT = 0xe # macro
SQ_MIMG_0__A16__SHIFT = 0xf # macro
SQ_MIMG_0__ACC__SHIFT = 0x10 # macro
SQ_MIMG_0__LWE__SHIFT = 0x11 # macro
SQ_MIMG_0__OP__SHIFT = 0x12 # macro
SQ_MIMG_0__NT__SHIFT = 0x19 # macro
SQ_MIMG_0__ENCODING__SHIFT = 0x1a # macro
SQ_MIMG_0__OPM_MASK = 0x00000001 # macro
SQ_MIMG_0__SC1_MASK = 0x00000080 # macro
SQ_MIMG_0__DMASK_MASK = 0x00000F00 # macro
SQ_MIMG_0__UNORM_MASK = 0x00001000 # macro
SQ_MIMG_0__SC0_MASK = 0x00002000 # macro
SQ_MIMG_0__DA_MASK = 0x00004000 # macro
SQ_MIMG_0__A16_MASK = 0x00008000 # macro
SQ_MIMG_0__ACC_MASK = 0x00010000 # macro
SQ_MIMG_0__LWE_MASK = 0x00020000 # macro
SQ_MIMG_0__OP_MASK = 0x01FC0000 # macro
SQ_MIMG_0__NT_MASK = 0x02000000 # macro
SQ_MIMG_0__ENCODING_MASK = 0xFC000000 # macro
SQ_MIMG_1__VADDR__SHIFT = 0x0 # macro
SQ_MIMG_1__VDATA__SHIFT = 0x8 # macro
SQ_MIMG_1__SRSRC__SHIFT = 0x10 # macro
SQ_MIMG_1__SSAMP__SHIFT = 0x15 # macro
SQ_MIMG_1__D16__SHIFT = 0x1f # macro
SQ_MIMG_1__VADDR_MASK = 0x000000FF # macro
SQ_MIMG_1__VDATA_MASK = 0x0000FF00 # macro
SQ_MIMG_1__SRSRC_MASK = 0x001F0000 # macro
SQ_MIMG_1__SSAMP_MASK = 0x03E00000 # macro
SQ_MIMG_1__D16_MASK = 0x80000000 # macro
SQ_MTBUF_0__OFFSET__SHIFT = 0x0 # macro
SQ_MTBUF_0__OFFEN__SHIFT = 0xc # macro
SQ_MTBUF_0__IDXEN__SHIFT = 0xd # macro
SQ_MTBUF_0__SC0__SHIFT = 0xe # macro
SQ_MTBUF_0__OP__SHIFT = 0xf # macro
SQ_MTBUF_0__DFMT__SHIFT = 0x13 # macro
SQ_MTBUF_0__NFMT__SHIFT = 0x17 # macro
SQ_MTBUF_0__ENCODING__SHIFT = 0x1a # macro
SQ_MTBUF_0__OFFSET_MASK = 0x00000FFF # macro
SQ_MTBUF_0__OFFEN_MASK = 0x00001000 # macro
SQ_MTBUF_0__IDXEN_MASK = 0x00002000 # macro
SQ_MTBUF_0__SC0_MASK = 0x00004000 # macro
SQ_MTBUF_0__OP_MASK = 0x00078000 # macro
SQ_MTBUF_0__DFMT_MASK = 0x00780000 # macro
SQ_MTBUF_0__NFMT_MASK = 0x03800000 # macro
SQ_MTBUF_0__ENCODING_MASK = 0xFC000000 # macro
SQ_MTBUF_1__VADDR__SHIFT = 0x0 # macro
SQ_MTBUF_1__VDATA__SHIFT = 0x8 # macro
SQ_MTBUF_1__SRSRC__SHIFT = 0x10 # macro
SQ_MTBUF_1__SC1__SHIFT = 0x15 # macro
SQ_MTBUF_1__NT__SHIFT = 0x16 # macro
SQ_MTBUF_1__ACC__SHIFT = 0x17 # macro
SQ_MTBUF_1__SOFFSET__SHIFT = 0x18 # macro
SQ_MTBUF_1__VADDR_MASK = 0x000000FF # macro
SQ_MTBUF_1__VDATA_MASK = 0x0000FF00 # macro
SQ_MTBUF_1__SRSRC_MASK = 0x001F0000 # macro
SQ_MTBUF_1__SC1_MASK = 0x00200000 # macro
SQ_MTBUF_1__NT_MASK = 0x00400000 # macro
SQ_MTBUF_1__ACC_MASK = 0x00800000 # macro
SQ_MTBUF_1__SOFFSET_MASK = 0xFF000000 # macro
SQ_MUBUF_0__OFFSET__SHIFT = 0x0 # macro
SQ_MUBUF_0__OFFEN__SHIFT = 0xc # macro
SQ_MUBUF_0__IDXEN__SHIFT = 0xd # macro
SQ_MUBUF_0__SC0__SHIFT = 0xe # macro
SQ_MUBUF_0__SC1__SHIFT = 0xf # macro
SQ_MUBUF_0__LDS__SHIFT = 0x10 # macro
SQ_MUBUF_0__NT__SHIFT = 0x11 # macro
SQ_MUBUF_0__OP__SHIFT = 0x12 # macro
SQ_MUBUF_0__ENCODING__SHIFT = 0x1a # macro
SQ_MUBUF_0__OFFSET_MASK = 0x00000FFF # macro
SQ_MUBUF_0__OFFEN_MASK = 0x00001000 # macro
SQ_MUBUF_0__IDXEN_MASK = 0x00002000 # macro
SQ_MUBUF_0__SC0_MASK = 0x00004000 # macro
SQ_MUBUF_0__SC1_MASK = 0x00008000 # macro
SQ_MUBUF_0__LDS_MASK = 0x00010000 # macro
SQ_MUBUF_0__NT_MASK = 0x00020000 # macro
SQ_MUBUF_0__OP_MASK = 0x01FC0000 # macro
SQ_MUBUF_0__ENCODING_MASK = 0xFC000000 # macro
SQ_MUBUF_1__VADDR__SHIFT = 0x0 # macro
SQ_MUBUF_1__VDATA__SHIFT = 0x8 # macro
SQ_MUBUF_1__SRSRC__SHIFT = 0x10 # macro
SQ_MUBUF_1__ACC__SHIFT = 0x17 # macro
SQ_MUBUF_1__SOFFSET__SHIFT = 0x18 # macro
SQ_MUBUF_1__VADDR_MASK = 0x000000FF # macro
SQ_MUBUF_1__VDATA_MASK = 0x0000FF00 # macro
SQ_MUBUF_1__SRSRC_MASK = 0x001F0000 # macro
SQ_MUBUF_1__ACC_MASK = 0x00800000 # macro
SQ_MUBUF_1__SOFFSET_MASK = 0xFF000000 # macro
SQ_SCRATCH_0__OFFSET__SHIFT = 0x0 # macro
SQ_SCRATCH_0__SVE__SHIFT = 0xd # macro
SQ_SCRATCH_0__SEG__SHIFT = 0xe # macro
SQ_SCRATCH_0__SC0__SHIFT = 0x10 # macro
SQ_SCRATCH_0__NT__SHIFT = 0x11 # macro
SQ_SCRATCH_0__OP__SHIFT = 0x12 # macro
SQ_SCRATCH_0__SC1__SHIFT = 0x19 # macro
SQ_SCRATCH_0__ENCODING__SHIFT = 0x1a # macro
SQ_SCRATCH_0__OFFSET_MASK = 0x00001FFF # macro
SQ_SCRATCH_0__SVE_MASK = 0x00002000 # macro
SQ_SCRATCH_0__SEG_MASK = 0x0000C000 # macro
SQ_SCRATCH_0__SC0_MASK = 0x00010000 # macro
SQ_SCRATCH_0__NT_MASK = 0x00020000 # macro
SQ_SCRATCH_0__OP_MASK = 0x01FC0000 # macro
SQ_SCRATCH_0__SC1_MASK = 0x02000000 # macro
SQ_SCRATCH_0__ENCODING_MASK = 0xFC000000 # macro
SQ_SCRATCH_1__ADDR__SHIFT = 0x0 # macro
SQ_SCRATCH_1__DATA__SHIFT = 0x8 # macro
SQ_SCRATCH_1__SADDR__SHIFT = 0x10 # macro
SQ_SCRATCH_1__ACC__SHIFT = 0x17 # macro
SQ_SCRATCH_1__VDST__SHIFT = 0x18 # macro
SQ_SCRATCH_1__ADDR_MASK = 0x000000FF # macro
SQ_SCRATCH_1__DATA_MASK = 0x0000FF00 # macro
SQ_SCRATCH_1__SADDR_MASK = 0x007F0000 # macro
SQ_SCRATCH_1__ACC_MASK = 0x00800000 # macro
SQ_SCRATCH_1__VDST_MASK = 0xFF000000 # macro
SQ_SMEM_0__SBASE__SHIFT = 0x0 # macro
SQ_SMEM_0__SDATA__SHIFT = 0x6 # macro
SQ_SMEM_0__SOFFSET_EN__SHIFT = 0xe # macro
SQ_SMEM_0__NV__SHIFT = 0xf # macro
SQ_SMEM_0__GLC__SHIFT = 0x10 # macro
SQ_SMEM_0__IMM__SHIFT = 0x11 # macro
SQ_SMEM_0__OP__SHIFT = 0x12 # macro
SQ_SMEM_0__ENCODING__SHIFT = 0x1a # macro
SQ_SMEM_0__SBASE_MASK = 0x0000003F # macro
SQ_SMEM_0__SDATA_MASK = 0x00001FC0 # macro
SQ_SMEM_0__SOFFSET_EN_MASK = 0x00004000 # macro
SQ_SMEM_0__NV_MASK = 0x00008000 # macro
SQ_SMEM_0__GLC_MASK = 0x00010000 # macro
SQ_SMEM_0__IMM_MASK = 0x00020000 # macro
SQ_SMEM_0__OP_MASK = 0x03FC0000 # macro
SQ_SMEM_0__ENCODING_MASK = 0xFC000000 # macro
SQ_SMEM_1__OFFSET__SHIFT = 0x0 # macro
SQ_SMEM_1__SOFFSET__SHIFT = 0x19 # macro
SQ_SMEM_1__OFFSET_MASK = 0x001FFFFF # macro
SQ_SMEM_1__SOFFSET_MASK = 0xFE000000 # macro
SQ_SOP1__SSRC0__SHIFT = 0x0 # macro
SQ_SOP1__OP__SHIFT = 0x8 # macro
SQ_SOP1__SDST__SHIFT = 0x10 # macro
SQ_SOP1__ENCODING__SHIFT = 0x17 # macro
SQ_SOP1__SSRC0_MASK = 0x000000FF # macro
SQ_SOP1__OP_MASK = 0x0000FF00 # macro
SQ_SOP1__SDST_MASK = 0x007F0000 # macro
SQ_SOP1__ENCODING_MASK = 0xFF800000 # macro
SQ_SOP2__SSRC0__SHIFT = 0x0 # macro
SQ_SOP2__SSRC1__SHIFT = 0x8 # macro
SQ_SOP2__SDST__SHIFT = 0x10 # macro
SQ_SOP2__OP__SHIFT = 0x17 # macro
SQ_SOP2__ENCODING__SHIFT = 0x1e # macro
SQ_SOP2__SSRC0_MASK = 0x000000FF # macro
SQ_SOP2__SSRC1_MASK = 0x0000FF00 # macro
SQ_SOP2__SDST_MASK = 0x007F0000 # macro
SQ_SOP2__OP_MASK = 0x3F800000 # macro
SQ_SOP2__ENCODING_MASK = 0xC0000000 # macro
SQ_SOPC__SSRC0__SHIFT = 0x0 # macro
SQ_SOPC__SSRC1__SHIFT = 0x8 # macro
SQ_SOPC__OP__SHIFT = 0x10 # macro
SQ_SOPC__ENCODING__SHIFT = 0x17 # macro
SQ_SOPC__SSRC0_MASK = 0x000000FF # macro
SQ_SOPC__SSRC1_MASK = 0x0000FF00 # macro
SQ_SOPC__OP_MASK = 0x007F0000 # macro
SQ_SOPC__ENCODING_MASK = 0xFF800000 # macro
SQ_SOPK__SIMM16__SHIFT = 0x0 # macro
SQ_SOPK__SDST__SHIFT = 0x10 # macro
SQ_SOPK__OP__SHIFT = 0x17 # macro
SQ_SOPK__ENCODING__SHIFT = 0x1c # macro
SQ_SOPK__SIMM16_MASK = 0x0000FFFF # macro
SQ_SOPK__SDST_MASK = 0x007F0000 # macro
SQ_SOPK__OP_MASK = 0x0F800000 # macro
SQ_SOPK__ENCODING_MASK = 0xF0000000 # macro
SQ_SOPP__SIMM16__SHIFT = 0x0 # macro
SQ_SOPP__OP__SHIFT = 0x10 # macro
SQ_SOPP__ENCODING__SHIFT = 0x17 # macro
SQ_SOPP__SIMM16_MASK = 0x0000FFFF # macro
SQ_SOPP__OP_MASK = 0x007F0000 # macro
SQ_SOPP__ENCODING_MASK = 0xFF800000 # macro
SQ_VINTRP__VSRC__SHIFT = 0x0 # macro
SQ_VINTRP__ATTRCHAN__SHIFT = 0x8 # macro
SQ_VINTRP__ATTR__SHIFT = 0xa # macro
SQ_VINTRP__OP__SHIFT = 0x10 # macro
SQ_VINTRP__VDST__SHIFT = 0x12 # macro
SQ_VINTRP__ENCODING__SHIFT = 0x1a # macro
SQ_VINTRP__VSRC_MASK = 0x000000FF # macro
SQ_VINTRP__ATTRCHAN_MASK = 0x00000300 # macro
SQ_VINTRP__ATTR_MASK = 0x0000FC00 # macro
SQ_VINTRP__OP_MASK = 0x00030000 # macro
SQ_VINTRP__VDST_MASK = 0x03FC0000 # macro
SQ_VINTRP__ENCODING_MASK = 0xFC000000 # macro
SQ_VOP1__SRC0__SHIFT = 0x0 # macro
SQ_VOP1__OP__SHIFT = 0x9 # macro
SQ_VOP1__VDST__SHIFT = 0x11 # macro
SQ_VOP1__ENCODING__SHIFT = 0x19 # macro
SQ_VOP1__SRC0_MASK = 0x000001FF # macro
SQ_VOP1__OP_MASK = 0x0001FE00 # macro
SQ_VOP1__VDST_MASK = 0x01FE0000 # macro
SQ_VOP1__ENCODING_MASK = 0xFE000000 # macro
SQ_VOP2__SRC0__SHIFT = 0x0 # macro
SQ_VOP2__VSRC1__SHIFT = 0x9 # macro
SQ_VOP2__VDST__SHIFT = 0x11 # macro
SQ_VOP2__OP__SHIFT = 0x19 # macro
SQ_VOP2__ENCODING__SHIFT = 0x1f # macro
SQ_VOP2__SRC0_MASK = 0x000001FF # macro
SQ_VOP2__VSRC1_MASK = 0x0001FE00 # macro
SQ_VOP2__VDST_MASK = 0x01FE0000 # macro
SQ_VOP2__OP_MASK = 0x7E000000 # macro
SQ_VOP2__ENCODING_MASK = 0x80000000 # macro
SQ_VOP3P_0__VDST__SHIFT = 0x0 # macro
SQ_VOP3P_0__NEG_HI__SHIFT = 0x8 # macro
SQ_VOP3P_0__OP_SEL__SHIFT = 0xb # macro
SQ_VOP3P_0__OP_SEL_HI_2__SHIFT = 0xe # macro
SQ_VOP3P_0__CLAMP__SHIFT = 0xf # macro
SQ_VOP3P_0__OP__SHIFT = 0x10 # macro
SQ_VOP3P_0__ENCODING__SHIFT = 0x17 # macro
SQ_VOP3P_0__VDST_MASK = 0x000000FF # macro
SQ_VOP3P_0__NEG_HI_MASK = 0x00000700 # macro
SQ_VOP3P_0__OP_SEL_MASK = 0x00003800 # macro
SQ_VOP3P_0__OP_SEL_HI_2_MASK = 0x00004000 # macro
SQ_VOP3P_0__CLAMP_MASK = 0x00008000 # macro
SQ_VOP3P_0__OP_MASK = 0x007F0000 # macro
SQ_VOP3P_0__ENCODING_MASK = 0xFF800000 # macro
SQ_VOP3P_1__SRC0__SHIFT = 0x0 # macro
SQ_VOP3P_1__SRC1__SHIFT = 0x9 # macro
SQ_VOP3P_1__SRC2__SHIFT = 0x12 # macro
SQ_VOP3P_1__OP_SEL_HI__SHIFT = 0x1b # macro
SQ_VOP3P_1__NEG__SHIFT = 0x1d # macro
SQ_VOP3P_1__SRC0_MASK = 0x000001FF # macro
SQ_VOP3P_1__SRC1_MASK = 0x0003FE00 # macro
SQ_VOP3P_1__SRC2_MASK = 0x07FC0000 # macro
SQ_VOP3P_1__OP_SEL_HI_MASK = 0x18000000 # macro
SQ_VOP3P_1__NEG_MASK = 0xE0000000 # macro
SQ_VOP3P_MFMA_0__VDST__SHIFT = 0x0 # macro
SQ_VOP3P_MFMA_0__CBSZ__SHIFT = 0x8 # macro
SQ_VOP3P_MFMA_0__ABID__SHIFT = 0xb # macro
SQ_VOP3P_MFMA_0__ACC_CD__SHIFT = 0xf # macro
SQ_VOP3P_MFMA_0__OP__SHIFT = 0x10 # macro
SQ_VOP3P_MFMA_0__ENCODING__SHIFT = 0x17 # macro
SQ_VOP3P_MFMA_0__VDST_MASK = 0x000000FF # macro
SQ_VOP3P_MFMA_0__CBSZ_MASK = 0x00000700 # macro
SQ_VOP3P_MFMA_0__ABID_MASK = 0x00007800 # macro
SQ_VOP3P_MFMA_0__ACC_CD_MASK = 0x00008000 # macro
SQ_VOP3P_MFMA_0__OP_MASK = 0x007F0000 # macro
SQ_VOP3P_MFMA_0__ENCODING_MASK = 0xFF800000 # macro
SQ_VOP3P_MFMA_1__SRC0__SHIFT = 0x0 # macro
SQ_VOP3P_MFMA_1__SRC1__SHIFT = 0x9 # macro
SQ_VOP3P_MFMA_1__SRC2__SHIFT = 0x12 # macro
SQ_VOP3P_MFMA_1__ACC__SHIFT = 0x1b # macro
SQ_VOP3P_MFMA_1__BLGP__SHIFT = 0x1d # macro
SQ_VOP3P_MFMA_1__SRC0_MASK = 0x000001FF # macro
SQ_VOP3P_MFMA_1__SRC1_MASK = 0x0003FE00 # macro
SQ_VOP3P_MFMA_1__SRC2_MASK = 0x07FC0000 # macro
SQ_VOP3P_MFMA_1__ACC_MASK = 0x18000000 # macro
SQ_VOP3P_MFMA_1__BLGP_MASK = 0xE0000000 # macro
SQ_VOP3_0__VDST__SHIFT = 0x0 # macro
SQ_VOP3_0__ABS__SHIFT = 0x8 # macro
SQ_VOP3_0__OP_SEL__SHIFT = 0xb # macro
SQ_VOP3_0__CLAMP__SHIFT = 0xf # macro
SQ_VOP3_0__OP__SHIFT = 0x10 # macro
SQ_VOP3_0__ENCODING__SHIFT = 0x1a # macro
SQ_VOP3_0__VDST_MASK = 0x000000FF # macro
SQ_VOP3_0__ABS_MASK = 0x00000700 # macro
SQ_VOP3_0__OP_SEL_MASK = 0x00007800 # macro
SQ_VOP3_0__CLAMP_MASK = 0x00008000 # macro
SQ_VOP3_0__OP_MASK = 0x03FF0000 # macro
SQ_VOP3_0__ENCODING_MASK = 0xFC000000 # macro
SQ_VOP3_0_SDST_ENC__VDST__SHIFT = 0x0 # macro
SQ_VOP3_0_SDST_ENC__SDST__SHIFT = 0x8 # macro
SQ_VOP3_0_SDST_ENC__CLAMP__SHIFT = 0xf # macro
SQ_VOP3_0_SDST_ENC__OP__SHIFT = 0x10 # macro
SQ_VOP3_0_SDST_ENC__ENCODING__SHIFT = 0x1a # macro
SQ_VOP3_0_SDST_ENC__VDST_MASK = 0x000000FF # macro
SQ_VOP3_0_SDST_ENC__SDST_MASK = 0x00007F00 # macro
SQ_VOP3_0_SDST_ENC__CLAMP_MASK = 0x00008000 # macro
SQ_VOP3_0_SDST_ENC__OP_MASK = 0x03FF0000 # macro
SQ_VOP3_0_SDST_ENC__ENCODING_MASK = 0xFC000000 # macro
SQ_VOP3_1__SRC0__SHIFT = 0x0 # macro
SQ_VOP3_1__SRC1__SHIFT = 0x9 # macro
SQ_VOP3_1__SRC2__SHIFT = 0x12 # macro
SQ_VOP3_1__OMOD__SHIFT = 0x1b # macro
SQ_VOP3_1__NEG__SHIFT = 0x1d # macro
SQ_VOP3_1__SRC0_MASK = 0x000001FF # macro
SQ_VOP3_1__SRC1_MASK = 0x0003FE00 # macro
SQ_VOP3_1__SRC2_MASK = 0x07FC0000 # macro
SQ_VOP3_1__OMOD_MASK = 0x18000000 # macro
SQ_VOP3_1__NEG_MASK = 0xE0000000 # macro
SQ_VOPC__SRC0__SHIFT = 0x0 # macro
SQ_VOPC__VSRC1__SHIFT = 0x9 # macro
SQ_VOPC__OP__SHIFT = 0x11 # macro
SQ_VOPC__ENCODING__SHIFT = 0x19 # macro
SQ_VOPC__SRC0_MASK = 0x000001FF # macro
SQ_VOPC__VSRC1_MASK = 0x0001FE00 # macro
SQ_VOPC__OP_MASK = 0x01FE0000 # macro
SQ_VOPC__ENCODING_MASK = 0xFE000000 # macro
SQ_VOP_DPP__SRC0__SHIFT = 0x0 # macro
SQ_VOP_DPP__DPP_CTRL__SHIFT = 0x8 # macro
SQ_VOP_DPP__BOUND_CTRL__SHIFT = 0x13 # macro
SQ_VOP_DPP__SRC0_NEG__SHIFT = 0x14 # macro
SQ_VOP_DPP__SRC0_ABS__SHIFT = 0x15 # macro
SQ_VOP_DPP__SRC1_NEG__SHIFT = 0x16 # macro
SQ_VOP_DPP__SRC1_ABS__SHIFT = 0x17 # macro
SQ_VOP_DPP__BANK_MASK__SHIFT = 0x18 # macro
SQ_VOP_DPP__ROW_MASK__SHIFT = 0x1c # macro
SQ_VOP_DPP__SRC0_MASK = 0x000000FF # macro
SQ_VOP_DPP__DPP_CTRL_MASK = 0x0001FF00 # macro
SQ_VOP_DPP__BOUND_CTRL_MASK = 0x00080000 # macro
SQ_VOP_DPP__SRC0_NEG_MASK = 0x00100000 # macro
SQ_VOP_DPP__SRC0_ABS_MASK = 0x00200000 # macro
SQ_VOP_DPP__SRC1_NEG_MASK = 0x00400000 # macro
SQ_VOP_DPP__SRC1_ABS_MASK = 0x00800000 # macro
SQ_VOP_DPP__BANK_MASK_MASK = 0x0F000000 # macro
SQ_VOP_DPP__ROW_MASK_MASK = 0xF0000000 # macro
SQ_VOP_SDWA__SRC0__SHIFT = 0x0 # macro
SQ_VOP_SDWA__DST_SEL__SHIFT = 0x8 # macro
SQ_VOP_SDWA__DST_UNUSED__SHIFT = 0xb # macro
SQ_VOP_SDWA__CLAMP__SHIFT = 0xd # macro
SQ_VOP_SDWA__OMOD__SHIFT = 0xe # macro
SQ_VOP_SDWA__SRC0_SEL__SHIFT = 0x10 # macro
SQ_VOP_SDWA__SRC0_SEXT__SHIFT = 0x13 # macro
SQ_VOP_SDWA__SRC0_NEG__SHIFT = 0x14 # macro
SQ_VOP_SDWA__SRC0_ABS__SHIFT = 0x15 # macro
SQ_VOP_SDWA__S0__SHIFT = 0x17 # macro
SQ_VOP_SDWA__SRC1_SEL__SHIFT = 0x18 # macro
SQ_VOP_SDWA__SRC1_SEXT__SHIFT = 0x1b # macro
SQ_VOP_SDWA__SRC1_NEG__SHIFT = 0x1c # macro
SQ_VOP_SDWA__SRC1_ABS__SHIFT = 0x1d # macro
SQ_VOP_SDWA__S1__SHIFT = 0x1f # macro
SQ_VOP_SDWA__SRC0_MASK = 0x000000FF # macro
SQ_VOP_SDWA__DST_SEL_MASK = 0x00000700 # macro
SQ_VOP_SDWA__DST_UNUSED_MASK = 0x00001800 # macro
SQ_VOP_SDWA__CLAMP_MASK = 0x00002000 # macro
SQ_VOP_SDWA__OMOD_MASK = 0x0000C000 # macro
SQ_VOP_SDWA__SRC0_SEL_MASK = 0x00070000 # macro
SQ_VOP_SDWA__SRC0_SEXT_MASK = 0x00080000 # macro
SQ_VOP_SDWA__SRC0_NEG_MASK = 0x00100000 # macro
SQ_VOP_SDWA__SRC0_ABS_MASK = 0x00200000 # macro
SQ_VOP_SDWA__S0_MASK = 0x00800000 # macro
SQ_VOP_SDWA__SRC1_SEL_MASK = 0x07000000 # macro
SQ_VOP_SDWA__SRC1_SEXT_MASK = 0x08000000 # macro
SQ_VOP_SDWA__SRC1_NEG_MASK = 0x10000000 # macro
SQ_VOP_SDWA__SRC1_ABS_MASK = 0x20000000 # macro
SQ_VOP_SDWA__S1_MASK = 0x80000000 # macro
SQ_VOP_SDWA_SDST_ENC__SRC0__SHIFT = 0x0 # macro
SQ_VOP_SDWA_SDST_ENC__SDST__SHIFT = 0x8 # macro
SQ_VOP_SDWA_SDST_ENC__SD__SHIFT = 0xf # macro
SQ_VOP_SDWA_SDST_ENC__SRC0_SEL__SHIFT = 0x10 # macro
SQ_VOP_SDWA_SDST_ENC__SRC0_SEXT__SHIFT = 0x13 # macro
SQ_VOP_SDWA_SDST_ENC__SRC0_NEG__SHIFT = 0x14 # macro
SQ_VOP_SDWA_SDST_ENC__SRC0_ABS__SHIFT = 0x15 # macro
SQ_VOP_SDWA_SDST_ENC__S0__SHIFT = 0x17 # macro
SQ_VOP_SDWA_SDST_ENC__SRC1_SEL__SHIFT = 0x18 # macro
SQ_VOP_SDWA_SDST_ENC__SRC1_SEXT__SHIFT = 0x1b # macro
SQ_VOP_SDWA_SDST_ENC__SRC1_NEG__SHIFT = 0x1c # macro
SQ_VOP_SDWA_SDST_ENC__SRC1_ABS__SHIFT = 0x1d # macro
SQ_VOP_SDWA_SDST_ENC__S1__SHIFT = 0x1f # macro
SQ_VOP_SDWA_SDST_ENC__SRC0_MASK = 0x000000FF # macro
SQ_VOP_SDWA_SDST_ENC__SDST_MASK = 0x00007F00 # macro
SQ_VOP_SDWA_SDST_ENC__SD_MASK = 0x00008000 # macro
SQ_VOP_SDWA_SDST_ENC__SRC0_SEL_MASK = 0x00070000 # macro
SQ_VOP_SDWA_SDST_ENC__SRC0_SEXT_MASK = 0x00080000 # macro
SQ_VOP_SDWA_SDST_ENC__SRC0_NEG_MASK = 0x00100000 # macro
SQ_VOP_SDWA_SDST_ENC__SRC0_ABS_MASK = 0x00200000 # macro
SQ_VOP_SDWA_SDST_ENC__S0_MASK = 0x00800000 # macro
SQ_VOP_SDWA_SDST_ENC__SRC1_SEL_MASK = 0x07000000 # macro
SQ_VOP_SDWA_SDST_ENC__SRC1_SEXT_MASK = 0x08000000 # macro
SQ_VOP_SDWA_SDST_ENC__SRC1_NEG_MASK = 0x10000000 # macro
SQ_VOP_SDWA_SDST_ENC__SRC1_ABS_MASK = 0x20000000 # macro
SQ_VOP_SDWA_SDST_ENC__S1_MASK = 0x80000000 # macro
SQ_LB_CTR_CTRL__START__SHIFT = 0x0 # macro
SQ_LB_CTR_CTRL__LOAD__SHIFT = 0x1 # macro
SQ_LB_CTR_CTRL__CLEAR__SHIFT = 0x2 # macro
SQ_LB_CTR_CTRL__START_MASK = 0x00000001 # macro
SQ_LB_CTR_CTRL__LOAD_MASK = 0x00000002 # macro
SQ_LB_CTR_CTRL__CLEAR_MASK = 0x00000004 # macro
SQ_LB_DATA0__DATA__SHIFT = 0x0 # macro
SQ_LB_DATA0__DATA_MASK = 0xFFFFFFFF # macro
SQ_LB_DATA1__DATA__SHIFT = 0x0 # macro
SQ_LB_DATA1__DATA_MASK = 0xFFFFFFFF # macro
SQ_LB_DATA2__DATA__SHIFT = 0x0 # macro
SQ_LB_DATA2__DATA_MASK = 0xFFFFFFFF # macro
SQ_LB_DATA3__DATA__SHIFT = 0x0 # macro
SQ_LB_DATA3__DATA_MASK = 0xFFFFFFFF # macro
SQ_LB_CTR_SEL__SEL0__SHIFT = 0x0 # macro
SQ_LB_CTR_SEL__SEL1__SHIFT = 0x4 # macro
SQ_LB_CTR_SEL__SEL2__SHIFT = 0x8 # macro
SQ_LB_CTR_SEL__SEL3__SHIFT = 0xc # macro
SQ_LB_CTR_SEL__SEL0_MASK = 0x0000000F # macro
SQ_LB_CTR_SEL__SEL1_MASK = 0x000000F0 # macro
SQ_LB_CTR_SEL__SEL2_MASK = 0x00000F00 # macro
SQ_LB_CTR_SEL__SEL3_MASK = 0x0000F000 # macro
SQ_LB_CTR0_CU__SH0_MASK__SHIFT = 0x0 # macro
SQ_LB_CTR0_CU__SH1_MASK__SHIFT = 0x10 # macro
SQ_LB_CTR0_CU__SH0_MASK_MASK = 0x0000FFFF # macro
SQ_LB_CTR0_CU__SH1_MASK_MASK = 0xFFFF0000 # macro
SQ_LB_CTR1_CU__SH0_MASK__SHIFT = 0x0 # macro
SQ_LB_CTR1_CU__SH1_MASK__SHIFT = 0x10 # macro
SQ_LB_CTR1_CU__SH0_MASK_MASK = 0x0000FFFF # macro
SQ_LB_CTR1_CU__SH1_MASK_MASK = 0xFFFF0000 # macro
SQ_LB_CTR2_CU__SH0_MASK__SHIFT = 0x0 # macro
SQ_LB_CTR2_CU__SH1_MASK__SHIFT = 0x10 # macro
SQ_LB_CTR2_CU__SH0_MASK_MASK = 0x0000FFFF # macro
SQ_LB_CTR2_CU__SH1_MASK_MASK = 0xFFFF0000 # macro
SQ_LB_CTR3_CU__SH0_MASK__SHIFT = 0x0 # macro
SQ_LB_CTR3_CU__SH1_MASK__SHIFT = 0x10 # macro
SQ_LB_CTR3_CU__SH0_MASK_MASK = 0x0000FFFF # macro
SQ_LB_CTR3_CU__SH1_MASK_MASK = 0xFFFF0000 # macro
SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_SEC_COUNT__SHIFT = 0x0 # macro
SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_DED_COUNT__SHIFT = 0x2 # macro
SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_SEC_COUNT__SHIFT = 0x4 # macro
SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_DED_COUNT__SHIFT = 0x6 # macro
SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_SEC_COUNT__SHIFT = 0x8 # macro
SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_DED_COUNT__SHIFT = 0xa # macro
SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_SEC_COUNT__SHIFT = 0xc # macro
SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_DED_COUNT__SHIFT = 0xe # macro
SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_SEC_COUNT__SHIFT = 0x10 # macro
SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_DED_COUNT__SHIFT = 0x12 # macro
SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_SEC_COUNT__SHIFT = 0x14 # macro
SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_DED_COUNT__SHIFT = 0x16 # macro
SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_SEC_COUNT__SHIFT = 0x18 # macro
SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_DED_COUNT__SHIFT = 0x1a # macro
SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_SEC_COUNT__SHIFT = 0x1c # macro
SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_DED_COUNT__SHIFT = 0x1e # macro
SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_SEC_COUNT_MASK = 0x00000003 # macro
SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_DED_COUNT_MASK = 0x0000000C # macro
SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_SEC_COUNT_MASK = 0x00000030 # macro
SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_DED_COUNT_MASK = 0x000000C0 # macro
SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_SEC_COUNT_MASK = 0x00000300 # macro
SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_DED_COUNT_MASK = 0x00000C00 # macro
SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_SEC_COUNT_MASK = 0x00003000 # macro
SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_DED_COUNT_MASK = 0x0000C000 # macro
SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_SEC_COUNT_MASK = 0x00030000 # macro
SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_DED_COUNT_MASK = 0x000C0000 # macro
SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_SEC_COUNT_MASK = 0x00300000 # macro
SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_DED_COUNT_MASK = 0x00C00000 # macro
SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_SEC_COUNT_MASK = 0x03000000 # macro
SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_DED_COUNT_MASK = 0x0C000000 # macro
SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_SEC_COUNT_MASK = 0x30000000 # macro
SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_DED_COUNT_MASK = 0xC0000000 # macro
SQ_EDC_SEC_CNT__LDS_SEC__SHIFT = 0x0 # macro
SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT = 0x8 # macro
SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT = 0x10 # macro
SQ_EDC_SEC_CNT__LDS_SEC_MASK = 0x000000FF # macro
SQ_EDC_SEC_CNT__SGPR_SEC_MASK = 0x0000FF00 # macro
SQ_EDC_SEC_CNT__VGPR_SEC_MASK = 0x00FF0000 # macro
SQ_EDC_DED_CNT__LDS_DED__SHIFT = 0x0 # macro
SQ_EDC_DED_CNT__SGPR_DED__SHIFT = 0x8 # macro
SQ_EDC_DED_CNT__VGPR_DED__SHIFT = 0x10 # macro
SQ_EDC_DED_CNT__LDS_DED_MASK = 0x000000FF # macro
SQ_EDC_DED_CNT__SGPR_DED_MASK = 0x0000FF00 # macro
SQ_EDC_DED_CNT__VGPR_DED_MASK = 0x00FF0000 # macro
SQ_EDC_INFO__WAVE_ID__SHIFT = 0x0 # macro
SQ_EDC_INFO__SIMD_ID__SHIFT = 0x4 # macro
SQ_EDC_INFO__SOURCE__SHIFT = 0x6 # macro
SQ_EDC_INFO__VM_ID__SHIFT = 0x9 # macro
SQ_EDC_INFO__WAVE_ID_MASK = 0x0000000F # macro
SQ_EDC_INFO__SIMD_ID_MASK = 0x00000030 # macro
SQ_EDC_INFO__SOURCE_MASK = 0x000001C0 # macro
SQ_EDC_INFO__VM_ID_MASK = 0x00001E00 # macro
SQ_EDC_CNT__LDS_D_SEC_COUNT__SHIFT = 0x0 # macro
SQ_EDC_CNT__LDS_D_DED_COUNT__SHIFT = 0x2 # macro
SQ_EDC_CNT__LDS_I_SEC_COUNT__SHIFT = 0x4 # macro
SQ_EDC_CNT__LDS_I_DED_COUNT__SHIFT = 0x6 # macro
SQ_EDC_CNT__SGPR_SEC_COUNT__SHIFT = 0x8 # macro
SQ_EDC_CNT__SGPR_DED_COUNT__SHIFT = 0xa # macro
SQ_EDC_CNT__VGPR0_SEC_COUNT__SHIFT = 0xc # macro
SQ_EDC_CNT__VGPR0_DED_COUNT__SHIFT = 0xe # macro
SQ_EDC_CNT__VGPR1_SEC_COUNT__SHIFT = 0x10 # macro
SQ_EDC_CNT__VGPR1_DED_COUNT__SHIFT = 0x12 # macro
SQ_EDC_CNT__VGPR2_SEC_COUNT__SHIFT = 0x14 # macro
SQ_EDC_CNT__VGPR2_DED_COUNT__SHIFT = 0x16 # macro
SQ_EDC_CNT__VGPR3_SEC_COUNT__SHIFT = 0x18 # macro
SQ_EDC_CNT__VGPR3_DED_COUNT__SHIFT = 0x1a # macro
SQ_EDC_CNT__LDS_D_SEC_COUNT_MASK = 0x00000003 # macro
SQ_EDC_CNT__LDS_D_DED_COUNT_MASK = 0x0000000C # macro
SQ_EDC_CNT__LDS_I_SEC_COUNT_MASK = 0x00000030 # macro
SQ_EDC_CNT__LDS_I_DED_COUNT_MASK = 0x000000C0 # macro
SQ_EDC_CNT__SGPR_SEC_COUNT_MASK = 0x00000300 # macro
SQ_EDC_CNT__SGPR_DED_COUNT_MASK = 0x00000C00 # macro
SQ_EDC_CNT__VGPR0_SEC_COUNT_MASK = 0x00003000 # macro
SQ_EDC_CNT__VGPR0_DED_COUNT_MASK = 0x0000C000 # macro
SQ_EDC_CNT__VGPR1_SEC_COUNT_MASK = 0x00030000 # macro
SQ_EDC_CNT__VGPR1_DED_COUNT_MASK = 0x000C0000 # macro
SQ_EDC_CNT__VGPR2_SEC_COUNT_MASK = 0x00300000 # macro
SQ_EDC_CNT__VGPR2_DED_COUNT_MASK = 0x00C00000 # macro
SQ_EDC_CNT__VGPR3_SEC_COUNT_MASK = 0x03000000 # macro
SQ_EDC_CNT__VGPR3_DED_COUNT_MASK = 0x0C000000 # macro
SQ_EDC_FUE_CNTL__BLOCK_FUE_FLAGS__SHIFT = 0x0 # macro
SQ_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES__SHIFT = 0x10 # macro
SQ_EDC_FUE_CNTL__BLOCK_FUE_FLAGS_MASK = 0x0000FFFF # macro
SQ_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES_MASK = 0xFFFF0000 # macro
SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE_MASK = 0x000F # macro
SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA_MASK = 0x0010 # macro
SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_EVENT__SH_ID__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_WORD_EVENT__STAGE__SHIFT = 0x6 # macro
SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE__SHIFT = 0xa # macro
SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE_MASK = 0x000F # macro
SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA_MASK = 0x0010 # macro
SQ_THREAD_TRACE_WORD_EVENT__SH_ID_MASK = 0x0020 # macro
SQ_THREAD_TRACE_WORD_EVENT__STAGE_MASK = 0x01C0 # macro
SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE_MASK = 0xFC00 # macro
SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_INST__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_INST__WAVE_ID__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_WORD_INST__SIMD_ID__SHIFT = 0x9 # macro
SQ_THREAD_TRACE_WORD_INST__INST_TYPE__SHIFT = 0xb # macro
SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE_MASK = 0x000F # macro
SQ_THREAD_TRACE_WORD_INST__TIME_DELTA_MASK = 0x0010 # macro
SQ_THREAD_TRACE_WORD_INST__WAVE_ID_MASK = 0x01E0 # macro
SQ_THREAD_TRACE_WORD_INST__SIMD_ID_MASK = 0x0600 # macro
SQ_THREAD_TRACE_WORD_INST__INST_TYPE_MASK = 0xF800 # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID__SHIFT = 0x9 # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TRAP_ERROR__SHIFT = 0xf # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO__SHIFT = 0x10 # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE_MASK = 0x0000000F # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA_MASK = 0x00000010 # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID_MASK = 0x000001E0 # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID_MASK = 0x00000600 # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TRAP_ERROR_MASK = 0x00008000 # macro
SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO_MASK = 0xFFFF0000 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__PRIV__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID__SHIFT = 0x6 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID__SHIFT = 0xa # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID__SHIFT = 0xe # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO__SHIFT = 0x10 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE_MASK = 0x0000000F # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA_MASK = 0x00000010 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__PRIV_MASK = 0x00000020 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID_MASK = 0x000003C0 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID_MASK = 0x00003C00 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID_MASK = 0x0000C000 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO_MASK = 0xFFFF0000 # macro
SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST0__SHIFT = 0x8 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST1__SHIFT = 0xa # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST2__SHIFT = 0xc # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST3__SHIFT = 0xe # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST4__SHIFT = 0x10 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST5__SHIFT = 0x12 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST6__SHIFT = 0x14 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST7__SHIFT = 0x16 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST8__SHIFT = 0x18 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST9__SHIFT = 0x1a # macro
SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE_MASK = 0x0000000F # macro
SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA_MASK = 0x00000010 # macro
SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID_MASK = 0x00000060 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST0_MASK = 0x00000300 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST1_MASK = 0x00000C00 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST2_MASK = 0x00003000 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST3_MASK = 0x0000C000 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST4_MASK = 0x00030000 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST5_MASK = 0x000C0000 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST6_MASK = 0x00300000 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST7_MASK = 0x00C00000 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST8_MASK = 0x03000000 # macro
SQ_THREAD_TRACE_WORD_ISSUE__INST9_MASK = 0x0C000000 # macro
SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_MISC__SH_ID__SHIFT = 0xc # macro
SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE__SHIFT = 0xd # macro
SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE_MASK = 0x000F # macro
SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA_MASK = 0x0FF0 # macro
SQ_THREAD_TRACE_WORD_MISC__SH_ID_MASK = 0x1000 # macro
SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE_MASK = 0xE000 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID__SHIFT = 0x6 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK__SHIFT = 0xa # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0__SHIFT = 0xc # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO__SHIFT = 0x19 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE_MASK = 0x0000000F # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA_MASK = 0x00000010 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID_MASK = 0x00000020 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID_MASK = 0x000003C0 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK_MASK = 0x00000C00 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0_MASK = 0x01FFF000 # macro
SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO_MASK = 0xFE000000 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID__SHIFT = 0x7 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV__SHIFT = 0x9 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE__SHIFT = 0xa # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV__SHIFT = 0xe # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP__SHIFT = 0xf # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR__SHIFT = 0x10 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE_MASK = 0x0000000F # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA_MASK = 0x00000010 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID_MASK = 0x00000060 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID_MASK = 0x00000180 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV_MASK = 0x00000200 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE_MASK = 0x00001C00 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV_MASK = 0x00004000 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP_MASK = 0x00008000 # macro
SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR_MASK = 0xFFFF0000 # macro
SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA_MASK = 0xFFFFFFFF # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID__SHIFT = 0x7 # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR__SHIFT = 0x9 # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO__SHIFT = 0x10 # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE_MASK = 0x0000000F # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA_MASK = 0x00000010 # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID_MASK = 0x00000060 # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID_MASK = 0x00000180 # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR_MASK = 0x0000FE00 # macro
SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO_MASK = 0xFFFF0000 # macro
SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI_MASK = 0x0000FFFF # macro
SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO__SHIFT = 0x10 # macro
SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE_MASK = 0x0000000F # macro
SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO_MASK = 0xFFFF0000 # macro
SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_WAVE__SH_ID__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_WORD_WAVE__CU_ID__SHIFT = 0x6 # macro
SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID__SHIFT = 0xa # macro
SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID__SHIFT = 0xe # macro
SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE_MASK = 0x000F # macro
SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA_MASK = 0x0010 # macro
SQ_THREAD_TRACE_WORD_WAVE__SH_ID_MASK = 0x0020 # macro
SQ_THREAD_TRACE_WORD_WAVE__CU_ID_MASK = 0x03C0 # macro
SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID_MASK = 0x3C00 # macro
SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID_MASK = 0xC000 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA__SHIFT = 0x4 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID__SHIFT = 0x6 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID__SHIFT = 0xa # macro
SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID__SHIFT = 0xe # macro
SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER__SHIFT = 0x10 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED__SHIFT = 0x15 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__COUNT__SHIFT = 0x16 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID__SHIFT = 0x1d # macro
SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE_MASK = 0x0000000F # macro
SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA_MASK = 0x00000010 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID_MASK = 0x00000020 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID_MASK = 0x000003C0 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID_MASK = 0x00003C00 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID_MASK = 0x0000C000 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER_MASK = 0x001F0000 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED_MASK = 0x00200000 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__COUNT_MASK = 0x1FC00000 # macro
SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID_MASK = 0xE0000000 # macro
SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI_MASK = 0x00FFFFFF # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI_MASK = 0xFFFF # macro
SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2__SHIFT = 0x6 # macro
SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3__SHIFT = 0x13 # macro
SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI_MASK = 0x0000003F # macro
SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2_MASK = 0x0007FFC0 # macro
SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3_MASK = 0xFFF80000 # macro
SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI_MASK = 0xFFFFFFFF # macro
SQ_WREXEC_EXEC_HI__ADDR_HI__SHIFT = 0x0 # macro
SQ_WREXEC_EXEC_HI__FIRST_WAVE__SHIFT = 0x1a # macro
SQ_WREXEC_EXEC_HI__ATC__SHIFT = 0x1b # macro
SQ_WREXEC_EXEC_HI__MTYPE__SHIFT = 0x1c # macro
SQ_WREXEC_EXEC_HI__MSB__SHIFT = 0x1f # macro
SQ_WREXEC_EXEC_HI__ADDR_HI_MASK = 0x0000FFFF # macro
SQ_WREXEC_EXEC_HI__FIRST_WAVE_MASK = 0x04000000 # macro
SQ_WREXEC_EXEC_HI__ATC_MASK = 0x08000000 # macro
SQ_WREXEC_EXEC_HI__MTYPE_MASK = 0x70000000 # macro
SQ_WREXEC_EXEC_HI__MSB_MASK = 0x80000000 # macro
SQ_WREXEC_EXEC_LO__ADDR_LO__SHIFT = 0x0 # macro
SQ_WREXEC_EXEC_LO__ADDR_LO_MASK = 0xFFFFFFFF # macro
SQ_BUF_RSRC_WORD0__BASE_ADDRESS__SHIFT = 0x0 # macro
SQ_BUF_RSRC_WORD0__BASE_ADDRESS_MASK = 0xFFFFFFFF # macro
SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI__SHIFT = 0x0 # macro
SQ_BUF_RSRC_WORD1__STRIDE__SHIFT = 0x10 # macro
SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE__SHIFT = 0x1e # macro
SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE__SHIFT = 0x1f # macro
SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI_MASK = 0x0000FFFF # macro
SQ_BUF_RSRC_WORD1__STRIDE_MASK = 0x3FFF0000 # macro
SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE_MASK = 0x40000000 # macro
SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE_MASK = 0x80000000 # macro
SQ_BUF_RSRC_WORD2__NUM_RECORDS__SHIFT = 0x0 # macro
SQ_BUF_RSRC_WORD2__NUM_RECORDS_MASK = 0xFFFFFFFF # macro
SQ_BUF_RSRC_WORD3__DST_SEL_X__SHIFT = 0x0 # macro
SQ_BUF_RSRC_WORD3__DST_SEL_Y__SHIFT = 0x3 # macro
SQ_BUF_RSRC_WORD3__DST_SEL_Z__SHIFT = 0x6 # macro
SQ_BUF_RSRC_WORD3__DST_SEL_W__SHIFT = 0x9 # macro
SQ_BUF_RSRC_WORD3__NUM_FORMAT__SHIFT = 0xc # macro
SQ_BUF_RSRC_WORD3__DATA_FORMAT__SHIFT = 0xf # macro
SQ_BUF_RSRC_WORD3__USER_VM_ENABLE__SHIFT = 0x13 # macro
SQ_BUF_RSRC_WORD3__USER_VM_MODE__SHIFT = 0x14 # macro
SQ_BUF_RSRC_WORD3__INDEX_STRIDE__SHIFT = 0x15 # macro
SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE__SHIFT = 0x17 # macro
SQ_BUF_RSRC_WORD3__NV__SHIFT = 0x1b # macro
SQ_BUF_RSRC_WORD3__TYPE__SHIFT = 0x1e # macro
SQ_BUF_RSRC_WORD3__DST_SEL_X_MASK = 0x00000007 # macro
SQ_BUF_RSRC_WORD3__DST_SEL_Y_MASK = 0x00000038 # macro
SQ_BUF_RSRC_WORD3__DST_SEL_Z_MASK = 0x000001C0 # macro
SQ_BUF_RSRC_WORD3__DST_SEL_W_MASK = 0x00000E00 # macro
SQ_BUF_RSRC_WORD3__NUM_FORMAT_MASK = 0x00007000 # macro
SQ_BUF_RSRC_WORD3__DATA_FORMAT_MASK = 0x00078000 # macro
SQ_BUF_RSRC_WORD3__USER_VM_ENABLE_MASK = 0x00080000 # macro
SQ_BUF_RSRC_WORD3__USER_VM_MODE_MASK = 0x00100000 # macro
SQ_BUF_RSRC_WORD3__INDEX_STRIDE_MASK = 0x00600000 # macro
SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE_MASK = 0x00800000 # macro
SQ_BUF_RSRC_WORD3__NV_MASK = 0x08000000 # macro
SQ_BUF_RSRC_WORD3__TYPE_MASK = 0xC0000000 # macro
SQ_IMG_RSRC_WORD0__BASE_ADDRESS__SHIFT = 0x0 # macro
SQ_IMG_RSRC_WORD0__BASE_ADDRESS_MASK = 0xFFFFFFFF # macro
SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI__SHIFT = 0x0 # macro
SQ_IMG_RSRC_WORD1__MIN_LOD__SHIFT = 0x8 # macro
SQ_IMG_RSRC_WORD1__DATA_FORMAT__SHIFT = 0x14 # macro
SQ_IMG_RSRC_WORD1__NUM_FORMAT__SHIFT = 0x1a # macro
SQ_IMG_RSRC_WORD1__NV__SHIFT = 0x1e # macro
SQ_IMG_RSRC_WORD1__META_DIRECT__SHIFT = 0x1f # macro
SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI_MASK = 0x000000FF # macro
SQ_IMG_RSRC_WORD1__MIN_LOD_MASK = 0x000FFF00 # macro
SQ_IMG_RSRC_WORD1__DATA_FORMAT_MASK = 0x03F00000 # macro
SQ_IMG_RSRC_WORD1__NUM_FORMAT_MASK = 0x3C000000 # macro
SQ_IMG_RSRC_WORD1__NV_MASK = 0x40000000 # macro
SQ_IMG_RSRC_WORD1__META_DIRECT_MASK = 0x80000000 # macro
SQ_IMG_RSRC_WORD2__WIDTH__SHIFT = 0x0 # macro
SQ_IMG_RSRC_WORD2__HEIGHT__SHIFT = 0xe # macro
SQ_IMG_RSRC_WORD2__PERF_MOD__SHIFT = 0x1c # macro
SQ_IMG_RSRC_WORD2__WIDTH_MASK = 0x00003FFF # macro
SQ_IMG_RSRC_WORD2__HEIGHT_MASK = 0x0FFFC000 # macro
SQ_IMG_RSRC_WORD2__PERF_MOD_MASK = 0x70000000 # macro
SQ_IMG_RSRC_WORD3__DST_SEL_X__SHIFT = 0x0 # macro
SQ_IMG_RSRC_WORD3__DST_SEL_Y__SHIFT = 0x3 # macro
SQ_IMG_RSRC_WORD3__DST_SEL_Z__SHIFT = 0x6 # macro
SQ_IMG_RSRC_WORD3__DST_SEL_W__SHIFT = 0x9 # macro
SQ_IMG_RSRC_WORD3__BASE_LEVEL__SHIFT = 0xc # macro
SQ_IMG_RSRC_WORD3__LAST_LEVEL__SHIFT = 0x10 # macro
SQ_IMG_RSRC_WORD3__SW_MODE__SHIFT = 0x14 # macro
SQ_IMG_RSRC_WORD3__TYPE__SHIFT = 0x1c # macro
SQ_IMG_RSRC_WORD3__DST_SEL_X_MASK = 0x00000007 # macro
SQ_IMG_RSRC_WORD3__DST_SEL_Y_MASK = 0x00000038 # macro
SQ_IMG_RSRC_WORD3__DST_SEL_Z_MASK = 0x000001C0 # macro
SQ_IMG_RSRC_WORD3__DST_SEL_W_MASK = 0x00000E00 # macro
SQ_IMG_RSRC_WORD3__BASE_LEVEL_MASK = 0x0000F000 # macro
SQ_IMG_RSRC_WORD3__LAST_LEVEL_MASK = 0x000F0000 # macro
SQ_IMG_RSRC_WORD3__SW_MODE_MASK = 0x01F00000 # macro
SQ_IMG_RSRC_WORD3__TYPE_MASK = 0xF0000000 # macro
SQ_IMG_RSRC_WORD4__DEPTH__SHIFT = 0x0 # macro
SQ_IMG_RSRC_WORD4__PITCH__SHIFT = 0xd # macro
SQ_IMG_RSRC_WORD4__BC_SWIZZLE__SHIFT = 0x1d # macro
SQ_IMG_RSRC_WORD4__DEPTH_MASK = 0x00001FFF # macro
SQ_IMG_RSRC_WORD4__PITCH_MASK = 0x1FFFE000 # macro
SQ_IMG_RSRC_WORD4__BC_SWIZZLE_MASK = 0xE0000000 # macro
SQ_IMG_RSRC_WORD5__BASE_ARRAY__SHIFT = 0x0 # macro
SQ_IMG_RSRC_WORD5__ARRAY_PITCH__SHIFT = 0xd # macro
SQ_IMG_RSRC_WORD5__META_DATA_ADDRESS__SHIFT = 0x11 # macro
SQ_IMG_RSRC_WORD5__META_LINEAR__SHIFT = 0x19 # macro
SQ_IMG_RSRC_WORD5__META_PIPE_ALIGNED__SHIFT = 0x1a # macro
SQ_IMG_RSRC_WORD5__META_RB_ALIGNED__SHIFT = 0x1b # macro
SQ_IMG_RSRC_WORD5__MAX_MIP__SHIFT = 0x1c # macro
SQ_IMG_RSRC_WORD5__BASE_ARRAY_MASK = 0x00001FFF # macro
SQ_IMG_RSRC_WORD5__ARRAY_PITCH_MASK = 0x0001E000 # macro
SQ_IMG_RSRC_WORD5__META_DATA_ADDRESS_MASK = 0x01FE0000 # macro
SQ_IMG_RSRC_WORD5__META_LINEAR_MASK = 0x02000000 # macro
SQ_IMG_RSRC_WORD5__META_PIPE_ALIGNED_MASK = 0x04000000 # macro
SQ_IMG_RSRC_WORD5__META_RB_ALIGNED_MASK = 0x08000000 # macro
SQ_IMG_RSRC_WORD5__MAX_MIP_MASK = 0xF0000000 # macro
SQ_IMG_RSRC_WORD6__MIN_LOD_WARN__SHIFT = 0x0 # macro
SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID__SHIFT = 0xc # macro
SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN__SHIFT = 0x14 # macro
SQ_IMG_RSRC_WORD6__COMPRESSION_EN__SHIFT = 0x15 # macro
SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB__SHIFT = 0x16 # macro
SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM__SHIFT = 0x17 # macro
SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS__SHIFT = 0x18 # macro
SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS__SHIFT = 0x1c # macro
SQ_IMG_RSRC_WORD6__MIN_LOD_WARN_MASK = 0x00000FFF # macro
SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID_MASK = 0x000FF000 # macro
SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN_MASK = 0x00100000 # macro
SQ_IMG_RSRC_WORD6__COMPRESSION_EN_MASK = 0x00200000 # macro
SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB_MASK = 0x00400000 # macro
SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM_MASK = 0x00800000 # macro
SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS_MASK = 0x0F000000 # macro
SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS_MASK = 0xF0000000 # macro
SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS__SHIFT = 0x0 # macro
SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS_MASK = 0xFFFFFFFF # macro
SQ_IMG_SAMP_WORD0__CLAMP_X__SHIFT = 0x0 # macro
SQ_IMG_SAMP_WORD0__CLAMP_Y__SHIFT = 0x3 # macro
SQ_IMG_SAMP_WORD0__CLAMP_Z__SHIFT = 0x6 # macro
SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO__SHIFT = 0x9 # macro
SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC__SHIFT = 0xc # macro
SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED__SHIFT = 0xf # macro
SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD__SHIFT = 0x10 # macro
SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC__SHIFT = 0x13 # macro
SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA__SHIFT = 0x14 # macro
SQ_IMG_SAMP_WORD0__ANISO_BIAS__SHIFT = 0x15 # macro
SQ_IMG_SAMP_WORD0__TRUNC_COORD__SHIFT = 0x1b # macro
SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP__SHIFT = 0x1c # macro
SQ_IMG_SAMP_WORD0__FILTER_MODE__SHIFT = 0x1d # macro
SQ_IMG_SAMP_WORD0__COMPAT_MODE__SHIFT = 0x1f # macro
SQ_IMG_SAMP_WORD0__CLAMP_X_MASK = 0x00000007 # macro
SQ_IMG_SAMP_WORD0__CLAMP_Y_MASK = 0x00000038 # macro
SQ_IMG_SAMP_WORD0__CLAMP_Z_MASK = 0x000001C0 # macro
SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO_MASK = 0x00000E00 # macro
SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC_MASK = 0x00007000 # macro
SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED_MASK = 0x00008000 # macro
SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD_MASK = 0x00070000 # macro
SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC_MASK = 0x00080000 # macro
SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA_MASK = 0x00100000 # macro
SQ_IMG_SAMP_WORD0__ANISO_BIAS_MASK = 0x07E00000 # macro
SQ_IMG_SAMP_WORD0__TRUNC_COORD_MASK = 0x08000000 # macro
SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP_MASK = 0x10000000 # macro
SQ_IMG_SAMP_WORD0__FILTER_MODE_MASK = 0x60000000 # macro
SQ_IMG_SAMP_WORD0__COMPAT_MODE_MASK = 0x80000000 # macro
SQ_IMG_SAMP_WORD1__MIN_LOD__SHIFT = 0x0 # macro
SQ_IMG_SAMP_WORD1__MAX_LOD__SHIFT = 0xc # macro
SQ_IMG_SAMP_WORD1__PERF_MIP__SHIFT = 0x18 # macro
SQ_IMG_SAMP_WORD1__PERF_Z__SHIFT = 0x1c # macro
SQ_IMG_SAMP_WORD1__MIN_LOD_MASK = 0x00000FFF # macro
SQ_IMG_SAMP_WORD1__MAX_LOD_MASK = 0x00FFF000 # macro
SQ_IMG_SAMP_WORD1__PERF_MIP_MASK = 0x0F000000 # macro
SQ_IMG_SAMP_WORD1__PERF_Z_MASK = 0xF0000000 # macro
SQ_IMG_SAMP_WORD2__LOD_BIAS__SHIFT = 0x0 # macro
SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC__SHIFT = 0xe # macro
SQ_IMG_SAMP_WORD2__XY_MAG_FILTER__SHIFT = 0x14 # macro
SQ_IMG_SAMP_WORD2__XY_MIN_FILTER__SHIFT = 0x16 # macro
SQ_IMG_SAMP_WORD2__Z_FILTER__SHIFT = 0x18 # macro
SQ_IMG_SAMP_WORD2__MIP_FILTER__SHIFT = 0x1a # macro
SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP__SHIFT = 0x1c # macro
SQ_IMG_SAMP_WORD2__BLEND_ZERO_PRT__SHIFT = 0x1d # macro
SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX__SHIFT = 0x1e # macro
SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE__SHIFT = 0x1f # macro
SQ_IMG_SAMP_WORD2__LOD_BIAS_MASK = 0x00003FFF # macro
SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC_MASK = 0x000FC000 # macro
SQ_IMG_SAMP_WORD2__XY_MAG_FILTER_MASK = 0x00300000 # macro
SQ_IMG_SAMP_WORD2__XY_MIN_FILTER_MASK = 0x00C00000 # macro
SQ_IMG_SAMP_WORD2__Z_FILTER_MASK = 0x03000000 # macro
SQ_IMG_SAMP_WORD2__MIP_FILTER_MASK = 0x0C000000 # macro
SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP_MASK = 0x10000000 # macro
SQ_IMG_SAMP_WORD2__BLEND_ZERO_PRT_MASK = 0x20000000 # macro
SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX_MASK = 0x40000000 # macro
SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE_MASK = 0x80000000 # macro
SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR__SHIFT = 0x0 # macro
SQ_IMG_SAMP_WORD3__SKIP_DEGAMMA__SHIFT = 0xc # macro
SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE__SHIFT = 0x1e # macro
SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR_MASK = 0x00000FFF # macro
SQ_IMG_SAMP_WORD3__SKIP_DEGAMMA_MASK = 0x00001000 # macro
SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE_MASK = 0xC0000000 # macro
SQ_FLAT_SCRATCH_WORD0__SIZE__SHIFT = 0x0 # macro
SQ_FLAT_SCRATCH_WORD0__SIZE_MASK = 0x0007FFFF # macro
SQ_FLAT_SCRATCH_WORD1__OFFSET__SHIFT = 0x0 # macro
SQ_FLAT_SCRATCH_WORD1__OFFSET_MASK = 0x00FFFFFF # macro
SQ_M0_GPR_IDX_WORD__INDEX__SHIFT = 0x0 # macro
SQ_M0_GPR_IDX_WORD__VSRC0_REL__SHIFT = 0xc # macro
SQ_M0_GPR_IDX_WORD__VSRC1_REL__SHIFT = 0xd # macro
SQ_M0_GPR_IDX_WORD__VSRC2_REL__SHIFT = 0xe # macro
SQ_M0_GPR_IDX_WORD__VDST_REL__SHIFT = 0xf # macro
SQ_M0_GPR_IDX_WORD__INDEX_MASK = 0x000000FF # macro
SQ_M0_GPR_IDX_WORD__VSRC0_REL_MASK = 0x00001000 # macro
SQ_M0_GPR_IDX_WORD__VSRC1_REL_MASK = 0x00002000 # macro
SQ_M0_GPR_IDX_WORD__VSRC2_REL_MASK = 0x00004000 # macro
SQ_M0_GPR_IDX_WORD__VDST_REL_MASK = 0x00008000 # macro
SQC_ICACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT = 0x0 # macro
SQC_ICACHE_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT = 0x1 # macro
SQC_ICACHE_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT = 0x2 # macro
SQC_ICACHE_UTCL1_CNTL1__RESP_MODE__SHIFT = 0x3 # macro
SQC_ICACHE_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT = 0x5 # macro
SQC_ICACHE_UTCL1_CNTL1__CLIENTID__SHIFT = 0x7 # macro
SQC_ICACHE_UTCL1_CNTL1__RESERVED__SHIFT = 0x10 # macro
SQC_ICACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT = 0x11 # macro
SQC_ICACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT = 0x12 # macro
SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID__SHIFT = 0x13 # macro
SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID__SHIFT = 0x17 # macro
SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE__SHIFT = 0x18 # macro
SQC_ICACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT = 0x19 # macro
SQC_ICACHE_UTCL1_CNTL1__FORCE_MISS__SHIFT = 0x1a # macro
SQC_ICACHE_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT = 0x1b # macro
SQC_ICACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT = 0x1c # macro
SQC_ICACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT = 0x1e # macro
SQC_ICACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK = 0x00000001 # macro
SQC_ICACHE_UTCL1_CNTL1__GPUVM_64K_DEF_MASK = 0x00000002 # macro
SQC_ICACHE_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK = 0x00000004 # macro
SQC_ICACHE_UTCL1_CNTL1__RESP_MODE_MASK = 0x00000018 # macro
SQC_ICACHE_UTCL1_CNTL1__RESP_FAULT_MODE_MASK = 0x00000060 # macro
SQC_ICACHE_UTCL1_CNTL1__CLIENTID_MASK = 0x0000FF80 # macro
SQC_ICACHE_UTCL1_CNTL1__RESERVED_MASK = 0x00010000 # macro
SQC_ICACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK = 0x00020000 # macro
SQC_ICACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK = 0x00040000 # macro
SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK = 0x00780000 # macro
SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK = 0x00800000 # macro
SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK = 0x01000000 # macro
SQC_ICACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK = 0x02000000 # macro
SQC_ICACHE_UTCL1_CNTL1__FORCE_MISS_MASK = 0x04000000 # macro
SQC_ICACHE_UTCL1_CNTL1__FORCE_IN_ORDER_MASK = 0x08000000 # macro
SQC_ICACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK = 0x30000000 # macro
SQC_ICACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK = 0xC0000000 # macro
SQC_ICACHE_UTCL1_CNTL2__SPARE__SHIFT = 0x0 # macro
SQC_ICACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE__SHIFT = 0x8 # macro
SQC_ICACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT = 0x9 # macro
SQC_ICACHE_UTCL1_CNTL2__LINE_VALID__SHIFT = 0xa # macro
SQC_ICACHE_UTCL1_CNTL2__DIS_EDC__SHIFT = 0xb # macro
SQC_ICACHE_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT = 0xc # macro
SQC_ICACHE_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT = 0xd # macro
SQC_ICACHE_UTCL1_CNTL2__FORCE_SNOOP__SHIFT = 0xe # macro
SQC_ICACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT = 0xf # macro
SQC_ICACHE_UTCL1_CNTL2__ARB_BURST_MODE__SHIFT = 0x10 # macro
SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR__SHIFT = 0x12 # macro
SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT = 0x13 # macro
SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID__SHIFT = 0x14 # macro
SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_VMID__SHIFT = 0x15 # macro
SQC_ICACHE_UTCL1_CNTL2__RESERVED__SHIFT = 0x19 # macro
SQC_ICACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT = 0x1a # macro
SQC_ICACHE_UTCL1_CNTL2__SPARE_MASK = 0x000000FF # macro
SQC_ICACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK = 0x00000100 # macro
SQC_ICACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK = 0x00000200 # macro
SQC_ICACHE_UTCL1_CNTL2__LINE_VALID_MASK = 0x00000400 # macro
SQC_ICACHE_UTCL1_CNTL2__DIS_EDC_MASK = 0x00000800 # macro
SQC_ICACHE_UTCL1_CNTL2__GPUVM_INV_MODE_MASK = 0x00001000 # macro
SQC_ICACHE_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK = 0x00002000 # macro
SQC_ICACHE_UTCL1_CNTL2__FORCE_SNOOP_MASK = 0x00004000 # macro
SQC_ICACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK = 0x00008000 # macro
SQC_ICACHE_UTCL1_CNTL2__ARB_BURST_MODE_MASK = 0x00030000 # macro
SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK = 0x00040000 # macro
SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK = 0x00080000 # macro
SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK = 0x00100000 # macro
SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_VMID_MASK = 0x01E00000 # macro
SQC_ICACHE_UTCL1_CNTL2__RESERVED_MASK = 0x02000000 # macro
SQC_ICACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK = 0x04000000 # macro
SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT = 0x0 # macro
SQC_DCACHE_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT = 0x1 # macro
SQC_DCACHE_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT = 0x2 # macro
SQC_DCACHE_UTCL1_CNTL1__RESP_MODE__SHIFT = 0x3 # macro
SQC_DCACHE_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT = 0x5 # macro
SQC_DCACHE_UTCL1_CNTL1__CLIENTID__SHIFT = 0x7 # macro
SQC_DCACHE_UTCL1_CNTL1__RESERVED__SHIFT = 0x10 # macro
SQC_DCACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT = 0x11 # macro
SQC_DCACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT = 0x12 # macro
SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID__SHIFT = 0x13 # macro
SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID__SHIFT = 0x17 # macro
SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE__SHIFT = 0x18 # macro
SQC_DCACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT = 0x19 # macro
SQC_DCACHE_UTCL1_CNTL1__FORCE_MISS__SHIFT = 0x1a # macro
SQC_DCACHE_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT = 0x1b # macro
SQC_DCACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT = 0x1c # macro
SQC_DCACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT = 0x1e # macro
SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK = 0x00000001 # macro
SQC_DCACHE_UTCL1_CNTL1__GPUVM_64K_DEF_MASK = 0x00000002 # macro
SQC_DCACHE_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK = 0x00000004 # macro
SQC_DCACHE_UTCL1_CNTL1__RESP_MODE_MASK = 0x00000018 # macro
SQC_DCACHE_UTCL1_CNTL1__RESP_FAULT_MODE_MASK = 0x00000060 # macro
SQC_DCACHE_UTCL1_CNTL1__CLIENTID_MASK = 0x0000FF80 # macro
SQC_DCACHE_UTCL1_CNTL1__RESERVED_MASK = 0x00010000 # macro
SQC_DCACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK = 0x00020000 # macro
SQC_DCACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK = 0x00040000 # macro
SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK = 0x00780000 # macro
SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK = 0x00800000 # macro
SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK = 0x01000000 # macro
SQC_DCACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK = 0x02000000 # macro
SQC_DCACHE_UTCL1_CNTL1__FORCE_MISS_MASK = 0x04000000 # macro
SQC_DCACHE_UTCL1_CNTL1__FORCE_IN_ORDER_MASK = 0x08000000 # macro
SQC_DCACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK = 0x30000000 # macro
SQC_DCACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK = 0xC0000000 # macro
SQC_DCACHE_UTCL1_CNTL2__SPARE__SHIFT = 0x0 # macro
SQC_DCACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE__SHIFT = 0x8 # macro
SQC_DCACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT = 0x9 # macro
SQC_DCACHE_UTCL1_CNTL2__LINE_VALID__SHIFT = 0xa # macro
SQC_DCACHE_UTCL1_CNTL2__DIS_EDC__SHIFT = 0xb # macro
SQC_DCACHE_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT = 0xc # macro
SQC_DCACHE_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT = 0xd # macro
SQC_DCACHE_UTCL1_CNTL2__FORCE_SNOOP__SHIFT = 0xe # macro
SQC_DCACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT = 0xf # macro
SQC_DCACHE_UTCL1_CNTL2__ARB_BURST_MODE__SHIFT = 0x10 # macro
SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR__SHIFT = 0x12 # macro
SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT = 0x13 # macro
SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID__SHIFT = 0x14 # macro
SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_VMID__SHIFT = 0x15 # macro
SQC_DCACHE_UTCL1_CNTL2__RESERVED__SHIFT = 0x19 # macro
SQC_DCACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT = 0x1a # macro
SQC_DCACHE_UTCL1_CNTL2__SPARE_MASK = 0x000000FF # macro
SQC_DCACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK = 0x00000100 # macro
SQC_DCACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK = 0x00000200 # macro
SQC_DCACHE_UTCL1_CNTL2__LINE_VALID_MASK = 0x00000400 # macro
SQC_DCACHE_UTCL1_CNTL2__DIS_EDC_MASK = 0x00000800 # macro
SQC_DCACHE_UTCL1_CNTL2__GPUVM_INV_MODE_MASK = 0x00001000 # macro
SQC_DCACHE_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK = 0x00002000 # macro
SQC_DCACHE_UTCL1_CNTL2__FORCE_SNOOP_MASK = 0x00004000 # macro
SQC_DCACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK = 0x00008000 # macro
SQC_DCACHE_UTCL1_CNTL2__ARB_BURST_MODE_MASK = 0x00030000 # macro
SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK = 0x00040000 # macro
SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK = 0x00080000 # macro
SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK = 0x00100000 # macro
SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_VMID_MASK = 0x01E00000 # macro
SQC_DCACHE_UTCL1_CNTL2__RESERVED_MASK = 0x02000000 # macro
SQC_DCACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK = 0x04000000 # macro
SQC_ICACHE_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
SQC_ICACHE_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
SQC_ICACHE_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
SQC_ICACHE_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
SQC_ICACHE_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
SQC_ICACHE_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
SQC_DCACHE_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
SQC_DCACHE_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
SQC_DCACHE_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
SQC_DCACHE_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
SQC_DCACHE_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
SQC_DCACHE_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
SQC_UE_EDC_LO__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
SQC_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT = 0x1 # macro
SQC_UE_EDC_LO__ADDRESS__SHIFT = 0x2 # macro
SQC_UE_EDC_LO__MEM_ID__SHIFT = 0x18 # macro
SQC_UE_EDC_LO__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
SQC_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK = 0x00000002 # macro
SQC_UE_EDC_LO__ADDRESS_MASK = 0x00FFFFFC # macro
SQC_UE_EDC_LO__MEM_ID_MASK = 0xFF000000 # macro
SQC_UE_EDC_HI__ECC__SHIFT = 0x0 # macro
SQC_UE_EDC_HI__PARITY__SHIFT = 0x1 # macro
SQC_UE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
SQC_UE_EDC_HI__ERR_INFO__SHIFT = 0x3 # macro
SQC_UE_EDC_HI__UE_CNT__SHIFT = 0x17 # macro
SQC_UE_EDC_HI__FED_CNT__SHIFT = 0x1a # macro
SQC_UE_EDC_HI__ECC_MASK = 0x00000001 # macro
SQC_UE_EDC_HI__PARITY_MASK = 0x00000002 # macro
SQC_UE_EDC_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
SQC_UE_EDC_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
SQC_UE_EDC_HI__UE_CNT_MASK = 0x03800000 # macro
SQC_UE_EDC_HI__FED_CNT_MASK = 0x1C000000 # macro
SQC_CE_EDC_LO__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
SQC_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT = 0x1 # macro
SQC_CE_EDC_LO__ADDRESS__SHIFT = 0x2 # macro
SQC_CE_EDC_LO__MEM_ID__SHIFT = 0x18 # macro
SQC_CE_EDC_LO__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
SQC_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK = 0x00000002 # macro
SQC_CE_EDC_LO__ADDRESS_MASK = 0x00FFFFFC # macro
SQC_CE_EDC_LO__MEM_ID_MASK = 0xFF000000 # macro
SQC_CE_EDC_HI__ECC__SHIFT = 0x0 # macro
SQC_CE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
SQC_CE_EDC_HI__ERR_INFO__SHIFT = 0x3 # macro
SQC_CE_EDC_HI__CE_CNT__SHIFT = 0x17 # macro
SQC_CE_EDC_HI__POSION__SHIFT = 0x1a # macro
SQC_CE_EDC_HI__ECC_MASK = 0x00000001 # macro
SQC_CE_EDC_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
SQC_CE_EDC_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
SQC_CE_EDC_HI__CE_CNT_MASK = 0x03800000 # macro
SQC_CE_EDC_HI__POSION_MASK = 0x04000000 # macro
SQ_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
SQ_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
SQ_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
SQ_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
SQ_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
SQ_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
SQ_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
SQ_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
SQ_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
SQ_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
SQ_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
SQ_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
SQ_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
SQ_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
SQ_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
SQ_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
SQ_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
SQ_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
SQ_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
SQ_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
SQ_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
SQ_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
SQ_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
SQ_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
SQ_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
SQ_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
SQ_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
SQ_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
SQ_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
SQ_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
SQ_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
SQ_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
SQ_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
SQ_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
SQ_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
SQ_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
SQ_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
SQ_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
SQ_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
SQ_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
SQ_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
SQ_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
SQ_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
SQ_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
LDS_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
LDS_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
LDS_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
LDS_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
LDS_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
LDS_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
LDS_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
LDS_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
LDS_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
LDS_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
LDS_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
LDS_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
LDS_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
LDS_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
LDS_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
LDS_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
LDS_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
LDS_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
LDS_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
LDS_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
LDS_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
LDS_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
LDS_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
LDS_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
LDS_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
LDS_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
LDS_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
LDS_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
LDS_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
LDS_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
LDS_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
LDS_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
LDS_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
LDS_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
LDS_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
LDS_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
LDS_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
LDS_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
LDS_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
LDS_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
LDS_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
LDS_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
LDS_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
LDS_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
SP0_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
SP0_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
SP0_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
SP0_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
SP0_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
SP0_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
SP0_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
SP0_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
SP0_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
SP0_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
SP0_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
SP0_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
SP0_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
SP0_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
SP0_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
SP0_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
SP0_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
SP0_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
SP0_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
SP0_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
SP0_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
SP0_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
SP0_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
SP0_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
SP0_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
SP0_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
SP0_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
SP0_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
SP0_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
SP0_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
SP0_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
SP0_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
SP0_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
SP0_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
SP0_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
SP0_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
SP0_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
SP0_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
SP0_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
SP0_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
SP0_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
SP0_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
SP0_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
SP0_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
SP1_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
SP1_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
SP1_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
SP1_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
SP1_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
SP1_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
SP1_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
SP1_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
SP1_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
SP1_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
SP1_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
SP1_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
SP1_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
SP1_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
SP1_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
SP1_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
SP1_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
SP1_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
SP1_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
SP1_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
SP1_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
SP1_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
SP1_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
SP1_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
SP1_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
SP1_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
SP1_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
SP1_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
SP1_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
SP1_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
SP1_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
SP1_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
SP1_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
SP1_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
SP1_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
SP1_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
SP1_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
SP1_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
SP1_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
SP1_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
SP1_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
SP1_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
SP1_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
SP1_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
SX_DEBUG_BUSY__RESERVED__SHIFT = 0x0 # macro
SX_DEBUG_BUSY__PCCMD_VALID__SHIFT = 0x1b # macro
SX_DEBUG_BUSY__VDATA1_VALID__SHIFT = 0x1c # macro
SX_DEBUG_BUSY__VDATA0_VALID__SHIFT = 0x1d # macro
SX_DEBUG_BUSY__CMD_BUSYORVAL__SHIFT = 0x1e # macro
SX_DEBUG_BUSY__PCDATA_VALID__SHIFT = 0x1f # macro
SX_DEBUG_BUSY__RESERVED_MASK = 0x07FFFFFF # macro
SX_DEBUG_BUSY__PCCMD_VALID_MASK = 0x08000000 # macro
SX_DEBUG_BUSY__VDATA1_VALID_MASK = 0x10000000 # macro
SX_DEBUG_BUSY__VDATA0_VALID_MASK = 0x20000000 # macro
SX_DEBUG_BUSY__CMD_BUSYORVAL_MASK = 0x40000000 # macro
SX_DEBUG_BUSY__PCDATA_VALID_MASK = 0x80000000 # macro
SX_DEBUG_1__RESERVED__SHIFT = 0x0 # macro
SX_DEBUG_1__DISABLE_REP_FGCG__SHIFT = 0xd # macro
SX_DEBUG_1__RESERVED_MASK = 0x00001FFF # macro
SX_DEBUG_1__DISABLE_REP_FGCG_MASK = 0x00002000 # macro
SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT = 0x0 # macro
SPI_PS_MAX_WAVE_ID__MAX_COLLISION_WAVE_ID__SHIFT = 0x10 # macro
SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID_MASK = 0x00000FFF # macro
SPI_PS_MAX_WAVE_ID__MAX_COLLISION_WAVE_ID_MASK = 0x03FF0000 # macro
SPI_START_PHASE__VGPR_START_PHASE__SHIFT = 0x0 # macro
SPI_START_PHASE__SGPR_START_PHASE__SHIFT = 0x2 # macro
SPI_START_PHASE__WAVE_START_PHASE__SHIFT = 0x4 # macro
SPI_START_PHASE__SPI_TD_GAP__SHIFT = 0x6 # macro
SPI_START_PHASE__VGPR_START_PHASE_MASK = 0x00000003 # macro
SPI_START_PHASE__SGPR_START_PHASE_MASK = 0x0000000C # macro
SPI_START_PHASE__WAVE_START_PHASE_MASK = 0x00000030 # macro
SPI_START_PHASE__SPI_TD_GAP_MASK = 0x000003C0 # macro
SPI_GFX_CNTL__RESET_COUNTS__SHIFT = 0x0 # macro
SPI_GFX_CNTL__RESET_COUNTS_MASK = 0x00000001 # macro
SPI_DEBUG_READ__DATA__SHIFT = 0x0 # macro
SPI_DEBUG_READ__DATA_MASK = 0xFFFFFFFF # macro
SPI_DSM_CNTL__SPI_SR_MEM_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
SPI_DSM_CNTL__SPI_SR_MEM_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
SPI_DSM_CNTL__SPI_GDS_EXPREQ_MEM_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
SPI_DSM_CNTL__SPI_GDS_EXPREQ_MEM_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
SPI_DSM_CNTL__SPI_WB_GRANT_30_MEM_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
SPI_DSM_CNTL__SPI_WB_GRANT_30_MEM_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
SPI_DSM_CNTL__RESERVED__SHIFT = 0x9 # macro
SPI_DSM_CNTL__SPI_LIFE_CNT_MEM_DSM_IRRITATOR_DATA__SHIFT = 0xc # macro
SPI_DSM_CNTL__SPI_LIFE_CNT_MEM_ENABLE_SINGLE_WRITE__SHIFT = 0xe # macro
SPI_DSM_CNTL__UNUSED__SHIFT = 0xf # macro
SPI_DSM_CNTL__SPI_SR_MEM_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
SPI_DSM_CNTL__SPI_SR_MEM_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
SPI_DSM_CNTL__SPI_GDS_EXPREQ_MEM_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
SPI_DSM_CNTL__SPI_GDS_EXPREQ_MEM_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
SPI_DSM_CNTL__SPI_WB_GRANT_30_MEM_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
SPI_DSM_CNTL__SPI_WB_GRANT_30_MEM_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
SPI_DSM_CNTL__RESERVED_MASK = 0x00000E00 # macro
SPI_DSM_CNTL__SPI_LIFE_CNT_MEM_DSM_IRRITATOR_DATA_MASK = 0x00003000 # macro
SPI_DSM_CNTL__SPI_LIFE_CNT_MEM_ENABLE_SINGLE_WRITE_MASK = 0x00004000 # macro
SPI_DSM_CNTL__UNUSED_MASK = 0xFFFF8000 # macro
SPI_DSM_CNTL2__SPI_SR_MEM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
SPI_DSM_CNTL2__SPI_SR_MEM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
SPI_DSM_CNTL2__SPI_SR_MEM_INJECT_DELAY__SHIFT = 0x4 # macro
SPI_DSM_CNTL2__SPI_GDS_EXPREQ_MEM_ENABLE_ERROR_INJECT__SHIFT = 0xa # macro
SPI_DSM_CNTL2__SPI_GDS_EXPREQ_MEM_SELECT_INJECT_DELAY__SHIFT = 0xc # macro
SPI_DSM_CNTL2__SPI_WB_GRANT_30_MEM_ENABLE_ERROR_INJECT__SHIFT = 0xd # macro
SPI_DSM_CNTL2__SPI_WB_GRANT_30_MEM_SELECT_INJECT_DELAY__SHIFT = 0xf # macro
SPI_DSM_CNTL2__RESERVED__SHIFT = 0x10 # macro
SPI_DSM_CNTL2__SPI_LIFE_CNT_MEM_ENABLE_ERROR_INJECT__SHIFT = 0x13 # macro
SPI_DSM_CNTL2__SPI_LIFE_CNT_MEM_SELECT_INJECT_DELAY__SHIFT = 0x15 # macro
SPI_DSM_CNTL2__UNUSED__SHIFT = 0x16 # macro
SPI_DSM_CNTL2__SPI_SR_MEM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
SPI_DSM_CNTL2__SPI_SR_MEM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
SPI_DSM_CNTL2__SPI_SR_MEM_INJECT_DELAY_MASK = 0x000003F0 # macro
SPI_DSM_CNTL2__SPI_GDS_EXPREQ_MEM_ENABLE_ERROR_INJECT_MASK = 0x00000C00 # macro
SPI_DSM_CNTL2__SPI_GDS_EXPREQ_MEM_SELECT_INJECT_DELAY_MASK = 0x00001000 # macro
SPI_DSM_CNTL2__SPI_WB_GRANT_30_MEM_ENABLE_ERROR_INJECT_MASK = 0x00006000 # macro
SPI_DSM_CNTL2__SPI_WB_GRANT_30_MEM_SELECT_INJECT_DELAY_MASK = 0x00008000 # macro
SPI_DSM_CNTL2__RESERVED_MASK = 0x00070000 # macro
SPI_DSM_CNTL2__SPI_LIFE_CNT_MEM_ENABLE_ERROR_INJECT_MASK = 0x00180000 # macro
SPI_DSM_CNTL2__SPI_LIFE_CNT_MEM_SELECT_INJECT_DELAY_MASK = 0x00200000 # macro
SPI_DSM_CNTL2__UNUSED_MASK = 0xFFC00000 # macro
SPI_EDC_CNT__SPI_SR_MEM_SEC_COUNT__SHIFT = 0x0 # macro
SPI_EDC_CNT__SPI_SR_MEM_DED_COUNT__SHIFT = 0x2 # macro
SPI_EDC_CNT__SPI_GDS_EXPREQ_SEC_COUNT__SHIFT = 0x4 # macro
SPI_EDC_CNT__SPI_GDS_EXPREQ_DED_COUNT__SHIFT = 0x6 # macro
SPI_EDC_CNT__SPI_WB_GRANT_30_SEC_COUNT__SHIFT = 0x8 # macro
SPI_EDC_CNT__SPI_WB_GRANT_30_DED_COUNT__SHIFT = 0xa # macro
SPI_EDC_CNT__RESERVED__SHIFT = 0xc # macro
SPI_EDC_CNT__SPI_LIFE_CNT_SEC_COUNT__SHIFT = 0x10 # macro
SPI_EDC_CNT__SPI_LIFE_CNT_DED_COUNT__SHIFT = 0x12 # macro
SPI_EDC_CNT__UNUSED__SHIFT = 0x14 # macro
SPI_EDC_CNT__SPI_SR_MEM_SEC_COUNT_MASK = 0x00000003 # macro
SPI_EDC_CNT__SPI_SR_MEM_DED_COUNT_MASK = 0x0000000C # macro
SPI_EDC_CNT__SPI_GDS_EXPREQ_SEC_COUNT_MASK = 0x00000030 # macro
SPI_EDC_CNT__SPI_GDS_EXPREQ_DED_COUNT_MASK = 0x000000C0 # macro
SPI_EDC_CNT__SPI_WB_GRANT_30_SEC_COUNT_MASK = 0x00000300 # macro
SPI_EDC_CNT__SPI_WB_GRANT_30_DED_COUNT_MASK = 0x00000C00 # macro
SPI_EDC_CNT__RESERVED_MASK = 0x0000F000 # macro
SPI_EDC_CNT__SPI_LIFE_CNT_SEC_COUNT_MASK = 0x00030000 # macro
SPI_EDC_CNT__SPI_LIFE_CNT_DED_COUNT_MASK = 0x000C0000 # macro
SPI_EDC_CNT__UNUSED_MASK = 0xFFF00000 # macro
SPI_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
SPI_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
SPI_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
SPI_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
SPI_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
SPI_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
SPI_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
SPI_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
SPI_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
SPI_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
SPI_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
SPI_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
SPI_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
SPI_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
SPI_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
SPI_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
SPI_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
SPI_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
SPI_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
SPI_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
SPI_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
SPI_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
SPI_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
SPI_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
SPI_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
SPI_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
SPI_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
SPI_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
SPI_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
SPI_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
SPI_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
SPI_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
SPI_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
SPI_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
SPI_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
SPI_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
SPI_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
SPI_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
SPI_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
SPI_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
SPI_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
SPI_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
SPI_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
SPI_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
SPI_DEBUG_BUSY__HS_BUSY__SHIFT = 0x0 # macro
SPI_DEBUG_BUSY__GS_BUSY__SHIFT = 0x1 # macro
SPI_DEBUG_BUSY__VS_BUSY__SHIFT = 0x2 # macro
SPI_DEBUG_BUSY__PS0_BUSY__SHIFT = 0x3 # macro
SPI_DEBUG_BUSY__PS1_BUSY__SHIFT = 0x4 # macro
SPI_DEBUG_BUSY__CSG_BUSY__SHIFT = 0x5 # macro
SPI_DEBUG_BUSY__CS0_BUSY__SHIFT = 0x6 # macro
SPI_DEBUG_BUSY__CS1_BUSY__SHIFT = 0x7 # macro
SPI_DEBUG_BUSY__CS2_BUSY__SHIFT = 0x8 # macro
SPI_DEBUG_BUSY__CS3_BUSY__SHIFT = 0x9 # macro
SPI_DEBUG_BUSY__CS4_BUSY__SHIFT = 0xa # macro
SPI_DEBUG_BUSY__CS5_BUSY__SHIFT = 0xb # macro
SPI_DEBUG_BUSY__CS6_BUSY__SHIFT = 0xc # macro
SPI_DEBUG_BUSY__CS7_BUSY__SHIFT = 0xd # macro
SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY__SHIFT = 0xe # macro
SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY__SHIFT = 0xf # macro
SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY__SHIFT = 0x10 # macro
SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY__SHIFT = 0x11 # macro
SPI_DEBUG_BUSY__PC_DEALLOC_BUSY__SHIFT = 0x12 # macro
SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY__SHIFT = 0x13 # macro
SPI_DEBUG_BUSY__GRBM_BUSY__SHIFT = 0x14 # macro
SPI_DEBUG_BUSY__SPIS_BUSY__SHIFT = 0x15 # macro
SPI_DEBUG_BUSY__HS_BUSY_MASK = 0x00000001 # macro
SPI_DEBUG_BUSY__GS_BUSY_MASK = 0x00000002 # macro
SPI_DEBUG_BUSY__VS_BUSY_MASK = 0x00000004 # macro
SPI_DEBUG_BUSY__PS0_BUSY_MASK = 0x00000008 # macro
SPI_DEBUG_BUSY__PS1_BUSY_MASK = 0x00000010 # macro
SPI_DEBUG_BUSY__CSG_BUSY_MASK = 0x00000020 # macro
SPI_DEBUG_BUSY__CS0_BUSY_MASK = 0x00000040 # macro
SPI_DEBUG_BUSY__CS1_BUSY_MASK = 0x00000080 # macro
SPI_DEBUG_BUSY__CS2_BUSY_MASK = 0x00000100 # macro
SPI_DEBUG_BUSY__CS3_BUSY_MASK = 0x00000200 # macro
SPI_DEBUG_BUSY__CS4_BUSY_MASK = 0x00000400 # macro
SPI_DEBUG_BUSY__CS5_BUSY_MASK = 0x00000800 # macro
SPI_DEBUG_BUSY__CS6_BUSY_MASK = 0x00001000 # macro
SPI_DEBUG_BUSY__CS7_BUSY_MASK = 0x00002000 # macro
SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY_MASK = 0x00004000 # macro
SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY_MASK = 0x00008000 # macro
SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY_MASK = 0x00010000 # macro
SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY_MASK = 0x00020000 # macro
SPI_DEBUG_BUSY__PC_DEALLOC_BUSY_MASK = 0x00040000 # macro
SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY_MASK = 0x00080000 # macro
SPI_DEBUG_BUSY__GRBM_BUSY_MASK = 0x00100000 # macro
SPI_DEBUG_BUSY__SPIS_BUSY_MASK = 0x00200000 # macro
SPI_CONFIG_PS_CU_EN__ENABLE__SHIFT = 0x0 # macro
SPI_CONFIG_PS_CU_EN__PKR0_CU_EN__SHIFT = 0x1 # macro
SPI_CONFIG_PS_CU_EN__PKR1_CU_EN__SHIFT = 0x10 # macro
SPI_CONFIG_PS_CU_EN__ENABLE_MASK = 0x00000001 # macro
SPI_CONFIG_PS_CU_EN__PKR0_CU_EN_MASK = 0x0000FFFE # macro
SPI_CONFIG_PS_CU_EN__PKR1_CU_EN_MASK = 0xFFFF0000 # macro
SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_CNTL__EN__SHIFT = 0x4 # macro
SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD_MASK = 0x0000000F # macro
SPI_WF_LIFETIME_CNTL__EN_MASK = 0x00000010 # macro
SPI_WF_LIFETIME_LIMIT_0__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_LIMIT_0__EN_WARN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_LIMIT_0__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_LIMIT_0__EN_WARN_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_LIMIT_1__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_LIMIT_1__EN_WARN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_LIMIT_1__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_LIMIT_1__EN_WARN_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_LIMIT_2__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_LIMIT_2__EN_WARN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_LIMIT_2__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_LIMIT_2__EN_WARN_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_LIMIT_3__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_LIMIT_3__EN_WARN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_LIMIT_3__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_LIMIT_3__EN_WARN_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_LIMIT_4__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_LIMIT_4__EN_WARN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_LIMIT_4__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_LIMIT_4__EN_WARN_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_LIMIT_5__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_LIMIT_5__EN_WARN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_LIMIT_5__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_LIMIT_5__EN_WARN_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_LIMIT_6__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_LIMIT_6__EN_WARN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_LIMIT_6__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_LIMIT_6__EN_WARN_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_LIMIT_7__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_LIMIT_7__EN_WARN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_LIMIT_7__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_LIMIT_7__EN_WARN_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_LIMIT_8__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_LIMIT_8__EN_WARN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_LIMIT_8__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_LIMIT_8__EN_WARN_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_LIMIT_9__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_LIMIT_9__EN_WARN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_LIMIT_9__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_LIMIT_9__EN_WARN_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_0__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_0__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_0__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_0__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_1__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_1__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_1__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_1__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_2__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_2__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_2__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_2__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_3__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_3__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_3__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_3__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_4__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_4__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_4__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_4__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_5__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_5__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_5__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_5__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_6__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_6__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_6__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_6__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_7__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_7__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_7__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_7__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_8__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_8__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_8__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_8__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_9__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_9__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_9__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_9__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_10__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_10__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_10__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_10__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_11__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_11__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_11__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_11__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_12__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_12__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_12__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_12__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_13__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_13__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_13__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_13__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_14__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_14__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_14__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_14__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_15__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_15__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_15__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_15__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_16__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_16__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_16__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_16__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_17__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_17__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_17__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_17__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_18__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_18__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_18__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_18__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_19__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_19__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_19__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_19__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_STATUS_20__MAX_CNT__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_STATUS_20__INT_SENT__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_STATUS_20__MAX_CNT_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_STATUS_20__INT_SENT_MASK = 0x80000000 # macro
SPI_WF_LIFETIME_DEBUG__START_VALUE__SHIFT = 0x0 # macro
SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN__SHIFT = 0x1f # macro
SPI_WF_LIFETIME_DEBUG__START_VALUE_MASK = 0x7FFFFFFF # macro
SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN_MASK = 0x80000000 # macro
SPI_LB_CTR_CTRL__LOAD__SHIFT = 0x0 # macro
SPI_LB_CTR_CTRL__WAVES_SELECT__SHIFT = 0x1 # macro
SPI_LB_CTR_CTRL__CLEAR_ON_READ__SHIFT = 0x3 # macro
SPI_LB_CTR_CTRL__RESET_COUNTS__SHIFT = 0x4 # macro
SPI_LB_CTR_CTRL__LOAD_MASK = 0x00000001 # macro
SPI_LB_CTR_CTRL__WAVES_SELECT_MASK = 0x00000006 # macro
SPI_LB_CTR_CTRL__CLEAR_ON_READ_MASK = 0x00000008 # macro
SPI_LB_CTR_CTRL__RESET_COUNTS_MASK = 0x00000010 # macro
SPI_LB_CU_MASK__CU_MASK__SHIFT = 0x0 # macro
SPI_LB_CU_MASK__CU_MASK_MASK = 0xFFFF # macro
SPI_LB_DATA_REG__CNT_DATA__SHIFT = 0x0 # macro
SPI_LB_DATA_REG__CNT_DATA_MASK = 0xFFFFFFFF # macro
SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK__SHIFT = 0x0 # macro
SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK_MASK = 0xFFFF # macro
SPI_GDS_CREDITS__DS_DATA_CREDITS__SHIFT = 0x0 # macro
SPI_GDS_CREDITS__DS_CMD_CREDITS__SHIFT = 0x8 # macro
SPI_GDS_CREDITS__UNUSED__SHIFT = 0x10 # macro
SPI_GDS_CREDITS__DS_DATA_CREDITS_MASK = 0x000000FF # macro
SPI_GDS_CREDITS__DS_CMD_CREDITS_MASK = 0x0000FF00 # macro
SPI_GDS_CREDITS__UNUSED_MASK = 0xFFFF0000 # macro
SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE__SHIFT = 0x0 # macro
SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE__SHIFT = 0x10 # macro
SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE_MASK = 0x0000FFFF # macro
SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE_MASK = 0xFFFF0000 # macro
SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE__SHIFT = 0x0 # macro
SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE__SHIFT = 0x10 # macro
SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE_MASK = 0x0000FFFF # macro
SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE_MASK = 0xFFFF0000 # macro
SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE__SHIFT = 0x0 # macro
SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE_MASK = 0xFFFFFFFF # macro
SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT__SHIFT = 0x0 # macro
SPI_CSQ_WF_ACTIVE_COUNT_0__EVENTS__SHIFT = 0x10 # macro
SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT_MASK = 0x000001FF # macro
SPI_CSQ_WF_ACTIVE_COUNT_0__EVENTS_MASK = 0x01FF0000 # macro
SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT__SHIFT = 0x0 # macro
SPI_CSQ_WF_ACTIVE_COUNT_1__EVENTS__SHIFT = 0x10 # macro
SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT_MASK = 0x000001FF # macro
SPI_CSQ_WF_ACTIVE_COUNT_1__EVENTS_MASK = 0x01FF0000 # macro
SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT__SHIFT = 0x0 # macro
SPI_CSQ_WF_ACTIVE_COUNT_2__EVENTS__SHIFT = 0x10 # macro
SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT_MASK = 0x000001FF # macro
SPI_CSQ_WF_ACTIVE_COUNT_2__EVENTS_MASK = 0x01FF0000 # macro
SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT__SHIFT = 0x0 # macro
SPI_CSQ_WF_ACTIVE_COUNT_3__EVENTS__SHIFT = 0x10 # macro
SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT_MASK = 0x000001FF # macro
SPI_CSQ_WF_ACTIVE_COUNT_3__EVENTS_MASK = 0x01FF0000 # macro
SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT__SHIFT = 0x0 # macro
SPI_CSQ_WF_ACTIVE_COUNT_4__EVENTS__SHIFT = 0x10 # macro
SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT_MASK = 0x000001FF # macro
SPI_CSQ_WF_ACTIVE_COUNT_4__EVENTS_MASK = 0x01FF0000 # macro
SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT__SHIFT = 0x0 # macro
SPI_CSQ_WF_ACTIVE_COUNT_5__EVENTS__SHIFT = 0x10 # macro
SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT_MASK = 0x000001FF # macro
SPI_CSQ_WF_ACTIVE_COUNT_5__EVENTS_MASK = 0x01FF0000 # macro
SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT__SHIFT = 0x0 # macro
SPI_CSQ_WF_ACTIVE_COUNT_6__EVENTS__SHIFT = 0x10 # macro
SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT_MASK = 0x000001FF # macro
SPI_CSQ_WF_ACTIVE_COUNT_6__EVENTS_MASK = 0x01FF0000 # macro
SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT__SHIFT = 0x0 # macro
SPI_CSQ_WF_ACTIVE_COUNT_7__EVENTS__SHIFT = 0x10 # macro
SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT_MASK = 0x000001FF # macro
SPI_CSQ_WF_ACTIVE_COUNT_7__EVENTS_MASK = 0x01FF0000 # macro
SPI_LB_DATA_WAVES__COUNT0__SHIFT = 0x0 # macro
SPI_LB_DATA_WAVES__COUNT1__SHIFT = 0x10 # macro
SPI_LB_DATA_WAVES__COUNT0_MASK = 0x0000FFFF # macro
SPI_LB_DATA_WAVES__COUNT1_MASK = 0xFFFF0000 # macro
SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_HS__SHIFT = 0x0 # macro
SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_GS__SHIFT = 0x10 # macro
SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_HS_MASK = 0x0000FFFF # macro
SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_GS_MASK = 0xFFFF0000 # macro
SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_VS__SHIFT = 0x0 # macro
SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_PS__SHIFT = 0x10 # macro
SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_VS_MASK = 0x0000FFFF # macro
SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_PS_MASK = 0xFFFF0000 # macro
SPI_LB_DATA_PERCU_WAVE_CS__ACTIVE__SHIFT = 0x0 # macro
SPI_LB_DATA_PERCU_WAVE_CS__ACTIVE_MASK = 0xFFFF # macro
SPIS_DEBUG_READ__DATA__SHIFT = 0x0 # macro
SPIS_DEBUG_READ__DATA_MASK = 0xFFFFFFFF # macro
BCI_DEBUG_READ__DATA__SHIFT = 0x0 # macro
BCI_DEBUG_READ__DATA_MASK = 0xFFFFFF # macro
SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE__SHIFT = 0x0 # macro
SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE__SHIFT = 0x0 # macro
SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK = 0xFF # macro
SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE__SHIFT = 0x0 # macro
SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE__SHIFT = 0x0 # macro
SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK = 0xFF # macro
SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN__SHIFT = 0x0 # macro
SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN__SHIFT = 0x6 # macro
SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK = 0x003F # macro
SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK = 0x03C0 # macro
SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE__SHIFT = 0x0 # macro
SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE__SHIFT = 0x0 # macro
SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK = 0xFF # macro
SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE__SHIFT = 0x0 # macro
SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE__SHIFT = 0x0 # macro
SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK = 0xFF # macro
SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN__SHIFT = 0x0 # macro
SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN__SHIFT = 0x6 # macro
SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK = 0x003F # macro
SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK = 0x03C0 # macro
TD_CNTL__SYNC_PHASE_SH__SHIFT = 0x0 # macro
TD_CNTL__TD_IN_CAC_CHICKENBITS__SHIFT = 0x2 # macro
TD_CNTL__TD_OUT_CAC_CHICKENBITS__SHIFT = 0x6 # macro
TD_CNTL__EXTEND_LDS_STALL__SHIFT = 0x9 # macro
TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT = 0xb # macro
TD_CNTL__DISABLE_POWER_THROTTLE__SHIFT = 0x14 # macro
TD_CNTL__ENABLE_ROUND_TO_ZERO__SHIFT = 0x15 # macro
TD_CNTL__DISABLE_2BIT_SIGNED_FORMAT__SHIFT = 0x17 # macro
TD_CNTL__SRAM_FGCG_TD_KCLARR_LG__SHIFT = 0x1b # macro
TD_CNTL__RFGCG_CHICKEN__SHIFT = 0x1c # macro
TD_CNTL__SYNC_PHASE_SH_MASK = 0x00000003 # macro
TD_CNTL__TD_IN_CAC_CHICKENBITS_MASK = 0x0000000C # macro
TD_CNTL__TD_OUT_CAC_CHICKENBITS_MASK = 0x000000C0 # macro
TD_CNTL__EXTEND_LDS_STALL_MASK = 0x00000600 # macro
TD_CNTL__LDS_STALL_PHASE_ADJUST_MASK = 0x00001800 # macro
TD_CNTL__DISABLE_POWER_THROTTLE_MASK = 0x00100000 # macro
TD_CNTL__ENABLE_ROUND_TO_ZERO_MASK = 0x00200000 # macro
TD_CNTL__DISABLE_2BIT_SIGNED_FORMAT_MASK = 0x00800000 # macro
TD_CNTL__SRAM_FGCG_TD_KCLARR_LG_MASK = 0x08000000 # macro
TD_CNTL__RFGCG_CHICKEN_MASK = 0x70000000 # macro
TD_STATUS__BUSY__SHIFT = 0x1f # macro
TD_STATUS__BUSY_MASK = 0x80000000 # macro
TD_POWER_CNTL__MGCG_OUTPUTSTAGE__SHIFT = 0x1 # macro
TD_POWER_CNTL__MID0_THREAD_DATA__SHIFT = 0x2 # macro
TD_POWER_CNTL__MID2_ACCUM_DATA__SHIFT = 0x3 # macro
TD_POWER_CNTL__MGCG_OUTPUTSTAGE_MASK = 0x00000002 # macro
TD_POWER_CNTL__MID0_THREAD_DATA_MASK = 0x00000004 # macro
TD_POWER_CNTL__MID2_ACCUM_DATA_MASK = 0x00000008 # macro
TD_UE_EDC_LO__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TD_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT = 0x1 # macro
TD_UE_EDC_LO__ADDRESS__SHIFT = 0x2 # macro
TD_UE_EDC_LO__MEM_ID__SHIFT = 0x18 # macro
TD_UE_EDC_LO__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TD_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK = 0x00000002 # macro
TD_UE_EDC_LO__ADDRESS_MASK = 0x00FFFFFC # macro
TD_UE_EDC_LO__MEM_ID_MASK = 0xFF000000 # macro
TD_UE_EDC_HI__ECC__SHIFT = 0x0 # macro
TD_UE_EDC_HI__PARITY__SHIFT = 0x1 # macro
TD_UE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TD_UE_EDC_HI__ERR_INFO__SHIFT = 0x3 # macro
TD_UE_EDC_HI__UE_CNT__SHIFT = 0x17 # macro
TD_UE_EDC_HI__FED_CNT__SHIFT = 0x1a # macro
TD_UE_EDC_HI__ECC_MASK = 0x00000001 # macro
TD_UE_EDC_HI__PARITY_MASK = 0x00000002 # macro
TD_UE_EDC_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TD_UE_EDC_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
TD_UE_EDC_HI__UE_CNT_MASK = 0x03800000 # macro
TD_UE_EDC_HI__FED_CNT_MASK = 0x1C000000 # macro
TD_CE_EDC_LO__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TD_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT = 0x1 # macro
TD_CE_EDC_LO__ADDRESS__SHIFT = 0x2 # macro
TD_CE_EDC_LO__MEM_ID__SHIFT = 0x18 # macro
TD_CE_EDC_LO__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TD_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK = 0x00000002 # macro
TD_CE_EDC_LO__ADDRESS_MASK = 0x00FFFFFC # macro
TD_CE_EDC_LO__MEM_ID_MASK = 0xFF000000 # macro
TD_CE_EDC_HI__ECC__SHIFT = 0x0 # macro
TD_CE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TD_CE_EDC_HI__ERR_INFO__SHIFT = 0x3 # macro
TD_CE_EDC_HI__CE_CNT__SHIFT = 0x17 # macro
TD_CE_EDC_HI__POISON__SHIFT = 0x1a # macro
TD_CE_EDC_HI__ECC_MASK = 0x00000001 # macro
TD_CE_EDC_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TD_CE_EDC_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
TD_CE_EDC_HI__CE_CNT_MASK = 0x03800000 # macro
TD_CE_EDC_HI__POISON_MASK = 0x04000000 # macro
TD_DSM_CNTL__TD_SS_FIFO_LO_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
TD_DSM_CNTL__TD_SS_FIFO_LO_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
TD_DSM_CNTL__TD_SS_FIFO_HI_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
TD_DSM_CNTL__TD_SS_FIFO_HI_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
TD_DSM_CNTL__TD_CS_FIFO_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
TD_DSM_CNTL__TD_CS_FIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
TD_DSM_CNTL__TD_SS_FIFO_LO_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
TD_DSM_CNTL__TD_SS_FIFO_LO_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
TD_DSM_CNTL__TD_SS_FIFO_HI_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
TD_DSM_CNTL__TD_SS_FIFO_HI_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
TD_DSM_CNTL__TD_CS_FIFO_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
TD_DSM_CNTL__TD_CS_FIFO_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
TD_DSM_CNTL2__TD_SS_FIFO_LO_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
TD_DSM_CNTL2__TD_SS_FIFO_LO_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
TD_DSM_CNTL2__TD_SS_FIFO_HI_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
TD_DSM_CNTL2__TD_SS_FIFO_HI_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
TD_DSM_CNTL2__TD_CS_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
TD_DSM_CNTL2__TD_CS_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
TD_DSM_CNTL2__TD_INJECT_DELAY__SHIFT = 0x1a # macro
TD_DSM_CNTL2__TD_SS_FIFO_LO_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
TD_DSM_CNTL2__TD_SS_FIFO_LO_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
TD_DSM_CNTL2__TD_SS_FIFO_HI_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
TD_DSM_CNTL2__TD_SS_FIFO_HI_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
TD_DSM_CNTL2__TD_CS_FIFO_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
TD_DSM_CNTL2__TD_CS_FIFO_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
TD_DSM_CNTL2__TD_INJECT_DELAY_MASK = 0xFC000000 # macro
TD_SCRATCH__SCRATCH__SHIFT = 0x0 # macro
TD_SCRATCH__SCRATCH_MASK = 0xFFFFFFFF # macro
TA_POWER_CNTL__INPUT_CLK_EN_MODE__SHIFT = 0x0 # macro
TA_POWER_CNTL__LOD_CLK_EN_MODE__SHIFT = 0x1 # macro
TA_POWER_CNTL__WDP_CLK_EN_MODE__SHIFT = 0x2 # macro
TA_POWER_CNTL__INPUT_CLK_EN_MODE_MASK = 0x00000001 # macro
TA_POWER_CNTL__LOD_CLK_EN_MODE_MASK = 0x00000002 # macro
TA_POWER_CNTL__WDP_CLK_EN_MODE_MASK = 0x00000004 # macro
TA_CNTL__FX_XNACK_CREDIT__SHIFT = 0x0 # macro
TA_CNTL__SQ_XNACK_CREDIT__SHIFT = 0x9 # macro
TA_CNTL__TC_DATA_CREDIT__SHIFT = 0xd # macro
TA_CNTL__ALIGNER_CREDIT__SHIFT = 0x10 # macro
TA_CNTL__TD_FIFO_CREDIT__SHIFT = 0x16 # macro
TA_CNTL__FX_XNACK_CREDIT_MASK = 0x0000007F # macro
TA_CNTL__SQ_XNACK_CREDIT_MASK = 0x00001E00 # macro
TA_CNTL__TC_DATA_CREDIT_MASK = 0x0000E000 # macro
TA_CNTL__ALIGNER_CREDIT_MASK = 0x001F0000 # macro
TA_CNTL__TD_FIFO_CREDIT_MASK = 0xFFC00000 # macro
TA_CNTL_AUX__SCOAL_DSWIZZLE_N__SHIFT = 0x0 # macro
TA_CNTL_AUX__RESERVED__SHIFT = 0x1 # macro
TA_CNTL_AUX__TFAULT_EN_OVERRIDE__SHIFT = 0x5 # macro
TA_CNTL_AUX__DISABLE_GATHER4_BC_SWIZZLE__SHIFT = 0x7 # macro
TA_CNTL_AUX__DETERMINISM_RESERVED_DISABLE__SHIFT = 0x14 # macro
TA_CNTL_AUX__DETERMINISM_OPCODE_STRICT_DISABLE__SHIFT = 0x15 # macro
TA_CNTL_AUX__DETERMINISM_MISC_DISABLE__SHIFT = 0x16 # macro
TA_CNTL_AUX__DETERMINISM_SAMPLE_C_DFMT_DISABLE__SHIFT = 0x17 # macro
TA_CNTL_AUX__DETERMINISM_SAMPLER_MSAA_DISABLE__SHIFT = 0x18 # macro
TA_CNTL_AUX__DETERMINISM_WRITEOP_READFMT_DISABLE__SHIFT = 0x19 # macro
TA_CNTL_AUX__DETERMINISM_DFMT_NFMT_DISABLE__SHIFT = 0x1a # macro
TA_CNTL_AUX__SCOAL_DSWIZZLE_N_MASK = 0x00000001 # macro
TA_CNTL_AUX__RESERVED_MASK = 0x0000000E # macro
TA_CNTL_AUX__TFAULT_EN_OVERRIDE_MASK = 0x00000020 # macro
TA_CNTL_AUX__DISABLE_GATHER4_BC_SWIZZLE_MASK = 0x00000080 # macro
TA_CNTL_AUX__DETERMINISM_RESERVED_DISABLE_MASK = 0x00100000 # macro
TA_CNTL_AUX__DETERMINISM_OPCODE_STRICT_DISABLE_MASK = 0x00200000 # macro
TA_CNTL_AUX__DETERMINISM_MISC_DISABLE_MASK = 0x00400000 # macro
TA_CNTL_AUX__DETERMINISM_SAMPLE_C_DFMT_DISABLE_MASK = 0x00800000 # macro
TA_CNTL_AUX__DETERMINISM_SAMPLER_MSAA_DISABLE_MASK = 0x01000000 # macro
TA_CNTL_AUX__DETERMINISM_WRITEOP_READFMT_DISABLE_MASK = 0x02000000 # macro
TA_CNTL_AUX__DETERMINISM_DFMT_NFMT_DISABLE_MASK = 0x04000000 # macro
TA_FEATURE_CNTL__ATOMIC_COALESCING_EN__SHIFT = 0x4 # macro
TA_FEATURE_CNTL__TA_ACFIFO_CHICKEN__SHIFT = 0xb # macro
TA_FEATURE_CNTL__TA_CAC_CHICKEN__SHIFT = 0xc # macro
TA_FEATURE_CNTL__AFIFO_SPLIT_CHICKEN__SHIFT = 0xd # macro
TA_FEATURE_CNTL__TA_DXFIFO_CHICKEN__SHIFT = 0xe # macro
TA_FEATURE_CNTL__ATOMIC_COALESCING_EN_MASK = 0x00000030 # macro
TA_FEATURE_CNTL__TA_ACFIFO_CHICKEN_MASK = 0x00000800 # macro
TA_FEATURE_CNTL__TA_CAC_CHICKEN_MASK = 0x00001000 # macro
TA_FEATURE_CNTL__AFIFO_SPLIT_CHICKEN_MASK = 0x00002000 # macro
TA_FEATURE_CNTL__TA_DXFIFO_CHICKEN_MASK = 0x00004000 # macro
TA_STATUS__FG_PFIFO_EMPTYB__SHIFT = 0xc # macro
TA_STATUS__FL_PFIFO_EMPTYB__SHIFT = 0x10 # macro
TA_STATUS__FA_PFIFO_EMPTYB__SHIFT = 0x14 # macro
TA_STATUS__IN_BUSY__SHIFT = 0x18 # macro
TA_STATUS__FG_BUSY__SHIFT = 0x19 # macro
TA_STATUS__TA_BUSY__SHIFT = 0x1c # macro
TA_STATUS__FA_BUSY__SHIFT = 0x1d # macro
TA_STATUS__AL_BUSY__SHIFT = 0x1e # macro
TA_STATUS__BUSY__SHIFT = 0x1f # macro
TA_STATUS__FG_PFIFO_EMPTYB_MASK = 0x00001000 # macro
TA_STATUS__FL_PFIFO_EMPTYB_MASK = 0x00010000 # macro
TA_STATUS__FA_PFIFO_EMPTYB_MASK = 0x00100000 # macro
TA_STATUS__IN_BUSY_MASK = 0x01000000 # macro
TA_STATUS__FG_BUSY_MASK = 0x02000000 # macro
TA_STATUS__TA_BUSY_MASK = 0x10000000 # macro
TA_STATUS__FA_BUSY_MASK = 0x20000000 # macro
TA_STATUS__AL_BUSY_MASK = 0x40000000 # macro
TA_STATUS__BUSY_MASK = 0x80000000 # macro
TA_SCRATCH__SCRATCH__SHIFT = 0x0 # macro
TA_SCRATCH__SCRATCH_MASK = 0xFFFFFFFF # macro
TA_DSM_CNTL__TA_FS_DFIFO_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
TA_DSM_CNTL__TA_FS_DFIFO_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
TA_DSM_CNTL__TA_FX_LFIFO_DSM_IRRITATOR_DATA__SHIFT = 0x9 # macro
TA_DSM_CNTL__TA_FX_LFIFO_ENABLE_SINGLE_WRITE__SHIFT = 0xb # macro
TA_DSM_CNTL__TA_FS_CFIFO_DSM_IRRITATOR_DATA__SHIFT = 0xc # macro
TA_DSM_CNTL__TA_FS_CFIFO_ENABLE_SINGLE_WRITE__SHIFT = 0xe # macro
TA_DSM_CNTL__TA_FS_AFIFO_LO_DSM_IRRITATOR_DATA__SHIFT = 0xf # macro
TA_DSM_CNTL__TA_FS_AFIFO_LO_ENABLE_SINGLE_WRITE__SHIFT = 0x11 # macro
TA_DSM_CNTL__TA_FS_AFIFO_HI_DSM_IRRITATOR_DATA__SHIFT = 0x12 # macro
TA_DSM_CNTL__TA_FS_AFIFO_HI_ENABLE_SINGLE_WRITE__SHIFT = 0x14 # macro
TA_DSM_CNTL__TA_FS_DFIFO_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
TA_DSM_CNTL__TA_FS_DFIFO_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
TA_DSM_CNTL__TA_FX_LFIFO_DSM_IRRITATOR_DATA_MASK = 0x00000600 # macro
TA_DSM_CNTL__TA_FX_LFIFO_ENABLE_SINGLE_WRITE_MASK = 0x00000800 # macro
TA_DSM_CNTL__TA_FS_CFIFO_DSM_IRRITATOR_DATA_MASK = 0x00003000 # macro
TA_DSM_CNTL__TA_FS_CFIFO_ENABLE_SINGLE_WRITE_MASK = 0x00004000 # macro
TA_DSM_CNTL__TA_FS_AFIFO_LO_DSM_IRRITATOR_DATA_MASK = 0x00018000 # macro
TA_DSM_CNTL__TA_FS_AFIFO_LO_ENABLE_SINGLE_WRITE_MASK = 0x00020000 # macro
TA_DSM_CNTL__TA_FS_AFIFO_HI_DSM_IRRITATOR_DATA_MASK = 0x000C0000 # macro
TA_DSM_CNTL__TA_FS_AFIFO_HI_ENABLE_SINGLE_WRITE_MASK = 0x00100000 # macro
TA_DSM_CNTL2__TA_FS_DFIFO_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
TA_DSM_CNTL2__TA_FS_DFIFO_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
TA_DSM_CNTL2__TA_FX_LFIFO_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
TA_DSM_CNTL2__TA_FX_LFIFO_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
TA_DSM_CNTL2__TA_FS_CFIFO_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
TA_DSM_CNTL2__TA_FS_CFIFO_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
TA_DSM_CNTL2__TA_FS_AFIFO_LO_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
TA_DSM_CNTL2__TA_FS_AFIFO_LO_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
TA_DSM_CNTL2__TA_FS_AFIFO_HI_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
TA_DSM_CNTL2__TA_FS_AFIFO_HI_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
TA_DSM_CNTL2__TA_INJECT_DELAY__SHIFT = 0x1a # macro
TA_DSM_CNTL2__TA_FS_DFIFO_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
TA_DSM_CNTL2__TA_FS_DFIFO_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
TA_DSM_CNTL2__TA_FX_LFIFO_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
TA_DSM_CNTL2__TA_FX_LFIFO_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
TA_DSM_CNTL2__TA_FS_CFIFO_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
TA_DSM_CNTL2__TA_FS_CFIFO_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
TA_DSM_CNTL2__TA_FS_AFIFO_LO_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
TA_DSM_CNTL2__TA_FS_AFIFO_LO_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
TA_DSM_CNTL2__TA_FS_AFIFO_HI_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
TA_DSM_CNTL2__TA_FS_AFIFO_HI_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
TA_DSM_CNTL2__TA_INJECT_DELAY_MASK = 0xFC000000 # macro
TA_UE_EDC_LO__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TA_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT = 0x1 # macro
TA_UE_EDC_LO__ADDRESS__SHIFT = 0x2 # macro
TA_UE_EDC_LO__MEM_ID__SHIFT = 0x18 # macro
TA_UE_EDC_LO__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TA_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK = 0x00000002 # macro
TA_UE_EDC_LO__ADDRESS_MASK = 0x00FFFFFC # macro
TA_UE_EDC_LO__MEM_ID_MASK = 0xFF000000 # macro
TA_UE_EDC_HI__ECC__SHIFT = 0x0 # macro
TA_UE_EDC_HI__PARITY__SHIFT = 0x1 # macro
TA_UE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TA_UE_EDC_HI__ERR_INFO__SHIFT = 0x3 # macro
TA_UE_EDC_HI__UE_CNT__SHIFT = 0x17 # macro
TA_UE_EDC_HI__FED_CNT__SHIFT = 0x1a # macro
TA_UE_EDC_HI__ECC_MASK = 0x00000001 # macro
TA_UE_EDC_HI__PARITY_MASK = 0x00000002 # macro
TA_UE_EDC_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TA_UE_EDC_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
TA_UE_EDC_HI__UE_CNT_MASK = 0x03800000 # macro
TA_UE_EDC_HI__FED_CNT_MASK = 0x1C000000 # macro
TA_CE_EDC_LO__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TA_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT = 0x1 # macro
TA_CE_EDC_LO__ADDRESS__SHIFT = 0x2 # macro
TA_CE_EDC_LO__MEM_ID__SHIFT = 0x18 # macro
TA_CE_EDC_LO__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TA_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK = 0x00000002 # macro
TA_CE_EDC_LO__ADDRESS_MASK = 0x00FFFFFC # macro
TA_CE_EDC_LO__MEM_ID_MASK = 0xFF000000 # macro
TA_CE_EDC_HI__ECC__SHIFT = 0x0 # macro
TA_CE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TA_CE_EDC_HI__ERR_INFO__SHIFT = 0x3 # macro
TA_CE_EDC_HI__CE_CNT__SHIFT = 0x17 # macro
TA_CE_EDC_HI__POISON__SHIFT = 0x1a # macro
TA_CE_EDC_HI__ECC_MASK = 0x00000001 # macro
TA_CE_EDC_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TA_CE_EDC_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
TA_CE_EDC_HI__CE_CNT_MASK = 0x03800000 # macro
TA_CE_EDC_HI__POISON_MASK = 0x04000000 # macro
GDS_CONFIG__WRITE_DIS__SHIFT = 0x0 # macro
GDS_CONFIG__SH0_GPR_PHASE_SEL__SHIFT = 0x1 # macro
GDS_CONFIG__SH1_GPR_PHASE_SEL__SHIFT = 0x3 # macro
GDS_CONFIG__SH2_GPR_PHASE_SEL__SHIFT = 0x5 # macro
GDS_CONFIG__SH3_GPR_PHASE_SEL__SHIFT = 0x7 # macro
GDS_CONFIG__SH4_GPR_PHASE_SEL__SHIFT = 0x9 # macro
GDS_CONFIG__SH5_GPR_PHASE_SEL__SHIFT = 0xb # macro
GDS_CONFIG__SH6_GPR_PHASE_SEL__SHIFT = 0xd # macro
GDS_CONFIG__SH7_GPR_PHASE_SEL__SHIFT = 0xf # macro
GDS_CONFIG__WRITE_DIS_MASK = 0x00000001 # macro
GDS_CONFIG__SH0_GPR_PHASE_SEL_MASK = 0x00000006 # macro
GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK = 0x00000018 # macro
GDS_CONFIG__SH2_GPR_PHASE_SEL_MASK = 0x00000060 # macro
GDS_CONFIG__SH3_GPR_PHASE_SEL_MASK = 0x00000180 # macro
GDS_CONFIG__SH4_GPR_PHASE_SEL_MASK = 0x00000600 # macro
GDS_CONFIG__SH5_GPR_PHASE_SEL_MASK = 0x00001800 # macro
GDS_CONFIG__SH6_GPR_PHASE_SEL_MASK = 0x00006000 # macro
GDS_CONFIG__SH7_GPR_PHASE_SEL_MASK = 0x00018000 # macro
GDS_CNTL_STATUS__GDS_BUSY__SHIFT = 0x0 # macro
GDS_CNTL_STATUS__GRBM_WBUF_BUSY__SHIFT = 0x1 # macro
GDS_CNTL_STATUS__ORD_APP_BUSY__SHIFT = 0x2 # macro
GDS_CNTL_STATUS__DS_BANK_CONFLICT__SHIFT = 0x3 # macro
GDS_CNTL_STATUS__DS_ADDR_CONFLICT__SHIFT = 0x4 # macro
GDS_CNTL_STATUS__DS_WR_CLAMP__SHIFT = 0x5 # macro
GDS_CNTL_STATUS__DS_RD_CLAMP__SHIFT = 0x6 # macro
GDS_CNTL_STATUS__GRBM_RBUF_BUSY__SHIFT = 0x7 # macro
GDS_CNTL_STATUS__DS_BUSY__SHIFT = 0x8 # macro
GDS_CNTL_STATUS__GWS_BUSY__SHIFT = 0x9 # macro
GDS_CNTL_STATUS__ORD_FIFO_BUSY__SHIFT = 0xa # macro
GDS_CNTL_STATUS__CREDIT_BUSY0__SHIFT = 0xb # macro
GDS_CNTL_STATUS__CREDIT_BUSY1__SHIFT = 0xc # macro
GDS_CNTL_STATUS__CREDIT_BUSY2__SHIFT = 0xd # macro
GDS_CNTL_STATUS__CREDIT_BUSY3__SHIFT = 0xe # macro
GDS_CNTL_STATUS__CREDIT_BUSY4__SHIFT = 0xf # macro
GDS_CNTL_STATUS__CREDIT_BUSY5__SHIFT = 0x10 # macro
GDS_CNTL_STATUS__CREDIT_BUSY6__SHIFT = 0x11 # macro
GDS_CNTL_STATUS__CREDIT_BUSY7__SHIFT = 0x12 # macro
GDS_CNTL_STATUS__GDS_BUSY_MASK = 0x00000001 # macro
GDS_CNTL_STATUS__GRBM_WBUF_BUSY_MASK = 0x00000002 # macro
GDS_CNTL_STATUS__ORD_APP_BUSY_MASK = 0x00000004 # macro
GDS_CNTL_STATUS__DS_BANK_CONFLICT_MASK = 0x00000008 # macro
GDS_CNTL_STATUS__DS_ADDR_CONFLICT_MASK = 0x00000010 # macro
GDS_CNTL_STATUS__DS_WR_CLAMP_MASK = 0x00000020 # macro
GDS_CNTL_STATUS__DS_RD_CLAMP_MASK = 0x00000040 # macro
GDS_CNTL_STATUS__GRBM_RBUF_BUSY_MASK = 0x00000080 # macro
GDS_CNTL_STATUS__DS_BUSY_MASK = 0x00000100 # macro
GDS_CNTL_STATUS__GWS_BUSY_MASK = 0x00000200 # macro
GDS_CNTL_STATUS__ORD_FIFO_BUSY_MASK = 0x00000400 # macro
GDS_CNTL_STATUS__CREDIT_BUSY0_MASK = 0x00000800 # macro
GDS_CNTL_STATUS__CREDIT_BUSY1_MASK = 0x00001000 # macro
GDS_CNTL_STATUS__CREDIT_BUSY2_MASK = 0x00002000 # macro
GDS_CNTL_STATUS__CREDIT_BUSY3_MASK = 0x00004000 # macro
GDS_CNTL_STATUS__CREDIT_BUSY4_MASK = 0x00008000 # macro
GDS_CNTL_STATUS__CREDIT_BUSY5_MASK = 0x00010000 # macro
GDS_CNTL_STATUS__CREDIT_BUSY6_MASK = 0x00020000 # macro
GDS_CNTL_STATUS__CREDIT_BUSY7_MASK = 0x00040000 # macro
GDS_ENHANCE2__MISC__SHIFT = 0x0 # macro
GDS_ENHANCE2__GDS_TD_INTERFACES_FGCG_OVERRIDE__SHIFT = 0x10 # macro
GDS_ENHANCE2__GDS_PHY_CMD_RAM_FGCG_OVERRIDE__SHIFT = 0x11 # macro
GDS_ENHANCE2__GDS_FED_IN_PROPAGATE__SHIFT = 0x12 # macro
GDS_ENHANCE2__UNUSED__SHIFT = 0x13 # macro
GDS_ENHANCE2__MISC_MASK = 0x0000FFFF # macro
GDS_ENHANCE2__GDS_TD_INTERFACES_FGCG_OVERRIDE_MASK = 0x00010000 # macro
GDS_ENHANCE2__GDS_PHY_CMD_RAM_FGCG_OVERRIDE_MASK = 0x00020000 # macro
GDS_ENHANCE2__GDS_FED_IN_PROPAGATE_MASK = 0x00040000 # macro
GDS_ENHANCE2__UNUSED_MASK = 0xFFF80000 # macro
GDS_PROTECTION_FAULT__WRITE_DIS__SHIFT = 0x0 # macro
GDS_PROTECTION_FAULT__FAULT_DETECTED__SHIFT = 0x1 # macro
GDS_PROTECTION_FAULT__GRBM__SHIFT = 0x2 # macro
GDS_PROTECTION_FAULT__SH_ID__SHIFT = 0x3 # macro
GDS_PROTECTION_FAULT__CU_ID__SHIFT = 0x6 # macro
GDS_PROTECTION_FAULT__SIMD_ID__SHIFT = 0xa # macro
GDS_PROTECTION_FAULT__WAVE_ID__SHIFT = 0xc # macro
GDS_PROTECTION_FAULT__ADDRESS__SHIFT = 0x10 # macro
GDS_PROTECTION_FAULT__WRITE_DIS_MASK = 0x00000001 # macro
GDS_PROTECTION_FAULT__FAULT_DETECTED_MASK = 0x00000002 # macro
GDS_PROTECTION_FAULT__GRBM_MASK = 0x00000004 # macro
GDS_PROTECTION_FAULT__SH_ID_MASK = 0x00000038 # macro
GDS_PROTECTION_FAULT__CU_ID_MASK = 0x000003C0 # macro
GDS_PROTECTION_FAULT__SIMD_ID_MASK = 0x00000C00 # macro
GDS_PROTECTION_FAULT__WAVE_ID_MASK = 0x0000F000 # macro
GDS_PROTECTION_FAULT__ADDRESS_MASK = 0xFFFF0000 # macro
GDS_VM_PROTECTION_FAULT__WRITE_DIS__SHIFT = 0x0 # macro
GDS_VM_PROTECTION_FAULT__FAULT_DETECTED__SHIFT = 0x1 # macro
GDS_VM_PROTECTION_FAULT__GWS__SHIFT = 0x2 # macro
GDS_VM_PROTECTION_FAULT__OA__SHIFT = 0x3 # macro
GDS_VM_PROTECTION_FAULT__GRBM__SHIFT = 0x4 # macro
GDS_VM_PROTECTION_FAULT__TMZ__SHIFT = 0x5 # macro
GDS_VM_PROTECTION_FAULT__VMID__SHIFT = 0x8 # macro
GDS_VM_PROTECTION_FAULT__ADDRESS__SHIFT = 0x10 # macro
GDS_VM_PROTECTION_FAULT__WRITE_DIS_MASK = 0x00000001 # macro
GDS_VM_PROTECTION_FAULT__FAULT_DETECTED_MASK = 0x00000002 # macro
GDS_VM_PROTECTION_FAULT__GWS_MASK = 0x00000004 # macro
GDS_VM_PROTECTION_FAULT__OA_MASK = 0x00000008 # macro
GDS_VM_PROTECTION_FAULT__GRBM_MASK = 0x00000010 # macro
GDS_VM_PROTECTION_FAULT__TMZ_MASK = 0x00000020 # macro
GDS_VM_PROTECTION_FAULT__VMID_MASK = 0x00000F00 # macro
GDS_VM_PROTECTION_FAULT__ADDRESS_MASK = 0xFFFF0000 # macro
GDS_EDC_CNT__GDS_MEM_DED__SHIFT = 0x0 # macro
GDS_EDC_CNT__GDS_MEM_SEC__SHIFT = 0x4 # macro
GDS_EDC_CNT__UNUSED__SHIFT = 0x6 # macro
GDS_EDC_CNT__GDS_MEM_DED_MASK = 0x00000003 # macro
GDS_EDC_CNT__GDS_MEM_SEC_MASK = 0x00000030 # macro
GDS_EDC_CNT__UNUSED_MASK = 0xFFFFFFC0 # macro
GDS_EDC_GRBM_CNT__DED__SHIFT = 0x0 # macro
GDS_EDC_GRBM_CNT__SEC__SHIFT = 0x2 # macro
GDS_EDC_GRBM_CNT__UNUSED__SHIFT = 0x4 # macro
GDS_EDC_GRBM_CNT__DED_MASK = 0x00000003 # macro
GDS_EDC_GRBM_CNT__SEC_MASK = 0x0000000C # macro
GDS_EDC_GRBM_CNT__UNUSED_MASK = 0xFFFFFFF0 # macro
GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED__SHIFT = 0x0 # macro
GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED__SHIFT = 0x1 # macro
GDS_EDC_OA_DED__ME0_CS_DED__SHIFT = 0x2 # macro
GDS_EDC_OA_DED__ME0_GFXHP3D_GS_DED__SHIFT = 0x3 # macro
GDS_EDC_OA_DED__ME1_PIPE0_DED__SHIFT = 0x4 # macro
GDS_EDC_OA_DED__ME1_PIPE1_DED__SHIFT = 0x5 # macro
GDS_EDC_OA_DED__ME1_PIPE2_DED__SHIFT = 0x6 # macro
GDS_EDC_OA_DED__ME1_PIPE3_DED__SHIFT = 0x7 # macro
GDS_EDC_OA_DED__ME2_PIPE0_DED__SHIFT = 0x8 # macro
GDS_EDC_OA_DED__ME2_PIPE1_DED__SHIFT = 0x9 # macro
GDS_EDC_OA_DED__ME2_PIPE2_DED__SHIFT = 0xa # macro
GDS_EDC_OA_DED__ME2_PIPE3_DED__SHIFT = 0xb # macro
GDS_EDC_OA_DED__UNUSED1__SHIFT = 0xc # macro
GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED_MASK = 0x00000001 # macro
GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED_MASK = 0x00000002 # macro
GDS_EDC_OA_DED__ME0_CS_DED_MASK = 0x00000004 # macro
GDS_EDC_OA_DED__ME0_GFXHP3D_GS_DED_MASK = 0x00000008 # macro
GDS_EDC_OA_DED__ME1_PIPE0_DED_MASK = 0x00000010 # macro
GDS_EDC_OA_DED__ME1_PIPE1_DED_MASK = 0x00000020 # macro
GDS_EDC_OA_DED__ME1_PIPE2_DED_MASK = 0x00000040 # macro
GDS_EDC_OA_DED__ME1_PIPE3_DED_MASK = 0x00000080 # macro
GDS_EDC_OA_DED__ME2_PIPE0_DED_MASK = 0x00000100 # macro
GDS_EDC_OA_DED__ME2_PIPE1_DED_MASK = 0x00000200 # macro
GDS_EDC_OA_DED__ME2_PIPE2_DED_MASK = 0x00000400 # macro
GDS_EDC_OA_DED__ME2_PIPE3_DED_MASK = 0x00000800 # macro
GDS_EDC_OA_DED__UNUSED1_MASK = 0xFFFFF000 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_0__SHIFT = 0x0 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_1__SHIFT = 0x1 # macro
GDS_DSM_CNTL__GDS_MEM_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_0__SHIFT = 0x3 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_1__SHIFT = 0x4 # macro
GDS_DSM_CNTL__GDS_INPUT_QUEUE_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_0__SHIFT = 0x6 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_1__SHIFT = 0x7 # macro
GDS_DSM_CNTL__GDS_PHY_CMD_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_0__SHIFT = 0x9 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_1__SHIFT = 0xa # macro
GDS_DSM_CNTL__GDS_PHY_DATA_RAM_ENABLE_SINGLE_WRITE__SHIFT = 0xb # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_0__SHIFT = 0xc # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_1__SHIFT = 0xd # macro
GDS_DSM_CNTL__GDS_PIPE_MEM_ENABLE_SINGLE_WRITE__SHIFT = 0xe # macro
GDS_DSM_CNTL__UNUSED__SHIFT = 0xf # macro
GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_0_MASK = 0x00000001 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_1_MASK = 0x00000002 # macro
GDS_DSM_CNTL__GDS_MEM_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_0_MASK = 0x00000008 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_1_MASK = 0x00000010 # macro
GDS_DSM_CNTL__GDS_INPUT_QUEUE_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_0_MASK = 0x00000040 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_1_MASK = 0x00000080 # macro
GDS_DSM_CNTL__GDS_PHY_CMD_RAM_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_0_MASK = 0x00000200 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_1_MASK = 0x00000400 # macro
GDS_DSM_CNTL__GDS_PHY_DATA_RAM_ENABLE_SINGLE_WRITE_MASK = 0x00000800 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_0_MASK = 0x00001000 # macro
GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_1_MASK = 0x00002000 # macro
GDS_DSM_CNTL__GDS_PIPE_MEM_ENABLE_SINGLE_WRITE_MASK = 0x00004000 # macro
GDS_DSM_CNTL__UNUSED_MASK = 0xFFFF8000 # macro
GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_SEC__SHIFT = 0x0 # macro
GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_DED__SHIFT = 0x2 # macro
GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_SEC__SHIFT = 0x4 # macro
GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_DED__SHIFT = 0x6 # macro
GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_SEC__SHIFT = 0x8 # macro
GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_DED__SHIFT = 0xa # macro
GDS_EDC_OA_PHY_CNT__UNUSED1__SHIFT = 0xc # macro
GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_SEC_MASK = 0x00000003 # macro
GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_DED_MASK = 0x0000000C # macro
GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_SEC_MASK = 0x00000030 # macro
GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_DED_MASK = 0x000000C0 # macro
GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_SEC_MASK = 0x00000300 # macro
GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_DED_MASK = 0x00000C00 # macro
GDS_EDC_OA_PHY_CNT__UNUSED1_MASK = 0xFFFFF000 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_SEC__SHIFT = 0x0 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_DED__SHIFT = 0x2 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_SEC__SHIFT = 0x4 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_DED__SHIFT = 0x6 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_SEC__SHIFT = 0x8 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_DED__SHIFT = 0xa # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_SEC__SHIFT = 0xc # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_DED__SHIFT = 0xe # macro
GDS_EDC_OA_PIPE_CNT__UNUSED__SHIFT = 0x10 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_SEC_MASK = 0x00000003 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_DED_MASK = 0x0000000C # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_SEC_MASK = 0x00000030 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_DED_MASK = 0x000000C0 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_SEC_MASK = 0x00000300 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_DED_MASK = 0x00000C00 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_SEC_MASK = 0x00003000 # macro
GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_DED_MASK = 0x0000C000 # macro
GDS_EDC_OA_PIPE_CNT__UNUSED_MASK = 0xFFFF0000 # macro
GDS_DSM_CNTL2__GDS_MEM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
GDS_DSM_CNTL2__GDS_MEM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
GDS_DSM_CNTL2__GDS_INPUT_QUEUE_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
GDS_DSM_CNTL2__GDS_INPUT_QUEUE_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
GDS_DSM_CNTL2__GDS_PIPE_MEM_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
GDS_DSM_CNTL2__GDS_PIPE_MEM_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
GDS_DSM_CNTL2__UNUSED__SHIFT = 0xf # macro
GDS_DSM_CNTL2__GDS_INJECT_DELAY__SHIFT = 0x1a # macro
GDS_DSM_CNTL2__GDS_MEM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
GDS_DSM_CNTL2__GDS_MEM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
GDS_DSM_CNTL2__GDS_INPUT_QUEUE_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
GDS_DSM_CNTL2__GDS_INPUT_QUEUE_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
GDS_DSM_CNTL2__GDS_PIPE_MEM_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
GDS_DSM_CNTL2__GDS_PIPE_MEM_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
GDS_DSM_CNTL2__UNUSED_MASK = 0x03FF8000 # macro
GDS_DSM_CNTL2__GDS_INJECT_DELAY_MASK = 0xFC000000 # macro
GDS_WD_GDS_CSB__COUNTER__SHIFT = 0x0 # macro
GDS_WD_GDS_CSB__UNUSED__SHIFT = 0xd # macro
GDS_WD_GDS_CSB__COUNTER_MASK = 0x00001FFF # macro
GDS_WD_GDS_CSB__UNUSED_MASK = 0xFFFFE000 # macro
GDS_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
GDS_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
GDS_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
GDS_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
GDS_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
GDS_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
GDS_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
GDS_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
GDS_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
GDS_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
GDS_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
GDS_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
GDS_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
GDS_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
GDS_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
GDS_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
GDS_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
GDS_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
GDS_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
GDS_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
GDS_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
GDS_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
GDS_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
GDS_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
GDS_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
GDS_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
GDS_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
GDS_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
GDS_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
GDS_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
GDS_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
GDS_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
GDS_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
GDS_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
GDS_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
GDS_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
GDS_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
GDS_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
GDS_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
GDS_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
GDS_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
GDS_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
GDS_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
GDS_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE__SHIFT = 0x0 # macro
DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE__SHIFT = 0x1 # macro
DB_DEBUG__FETCH_FULL_Z_TILE__SHIFT = 0x2 # macro
DB_DEBUG__FETCH_FULL_STENCIL_TILE__SHIFT = 0x3 # macro
DB_DEBUG__FORCE_Z_MODE__SHIFT = 0x4 # macro
DB_DEBUG__DEBUG_FORCE_DEPTH_READ__SHIFT = 0x6 # macro
DB_DEBUG__DEBUG_FORCE_STENCIL_READ__SHIFT = 0x7 # macro
DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE__SHIFT = 0x8 # macro
DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0__SHIFT = 0xa # macro
DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1__SHIFT = 0xc # macro
DB_DEBUG__DEBUG_FAST_Z_DISABLE__SHIFT = 0xe # macro
DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE__SHIFT = 0xf # macro
DB_DEBUG__DEBUG_NOOP_CULL_DISABLE__SHIFT = 0x10 # macro
DB_DEBUG__DISABLE_SUMM_SQUADS__SHIFT = 0x11 # macro
DB_DEBUG__DEPTH_CACHE_FORCE_MISS__SHIFT = 0x12 # macro
DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE__SHIFT = 0x13 # macro
DB_DEBUG__NEVER_FREE_Z_ONLY__SHIFT = 0x15 # macro
DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS__SHIFT = 0x16 # macro
DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION__SHIFT = 0x17 # macro
DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES__SHIFT = 0x18 # macro
DB_DEBUG__ONE_FREE_IN_FLIGHT__SHIFT = 0x1c # macro
DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT__SHIFT = 0x1d # macro
DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC__SHIFT = 0x1e # macro
DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC__SHIFT = 0x1f # macro
DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE_MASK = 0x00000001 # macro
DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE_MASK = 0x00000002 # macro
DB_DEBUG__FETCH_FULL_Z_TILE_MASK = 0x00000004 # macro
DB_DEBUG__FETCH_FULL_STENCIL_TILE_MASK = 0x00000008 # macro
DB_DEBUG__FORCE_Z_MODE_MASK = 0x00000030 # macro
DB_DEBUG__DEBUG_FORCE_DEPTH_READ_MASK = 0x00000040 # macro
DB_DEBUG__DEBUG_FORCE_STENCIL_READ_MASK = 0x00000080 # macro
DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE_MASK = 0x00000300 # macro
DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0_MASK = 0x00000C00 # macro
DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1_MASK = 0x00003000 # macro
DB_DEBUG__DEBUG_FAST_Z_DISABLE_MASK = 0x00004000 # macro
DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE_MASK = 0x00008000 # macro
DB_DEBUG__DEBUG_NOOP_CULL_DISABLE_MASK = 0x00010000 # macro
DB_DEBUG__DISABLE_SUMM_SQUADS_MASK = 0x00020000 # macro
DB_DEBUG__DEPTH_CACHE_FORCE_MISS_MASK = 0x00040000 # macro
DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE_MASK = 0x00180000 # macro
DB_DEBUG__NEVER_FREE_Z_ONLY_MASK = 0x00200000 # macro
DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS_MASK = 0x00400000 # macro
DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION_MASK = 0x00800000 # macro
DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES_MASK = 0x0F000000 # macro
DB_DEBUG__ONE_FREE_IN_FLIGHT_MASK = 0x10000000 # macro
DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT_MASK = 0x20000000 # macro
DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC_MASK = 0x40000000 # macro
DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC_MASK = 0x80000000 # macro
DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING__SHIFT = 0x0 # macro
DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE__SHIFT = 0x1 # macro
DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE__SHIFT = 0x2 # macro
DB_DEBUG2__DTR_ROUND_ROBIN_ARB__SHIFT = 0x3 # macro
DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT = 0x4 # macro
DB_DEBUG2__DISABLE_PREZL_FIFO_STALL__SHIFT = 0x5 # macro
DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_REZ__SHIFT = 0x6 # macro
DB_DEBUG2__ENABLE_VIEWPORT_STALL_ON_ALL__SHIFT = 0x7 # macro
DB_DEBUG2__OPTIMIZE_HIZ_MATCHES_FB_DISABLE__SHIFT = 0x8 # macro
DB_DEBUG2__CLK_OFF_DELAY__SHIFT = 0x9 # macro
DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER__SHIFT = 0xe # macro
DB_DEBUG2__ENABLE_SUBTILE_GROUPING__SHIFT = 0xf # macro
DB_DEBUG2__RESERVED__SHIFT = 0x10 # macro
DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING__SHIFT = 0x11 # macro
DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING__SHIFT = 0x12 # macro
DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL__SHIFT = 0x13 # macro
DB_DEBUG2__DISABLE_VR_OBJ_PRIM_ID__SHIFT = 0x1a # macro
DB_DEBUG2__DISABLE_VR_PS_INVOKE__SHIFT = 0x1b # macro
DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM__SHIFT = 0x1c # macro
DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL__SHIFT = 0x1d # macro
DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM__SHIFT = 0x1e # macro
DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT__SHIFT = 0x1f # macro
DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING_MASK = 0x00000001 # macro
DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE_MASK = 0x00000002 # macro
DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE_MASK = 0x00000004 # macro
DB_DEBUG2__DTR_ROUND_ROBIN_ARB_MASK = 0x00000008 # macro
DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM_MASK = 0x00000010 # macro
DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_MASK = 0x00000020 # macro
DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_REZ_MASK = 0x00000040 # macro
DB_DEBUG2__ENABLE_VIEWPORT_STALL_ON_ALL_MASK = 0x00000080 # macro
DB_DEBUG2__OPTIMIZE_HIZ_MATCHES_FB_DISABLE_MASK = 0x00000100 # macro
DB_DEBUG2__CLK_OFF_DELAY_MASK = 0x00003E00 # macro
DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER_MASK = 0x00004000 # macro
DB_DEBUG2__ENABLE_SUBTILE_GROUPING_MASK = 0x00008000 # macro
DB_DEBUG2__RESERVED_MASK = 0x00010000 # macro
DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING_MASK = 0x00020000 # macro
DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING_MASK = 0x00040000 # macro
DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL_MASK = 0x00080000 # macro
DB_DEBUG2__DISABLE_VR_OBJ_PRIM_ID_MASK = 0x04000000 # macro
DB_DEBUG2__DISABLE_VR_PS_INVOKE_MASK = 0x08000000 # macro
DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM_MASK = 0x10000000 # macro
DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL_MASK = 0x20000000 # macro
DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM_MASK = 0x40000000 # macro
DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT_MASK = 0x80000000 # macro
DB_DEBUG3__DISABLE_CLEAR_ZRANGE_CORRECTION__SHIFT = 0x0 # macro
DB_DEBUG3__ROUND_ZRANGE_CORRECTION__SHIFT = 0x1 # macro
DB_DEBUG3__FORCE_DB_IS_GOOD__SHIFT = 0x2 # macro
DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION__SHIFT = 0x3 # macro
DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP__SHIFT = 0x4 # macro
DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z__SHIFT = 0x5 # macro
DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z__SHIFT = 0x6 # macro
DB_DEBUG3__DISABLE_TCP_CAM_BYPASS__SHIFT = 0x7 # macro
DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION__SHIFT = 0x8 # macro
DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT__SHIFT = 0x9 # macro
DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP__SHIFT = 0xa # macro
DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS__SHIFT = 0xb # macro
DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING__SHIFT = 0xc # macro
DB_DEBUG3__DISABLE_OP_DF_BYPASS__SHIFT = 0xd # macro
DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE__SHIFT = 0xe # macro
DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK__SHIFT = 0xf # macro
DB_DEBUG3__ALLOW_RF2P_RW_COLLISION__SHIFT = 0x10 # macro
DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE__SHIFT = 0x11 # macro
DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING__SHIFT = 0x12 # macro
DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE__SHIFT = 0x13 # macro
DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE__SHIFT = 0x14 # macro
DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT__SHIFT = 0x15 # macro
DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB__SHIFT = 0x16 # macro
DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD__SHIFT = 0x17 # macro
DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT__SHIFT = 0x18 # macro
DB_DEBUG3__DISABLE_DI_DT_STALL__SHIFT = 0x19 # macro
DB_DEBUG3__ENABLE_DB_PROCESS_RESET__SHIFT = 0x1a # macro
DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX__SHIFT = 0x1b # macro
DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND__SHIFT = 0x1c # macro
DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND__SHIFT = 0x1d # macro
DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE__SHIFT = 0x1e # macro
DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK__SHIFT = 0x1f # macro
DB_DEBUG3__DISABLE_CLEAR_ZRANGE_CORRECTION_MASK = 0x00000001 # macro
DB_DEBUG3__ROUND_ZRANGE_CORRECTION_MASK = 0x00000002 # macro
DB_DEBUG3__FORCE_DB_IS_GOOD_MASK = 0x00000004 # macro
DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION_MASK = 0x00000008 # macro
DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP_MASK = 0x00000010 # macro
DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z_MASK = 0x00000020 # macro
DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z_MASK = 0x00000040 # macro
DB_DEBUG3__DISABLE_TCP_CAM_BYPASS_MASK = 0x00000080 # macro
DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION_MASK = 0x00000100 # macro
DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT_MASK = 0x00000200 # macro
DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP_MASK = 0x00000400 # macro
DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS_MASK = 0x00000800 # macro
DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING_MASK = 0x00001000 # macro
DB_DEBUG3__DISABLE_OP_DF_BYPASS_MASK = 0x00002000 # macro
DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE_MASK = 0x00004000 # macro
DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK_MASK = 0x00008000 # macro
DB_DEBUG3__ALLOW_RF2P_RW_COLLISION_MASK = 0x00010000 # macro
DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE_MASK = 0x00020000 # macro
DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING_MASK = 0x00040000 # macro
DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE_MASK = 0x00080000 # macro
DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE_MASK = 0x00100000 # macro
DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT_MASK = 0x00200000 # macro
DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB_MASK = 0x00400000 # macro
DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD_MASK = 0x00800000 # macro
DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT_MASK = 0x01000000 # macro
DB_DEBUG3__DISABLE_DI_DT_STALL_MASK = 0x02000000 # macro
DB_DEBUG3__ENABLE_DB_PROCESS_RESET_MASK = 0x04000000 # macro
DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX_MASK = 0x08000000 # macro
DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND_MASK = 0x10000000 # macro
DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND_MASK = 0x20000000 # macro
DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE_MASK = 0x40000000 # macro
DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK_MASK = 0x80000000 # macro
DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION__SHIFT = 0x0 # macro
DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION__SHIFT = 0x1 # macro
DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL__SHIFT = 0x2 # macro
DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL__SHIFT = 0x3 # macro
DB_DEBUG4__DISABLE_4XAA_2P_ZD_HOLDOFF__SHIFT = 0x4 # macro
DB_DEBUG4__ENABLE_A2M_DQUAD_OPTIMIZATION__SHIFT = 0x5 # macro
DB_DEBUG4__ENABLE_DBCB_SLOW_FORMAT_COLLAPSE__SHIFT = 0x6 # macro
DB_DEBUG4__ALWAYS_ON_RMI_CLK_EN__SHIFT = 0x7 # macro
DB_DEBUG4__DFSM_CONVERT_PASSTHROUGH_TO_BYPASS__SHIFT = 0x8 # macro
DB_DEBUG4__DISABLE_UNMAPPED_Z_INDICATOR__SHIFT = 0x9 # macro
DB_DEBUG4__DISABLE_UNMAPPED_S_INDICATOR__SHIFT = 0xa # macro
DB_DEBUG4__DISABLE_UNMAPPED_H_INDICATOR__SHIFT = 0xb # macro
DB_DEBUG4__DISABLE_SEPARATE_DFSM_CLK__SHIFT = 0xc # macro
DB_DEBUG4__DISABLE_DTT_FAST_HTILENACK_LOOKUP__SHIFT = 0xd # macro
DB_DEBUG4__DISABLE_RESCHECK_MEMCOHER_OPTIMIZATION__SHIFT = 0xe # macro
DB_DEBUG4__DISABLE_TS_WRITE_L0__SHIFT = 0xf # macro
DB_DEBUG4__DISABLE_DYNAMIC_RAM_LIGHT_SLEEP_MODE__SHIFT = 0x10 # macro
DB_DEBUG4__DISABLE_HIZ_Q1_TS_COLLISION_DETECT__SHIFT = 0x11 # macro
DB_DEBUG4__DISABLE_HIZ_Q2_TS_COLLISION_DETECT__SHIFT = 0x12 # macro
DB_DEBUG4__DB_EXTRA_DEBUG4__SHIFT = 0x13 # macro
DB_DEBUG4__DISABLE_8PPC_OBJPRIMID_WHEN_NO_SHADER_EXPORTS__SHIFT = 0x1e # macro
DB_DEBUG4__FULL_TILE_CACHE_EVICT_ON_HALF_FULL__SHIFT = 0x1f # macro
DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION_MASK = 0x00000001 # macro
DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION_MASK = 0x00000002 # macro
DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL_MASK = 0x00000004 # macro
DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL_MASK = 0x00000008 # macro
DB_DEBUG4__DISABLE_4XAA_2P_ZD_HOLDOFF_MASK = 0x00000010 # macro
DB_DEBUG4__ENABLE_A2M_DQUAD_OPTIMIZATION_MASK = 0x00000020 # macro
DB_DEBUG4__ENABLE_DBCB_SLOW_FORMAT_COLLAPSE_MASK = 0x00000040 # macro
DB_DEBUG4__ALWAYS_ON_RMI_CLK_EN_MASK = 0x00000080 # macro
DB_DEBUG4__DFSM_CONVERT_PASSTHROUGH_TO_BYPASS_MASK = 0x00000100 # macro
DB_DEBUG4__DISABLE_UNMAPPED_Z_INDICATOR_MASK = 0x00000200 # macro
DB_DEBUG4__DISABLE_UNMAPPED_S_INDICATOR_MASK = 0x00000400 # macro
DB_DEBUG4__DISABLE_UNMAPPED_H_INDICATOR_MASK = 0x00000800 # macro
DB_DEBUG4__DISABLE_SEPARATE_DFSM_CLK_MASK = 0x00001000 # macro
DB_DEBUG4__DISABLE_DTT_FAST_HTILENACK_LOOKUP_MASK = 0x00002000 # macro
DB_DEBUG4__DISABLE_RESCHECK_MEMCOHER_OPTIMIZATION_MASK = 0x00004000 # macro
DB_DEBUG4__DISABLE_TS_WRITE_L0_MASK = 0x00008000 # macro
DB_DEBUG4__DISABLE_DYNAMIC_RAM_LIGHT_SLEEP_MODE_MASK = 0x00010000 # macro
DB_DEBUG4__DISABLE_HIZ_Q1_TS_COLLISION_DETECT_MASK = 0x00020000 # macro
DB_DEBUG4__DISABLE_HIZ_Q2_TS_COLLISION_DETECT_MASK = 0x00040000 # macro
DB_DEBUG4__DB_EXTRA_DEBUG4_MASK = 0x3FF80000 # macro
DB_DEBUG4__DISABLE_8PPC_OBJPRIMID_WHEN_NO_SHADER_EXPORTS_MASK = 0x40000000 # macro
DB_DEBUG4__FULL_TILE_CACHE_EVICT_ON_HALF_FULL_MASK = 0x80000000 # macro
DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS__SHIFT = 0x0 # macro
DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS__SHIFT = 0x5 # macro
DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS__SHIFT = 0xa # macro
DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS__SHIFT = 0x18 # macro
DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS_MASK = 0x0000001F # macro
DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS_MASK = 0x000003E0 # macro
DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS_MASK = 0x00001C00 # macro
DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS_MASK = 0x7F000000 # macro
DB_WATERMARKS__DEPTH_FREE__SHIFT = 0x0 # macro
DB_WATERMARKS__DEPTH_FLUSH__SHIFT = 0x5 # macro
DB_WATERMARKS__FORCE_SUMMARIZE__SHIFT = 0xb # macro
DB_WATERMARKS__DEPTH_PENDING_FREE__SHIFT = 0xf # macro
DB_WATERMARKS__DEPTH_CACHELINE_FREE__SHIFT = 0x14 # macro
DB_WATERMARKS__AUTO_FLUSH_HTILE__SHIFT = 0x1e # macro
DB_WATERMARKS__AUTO_FLUSH_QUAD__SHIFT = 0x1f # macro
DB_WATERMARKS__DEPTH_FREE_MASK = 0x0000001F # macro
DB_WATERMARKS__DEPTH_FLUSH_MASK = 0x000007E0 # macro
DB_WATERMARKS__FORCE_SUMMARIZE_MASK = 0x00007800 # macro
DB_WATERMARKS__DEPTH_PENDING_FREE_MASK = 0x000F8000 # macro
DB_WATERMARKS__DEPTH_CACHELINE_FREE_MASK = 0x0FF00000 # macro
DB_WATERMARKS__AUTO_FLUSH_HTILE_MASK = 0x40000000 # macro
DB_WATERMARKS__AUTO_FLUSH_QUAD_MASK = 0x80000000 # macro
DB_SUBTILE_CONTROL__MSAA1_X__SHIFT = 0x0 # macro
DB_SUBTILE_CONTROL__MSAA1_Y__SHIFT = 0x2 # macro
DB_SUBTILE_CONTROL__MSAA2_X__SHIFT = 0x4 # macro
DB_SUBTILE_CONTROL__MSAA2_Y__SHIFT = 0x6 # macro
DB_SUBTILE_CONTROL__MSAA4_X__SHIFT = 0x8 # macro
DB_SUBTILE_CONTROL__MSAA4_Y__SHIFT = 0xa # macro
DB_SUBTILE_CONTROL__MSAA8_X__SHIFT = 0xc # macro
DB_SUBTILE_CONTROL__MSAA8_Y__SHIFT = 0xe # macro
DB_SUBTILE_CONTROL__MSAA16_X__SHIFT = 0x10 # macro
DB_SUBTILE_CONTROL__MSAA16_Y__SHIFT = 0x12 # macro
DB_SUBTILE_CONTROL__MSAA1_X_MASK = 0x00000003 # macro
DB_SUBTILE_CONTROL__MSAA1_Y_MASK = 0x0000000C # macro
DB_SUBTILE_CONTROL__MSAA2_X_MASK = 0x00000030 # macro
DB_SUBTILE_CONTROL__MSAA2_Y_MASK = 0x000000C0 # macro
DB_SUBTILE_CONTROL__MSAA4_X_MASK = 0x00000300 # macro
DB_SUBTILE_CONTROL__MSAA4_Y_MASK = 0x00000C00 # macro
DB_SUBTILE_CONTROL__MSAA8_X_MASK = 0x00003000 # macro
DB_SUBTILE_CONTROL__MSAA8_Y_MASK = 0x0000C000 # macro
DB_SUBTILE_CONTROL__MSAA16_X_MASK = 0x00030000 # macro
DB_SUBTILE_CONTROL__MSAA16_Y_MASK = 0x000C0000 # macro
DB_FREE_CACHELINES__FREE_DTILE_DEPTH__SHIFT = 0x0 # macro
DB_FREE_CACHELINES__FREE_PLANE_DEPTH__SHIFT = 0x7 # macro
DB_FREE_CACHELINES__FREE_Z_DEPTH__SHIFT = 0xe # macro
DB_FREE_CACHELINES__FREE_HTILE_DEPTH__SHIFT = 0x14 # macro
DB_FREE_CACHELINES__QUAD_READ_REQS__SHIFT = 0x18 # macro
DB_FREE_CACHELINES__FREE_DTILE_DEPTH_MASK = 0x0000007F # macro
DB_FREE_CACHELINES__FREE_PLANE_DEPTH_MASK = 0x00003F80 # macro
DB_FREE_CACHELINES__FREE_Z_DEPTH_MASK = 0x000FC000 # macro
DB_FREE_CACHELINES__FREE_HTILE_DEPTH_MASK = 0x00F00000 # macro
DB_FREE_CACHELINES__QUAD_READ_REQS_MASK = 0xFF000000 # macro
DB_FIFO_DEPTH1__DB_RMI_RDREQ_CREDITS__SHIFT = 0x0 # macro
DB_FIFO_DEPTH1__DB_RMI_WRREQ_CREDITS__SHIFT = 0x5 # macro
DB_FIFO_DEPTH1__MCC_DEPTH__SHIFT = 0xa # macro
DB_FIFO_DEPTH1__QC_DEPTH__SHIFT = 0x10 # macro
DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH__SHIFT = 0x15 # macro
DB_FIFO_DEPTH1__DB_RMI_RDREQ_CREDITS_MASK = 0x0000001F # macro
DB_FIFO_DEPTH1__DB_RMI_WRREQ_CREDITS_MASK = 0x000003E0 # macro
DB_FIFO_DEPTH1__MCC_DEPTH_MASK = 0x0000FC00 # macro
DB_FIFO_DEPTH1__QC_DEPTH_MASK = 0x001F0000 # macro
DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH_MASK = 0x1FE00000 # macro
DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH__SHIFT = 0x0 # macro
DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH__SHIFT = 0x8 # macro
DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH__SHIFT = 0xf # macro
DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH__SHIFT = 0x19 # macro
DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH_MASK = 0x000000FF # macro
DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH_MASK = 0x00007F00 # macro
DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH_MASK = 0x01FF8000 # macro
DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH_MASK = 0xFE000000 # macro
DB_EXCEPTION_CONTROL__EARLY_Z_PANIC_DISABLE__SHIFT = 0x0 # macro
DB_EXCEPTION_CONTROL__LATE_Z_PANIC_DISABLE__SHIFT = 0x1 # macro
DB_EXCEPTION_CONTROL__RE_Z_PANIC_DISABLE__SHIFT = 0x2 # macro
DB_EXCEPTION_CONTROL__EARLY_Z_PANIC_DISABLE_MASK = 0x00000001 # macro
DB_EXCEPTION_CONTROL__LATE_Z_PANIC_DISABLE_MASK = 0x00000002 # macro
DB_EXCEPTION_CONTROL__RE_Z_PANIC_DISABLE_MASK = 0x00000004 # macro
DB_RING_CONTROL__COUNTER_CONTROL__SHIFT = 0x0 # macro
DB_RING_CONTROL__COUNTER_CONTROL_MASK = 0x00000003 # macro
DB_MEM_ARB_WATERMARKS__CLIENT0_WATERMARK__SHIFT = 0x0 # macro
DB_MEM_ARB_WATERMARKS__CLIENT1_WATERMARK__SHIFT = 0x8 # macro
DB_MEM_ARB_WATERMARKS__CLIENT2_WATERMARK__SHIFT = 0x10 # macro
DB_MEM_ARB_WATERMARKS__CLIENT3_WATERMARK__SHIFT = 0x18 # macro
DB_MEM_ARB_WATERMARKS__CLIENT0_WATERMARK_MASK = 0x00000007 # macro
DB_MEM_ARB_WATERMARKS__CLIENT1_WATERMARK_MASK = 0x00000700 # macro
DB_MEM_ARB_WATERMARKS__CLIENT2_WATERMARK_MASK = 0x00070000 # macro
DB_MEM_ARB_WATERMARKS__CLIENT3_WATERMARK_MASK = 0x07000000 # macro
DB_RMI_CACHE_POLICY__Z_RD__SHIFT = 0x0 # macro
DB_RMI_CACHE_POLICY__S_RD__SHIFT = 0x1 # macro
DB_RMI_CACHE_POLICY__HTILE_RD__SHIFT = 0x2 # macro
DB_RMI_CACHE_POLICY__Z_WR__SHIFT = 0x8 # macro
DB_RMI_CACHE_POLICY__S_WR__SHIFT = 0x9 # macro
DB_RMI_CACHE_POLICY__HTILE_WR__SHIFT = 0xa # macro
DB_RMI_CACHE_POLICY__ZPCPSD_WR__SHIFT = 0xb # macro
DB_RMI_CACHE_POLICY__CC_RD__SHIFT = 0x10 # macro
DB_RMI_CACHE_POLICY__FMASK_RD__SHIFT = 0x11 # macro
DB_RMI_CACHE_POLICY__CMASK_RD__SHIFT = 0x12 # macro
DB_RMI_CACHE_POLICY__DCC_RD__SHIFT = 0x13 # macro
DB_RMI_CACHE_POLICY__CC_WR__SHIFT = 0x18 # macro
DB_RMI_CACHE_POLICY__FMASK_WR__SHIFT = 0x19 # macro
DB_RMI_CACHE_POLICY__CMASK_WR__SHIFT = 0x1a # macro
DB_RMI_CACHE_POLICY__DCC_WR__SHIFT = 0x1b # macro
DB_RMI_CACHE_POLICY__Z_RD_MASK = 0x00000001 # macro
DB_RMI_CACHE_POLICY__S_RD_MASK = 0x00000002 # macro
DB_RMI_CACHE_POLICY__HTILE_RD_MASK = 0x00000004 # macro
DB_RMI_CACHE_POLICY__Z_WR_MASK = 0x00000100 # macro
DB_RMI_CACHE_POLICY__S_WR_MASK = 0x00000200 # macro
DB_RMI_CACHE_POLICY__HTILE_WR_MASK = 0x00000400 # macro
DB_RMI_CACHE_POLICY__ZPCPSD_WR_MASK = 0x00000800 # macro
DB_RMI_CACHE_POLICY__CC_RD_MASK = 0x00010000 # macro
DB_RMI_CACHE_POLICY__FMASK_RD_MASK = 0x00020000 # macro
DB_RMI_CACHE_POLICY__CMASK_RD_MASK = 0x00040000 # macro
DB_RMI_CACHE_POLICY__DCC_RD_MASK = 0x00080000 # macro
DB_RMI_CACHE_POLICY__CC_WR_MASK = 0x01000000 # macro
DB_RMI_CACHE_POLICY__FMASK_WR_MASK = 0x02000000 # macro
DB_RMI_CACHE_POLICY__CMASK_WR_MASK = 0x04000000 # macro
DB_RMI_CACHE_POLICY__DCC_WR_MASK = 0x08000000 # macro
DB_DFSM_CONFIG__BYPASS_DFSM__SHIFT = 0x0 # macro
DB_DFSM_CONFIG__DISABLE_PUNCHOUT__SHIFT = 0x1 # macro
DB_DFSM_CONFIG__DISABLE_POPS__SHIFT = 0x2 # macro
DB_DFSM_CONFIG__FORCE_FLUSH__SHIFT = 0x3 # macro
DB_DFSM_CONFIG__MIDDLE_PIPE_MAX_DEPTH__SHIFT = 0x8 # macro
DB_DFSM_CONFIG__BYPASS_DFSM_MASK = 0x00000001 # macro
DB_DFSM_CONFIG__DISABLE_PUNCHOUT_MASK = 0x00000002 # macro
DB_DFSM_CONFIG__DISABLE_POPS_MASK = 0x00000004 # macro
DB_DFSM_CONFIG__FORCE_FLUSH_MASK = 0x00000008 # macro
DB_DFSM_CONFIG__MIDDLE_PIPE_MAX_DEPTH_MASK = 0x00007F00 # macro
DB_DFSM_WATERMARK__DFSM_HIGH_WATERMARK__SHIFT = 0x0 # macro
DB_DFSM_WATERMARK__POPS_HIGH_WATERMARK__SHIFT = 0x10 # macro
DB_DFSM_WATERMARK__DFSM_HIGH_WATERMARK_MASK = 0x0000FFFF # macro
DB_DFSM_WATERMARK__POPS_HIGH_WATERMARK_MASK = 0xFFFF0000 # macro
DB_DFSM_TILES_IN_FLIGHT__HIGH_WATERMARK__SHIFT = 0x0 # macro
DB_DFSM_TILES_IN_FLIGHT__HARD_LIMIT__SHIFT = 0x10 # macro
DB_DFSM_TILES_IN_FLIGHT__HIGH_WATERMARK_MASK = 0x0000FFFF # macro
DB_DFSM_TILES_IN_FLIGHT__HARD_LIMIT_MASK = 0xFFFF0000 # macro
DB_DFSM_PRIMS_IN_FLIGHT__HIGH_WATERMARK__SHIFT = 0x0 # macro
DB_DFSM_PRIMS_IN_FLIGHT__HARD_LIMIT__SHIFT = 0x10 # macro
DB_DFSM_PRIMS_IN_FLIGHT__HIGH_WATERMARK_MASK = 0x0000FFFF # macro
DB_DFSM_PRIMS_IN_FLIGHT__HARD_LIMIT_MASK = 0xFFFF0000 # macro
DB_DFSM_WATCHDOG__TIMER_TARGET__SHIFT = 0x0 # macro
DB_DFSM_WATCHDOG__TIMER_TARGET_MASK = 0xFFFFFFFF # macro
DB_DFSM_FLUSH_ENABLE__PRIMARY_EVENTS__SHIFT = 0x0 # macro
DB_DFSM_FLUSH_ENABLE__AUX_FORCE_PASSTHRU__SHIFT = 0x18 # macro
DB_DFSM_FLUSH_ENABLE__AUX_EVENTS__SHIFT = 0x1c # macro
DB_DFSM_FLUSH_ENABLE__PRIMARY_EVENTS_MASK = 0x000003FF # macro
DB_DFSM_FLUSH_ENABLE__AUX_FORCE_PASSTHRU_MASK = 0x0F000000 # macro
DB_DFSM_FLUSH_ENABLE__AUX_EVENTS_MASK = 0xF0000000 # macro
DB_DFSM_FLUSH_AUX_EVENT__EVENT_A__SHIFT = 0x0 # macro
DB_DFSM_FLUSH_AUX_EVENT__EVENT_B__SHIFT = 0x8 # macro
DB_DFSM_FLUSH_AUX_EVENT__EVENT_C__SHIFT = 0x10 # macro
DB_DFSM_FLUSH_AUX_EVENT__EVENT_D__SHIFT = 0x18 # macro
DB_DFSM_FLUSH_AUX_EVENT__EVENT_A_MASK = 0x000000FF # macro
DB_DFSM_FLUSH_AUX_EVENT__EVENT_B_MASK = 0x0000FF00 # macro
DB_DFSM_FLUSH_AUX_EVENT__EVENT_C_MASK = 0x00FF0000 # macro
DB_DFSM_FLUSH_AUX_EVENT__EVENT_D_MASK = 0xFF000000 # macro
CC_RB_REDUNDANCY__WRITE_DIS__SHIFT = 0x0 # macro
CC_RB_REDUNDANCY__FAILED_RB0__SHIFT = 0x8 # macro
CC_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT = 0xc # macro
CC_RB_REDUNDANCY__FAILED_RB1__SHIFT = 0x10 # macro
CC_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT = 0x14 # macro
CC_RB_REDUNDANCY__WRITE_DIS_MASK = 0x00000001 # macro
CC_RB_REDUNDANCY__FAILED_RB0_MASK = 0x00000F00 # macro
CC_RB_REDUNDANCY__EN_REDUNDANCY0_MASK = 0x00001000 # macro
CC_RB_REDUNDANCY__FAILED_RB1_MASK = 0x000F0000 # macro
CC_RB_REDUNDANCY__EN_REDUNDANCY1_MASK = 0x00100000 # macro
CC_RB_BACKEND_DISABLE__WRITE_DIS__SHIFT = 0x0 # macro
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT = 0x10 # macro
CC_RB_BACKEND_DISABLE__WRITE_DIS_MASK = 0x00000001 # macro
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK = 0x00FF0000 # macro
GB_ADDR_CONFIG__NUM_PIPES__SHIFT = 0x0 # macro
GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT = 0x3 # macro
GB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT = 0x6 # macro
GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT = 0x8 # macro
GB_ADDR_CONFIG__NUM_BANKS__SHIFT = 0xc # macro
GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT = 0x10 # macro
GB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT = 0x13 # macro
GB_ADDR_CONFIG__NUM_GPUS__SHIFT = 0x15 # macro
GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT = 0x18 # macro
GB_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT = 0x1a # macro
GB_ADDR_CONFIG__ROW_SIZE__SHIFT = 0x1c # macro
GB_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT = 0x1e # macro
GB_ADDR_CONFIG__SE_ENABLE__SHIFT = 0x1f # macro
GB_ADDR_CONFIG__NUM_PIPES_MASK = 0x00000007 # macro
GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK = 0x00000038 # macro
GB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK = 0x000000C0 # macro
GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK = 0x00000700 # macro
GB_ADDR_CONFIG__NUM_BANKS_MASK = 0x00007000 # macro
GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK = 0x00070000 # macro
GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK = 0x00180000 # macro
GB_ADDR_CONFIG__NUM_GPUS_MASK = 0x00E00000 # macro
GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK = 0x03000000 # macro
GB_ADDR_CONFIG__NUM_RB_PER_SE_MASK = 0x0C000000 # macro
GB_ADDR_CONFIG__ROW_SIZE_MASK = 0x30000000 # macro
GB_ADDR_CONFIG__NUM_LOWER_PIPES_MASK = 0x40000000 # macro
GB_ADDR_CONFIG__SE_ENABLE_MASK = 0x80000000 # macro
GB_BACKEND_MAP__BACKEND_MAP__SHIFT = 0x0 # macro
GB_BACKEND_MAP__BACKEND_MAP_MASK = 0xFFFFFFFF # macro
GB_GPU_ID__GPU_ID__SHIFT = 0x0 # macro
GB_GPU_ID__GPU_ID_MASK = 0x0000000F # macro
CC_RB_DAISY_CHAIN__RB_0__SHIFT = 0x0 # macro
CC_RB_DAISY_CHAIN__RB_1__SHIFT = 0x4 # macro
CC_RB_DAISY_CHAIN__RB_2__SHIFT = 0x8 # macro
CC_RB_DAISY_CHAIN__RB_3__SHIFT = 0xc # macro
CC_RB_DAISY_CHAIN__RB_4__SHIFT = 0x10 # macro
CC_RB_DAISY_CHAIN__RB_5__SHIFT = 0x14 # macro
CC_RB_DAISY_CHAIN__RB_6__SHIFT = 0x18 # macro
CC_RB_DAISY_CHAIN__RB_7__SHIFT = 0x1c # macro
CC_RB_DAISY_CHAIN__RB_0_MASK = 0x0000000F # macro
CC_RB_DAISY_CHAIN__RB_1_MASK = 0x000000F0 # macro
CC_RB_DAISY_CHAIN__RB_2_MASK = 0x00000F00 # macro
CC_RB_DAISY_CHAIN__RB_3_MASK = 0x0000F000 # macro
CC_RB_DAISY_CHAIN__RB_4_MASK = 0x000F0000 # macro
CC_RB_DAISY_CHAIN__RB_5_MASK = 0x00F00000 # macro
CC_RB_DAISY_CHAIN__RB_6_MASK = 0x0F000000 # macro
CC_RB_DAISY_CHAIN__RB_7_MASK = 0xF0000000 # macro
GB_ADDR_CONFIG_READ__NUM_PIPES__SHIFT = 0x0 # macro
GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE__SHIFT = 0x3 # macro
GB_ADDR_CONFIG_READ__MAX_COMPRESSED_FRAGS__SHIFT = 0x6 # macro
GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE__SHIFT = 0x8 # macro
GB_ADDR_CONFIG_READ__NUM_BANKS__SHIFT = 0xc # macro
GB_ADDR_CONFIG_READ__SHADER_ENGINE_TILE_SIZE__SHIFT = 0x10 # macro
GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES__SHIFT = 0x13 # macro
GB_ADDR_CONFIG_READ__NUM_GPUS__SHIFT = 0x15 # macro
GB_ADDR_CONFIG_READ__MULTI_GPU_TILE_SIZE__SHIFT = 0x18 # macro
GB_ADDR_CONFIG_READ__NUM_RB_PER_SE__SHIFT = 0x1a # macro
GB_ADDR_CONFIG_READ__ROW_SIZE__SHIFT = 0x1c # macro
GB_ADDR_CONFIG_READ__NUM_LOWER_PIPES__SHIFT = 0x1e # macro
GB_ADDR_CONFIG_READ__SE_ENABLE__SHIFT = 0x1f # macro
GB_ADDR_CONFIG_READ__NUM_PIPES_MASK = 0x00000007 # macro
GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE_MASK = 0x00000038 # macro
GB_ADDR_CONFIG_READ__MAX_COMPRESSED_FRAGS_MASK = 0x000000C0 # macro
GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE_MASK = 0x00000700 # macro
GB_ADDR_CONFIG_READ__NUM_BANKS_MASK = 0x00007000 # macro
GB_ADDR_CONFIG_READ__SHADER_ENGINE_TILE_SIZE_MASK = 0x00070000 # macro
GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES_MASK = 0x00180000 # macro
GB_ADDR_CONFIG_READ__NUM_GPUS_MASK = 0x00E00000 # macro
GB_ADDR_CONFIG_READ__MULTI_GPU_TILE_SIZE_MASK = 0x03000000 # macro
GB_ADDR_CONFIG_READ__NUM_RB_PER_SE_MASK = 0x0C000000 # macro
GB_ADDR_CONFIG_READ__ROW_SIZE_MASK = 0x30000000 # macro
GB_ADDR_CONFIG_READ__NUM_LOWER_PIPES_MASK = 0x40000000 # macro
GB_ADDR_CONFIG_READ__SE_ENABLE_MASK = 0x80000000 # macro
GB_TILE_MODE0__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE0__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE0__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE0__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE0__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE0__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE0__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE0__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE0__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE0__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE1__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE1__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE1__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE1__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE1__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE1__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE1__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE1__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE1__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE1__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE2__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE2__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE2__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE2__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE2__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE2__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE2__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE2__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE2__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE2__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE3__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE3__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE3__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE3__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE3__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE3__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE3__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE3__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE3__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE3__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE4__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE4__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE4__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE4__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE4__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE4__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE4__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE4__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE4__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE4__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE5__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE5__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE5__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE5__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE5__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE5__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE5__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE5__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE5__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE5__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE6__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE6__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE6__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE6__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE6__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE6__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE6__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE6__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE6__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE6__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE7__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE7__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE7__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE7__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE7__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE7__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE7__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE7__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE7__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE7__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE8__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE8__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE8__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE8__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE8__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE8__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE8__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE8__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE8__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE8__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE9__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE9__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE9__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE9__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE9__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE9__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE9__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE9__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE9__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE9__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE10__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE10__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE10__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE10__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE10__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE10__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE10__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE10__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE10__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE10__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE11__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE11__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE11__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE11__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE11__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE11__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE11__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE11__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE11__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE11__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE12__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE12__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE12__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE12__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE12__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE12__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE12__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE12__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE12__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE12__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE13__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE13__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE13__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE13__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE13__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE13__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE13__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE13__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE13__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE13__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE14__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE14__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE14__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE14__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE14__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE14__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE14__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE14__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE14__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE14__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE15__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE15__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE15__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE15__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE15__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE15__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE15__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE15__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE15__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE15__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE16__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE16__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE16__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE16__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE16__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE16__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE16__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE16__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE16__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE16__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE17__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE17__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE17__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE17__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE17__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE17__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE17__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE17__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE17__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE17__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE18__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE18__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE18__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE18__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE18__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE18__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE18__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE18__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE18__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE18__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE19__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE19__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE19__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE19__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE19__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE19__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE19__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE19__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE19__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE19__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE20__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE20__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE20__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE20__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE20__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE20__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE20__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE20__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE20__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE20__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE21__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE21__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE21__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE21__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE21__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE21__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE21__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE21__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE21__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE21__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE22__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE22__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE22__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE22__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE22__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE22__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE22__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE22__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE22__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE22__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE23__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE23__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE23__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE23__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE23__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE23__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE23__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE23__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE23__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE23__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE24__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE24__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE24__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE24__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE24__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE24__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE24__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE24__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE24__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE24__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE25__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE25__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE25__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE25__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE25__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE25__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE25__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE25__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE25__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE25__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE26__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE26__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE26__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE26__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE26__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE26__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE26__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE26__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE26__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE26__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE27__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE27__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE27__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE27__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE27__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE27__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE27__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE27__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE27__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE27__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE28__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE28__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE28__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE28__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE28__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE28__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE28__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE28__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE28__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE28__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE29__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE29__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE29__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE29__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE29__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE29__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE29__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE29__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE29__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE29__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE30__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE30__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE30__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE30__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE30__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE30__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE30__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE30__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE30__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE30__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_TILE_MODE31__ARRAY_MODE__SHIFT = 0x2 # macro
GB_TILE_MODE31__PIPE_CONFIG__SHIFT = 0x6 # macro
GB_TILE_MODE31__TILE_SPLIT__SHIFT = 0xb # macro
GB_TILE_MODE31__MICRO_TILE_MODE_NEW__SHIFT = 0x16 # macro
GB_TILE_MODE31__SAMPLE_SPLIT__SHIFT = 0x19 # macro
GB_TILE_MODE31__ARRAY_MODE_MASK = 0x0000003C # macro
GB_TILE_MODE31__PIPE_CONFIG_MASK = 0x000007C0 # macro
GB_TILE_MODE31__TILE_SPLIT_MASK = 0x00003800 # macro
GB_TILE_MODE31__MICRO_TILE_MODE_NEW_MASK = 0x01C00000 # macro
GB_TILE_MODE31__SAMPLE_SPLIT_MASK = 0x06000000 # macro
GB_MACROTILE_MODE0__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE0__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE0__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE0__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE0__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE0__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE0__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE0__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE1__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE1__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE1__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE1__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE1__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE1__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE1__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE1__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE2__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE2__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE2__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE2__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE2__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE2__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE2__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE2__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE3__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE3__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE3__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE3__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE3__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE3__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE3__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE3__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE4__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE4__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE4__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE4__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE4__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE4__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE4__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE4__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE5__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE5__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE5__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE5__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE5__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE5__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE5__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE5__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE6__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE6__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE6__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE6__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE6__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE6__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE6__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE6__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE7__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE7__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE7__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE7__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE7__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE7__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE7__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE7__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE8__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE8__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE8__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE8__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE8__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE8__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE8__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE8__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE9__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE9__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE9__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE9__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE9__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE9__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE9__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE9__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE10__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE10__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE10__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE10__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE10__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE10__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE10__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE10__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE11__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE11__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE11__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE11__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE11__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE11__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE11__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE11__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE12__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE12__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE12__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE12__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE12__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE12__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE12__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE12__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE13__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE13__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE13__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE13__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE13__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE13__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE13__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE13__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE14__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE14__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE14__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE14__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE14__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE14__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE14__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE14__NUM_BANKS_MASK = 0x000000C0 # macro
GB_MACROTILE_MODE15__BANK_WIDTH__SHIFT = 0x0 # macro
GB_MACROTILE_MODE15__BANK_HEIGHT__SHIFT = 0x2 # macro
GB_MACROTILE_MODE15__MACRO_TILE_ASPECT__SHIFT = 0x4 # macro
GB_MACROTILE_MODE15__NUM_BANKS__SHIFT = 0x6 # macro
GB_MACROTILE_MODE15__BANK_WIDTH_MASK = 0x00000003 # macro
GB_MACROTILE_MODE15__BANK_HEIGHT_MASK = 0x0000000C # macro
GB_MACROTILE_MODE15__MACRO_TILE_ASPECT_MASK = 0x00000030 # macro
GB_MACROTILE_MODE15__NUM_BANKS_MASK = 0x000000C0 # macro
CB_HW_CONTROL__CM_CACHE_EVICT_POINT__SHIFT = 0x0 # macro
CB_HW_CONTROL__FC_CACHE_EVICT_POINT__SHIFT = 0x6 # macro
CB_HW_CONTROL__CC_CACHE_EVICT_POINT__SHIFT = 0xc # macro
CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE__SHIFT = 0x10 # macro
CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING__SHIFT = 0x12 # macro
CB_HW_CONTROL__FORCE_NEEDS_DST__SHIFT = 0x13 # macro
CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE__SHIFT = 0x14 # macro
CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST__SHIFT = 0x15 # macro
CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK__SHIFT = 0x16 # macro
CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG__SHIFT = 0x17 # macro
CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST__SHIFT = 0x18 # macro
CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS__SHIFT = 0x19 # macro
CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL__SHIFT = 0x1a # macro
CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED__SHIFT = 0x1b # macro
CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT__SHIFT = 0x1c # macro
CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT__SHIFT = 0x1d # macro
CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT__SHIFT = 0x1e # macro
CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE__SHIFT = 0x1f # macro
CB_HW_CONTROL__CM_CACHE_EVICT_POINT_MASK = 0x0000000F # macro
CB_HW_CONTROL__FC_CACHE_EVICT_POINT_MASK = 0x000003C0 # macro
CB_HW_CONTROL__CC_CACHE_EVICT_POINT_MASK = 0x0000F000 # macro
CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE_MASK = 0x00010000 # macro
CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING_MASK = 0x00040000 # macro
CB_HW_CONTROL__FORCE_NEEDS_DST_MASK = 0x00080000 # macro
CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE_MASK = 0x00100000 # macro
CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST_MASK = 0x00200000 # macro
CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK_MASK = 0x00400000 # macro
CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG_MASK = 0x00800000 # macro
CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST_MASK = 0x01000000 # macro
CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS_MASK = 0x02000000 # macro
CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK = 0x04000000 # macro
CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED_MASK = 0x08000000 # macro
CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT_MASK = 0x10000000 # macro
CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT_MASK = 0x20000000 # macro
CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT_MASK = 0x40000000 # macro
CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE_MASK = 0x80000000 # macro
CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS__SHIFT = 0x0 # macro
CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS__SHIFT = 0x5 # macro
CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS__SHIFT = 0xb # macro
CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH__SHIFT = 0x11 # macro
CB_HW_CONTROL_1__RMI_CREDITS__SHIFT = 0x1a # macro
CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS_MASK = 0x0000001F # macro
CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS_MASK = 0x000007E0 # macro
CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS_MASK = 0x0001F800 # macro
CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH_MASK = 0x03FE0000 # macro
CB_HW_CONTROL_1__RMI_CREDITS_MASK = 0xFC000000 # macro
CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH__SHIFT = 0x0 # macro
CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH__SHIFT = 0x8 # macro
CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH__SHIFT = 0xf # macro
CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8__SHIFT = 0x18 # macro
CB_HW_CONTROL_2__CHICKEN_BITS__SHIFT = 0x1c # macro
CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH_MASK = 0x000000FF # macro
CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH_MASK = 0x00007F00 # macro
CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH_MASK = 0x007F8000 # macro
CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8_MASK = 0x0F000000 # macro
CB_HW_CONTROL_2__CHICKEN_BITS_MASK = 0xF0000000 # macro
CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL__SHIFT = 0x0 # macro
CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED__SHIFT = 0x1 # macro
CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT__SHIFT = 0x2 # macro
CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP__SHIFT = 0x3 # macro
CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR__SHIFT = 0x4 # macro
CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM__SHIFT = 0x5 # macro
CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD__SHIFT = 0x6 # macro
CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING__SHIFT = 0x7 # macro
CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION__SHIFT = 0x8 # macro
CB_HW_CONTROL_3__SPLIT_ALL_FAST_MODE_TRANSFERS__SHIFT = 0x9 # macro
CB_HW_CONTROL_3__DISABLE_SHADER_BLEND_OPTS__SHIFT = 0xa # macro
CB_HW_CONTROL_3__DISABLE_CMASK_LAST_QUAD_INSERTION__SHIFT = 0xb # macro
CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_511967__SHIFT = 0xc # macro
CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_520657__SHIFT = 0xd # macro
CB_HW_CONTROL_3__DISABLE_OC_FIXES_OF_BUG_522542__SHIFT = 0xe # macro
CB_HW_CONTROL_3__FORCE_RMI_LAST_HIGH__SHIFT = 0xf # macro
CB_HW_CONTROL_3__FORCE_RMI_CLKEN_HIGH__SHIFT = 0x10 # macro
CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CC__SHIFT = 0x11 # macro
CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_FC__SHIFT = 0x12 # macro
CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_DC__SHIFT = 0x13 # macro
CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CM__SHIFT = 0x14 # macro
CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CC__SHIFT = 0x15 # macro
CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_FC__SHIFT = 0x16 # macro
CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_DC__SHIFT = 0x17 # macro
CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CM__SHIFT = 0x18 # macro
CB_HW_CONTROL_3__DISABLE_NACK_COLOR_RD_WR_OPT__SHIFT = 0x19 # macro
CB_HW_CONTROL_3__DISABLE_BLENDER_CLOCK_GATING__SHIFT = 0x1a # macro
CB_HW_CONTROL_3__DISABLE_DUALSRC_WITH_OBJPRIMID_FIX__SHIFT = 0x1b # macro
CB_HW_CONTROL_3__COLOR_CACHE_PREFETCH_NUM_CLS__SHIFT = 0x1c # macro
CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL_MASK = 0x00000001 # macro
CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED_MASK = 0x00000002 # macro
CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT_MASK = 0x00000004 # macro
CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP_MASK = 0x00000008 # macro
CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR_MASK = 0x00000010 # macro
CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM_MASK = 0x00000020 # macro
CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD_MASK = 0x00000040 # macro
CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING_MASK = 0x00000080 # macro
CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION_MASK = 0x00000100 # macro
CB_HW_CONTROL_3__SPLIT_ALL_FAST_MODE_TRANSFERS_MASK = 0x00000200 # macro
CB_HW_CONTROL_3__DISABLE_SHADER_BLEND_OPTS_MASK = 0x00000400 # macro
CB_HW_CONTROL_3__DISABLE_CMASK_LAST_QUAD_INSERTION_MASK = 0x00000800 # macro
CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_511967_MASK = 0x00001000 # macro
CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_520657_MASK = 0x00002000 # macro
CB_HW_CONTROL_3__DISABLE_OC_FIXES_OF_BUG_522542_MASK = 0x00004000 # macro
CB_HW_CONTROL_3__FORCE_RMI_LAST_HIGH_MASK = 0x00008000 # macro
CB_HW_CONTROL_3__FORCE_RMI_CLKEN_HIGH_MASK = 0x00010000 # macro
CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CC_MASK = 0x00020000 # macro
CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_FC_MASK = 0x00040000 # macro
CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_DC_MASK = 0x00080000 # macro
CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CM_MASK = 0x00100000 # macro
CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CC_MASK = 0x00200000 # macro
CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_FC_MASK = 0x00400000 # macro
CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_DC_MASK = 0x00800000 # macro
CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CM_MASK = 0x01000000 # macro
CB_HW_CONTROL_3__DISABLE_NACK_COLOR_RD_WR_OPT_MASK = 0x02000000 # macro
CB_HW_CONTROL_3__DISABLE_BLENDER_CLOCK_GATING_MASK = 0x04000000 # macro
CB_HW_CONTROL_3__DISABLE_DUALSRC_WITH_OBJPRIMID_FIX_MASK = 0x08000000 # macro
CB_HW_CONTROL_3__COLOR_CACHE_PREFETCH_NUM_CLS_MASK = 0x30000000 # macro
CB_HW_MEM_ARBITER_RD__MODE__SHIFT = 0x0 # macro
CB_HW_MEM_ARBITER_RD__IGNORE_URGENT_AGE__SHIFT = 0x2 # macro
CB_HW_MEM_ARBITER_RD__BREAK_GROUP_AGE__SHIFT = 0x6 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_CC__SHIFT = 0xa # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_FC__SHIFT = 0xc # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_CM__SHIFT = 0xe # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_DC__SHIFT = 0x10 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_REQS__SHIFT = 0x12 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_NOREQS__SHIFT = 0x14 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_IGNORE_NUM_TIDS__SHIFT = 0x16 # macro
CB_HW_MEM_ARBITER_RD__SCALE_AGE__SHIFT = 0x17 # macro
CB_HW_MEM_ARBITER_RD__SCALE_WEIGHT__SHIFT = 0x1a # macro
CB_HW_MEM_ARBITER_RD__SEND_LASTS_WITHIN_GROUPS__SHIFT = 0x1d # macro
CB_HW_MEM_ARBITER_RD__MODE_MASK = 0x00000003 # macro
CB_HW_MEM_ARBITER_RD__IGNORE_URGENT_AGE_MASK = 0x0000003C # macro
CB_HW_MEM_ARBITER_RD__BREAK_GROUP_AGE_MASK = 0x000003C0 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_CC_MASK = 0x00000C00 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_FC_MASK = 0x00003000 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_CM_MASK = 0x0000C000 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_DC_MASK = 0x00030000 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_REQS_MASK = 0x000C0000 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_NOREQS_MASK = 0x00300000 # macro
CB_HW_MEM_ARBITER_RD__WEIGHT_IGNORE_NUM_TIDS_MASK = 0x00400000 # macro
CB_HW_MEM_ARBITER_RD__SCALE_AGE_MASK = 0x03800000 # macro
CB_HW_MEM_ARBITER_RD__SCALE_WEIGHT_MASK = 0x1C000000 # macro
CB_HW_MEM_ARBITER_RD__SEND_LASTS_WITHIN_GROUPS_MASK = 0x20000000 # macro
CB_HW_MEM_ARBITER_WR__MODE__SHIFT = 0x0 # macro
CB_HW_MEM_ARBITER_WR__IGNORE_URGENT_AGE__SHIFT = 0x2 # macro
CB_HW_MEM_ARBITER_WR__BREAK_GROUP_AGE__SHIFT = 0x6 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_CC__SHIFT = 0xa # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_FC__SHIFT = 0xc # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_CM__SHIFT = 0xe # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_DC__SHIFT = 0x10 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_REQS__SHIFT = 0x12 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_NOREQS__SHIFT = 0x14 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_IGNORE_BYTE_MASK__SHIFT = 0x16 # macro
CB_HW_MEM_ARBITER_WR__SCALE_AGE__SHIFT = 0x17 # macro
CB_HW_MEM_ARBITER_WR__SCALE_WEIGHT__SHIFT = 0x1a # macro
CB_HW_MEM_ARBITER_WR__SEND_LASTS_WITHIN_GROUPS__SHIFT = 0x1d # macro
CB_HW_MEM_ARBITER_WR__MODE_MASK = 0x00000003 # macro
CB_HW_MEM_ARBITER_WR__IGNORE_URGENT_AGE_MASK = 0x0000003C # macro
CB_HW_MEM_ARBITER_WR__BREAK_GROUP_AGE_MASK = 0x000003C0 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_CC_MASK = 0x00000C00 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_FC_MASK = 0x00003000 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_CM_MASK = 0x0000C000 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_DC_MASK = 0x00030000 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_REQS_MASK = 0x000C0000 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_NOREQS_MASK = 0x00300000 # macro
CB_HW_MEM_ARBITER_WR__WEIGHT_IGNORE_BYTE_MASK_MASK = 0x00400000 # macro
CB_HW_MEM_ARBITER_WR__SCALE_AGE_MASK = 0x03800000 # macro
CB_HW_MEM_ARBITER_WR__SCALE_WEIGHT_MASK = 0x1C000000 # macro
CB_HW_MEM_ARBITER_WR__SEND_LASTS_WITHIN_GROUPS_MASK = 0x20000000 # macro
CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH__SHIFT = 0x0 # macro
CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE__SHIFT = 0x5 # macro
CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE__SHIFT = 0x6 # macro
CB_DCC_CONFIG__DISABLE_CONSTANT_ENCODE__SHIFT = 0x7 # macro
CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH__SHIFT = 0x8 # macro
CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH__SHIFT = 0x10 # macro
CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT__SHIFT = 0x18 # macro
CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS__SHIFT = 0x1c # macro
CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH_MASK = 0x0000001F # macro
CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE_MASK = 0x00000020 # macro
CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE_MASK = 0x00000040 # macro
CB_DCC_CONFIG__DISABLE_CONSTANT_ENCODE_MASK = 0x00000080 # macro
CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH_MASK = 0x0000FF00 # macro
CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH_MASK = 0x007F0000 # macro
CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT_MASK = 0x0F000000 # macro
CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS_MASK = 0xF0000000 # macro
GC_USER_RB_REDUNDANCY__FAILED_RB0__SHIFT = 0x8 # macro
GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT = 0xc # macro
GC_USER_RB_REDUNDANCY__FAILED_RB1__SHIFT = 0x10 # macro
GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT = 0x14 # macro
GC_USER_RB_REDUNDANCY__FAILED_RB0_MASK = 0x00000F00 # macro
GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0_MASK = 0x00001000 # macro
GC_USER_RB_REDUNDANCY__FAILED_RB1_MASK = 0x000F0000 # macro
GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1_MASK = 0x00100000 # macro
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT = 0x10 # macro
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK = 0x00FF0000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID0_GROUP__SHIFT = 0x0 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID1_GROUP__SHIFT = 0x2 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID2_GROUP__SHIFT = 0x4 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID3_GROUP__SHIFT = 0x6 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID4_GROUP__SHIFT = 0x8 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID5_GROUP__SHIFT = 0xa # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID6_GROUP__SHIFT = 0xc # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID7_GROUP__SHIFT = 0xe # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID8_GROUP__SHIFT = 0x10 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID9_GROUP__SHIFT = 0x12 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID10_GROUP__SHIFT = 0x14 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID11_GROUP__SHIFT = 0x16 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID12_GROUP__SHIFT = 0x18 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID13_GROUP__SHIFT = 0x1a # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID14_GROUP__SHIFT = 0x1c # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID15_GROUP__SHIFT = 0x1e # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID0_GROUP_MASK = 0x00000003 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID1_GROUP_MASK = 0x0000000C # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID2_GROUP_MASK = 0x00000030 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID3_GROUP_MASK = 0x000000C0 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID4_GROUP_MASK = 0x00000300 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID5_GROUP_MASK = 0x00000C00 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID6_GROUP_MASK = 0x00003000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID7_GROUP_MASK = 0x0000C000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID8_GROUP_MASK = 0x00030000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID9_GROUP_MASK = 0x000C0000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID10_GROUP_MASK = 0x00300000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID11_GROUP_MASK = 0x00C00000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID12_GROUP_MASK = 0x03000000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID13_GROUP_MASK = 0x0C000000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID14_GROUP_MASK = 0x30000000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP0__CID15_GROUP_MASK = 0xC0000000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID16_GROUP__SHIFT = 0x0 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID17_GROUP__SHIFT = 0x2 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID18_GROUP__SHIFT = 0x4 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID19_GROUP__SHIFT = 0x6 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID20_GROUP__SHIFT = 0x8 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID21_GROUP__SHIFT = 0xa # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID22_GROUP__SHIFT = 0xc # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID23_GROUP__SHIFT = 0xe # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID24_GROUP__SHIFT = 0x10 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID25_GROUP__SHIFT = 0x12 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID26_GROUP__SHIFT = 0x14 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID27_GROUP__SHIFT = 0x16 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID28_GROUP__SHIFT = 0x18 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID29_GROUP__SHIFT = 0x1a # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID30_GROUP__SHIFT = 0x1c # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID31_GROUP__SHIFT = 0x1e # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID16_GROUP_MASK = 0x00000003 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID17_GROUP_MASK = 0x0000000C # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID18_GROUP_MASK = 0x00000030 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID19_GROUP_MASK = 0x000000C0 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID20_GROUP_MASK = 0x00000300 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID21_GROUP_MASK = 0x00000C00 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID22_GROUP_MASK = 0x00003000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID23_GROUP_MASK = 0x0000C000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID24_GROUP_MASK = 0x00030000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID25_GROUP_MASK = 0x000C0000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID26_GROUP_MASK = 0x00300000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID27_GROUP_MASK = 0x00C00000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID28_GROUP_MASK = 0x03000000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID29_GROUP_MASK = 0x0C000000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID30_GROUP_MASK = 0x30000000 # macro
GCEA_DRAM_RD_CLI2GRP_MAP1__CID31_GROUP_MASK = 0xC0000000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID0_GROUP__SHIFT = 0x0 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID1_GROUP__SHIFT = 0x2 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID2_GROUP__SHIFT = 0x4 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID3_GROUP__SHIFT = 0x6 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID4_GROUP__SHIFT = 0x8 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID5_GROUP__SHIFT = 0xa # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID6_GROUP__SHIFT = 0xc # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID7_GROUP__SHIFT = 0xe # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID8_GROUP__SHIFT = 0x10 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID9_GROUP__SHIFT = 0x12 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID10_GROUP__SHIFT = 0x14 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID11_GROUP__SHIFT = 0x16 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID12_GROUP__SHIFT = 0x18 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID13_GROUP__SHIFT = 0x1a # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID14_GROUP__SHIFT = 0x1c # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID15_GROUP__SHIFT = 0x1e # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID0_GROUP_MASK = 0x00000003 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID1_GROUP_MASK = 0x0000000C # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID2_GROUP_MASK = 0x00000030 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID3_GROUP_MASK = 0x000000C0 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID4_GROUP_MASK = 0x00000300 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID5_GROUP_MASK = 0x00000C00 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID6_GROUP_MASK = 0x00003000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID7_GROUP_MASK = 0x0000C000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID8_GROUP_MASK = 0x00030000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID9_GROUP_MASK = 0x000C0000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID10_GROUP_MASK = 0x00300000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID11_GROUP_MASK = 0x00C00000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID12_GROUP_MASK = 0x03000000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID13_GROUP_MASK = 0x0C000000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID14_GROUP_MASK = 0x30000000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP0__CID15_GROUP_MASK = 0xC0000000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID16_GROUP__SHIFT = 0x0 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID17_GROUP__SHIFT = 0x2 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID18_GROUP__SHIFT = 0x4 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID19_GROUP__SHIFT = 0x6 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID20_GROUP__SHIFT = 0x8 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID21_GROUP__SHIFT = 0xa # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID22_GROUP__SHIFT = 0xc # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID23_GROUP__SHIFT = 0xe # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID24_GROUP__SHIFT = 0x10 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID25_GROUP__SHIFT = 0x12 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID26_GROUP__SHIFT = 0x14 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID27_GROUP__SHIFT = 0x16 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID28_GROUP__SHIFT = 0x18 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID29_GROUP__SHIFT = 0x1a # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID30_GROUP__SHIFT = 0x1c # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID31_GROUP__SHIFT = 0x1e # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID16_GROUP_MASK = 0x00000003 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID17_GROUP_MASK = 0x0000000C # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID18_GROUP_MASK = 0x00000030 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID19_GROUP_MASK = 0x000000C0 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID20_GROUP_MASK = 0x00000300 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID21_GROUP_MASK = 0x00000C00 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID22_GROUP_MASK = 0x00003000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID23_GROUP_MASK = 0x0000C000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID24_GROUP_MASK = 0x00030000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID25_GROUP_MASK = 0x000C0000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID26_GROUP_MASK = 0x00300000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID27_GROUP_MASK = 0x00C00000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID28_GROUP_MASK = 0x03000000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID29_GROUP_MASK = 0x0C000000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID30_GROUP_MASK = 0x30000000 # macro
GCEA_DRAM_WR_CLI2GRP_MAP1__CID31_GROUP_MASK = 0xC0000000 # macro
GCEA_DRAM_RD_GRP2VC_MAP__GROUP0_VC__SHIFT = 0x0 # macro
GCEA_DRAM_RD_GRP2VC_MAP__GROUP1_VC__SHIFT = 0x3 # macro
GCEA_DRAM_RD_GRP2VC_MAP__GROUP2_VC__SHIFT = 0x6 # macro
GCEA_DRAM_RD_GRP2VC_MAP__GROUP3_VC__SHIFT = 0x9 # macro
GCEA_DRAM_RD_GRP2VC_MAP__GROUP0_VC_MASK = 0x00000007 # macro
GCEA_DRAM_RD_GRP2VC_MAP__GROUP1_VC_MASK = 0x00000038 # macro
GCEA_DRAM_RD_GRP2VC_MAP__GROUP2_VC_MASK = 0x000001C0 # macro
GCEA_DRAM_RD_GRP2VC_MAP__GROUP3_VC_MASK = 0x00000E00 # macro
GCEA_DRAM_WR_GRP2VC_MAP__GROUP0_VC__SHIFT = 0x0 # macro
GCEA_DRAM_WR_GRP2VC_MAP__GROUP1_VC__SHIFT = 0x3 # macro
GCEA_DRAM_WR_GRP2VC_MAP__GROUP2_VC__SHIFT = 0x6 # macro
GCEA_DRAM_WR_GRP2VC_MAP__GROUP3_VC__SHIFT = 0x9 # macro
GCEA_DRAM_WR_GRP2VC_MAP__GROUP0_VC_MASK = 0x00000007 # macro
GCEA_DRAM_WR_GRP2VC_MAP__GROUP1_VC_MASK = 0x00000038 # macro
GCEA_DRAM_WR_GRP2VC_MAP__GROUP2_VC_MASK = 0x000001C0 # macro
GCEA_DRAM_WR_GRP2VC_MAP__GROUP3_VC_MASK = 0x00000E00 # macro
GCEA_DRAM_RD_LAZY__GROUP0_DELAY__SHIFT = 0x0 # macro
GCEA_DRAM_RD_LAZY__GROUP1_DELAY__SHIFT = 0x3 # macro
GCEA_DRAM_RD_LAZY__GROUP2_DELAY__SHIFT = 0x6 # macro
GCEA_DRAM_RD_LAZY__GROUP3_DELAY__SHIFT = 0x9 # macro
GCEA_DRAM_RD_LAZY__REQ_ACCUM_THRESH__SHIFT = 0xc # macro
GCEA_DRAM_RD_LAZY__REQ_ACCUM_TIMEOUT__SHIFT = 0x14 # macro
GCEA_DRAM_RD_LAZY__REQ_ACCUM_IDLEMAX__SHIFT = 0x1b # macro
GCEA_DRAM_RD_LAZY__GROUP0_DELAY_MASK = 0x00000007 # macro
GCEA_DRAM_RD_LAZY__GROUP1_DELAY_MASK = 0x00000038 # macro
GCEA_DRAM_RD_LAZY__GROUP2_DELAY_MASK = 0x000001C0 # macro
GCEA_DRAM_RD_LAZY__GROUP3_DELAY_MASK = 0x00000E00 # macro
GCEA_DRAM_RD_LAZY__REQ_ACCUM_THRESH_MASK = 0x0003F000 # macro
GCEA_DRAM_RD_LAZY__REQ_ACCUM_TIMEOUT_MASK = 0x07F00000 # macro
GCEA_DRAM_RD_LAZY__REQ_ACCUM_IDLEMAX_MASK = 0x78000000 # macro
GCEA_DRAM_WR_LAZY__GROUP0_DELAY__SHIFT = 0x0 # macro
GCEA_DRAM_WR_LAZY__GROUP1_DELAY__SHIFT = 0x3 # macro
GCEA_DRAM_WR_LAZY__GROUP2_DELAY__SHIFT = 0x6 # macro
GCEA_DRAM_WR_LAZY__GROUP3_DELAY__SHIFT = 0x9 # macro
GCEA_DRAM_WR_LAZY__REQ_ACCUM_THRESH__SHIFT = 0xc # macro
GCEA_DRAM_WR_LAZY__REQ_ACCUM_TIMEOUT__SHIFT = 0x14 # macro
GCEA_DRAM_WR_LAZY__REQ_ACCUM_IDLEMAX__SHIFT = 0x1b # macro
GCEA_DRAM_WR_LAZY__GROUP0_DELAY_MASK = 0x00000007 # macro
GCEA_DRAM_WR_LAZY__GROUP1_DELAY_MASK = 0x00000038 # macro
GCEA_DRAM_WR_LAZY__GROUP2_DELAY_MASK = 0x000001C0 # macro
GCEA_DRAM_WR_LAZY__GROUP3_DELAY_MASK = 0x00000E00 # macro
GCEA_DRAM_WR_LAZY__REQ_ACCUM_THRESH_MASK = 0x0003F000 # macro
GCEA_DRAM_WR_LAZY__REQ_ACCUM_TIMEOUT_MASK = 0x07F00000 # macro
GCEA_DRAM_WR_LAZY__REQ_ACCUM_IDLEMAX_MASK = 0x78000000 # macro
GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP0__SHIFT = 0x0 # macro
GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP1__SHIFT = 0x4 # macro
GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP2__SHIFT = 0x8 # macro
GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP3__SHIFT = 0xc # macro
GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP0__SHIFT = 0x10 # macro
GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP1__SHIFT = 0x13 # macro
GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP2__SHIFT = 0x16 # macro
GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP3__SHIFT = 0x19 # macro
GCEA_DRAM_RD_CAM_CNTL__REFILL_CHAIN__SHIFT = 0x1c # macro
GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP0_MASK = 0x0000000F # macro
GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP1_MASK = 0x000000F0 # macro
GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP2_MASK = 0x00000F00 # macro
GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP3_MASK = 0x0000F000 # macro
GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP0_MASK = 0x00070000 # macro
GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP1_MASK = 0x00380000 # macro
GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP2_MASK = 0x01C00000 # macro
GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP3_MASK = 0x0E000000 # macro
GCEA_DRAM_RD_CAM_CNTL__REFILL_CHAIN_MASK = 0x10000000 # macro
GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP0__SHIFT = 0x0 # macro
GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP1__SHIFT = 0x4 # macro
GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP2__SHIFT = 0x8 # macro
GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP3__SHIFT = 0xc # macro
GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP0__SHIFT = 0x10 # macro
GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP1__SHIFT = 0x13 # macro
GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP2__SHIFT = 0x16 # macro
GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP3__SHIFT = 0x19 # macro
GCEA_DRAM_WR_CAM_CNTL__REFILL_CHAIN__SHIFT = 0x1c # macro
GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP0_MASK = 0x0000000F # macro
GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP1_MASK = 0x000000F0 # macro
GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP2_MASK = 0x00000F00 # macro
GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP3_MASK = 0x0000F000 # macro
GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP0_MASK = 0x00070000 # macro
GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP1_MASK = 0x00380000 # macro
GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP2_MASK = 0x01C00000 # macro
GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP3_MASK = 0x0E000000 # macro
GCEA_DRAM_WR_CAM_CNTL__REFILL_CHAIN_MASK = 0x10000000 # macro
GCEA_DRAM_PAGE_BURST__RD_LIMIT_LO__SHIFT = 0x0 # macro
GCEA_DRAM_PAGE_BURST__RD_LIMIT_HI__SHIFT = 0x8 # macro
GCEA_DRAM_PAGE_BURST__WR_LIMIT_LO__SHIFT = 0x10 # macro
GCEA_DRAM_PAGE_BURST__WR_LIMIT_HI__SHIFT = 0x18 # macro
GCEA_DRAM_PAGE_BURST__RD_LIMIT_LO_MASK = 0x000000FF # macro
GCEA_DRAM_PAGE_BURST__RD_LIMIT_HI_MASK = 0x0000FF00 # macro
GCEA_DRAM_PAGE_BURST__WR_LIMIT_LO_MASK = 0x00FF0000 # macro
GCEA_DRAM_PAGE_BURST__WR_LIMIT_HI_MASK = 0xFF000000 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP0_AGING_RATE__SHIFT = 0x0 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP1_AGING_RATE__SHIFT = 0x3 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP2_AGING_RATE__SHIFT = 0x6 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP3_AGING_RATE__SHIFT = 0x9 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP0_AGE_COEFFICIENT__SHIFT = 0xc # macro
GCEA_DRAM_RD_PRI_AGE__GROUP1_AGE_COEFFICIENT__SHIFT = 0xf # macro
GCEA_DRAM_RD_PRI_AGE__GROUP2_AGE_COEFFICIENT__SHIFT = 0x12 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP3_AGE_COEFFICIENT__SHIFT = 0x15 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP0_AGING_RATE_MASK = 0x00000007 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP1_AGING_RATE_MASK = 0x00000038 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP2_AGING_RATE_MASK = 0x000001C0 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP3_AGING_RATE_MASK = 0x00000E00 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK = 0x00007000 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK = 0x00038000 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK = 0x001C0000 # macro
GCEA_DRAM_RD_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK = 0x00E00000 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP0_AGING_RATE__SHIFT = 0x0 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP1_AGING_RATE__SHIFT = 0x3 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP2_AGING_RATE__SHIFT = 0x6 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP3_AGING_RATE__SHIFT = 0x9 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP0_AGE_COEFFICIENT__SHIFT = 0xc # macro
GCEA_DRAM_WR_PRI_AGE__GROUP1_AGE_COEFFICIENT__SHIFT = 0xf # macro
GCEA_DRAM_WR_PRI_AGE__GROUP2_AGE_COEFFICIENT__SHIFT = 0x12 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP3_AGE_COEFFICIENT__SHIFT = 0x15 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP0_AGING_RATE_MASK = 0x00000007 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP1_AGING_RATE_MASK = 0x00000038 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP2_AGING_RATE_MASK = 0x000001C0 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP3_AGING_RATE_MASK = 0x00000E00 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK = 0x00007000 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK = 0x00038000 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK = 0x001C0000 # macro
GCEA_DRAM_WR_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK = 0x00E00000 # macro
GCEA_DRAM_RD_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_DRAM_RD_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_DRAM_RD_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_DRAM_RD_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_DRAM_RD_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_DRAM_RD_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_DRAM_RD_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_DRAM_RD_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_DRAM_WR_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_DRAM_WR_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_DRAM_WR_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_DRAM_WR_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_DRAM_WR_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_DRAM_WR_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_DRAM_WR_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_DRAM_WR_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_DRAM_RD_PRI_FIXED__GROUP0_FIXED_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_DRAM_RD_PRI_FIXED__GROUP1_FIXED_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_DRAM_RD_PRI_FIXED__GROUP2_FIXED_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_DRAM_RD_PRI_FIXED__GROUP3_FIXED_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_DRAM_RD_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_DRAM_RD_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_DRAM_RD_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_DRAM_RD_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_DRAM_WR_PRI_FIXED__GROUP0_FIXED_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_DRAM_WR_PRI_FIXED__GROUP1_FIXED_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_DRAM_WR_PRI_FIXED__GROUP2_FIXED_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_DRAM_WR_PRI_FIXED__GROUP3_FIXED_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_DRAM_WR_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_DRAM_WR_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_DRAM_WR_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_DRAM_WR_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP0_URGENCY_MODE__SHIFT = 0xc # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP1_URGENCY_MODE__SHIFT = 0xd # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP2_URGENCY_MODE__SHIFT = 0xe # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP3_URGENCY_MODE__SHIFT = 0xf # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK = 0x00001000 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK = 0x00002000 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK = 0x00004000 # macro
GCEA_DRAM_RD_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK = 0x00008000 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP0_URGENCY_MODE__SHIFT = 0xc # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP1_URGENCY_MODE__SHIFT = 0xd # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP2_URGENCY_MODE__SHIFT = 0xe # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP3_URGENCY_MODE__SHIFT = 0xf # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK = 0x00001000 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK = 0x00002000 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK = 0x00004000 # macro
GCEA_DRAM_WR_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK = 0x00008000 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID0_GROUP__SHIFT = 0x0 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID1_GROUP__SHIFT = 0x2 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID2_GROUP__SHIFT = 0x4 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID3_GROUP__SHIFT = 0x6 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID4_GROUP__SHIFT = 0x8 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID5_GROUP__SHIFT = 0xa # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID6_GROUP__SHIFT = 0xc # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID7_GROUP__SHIFT = 0xe # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID8_GROUP__SHIFT = 0x10 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID9_GROUP__SHIFT = 0x12 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID10_GROUP__SHIFT = 0x14 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID11_GROUP__SHIFT = 0x16 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID12_GROUP__SHIFT = 0x18 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID13_GROUP__SHIFT = 0x1a # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID14_GROUP__SHIFT = 0x1c # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID15_GROUP__SHIFT = 0x1e # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID0_GROUP_MASK = 0x00000003 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID1_GROUP_MASK = 0x0000000C # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID2_GROUP_MASK = 0x00000030 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID3_GROUP_MASK = 0x000000C0 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID4_GROUP_MASK = 0x00000300 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID5_GROUP_MASK = 0x00000C00 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID6_GROUP_MASK = 0x00003000 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID7_GROUP_MASK = 0x0000C000 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID8_GROUP_MASK = 0x00030000 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID9_GROUP_MASK = 0x000C0000 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID10_GROUP_MASK = 0x00300000 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID11_GROUP_MASK = 0x00C00000 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID12_GROUP_MASK = 0x03000000 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID13_GROUP_MASK = 0x0C000000 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID14_GROUP_MASK = 0x30000000 # macro
GCEA_IO_RD_CLI2GRP_MAP0__CID15_GROUP_MASK = 0xC0000000 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID16_GROUP__SHIFT = 0x0 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID17_GROUP__SHIFT = 0x2 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID18_GROUP__SHIFT = 0x4 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID19_GROUP__SHIFT = 0x6 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID20_GROUP__SHIFT = 0x8 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID21_GROUP__SHIFT = 0xa # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID22_GROUP__SHIFT = 0xc # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID23_GROUP__SHIFT = 0xe # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID24_GROUP__SHIFT = 0x10 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID25_GROUP__SHIFT = 0x12 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID26_GROUP__SHIFT = 0x14 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID27_GROUP__SHIFT = 0x16 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID28_GROUP__SHIFT = 0x18 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID29_GROUP__SHIFT = 0x1a # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID30_GROUP__SHIFT = 0x1c # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID31_GROUP__SHIFT = 0x1e # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID16_GROUP_MASK = 0x00000003 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID17_GROUP_MASK = 0x0000000C # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID18_GROUP_MASK = 0x00000030 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID19_GROUP_MASK = 0x000000C0 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID20_GROUP_MASK = 0x00000300 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID21_GROUP_MASK = 0x00000C00 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID22_GROUP_MASK = 0x00003000 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID23_GROUP_MASK = 0x0000C000 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID24_GROUP_MASK = 0x00030000 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID25_GROUP_MASK = 0x000C0000 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID26_GROUP_MASK = 0x00300000 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID27_GROUP_MASK = 0x00C00000 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID28_GROUP_MASK = 0x03000000 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID29_GROUP_MASK = 0x0C000000 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID30_GROUP_MASK = 0x30000000 # macro
GCEA_IO_RD_CLI2GRP_MAP1__CID31_GROUP_MASK = 0xC0000000 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID0_GROUP__SHIFT = 0x0 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID1_GROUP__SHIFT = 0x2 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID2_GROUP__SHIFT = 0x4 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID3_GROUP__SHIFT = 0x6 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID4_GROUP__SHIFT = 0x8 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID5_GROUP__SHIFT = 0xa # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID6_GROUP__SHIFT = 0xc # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID7_GROUP__SHIFT = 0xe # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID8_GROUP__SHIFT = 0x10 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID9_GROUP__SHIFT = 0x12 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID10_GROUP__SHIFT = 0x14 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID11_GROUP__SHIFT = 0x16 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID12_GROUP__SHIFT = 0x18 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID13_GROUP__SHIFT = 0x1a # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID14_GROUP__SHIFT = 0x1c # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID15_GROUP__SHIFT = 0x1e # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID0_GROUP_MASK = 0x00000003 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID1_GROUP_MASK = 0x0000000C # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID2_GROUP_MASK = 0x00000030 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID3_GROUP_MASK = 0x000000C0 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID4_GROUP_MASK = 0x00000300 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID5_GROUP_MASK = 0x00000C00 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID6_GROUP_MASK = 0x00003000 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID7_GROUP_MASK = 0x0000C000 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID8_GROUP_MASK = 0x00030000 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID9_GROUP_MASK = 0x000C0000 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID10_GROUP_MASK = 0x00300000 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID11_GROUP_MASK = 0x00C00000 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID12_GROUP_MASK = 0x03000000 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID13_GROUP_MASK = 0x0C000000 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID14_GROUP_MASK = 0x30000000 # macro
GCEA_IO_WR_CLI2GRP_MAP0__CID15_GROUP_MASK = 0xC0000000 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID16_GROUP__SHIFT = 0x0 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID17_GROUP__SHIFT = 0x2 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID18_GROUP__SHIFT = 0x4 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID19_GROUP__SHIFT = 0x6 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID20_GROUP__SHIFT = 0x8 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID21_GROUP__SHIFT = 0xa # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID22_GROUP__SHIFT = 0xc # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID23_GROUP__SHIFT = 0xe # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID24_GROUP__SHIFT = 0x10 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID25_GROUP__SHIFT = 0x12 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID26_GROUP__SHIFT = 0x14 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID27_GROUP__SHIFT = 0x16 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID28_GROUP__SHIFT = 0x18 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID29_GROUP__SHIFT = 0x1a # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID30_GROUP__SHIFT = 0x1c # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID31_GROUP__SHIFT = 0x1e # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID16_GROUP_MASK = 0x00000003 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID17_GROUP_MASK = 0x0000000C # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID18_GROUP_MASK = 0x00000030 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID19_GROUP_MASK = 0x000000C0 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID20_GROUP_MASK = 0x00000300 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID21_GROUP_MASK = 0x00000C00 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID22_GROUP_MASK = 0x00003000 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID23_GROUP_MASK = 0x0000C000 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID24_GROUP_MASK = 0x00030000 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID25_GROUP_MASK = 0x000C0000 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID26_GROUP_MASK = 0x00300000 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID27_GROUP_MASK = 0x00C00000 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID28_GROUP_MASK = 0x03000000 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID29_GROUP_MASK = 0x0C000000 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID30_GROUP_MASK = 0x30000000 # macro
GCEA_IO_WR_CLI2GRP_MAP1__CID31_GROUP_MASK = 0xC0000000 # macro
GCEA_IO_RD_COMBINE_FLUSH__GROUP0_TIMER__SHIFT = 0x0 # macro
GCEA_IO_RD_COMBINE_FLUSH__GROUP1_TIMER__SHIFT = 0x4 # macro
GCEA_IO_RD_COMBINE_FLUSH__GROUP2_TIMER__SHIFT = 0x8 # macro
GCEA_IO_RD_COMBINE_FLUSH__GROUP3_TIMER__SHIFT = 0xc # macro
GCEA_IO_RD_COMBINE_FLUSH__COMB_MODE__SHIFT = 0x10 # macro
GCEA_IO_RD_COMBINE_FLUSH__GROUP0_TIMER_MASK = 0x0000000F # macro
GCEA_IO_RD_COMBINE_FLUSH__GROUP1_TIMER_MASK = 0x000000F0 # macro
GCEA_IO_RD_COMBINE_FLUSH__GROUP2_TIMER_MASK = 0x00000F00 # macro
GCEA_IO_RD_COMBINE_FLUSH__GROUP3_TIMER_MASK = 0x0000F000 # macro
GCEA_IO_RD_COMBINE_FLUSH__COMB_MODE_MASK = 0x00030000 # macro
GCEA_IO_WR_COMBINE_FLUSH__GROUP0_TIMER__SHIFT = 0x0 # macro
GCEA_IO_WR_COMBINE_FLUSH__GROUP1_TIMER__SHIFT = 0x4 # macro
GCEA_IO_WR_COMBINE_FLUSH__GROUP2_TIMER__SHIFT = 0x8 # macro
GCEA_IO_WR_COMBINE_FLUSH__GROUP3_TIMER__SHIFT = 0xc # macro
GCEA_IO_WR_COMBINE_FLUSH__COMB_MODE__SHIFT = 0x10 # macro
GCEA_IO_WR_COMBINE_FLUSH__DISABLE_MAM_CHAINING__SHIFT = 0x12 # macro
GCEA_IO_WR_COMBINE_FLUSH__GROUP0_TIMER_MASK = 0x0000000F # macro
GCEA_IO_WR_COMBINE_FLUSH__GROUP1_TIMER_MASK = 0x000000F0 # macro
GCEA_IO_WR_COMBINE_FLUSH__GROUP2_TIMER_MASK = 0x00000F00 # macro
GCEA_IO_WR_COMBINE_FLUSH__GROUP3_TIMER_MASK = 0x0000F000 # macro
GCEA_IO_WR_COMBINE_FLUSH__COMB_MODE_MASK = 0x00030000 # macro
GCEA_IO_WR_COMBINE_FLUSH__DISABLE_MAM_CHAINING_MASK = 0x00040000 # macro
GCEA_IO_GROUP_BURST__RD_LIMIT_LO__SHIFT = 0x0 # macro
GCEA_IO_GROUP_BURST__RD_LIMIT_HI__SHIFT = 0x8 # macro
GCEA_IO_GROUP_BURST__WR_LIMIT_LO__SHIFT = 0x10 # macro
GCEA_IO_GROUP_BURST__WR_LIMIT_HI__SHIFT = 0x18 # macro
GCEA_IO_GROUP_BURST__RD_LIMIT_LO_MASK = 0x000000FF # macro
GCEA_IO_GROUP_BURST__RD_LIMIT_HI_MASK = 0x0000FF00 # macro
GCEA_IO_GROUP_BURST__WR_LIMIT_LO_MASK = 0x00FF0000 # macro
GCEA_IO_GROUP_BURST__WR_LIMIT_HI_MASK = 0xFF000000 # macro
GCEA_IO_RD_PRI_AGE__GROUP0_AGING_RATE__SHIFT = 0x0 # macro
GCEA_IO_RD_PRI_AGE__GROUP1_AGING_RATE__SHIFT = 0x3 # macro
GCEA_IO_RD_PRI_AGE__GROUP2_AGING_RATE__SHIFT = 0x6 # macro
GCEA_IO_RD_PRI_AGE__GROUP3_AGING_RATE__SHIFT = 0x9 # macro
GCEA_IO_RD_PRI_AGE__GROUP0_AGE_COEFFICIENT__SHIFT = 0xc # macro
GCEA_IO_RD_PRI_AGE__GROUP1_AGE_COEFFICIENT__SHIFT = 0xf # macro
GCEA_IO_RD_PRI_AGE__GROUP2_AGE_COEFFICIENT__SHIFT = 0x12 # macro
GCEA_IO_RD_PRI_AGE__GROUP3_AGE_COEFFICIENT__SHIFT = 0x15 # macro
GCEA_IO_RD_PRI_AGE__GROUP0_AGING_RATE_MASK = 0x00000007 # macro
GCEA_IO_RD_PRI_AGE__GROUP1_AGING_RATE_MASK = 0x00000038 # macro
GCEA_IO_RD_PRI_AGE__GROUP2_AGING_RATE_MASK = 0x000001C0 # macro
GCEA_IO_RD_PRI_AGE__GROUP3_AGING_RATE_MASK = 0x00000E00 # macro
GCEA_IO_RD_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK = 0x00007000 # macro
GCEA_IO_RD_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK = 0x00038000 # macro
GCEA_IO_RD_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK = 0x001C0000 # macro
GCEA_IO_RD_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK = 0x00E00000 # macro
GCEA_IO_WR_PRI_AGE__GROUP0_AGING_RATE__SHIFT = 0x0 # macro
GCEA_IO_WR_PRI_AGE__GROUP1_AGING_RATE__SHIFT = 0x3 # macro
GCEA_IO_WR_PRI_AGE__GROUP2_AGING_RATE__SHIFT = 0x6 # macro
GCEA_IO_WR_PRI_AGE__GROUP3_AGING_RATE__SHIFT = 0x9 # macro
GCEA_IO_WR_PRI_AGE__GROUP0_AGE_COEFFICIENT__SHIFT = 0xc # macro
GCEA_IO_WR_PRI_AGE__GROUP1_AGE_COEFFICIENT__SHIFT = 0xf # macro
GCEA_IO_WR_PRI_AGE__GROUP2_AGE_COEFFICIENT__SHIFT = 0x12 # macro
GCEA_IO_WR_PRI_AGE__GROUP3_AGE_COEFFICIENT__SHIFT = 0x15 # macro
GCEA_IO_WR_PRI_AGE__GROUP0_AGING_RATE_MASK = 0x00000007 # macro
GCEA_IO_WR_PRI_AGE__GROUP1_AGING_RATE_MASK = 0x00000038 # macro
GCEA_IO_WR_PRI_AGE__GROUP2_AGING_RATE_MASK = 0x000001C0 # macro
GCEA_IO_WR_PRI_AGE__GROUP3_AGING_RATE_MASK = 0x00000E00 # macro
GCEA_IO_WR_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK = 0x00007000 # macro
GCEA_IO_WR_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK = 0x00038000 # macro
GCEA_IO_WR_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK = 0x001C0000 # macro
GCEA_IO_WR_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK = 0x00E00000 # macro
GCEA_IO_RD_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_IO_RD_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_IO_RD_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_IO_RD_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_IO_RD_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_IO_RD_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_IO_RD_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_IO_RD_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_IO_WR_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_IO_WR_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_IO_WR_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_IO_WR_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_IO_WR_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_IO_WR_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_IO_WR_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_IO_WR_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_IO_RD_PRI_FIXED__GROUP0_FIXED_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_IO_RD_PRI_FIXED__GROUP1_FIXED_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_IO_RD_PRI_FIXED__GROUP2_FIXED_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_IO_RD_PRI_FIXED__GROUP3_FIXED_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_IO_RD_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_IO_RD_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_IO_RD_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_IO_RD_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_IO_WR_PRI_FIXED__GROUP0_FIXED_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_IO_WR_PRI_FIXED__GROUP1_FIXED_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_IO_WR_PRI_FIXED__GROUP2_FIXED_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_IO_WR_PRI_FIXED__GROUP3_FIXED_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_IO_WR_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_IO_WR_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_IO_WR_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_IO_WR_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP0_URGENCY_MODE__SHIFT = 0xc # macro
GCEA_IO_RD_PRI_URGENCY__GROUP1_URGENCY_MODE__SHIFT = 0xd # macro
GCEA_IO_RD_PRI_URGENCY__GROUP2_URGENCY_MODE__SHIFT = 0xe # macro
GCEA_IO_RD_PRI_URGENCY__GROUP3_URGENCY_MODE__SHIFT = 0xf # macro
GCEA_IO_RD_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK = 0x00001000 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK = 0x00002000 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK = 0x00004000 # macro
GCEA_IO_RD_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK = 0x00008000 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT__SHIFT = 0x0 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT__SHIFT = 0x3 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT__SHIFT = 0x6 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT__SHIFT = 0x9 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP0_URGENCY_MODE__SHIFT = 0xc # macro
GCEA_IO_WR_PRI_URGENCY__GROUP1_URGENCY_MODE__SHIFT = 0xd # macro
GCEA_IO_WR_PRI_URGENCY__GROUP2_URGENCY_MODE__SHIFT = 0xe # macro
GCEA_IO_WR_PRI_URGENCY__GROUP3_URGENCY_MODE__SHIFT = 0xf # macro
GCEA_IO_WR_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK = 0x00000007 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK = 0x00000038 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK = 0x000001C0 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK = 0x00000E00 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK = 0x00001000 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK = 0x00002000 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK = 0x00004000 # macro
GCEA_IO_WR_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK = 0x00008000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID0_MASK__SHIFT = 0x0 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID1_MASK__SHIFT = 0x1 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID2_MASK__SHIFT = 0x2 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID3_MASK__SHIFT = 0x3 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID4_MASK__SHIFT = 0x4 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID5_MASK__SHIFT = 0x5 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID6_MASK__SHIFT = 0x6 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID7_MASK__SHIFT = 0x7 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID8_MASK__SHIFT = 0x8 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID9_MASK__SHIFT = 0x9 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID10_MASK__SHIFT = 0xa # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID11_MASK__SHIFT = 0xb # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID12_MASK__SHIFT = 0xc # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID13_MASK__SHIFT = 0xd # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID14_MASK__SHIFT = 0xe # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID15_MASK__SHIFT = 0xf # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID16_MASK__SHIFT = 0x10 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID17_MASK__SHIFT = 0x11 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID18_MASK__SHIFT = 0x12 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID19_MASK__SHIFT = 0x13 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID20_MASK__SHIFT = 0x14 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID21_MASK__SHIFT = 0x15 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID22_MASK__SHIFT = 0x16 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID23_MASK__SHIFT = 0x17 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID24_MASK__SHIFT = 0x18 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID25_MASK__SHIFT = 0x19 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID26_MASK__SHIFT = 0x1a # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID27_MASK__SHIFT = 0x1b # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID28_MASK__SHIFT = 0x1c # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID29_MASK__SHIFT = 0x1d # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID30_MASK__SHIFT = 0x1e # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID31_MASK__SHIFT = 0x1f # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID0_MASK_MASK = 0x00000001 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID1_MASK_MASK = 0x00000002 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID2_MASK_MASK = 0x00000004 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID3_MASK_MASK = 0x00000008 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID4_MASK_MASK = 0x00000010 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID5_MASK_MASK = 0x00000020 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID6_MASK_MASK = 0x00000040 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID7_MASK_MASK = 0x00000080 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID8_MASK_MASK = 0x00000100 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID9_MASK_MASK = 0x00000200 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID10_MASK_MASK = 0x00000400 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID11_MASK_MASK = 0x00000800 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID12_MASK_MASK = 0x00001000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID13_MASK_MASK = 0x00002000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID14_MASK_MASK = 0x00004000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID15_MASK_MASK = 0x00008000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID16_MASK_MASK = 0x00010000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID17_MASK_MASK = 0x00020000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID18_MASK_MASK = 0x00040000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID19_MASK_MASK = 0x00080000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID20_MASK_MASK = 0x00100000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID21_MASK_MASK = 0x00200000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID22_MASK_MASK = 0x00400000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID23_MASK_MASK = 0x00800000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID24_MASK_MASK = 0x01000000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID25_MASK_MASK = 0x02000000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID26_MASK_MASK = 0x04000000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID27_MASK_MASK = 0x08000000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID28_MASK_MASK = 0x10000000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID29_MASK_MASK = 0x20000000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID30_MASK_MASK = 0x40000000 # macro
GCEA_IO_RD_PRI_URGENCY_MASKING__CID31_MASK_MASK = 0x80000000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID0_MASK__SHIFT = 0x0 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID1_MASK__SHIFT = 0x1 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID2_MASK__SHIFT = 0x2 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID3_MASK__SHIFT = 0x3 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID4_MASK__SHIFT = 0x4 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID5_MASK__SHIFT = 0x5 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID6_MASK__SHIFT = 0x6 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID7_MASK__SHIFT = 0x7 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID8_MASK__SHIFT = 0x8 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID9_MASK__SHIFT = 0x9 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID10_MASK__SHIFT = 0xa # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID11_MASK__SHIFT = 0xb # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID12_MASK__SHIFT = 0xc # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID13_MASK__SHIFT = 0xd # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID14_MASK__SHIFT = 0xe # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID15_MASK__SHIFT = 0xf # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID16_MASK__SHIFT = 0x10 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID17_MASK__SHIFT = 0x11 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID18_MASK__SHIFT = 0x12 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID19_MASK__SHIFT = 0x13 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID20_MASK__SHIFT = 0x14 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID21_MASK__SHIFT = 0x15 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID22_MASK__SHIFT = 0x16 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID23_MASK__SHIFT = 0x17 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID24_MASK__SHIFT = 0x18 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID25_MASK__SHIFT = 0x19 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID26_MASK__SHIFT = 0x1a # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID27_MASK__SHIFT = 0x1b # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID28_MASK__SHIFT = 0x1c # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID29_MASK__SHIFT = 0x1d # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID30_MASK__SHIFT = 0x1e # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID31_MASK__SHIFT = 0x1f # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID0_MASK_MASK = 0x00000001 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID1_MASK_MASK = 0x00000002 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID2_MASK_MASK = 0x00000004 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID3_MASK_MASK = 0x00000008 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID4_MASK_MASK = 0x00000010 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID5_MASK_MASK = 0x00000020 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID6_MASK_MASK = 0x00000040 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID7_MASK_MASK = 0x00000080 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID8_MASK_MASK = 0x00000100 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID9_MASK_MASK = 0x00000200 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID10_MASK_MASK = 0x00000400 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID11_MASK_MASK = 0x00000800 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID12_MASK_MASK = 0x00001000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID13_MASK_MASK = 0x00002000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID14_MASK_MASK = 0x00004000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID15_MASK_MASK = 0x00008000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID16_MASK_MASK = 0x00010000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID17_MASK_MASK = 0x00020000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID18_MASK_MASK = 0x00040000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID19_MASK_MASK = 0x00080000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID20_MASK_MASK = 0x00100000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID21_MASK_MASK = 0x00200000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID22_MASK_MASK = 0x00400000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID23_MASK_MASK = 0x00800000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID24_MASK_MASK = 0x01000000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID25_MASK_MASK = 0x02000000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID26_MASK_MASK = 0x04000000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID27_MASK_MASK = 0x08000000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID28_MASK_MASK = 0x10000000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID29_MASK_MASK = 0x20000000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID30_MASK_MASK = 0x40000000 # macro
GCEA_IO_WR_PRI_URGENCY_MASKING__CID31_MASK_MASK = 0x80000000 # macro
GCEA_IO_RD_PRI_QUANT_PRI1__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_IO_RD_PRI_QUANT_PRI1__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_IO_RD_PRI_QUANT_PRI1__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_IO_RD_PRI_QUANT_PRI1__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_IO_RD_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_IO_RD_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_IO_RD_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_IO_RD_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_IO_RD_PRI_QUANT_PRI2__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_IO_RD_PRI_QUANT_PRI2__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_IO_RD_PRI_QUANT_PRI2__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_IO_RD_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_IO_RD_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_IO_RD_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_IO_RD_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_IO_RD_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_IO_RD_PRI_QUANT_PRI3__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_IO_RD_PRI_QUANT_PRI3__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_IO_RD_PRI_QUANT_PRI3__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_IO_RD_PRI_QUANT_PRI3__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_IO_RD_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_IO_RD_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_IO_RD_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_IO_RD_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_IO_WR_PRI_QUANT_PRI1__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_IO_WR_PRI_QUANT_PRI1__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_IO_WR_PRI_QUANT_PRI1__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_IO_WR_PRI_QUANT_PRI1__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_IO_WR_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_IO_WR_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_IO_WR_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_IO_WR_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_IO_WR_PRI_QUANT_PRI2__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_IO_WR_PRI_QUANT_PRI2__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_IO_WR_PRI_QUANT_PRI2__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_IO_WR_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_IO_WR_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_IO_WR_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_IO_WR_PRI_QUANT_PRI3__GROUP0_THRESHOLD__SHIFT = 0x0 # macro
GCEA_IO_WR_PRI_QUANT_PRI3__GROUP1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_IO_WR_PRI_QUANT_PRI3__GROUP2_THRESHOLD__SHIFT = 0x10 # macro
GCEA_IO_WR_PRI_QUANT_PRI3__GROUP3_THRESHOLD__SHIFT = 0x18 # macro
GCEA_IO_WR_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK = 0x000000FF # macro
GCEA_IO_WR_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK = 0x0000FF00 # macro
GCEA_IO_WR_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK = 0x00FF0000 # macro
GCEA_IO_WR_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK = 0xFF000000 # macro
GCEA_SDP_ARB_DRAM__RDWR_BURST_LIMIT_CYCL__SHIFT = 0x0 # macro
GCEA_SDP_ARB_DRAM__RDWR_BURST_LIMIT_DATA__SHIFT = 0x8 # macro
GCEA_SDP_ARB_DRAM__EARLY_SW2RD_ON_PRI__SHIFT = 0x10 # macro
GCEA_SDP_ARB_DRAM__EARLY_SW2WR_ON_PRI__SHIFT = 0x11 # macro
GCEA_SDP_ARB_DRAM__EARLY_SW2RD_ON_RES__SHIFT = 0x12 # macro
GCEA_SDP_ARB_DRAM__EARLY_SW2WR_ON_RES__SHIFT = 0x13 # macro
GCEA_SDP_ARB_DRAM__EOB_ON_EXPIRE__SHIFT = 0x14 # macro
GCEA_SDP_ARB_DRAM__DECOUPLE_RDWR_BNKSTATE__SHIFT = 0x15 # macro
GCEA_SDP_ARB_DRAM__ALLOW_CHAIN_BREAKING__SHIFT = 0x16 # macro
GCEA_SDP_ARB_DRAM__RDWR_BURST_LIMIT_CYCL_MASK = 0x0000007F # macro
GCEA_SDP_ARB_DRAM__RDWR_BURST_LIMIT_DATA_MASK = 0x00007F00 # macro
GCEA_SDP_ARB_DRAM__EARLY_SW2RD_ON_PRI_MASK = 0x00010000 # macro
GCEA_SDP_ARB_DRAM__EARLY_SW2WR_ON_PRI_MASK = 0x00020000 # macro
GCEA_SDP_ARB_DRAM__EARLY_SW2RD_ON_RES_MASK = 0x00040000 # macro
GCEA_SDP_ARB_DRAM__EARLY_SW2WR_ON_RES_MASK = 0x00080000 # macro
GCEA_SDP_ARB_DRAM__EOB_ON_EXPIRE_MASK = 0x00100000 # macro
GCEA_SDP_ARB_DRAM__DECOUPLE_RDWR_BNKSTATE_MASK = 0x00200000 # macro
GCEA_SDP_ARB_DRAM__ALLOW_CHAIN_BREAKING_MASK = 0x00400000 # macro
GCEA_SDP_ARB_FINAL__DRAM_BURST_LIMIT__SHIFT = 0x0 # macro
GCEA_SDP_ARB_FINAL__GMI_BURST_LIMIT__SHIFT = 0x5 # macro
GCEA_SDP_ARB_FINAL__IO_BURST_LIMIT__SHIFT = 0xa # macro
GCEA_SDP_ARB_FINAL__BURST_LIMIT_MULTIPLIER__SHIFT = 0xf # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC0__SHIFT = 0x11 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC1__SHIFT = 0x12 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC2__SHIFT = 0x13 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC3__SHIFT = 0x14 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC4__SHIFT = 0x15 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC5__SHIFT = 0x16 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC6__SHIFT = 0x17 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC7__SHIFT = 0x18 # macro
GCEA_SDP_ARB_FINAL__ERREVENT_ON_ERROR__SHIFT = 0x19 # macro
GCEA_SDP_ARB_FINAL__HALTREQ_ON_ERROR__SHIFT = 0x1a # macro
GCEA_SDP_ARB_FINAL__DRAM_BURST_STRETCH__SHIFT = 0x1b # macro
GCEA_SDP_ARB_FINAL__GMI_BURST_STRETCH__SHIFT = 0x1c # macro
GCEA_SDP_ARB_FINAL__DRAM_BURST_LIMIT_MASK = 0x0000001F # macro
GCEA_SDP_ARB_FINAL__GMI_BURST_LIMIT_MASK = 0x000003E0 # macro
GCEA_SDP_ARB_FINAL__IO_BURST_LIMIT_MASK = 0x00007C00 # macro
GCEA_SDP_ARB_FINAL__BURST_LIMIT_MULTIPLIER_MASK = 0x00018000 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC0_MASK = 0x00020000 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC1_MASK = 0x00040000 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC2_MASK = 0x00080000 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC3_MASK = 0x00100000 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC4_MASK = 0x00200000 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC5_MASK = 0x00400000 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC6_MASK = 0x00800000 # macro
GCEA_SDP_ARB_FINAL__RDONLY_VC7_MASK = 0x01000000 # macro
GCEA_SDP_ARB_FINAL__ERREVENT_ON_ERROR_MASK = 0x02000000 # macro
GCEA_SDP_ARB_FINAL__HALTREQ_ON_ERROR_MASK = 0x04000000 # macro
GCEA_SDP_ARB_FINAL__DRAM_BURST_STRETCH_MASK = 0x08000000 # macro
GCEA_SDP_ARB_FINAL__GMI_BURST_STRETCH_MASK = 0x10000000 # macro
GCEA_SDP_DRAM_PRIORITY__RD_GROUP0_PRIORITY__SHIFT = 0x0 # macro
GCEA_SDP_DRAM_PRIORITY__RD_GROUP1_PRIORITY__SHIFT = 0x4 # macro
GCEA_SDP_DRAM_PRIORITY__RD_GROUP2_PRIORITY__SHIFT = 0x8 # macro
GCEA_SDP_DRAM_PRIORITY__RD_GROUP3_PRIORITY__SHIFT = 0xc # macro
GCEA_SDP_DRAM_PRIORITY__WR_GROUP0_PRIORITY__SHIFT = 0x10 # macro
GCEA_SDP_DRAM_PRIORITY__WR_GROUP1_PRIORITY__SHIFT = 0x14 # macro
GCEA_SDP_DRAM_PRIORITY__WR_GROUP2_PRIORITY__SHIFT = 0x18 # macro
GCEA_SDP_DRAM_PRIORITY__WR_GROUP3_PRIORITY__SHIFT = 0x1c # macro
GCEA_SDP_DRAM_PRIORITY__RD_GROUP0_PRIORITY_MASK = 0x0000000F # macro
GCEA_SDP_DRAM_PRIORITY__RD_GROUP1_PRIORITY_MASK = 0x000000F0 # macro
GCEA_SDP_DRAM_PRIORITY__RD_GROUP2_PRIORITY_MASK = 0x00000F00 # macro
GCEA_SDP_DRAM_PRIORITY__RD_GROUP3_PRIORITY_MASK = 0x0000F000 # macro
GCEA_SDP_DRAM_PRIORITY__WR_GROUP0_PRIORITY_MASK = 0x000F0000 # macro
GCEA_SDP_DRAM_PRIORITY__WR_GROUP1_PRIORITY_MASK = 0x00F00000 # macro
GCEA_SDP_DRAM_PRIORITY__WR_GROUP2_PRIORITY_MASK = 0x0F000000 # macro
GCEA_SDP_DRAM_PRIORITY__WR_GROUP3_PRIORITY_MASK = 0xF0000000 # macro
GCEA_SDP_IO_PRIORITY__RD_GROUP0_PRIORITY__SHIFT = 0x0 # macro
GCEA_SDP_IO_PRIORITY__RD_GROUP1_PRIORITY__SHIFT = 0x4 # macro
GCEA_SDP_IO_PRIORITY__RD_GROUP2_PRIORITY__SHIFT = 0x8 # macro
GCEA_SDP_IO_PRIORITY__RD_GROUP3_PRIORITY__SHIFT = 0xc # macro
GCEA_SDP_IO_PRIORITY__WR_GROUP0_PRIORITY__SHIFT = 0x10 # macro
GCEA_SDP_IO_PRIORITY__WR_GROUP1_PRIORITY__SHIFT = 0x14 # macro
GCEA_SDP_IO_PRIORITY__WR_GROUP2_PRIORITY__SHIFT = 0x18 # macro
GCEA_SDP_IO_PRIORITY__WR_GROUP3_PRIORITY__SHIFT = 0x1c # macro
GCEA_SDP_IO_PRIORITY__RD_GROUP0_PRIORITY_MASK = 0x0000000F # macro
GCEA_SDP_IO_PRIORITY__RD_GROUP1_PRIORITY_MASK = 0x000000F0 # macro
GCEA_SDP_IO_PRIORITY__RD_GROUP2_PRIORITY_MASK = 0x00000F00 # macro
GCEA_SDP_IO_PRIORITY__RD_GROUP3_PRIORITY_MASK = 0x0000F000 # macro
GCEA_SDP_IO_PRIORITY__WR_GROUP0_PRIORITY_MASK = 0x000F0000 # macro
GCEA_SDP_IO_PRIORITY__WR_GROUP1_PRIORITY_MASK = 0x00F00000 # macro
GCEA_SDP_IO_PRIORITY__WR_GROUP2_PRIORITY_MASK = 0x0F000000 # macro
GCEA_SDP_IO_PRIORITY__WR_GROUP3_PRIORITY_MASK = 0xF0000000 # macro
GCEA_SDP_CREDITS__TAG_LIMIT__SHIFT = 0x0 # macro
GCEA_SDP_CREDITS__WR_RESP_CREDITS__SHIFT = 0x8 # macro
GCEA_SDP_CREDITS__RD_RESP_CREDITS__SHIFT = 0x10 # macro
GCEA_SDP_CREDITS__PRB_REQ_CREDITS__SHIFT = 0x18 # macro
GCEA_SDP_CREDITS__TAG_LIMIT_MASK = 0x000000FF # macro
GCEA_SDP_CREDITS__WR_RESP_CREDITS_MASK = 0x00007F00 # macro
GCEA_SDP_CREDITS__RD_RESP_CREDITS_MASK = 0x007F0000 # macro
GCEA_SDP_CREDITS__PRB_REQ_CREDITS_MASK = 0x3F000000 # macro
GCEA_SDP_TAG_RESERVE0__VC0__SHIFT = 0x0 # macro
GCEA_SDP_TAG_RESERVE0__VC1__SHIFT = 0x8 # macro
GCEA_SDP_TAG_RESERVE0__VC2__SHIFT = 0x10 # macro
GCEA_SDP_TAG_RESERVE0__VC3__SHIFT = 0x18 # macro
GCEA_SDP_TAG_RESERVE0__VC0_MASK = 0x000000FF # macro
GCEA_SDP_TAG_RESERVE0__VC1_MASK = 0x0000FF00 # macro
GCEA_SDP_TAG_RESERVE0__VC2_MASK = 0x00FF0000 # macro
GCEA_SDP_TAG_RESERVE0__VC3_MASK = 0xFF000000 # macro
GCEA_SDP_TAG_RESERVE1__VC4__SHIFT = 0x0 # macro
GCEA_SDP_TAG_RESERVE1__VC5__SHIFT = 0x8 # macro
GCEA_SDP_TAG_RESERVE1__VC6__SHIFT = 0x10 # macro
GCEA_SDP_TAG_RESERVE1__VC7__SHIFT = 0x18 # macro
GCEA_SDP_TAG_RESERVE1__VC4_MASK = 0x000000FF # macro
GCEA_SDP_TAG_RESERVE1__VC5_MASK = 0x0000FF00 # macro
GCEA_SDP_TAG_RESERVE1__VC6_MASK = 0x00FF0000 # macro
GCEA_SDP_TAG_RESERVE1__VC7_MASK = 0xFF000000 # macro
GCEA_SDP_VCC_RESERVE0__VC0_CREDITS__SHIFT = 0x0 # macro
GCEA_SDP_VCC_RESERVE0__VC1_CREDITS__SHIFT = 0x6 # macro
GCEA_SDP_VCC_RESERVE0__VC2_CREDITS__SHIFT = 0xc # macro
GCEA_SDP_VCC_RESERVE0__VC3_CREDITS__SHIFT = 0x12 # macro
GCEA_SDP_VCC_RESERVE0__VC4_CREDITS__SHIFT = 0x18 # macro
GCEA_SDP_VCC_RESERVE0__VC0_CREDITS_MASK = 0x0000003F # macro
GCEA_SDP_VCC_RESERVE0__VC1_CREDITS_MASK = 0x00000FC0 # macro
GCEA_SDP_VCC_RESERVE0__VC2_CREDITS_MASK = 0x0003F000 # macro
GCEA_SDP_VCC_RESERVE0__VC3_CREDITS_MASK = 0x00FC0000 # macro
GCEA_SDP_VCC_RESERVE0__VC4_CREDITS_MASK = 0x3F000000 # macro
GCEA_SDP_VCC_RESERVE1__VC5_CREDITS__SHIFT = 0x0 # macro
GCEA_SDP_VCC_RESERVE1__VC6_CREDITS__SHIFT = 0x6 # macro
GCEA_SDP_VCC_RESERVE1__VC7_CREDITS__SHIFT = 0xc # macro
GCEA_SDP_VCC_RESERVE1__DISTRIBUTE_POOL__SHIFT = 0x1f # macro
GCEA_SDP_VCC_RESERVE1__VC5_CREDITS_MASK = 0x0000003F # macro
GCEA_SDP_VCC_RESERVE1__VC6_CREDITS_MASK = 0x00000FC0 # macro
GCEA_SDP_VCC_RESERVE1__VC7_CREDITS_MASK = 0x0003F000 # macro
GCEA_SDP_VCC_RESERVE1__DISTRIBUTE_POOL_MASK = 0x80000000 # macro
GCEA_SDP_VCD_RESERVE0__VC0_CREDITS__SHIFT = 0x0 # macro
GCEA_SDP_VCD_RESERVE0__VC1_CREDITS__SHIFT = 0x6 # macro
GCEA_SDP_VCD_RESERVE0__VC2_CREDITS__SHIFT = 0xc # macro
GCEA_SDP_VCD_RESERVE0__VC3_CREDITS__SHIFT = 0x12 # macro
GCEA_SDP_VCD_RESERVE0__VC4_CREDITS__SHIFT = 0x18 # macro
GCEA_SDP_VCD_RESERVE0__VC0_CREDITS_MASK = 0x0000003F # macro
GCEA_SDP_VCD_RESERVE0__VC1_CREDITS_MASK = 0x00000FC0 # macro
GCEA_SDP_VCD_RESERVE0__VC2_CREDITS_MASK = 0x0003F000 # macro
GCEA_SDP_VCD_RESERVE0__VC3_CREDITS_MASK = 0x00FC0000 # macro
GCEA_SDP_VCD_RESERVE0__VC4_CREDITS_MASK = 0x3F000000 # macro
GCEA_SDP_VCD_RESERVE1__VC5_CREDITS__SHIFT = 0x0 # macro
GCEA_SDP_VCD_RESERVE1__VC6_CREDITS__SHIFT = 0x6 # macro
GCEA_SDP_VCD_RESERVE1__VC7_CREDITS__SHIFT = 0xc # macro
GCEA_SDP_VCD_RESERVE1__DISTRIBUTE_POOL__SHIFT = 0x1f # macro
GCEA_SDP_VCD_RESERVE1__VC5_CREDITS_MASK = 0x0000003F # macro
GCEA_SDP_VCD_RESERVE1__VC6_CREDITS_MASK = 0x00000FC0 # macro
GCEA_SDP_VCD_RESERVE1__VC7_CREDITS_MASK = 0x0003F000 # macro
GCEA_SDP_VCD_RESERVE1__DISTRIBUTE_POOL_MASK = 0x80000000 # macro
GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_READ__SHIFT = 0x0 # macro
GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_WRITE__SHIFT = 0x1 # macro
GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_ATOMIC__SHIFT = 0x2 # macro
GCEA_SDP_REQ_CNTL__REQ_CHAIN_OVERRIDE_DRAM__SHIFT = 0x3 # macro
GCEA_SDP_REQ_CNTL__REQ_CHAIN_OVERRIDE_GMI__SHIFT = 0x4 # macro
GCEA_SDP_REQ_CNTL__INNER_DOMAIN_MODE__SHIFT = 0x5 # macro
GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_READ__SHIFT = 0x6 # macro
GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_WRITE__SHIFT = 0x8 # macro
GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_ATOMIC__SHIFT = 0xa # macro
GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_READ_MASK = 0x00000001 # macro
GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_WRITE_MASK = 0x00000002 # macro
GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_ATOMIC_MASK = 0x00000004 # macro
GCEA_SDP_REQ_CNTL__REQ_CHAIN_OVERRIDE_DRAM_MASK = 0x00000008 # macro
GCEA_SDP_REQ_CNTL__REQ_CHAIN_OVERRIDE_GMI_MASK = 0x00000010 # macro
GCEA_SDP_REQ_CNTL__INNER_DOMAIN_MODE_MASK = 0x00000020 # macro
GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_READ_MASK = 0x000000C0 # macro
GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_WRITE_MASK = 0x00000300 # macro
GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_ATOMIC_MASK = 0x00000C00 # macro
GCEA_MISC__RELATIVE_PRI_IN_DRAM_RD_ARB__SHIFT = 0x0 # macro
GCEA_MISC__RELATIVE_PRI_IN_DRAM_WR_ARB__SHIFT = 0x1 # macro
GCEA_MISC__RELATIVE_PRI_IN_GMI_RD_ARB__SHIFT = 0x2 # macro
GCEA_MISC__RELATIVE_PRI_IN_GMI_WR_ARB__SHIFT = 0x3 # macro
GCEA_MISC__RELATIVE_PRI_IN_IO_RD_ARB__SHIFT = 0x4 # macro
GCEA_MISC__RELATIVE_PRI_IN_IO_WR_ARB__SHIFT = 0x5 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC0__SHIFT = 0x6 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC1__SHIFT = 0x7 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC2__SHIFT = 0x8 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC3__SHIFT = 0x9 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC4__SHIFT = 0xa # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC5__SHIFT = 0xb # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC6__SHIFT = 0xc # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC7__SHIFT = 0xd # macro
GCEA_MISC__EARLY_SDP_ORIGDATA__SHIFT = 0xe # macro
GCEA_MISC__LINKMGR_DYNAMIC_MODE__SHIFT = 0xf # macro
GCEA_MISC__LINKMGR_HALT_THRESHOLD__SHIFT = 0x11 # macro
GCEA_MISC__LINKMGR_RECONNECT_DELAY__SHIFT = 0x13 # macro
GCEA_MISC__LINKMGR_IDLE_THRESHOLD__SHIFT = 0x15 # macro
GCEA_MISC__FAVOUR_MIDCHAIN_CS_IN_DRAM_ARB__SHIFT = 0x1a # macro
GCEA_MISC__FAVOUR_MIDCHAIN_CS_IN_GMI_ARB__SHIFT = 0x1b # macro
GCEA_MISC__FAVOUR_LAST_CS_IN_DRAM_ARB__SHIFT = 0x1c # macro
GCEA_MISC__FAVOUR_LAST_CS_IN_GMI_ARB__SHIFT = 0x1d # macro
GCEA_MISC__SWITCH_CS_ON_W2R_IN_DRAM_ARB__SHIFT = 0x1e # macro
GCEA_MISC__SWITCH_CS_ON_W2R_IN_GMI_ARB__SHIFT = 0x1f # macro
GCEA_MISC__RELATIVE_PRI_IN_DRAM_RD_ARB_MASK = 0x00000001 # macro
GCEA_MISC__RELATIVE_PRI_IN_DRAM_WR_ARB_MASK = 0x00000002 # macro
GCEA_MISC__RELATIVE_PRI_IN_GMI_RD_ARB_MASK = 0x00000004 # macro
GCEA_MISC__RELATIVE_PRI_IN_GMI_WR_ARB_MASK = 0x00000008 # macro
GCEA_MISC__RELATIVE_PRI_IN_IO_RD_ARB_MASK = 0x00000010 # macro
GCEA_MISC__RELATIVE_PRI_IN_IO_WR_ARB_MASK = 0x00000020 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC0_MASK = 0x00000040 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC1_MASK = 0x00000080 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC2_MASK = 0x00000100 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC3_MASK = 0x00000200 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC4_MASK = 0x00000400 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC5_MASK = 0x00000800 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC6_MASK = 0x00001000 # macro
GCEA_MISC__EARLYWRRET_ENABLE_VC7_MASK = 0x00002000 # macro
GCEA_MISC__EARLY_SDP_ORIGDATA_MASK = 0x00004000 # macro
GCEA_MISC__LINKMGR_DYNAMIC_MODE_MASK = 0x00018000 # macro
GCEA_MISC__LINKMGR_HALT_THRESHOLD_MASK = 0x00060000 # macro
GCEA_MISC__LINKMGR_RECONNECT_DELAY_MASK = 0x00180000 # macro
GCEA_MISC__LINKMGR_IDLE_THRESHOLD_MASK = 0x03E00000 # macro
GCEA_MISC__FAVOUR_MIDCHAIN_CS_IN_DRAM_ARB_MASK = 0x04000000 # macro
GCEA_MISC__FAVOUR_MIDCHAIN_CS_IN_GMI_ARB_MASK = 0x08000000 # macro
GCEA_MISC__FAVOUR_LAST_CS_IN_DRAM_ARB_MASK = 0x10000000 # macro
GCEA_MISC__FAVOUR_LAST_CS_IN_GMI_ARB_MASK = 0x20000000 # macro
GCEA_MISC__SWITCH_CS_ON_W2R_IN_DRAM_ARB_MASK = 0x40000000 # macro
GCEA_MISC__SWITCH_CS_ON_W2R_IN_GMI_ARB_MASK = 0x80000000 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_DRAM__SHIFT = 0x0 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_DRAM__SHIFT = 0x1 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_GMI__SHIFT = 0x2 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_GMI__SHIFT = 0x3 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_IO__SHIFT = 0x4 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_IO__SHIFT = 0x5 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_READ__SHIFT = 0x6 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_READ__SHIFT = 0x7 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_WRITE__SHIFT = 0x8 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_WRITE__SHIFT = 0x9 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_ATOMIC_RET__SHIFT = 0xa # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_ATOMIC_RET__SHIFT = 0xb # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_ATOMIC_NORET__SHIFT = 0xc # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_ATOMIC_NORET__SHIFT = 0xd # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_VC__SHIFT = 0xe # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_VC__SHIFT = 0x16 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_DRAM_MASK = 0x00000001 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_DRAM_MASK = 0x00000002 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_GMI_MASK = 0x00000004 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_GMI_MASK = 0x00000008 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_IO_MASK = 0x00000010 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_IO_MASK = 0x00000020 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_READ_MASK = 0x00000040 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_READ_MASK = 0x00000080 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_WRITE_MASK = 0x00000100 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_WRITE_MASK = 0x00000200 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_ATOMIC_RET_MASK = 0x00000400 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_ATOMIC_RET_MASK = 0x00000800 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_ATOMIC_NORET_MASK = 0x00001000 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_ATOMIC_NORET_MASK = 0x00002000 # macro
GCEA_LATENCY_SAMPLING__SAMPLER0_VC_MASK = 0x003FC000 # macro
GCEA_LATENCY_SAMPLING__SAMPLER1_VC_MASK = 0x3FC00000 # macro
GCEA_PERFCOUNTER_LO__COUNTER_LO__SHIFT = 0x0 # macro
GCEA_PERFCOUNTER_LO__COUNTER_LO_MASK = 0xFFFFFFFF # macro
GCEA_PERFCOUNTER_HI__COUNTER_HI__SHIFT = 0x0 # macro
GCEA_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT = 0x10 # macro
GCEA_PERFCOUNTER_HI__COUNTER_HI_MASK = 0x0000FFFF # macro
GCEA_PERFCOUNTER_HI__COMPARE_VALUE_MASK = 0xFFFF0000 # macro
GCEA_PERFCOUNTER0_CFG__PERF_SEL__SHIFT = 0x0 # macro
GCEA_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
GCEA_PERFCOUNTER0_CFG__PERF_MODE__SHIFT = 0x18 # macro
GCEA_PERFCOUNTER0_CFG__ENABLE__SHIFT = 0x1c # macro
GCEA_PERFCOUNTER0_CFG__CLEAR__SHIFT = 0x1d # macro
GCEA_PERFCOUNTER0_CFG__PERF_SEL_MASK = 0x000000FF # macro
GCEA_PERFCOUNTER0_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
GCEA_PERFCOUNTER0_CFG__PERF_MODE_MASK = 0x0F000000 # macro
GCEA_PERFCOUNTER0_CFG__ENABLE_MASK = 0x10000000 # macro
GCEA_PERFCOUNTER0_CFG__CLEAR_MASK = 0x20000000 # macro
GCEA_PERFCOUNTER1_CFG__PERF_SEL__SHIFT = 0x0 # macro
GCEA_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
GCEA_PERFCOUNTER1_CFG__PERF_MODE__SHIFT = 0x18 # macro
GCEA_PERFCOUNTER1_CFG__ENABLE__SHIFT = 0x1c # macro
GCEA_PERFCOUNTER1_CFG__CLEAR__SHIFT = 0x1d # macro
GCEA_PERFCOUNTER1_CFG__PERF_SEL_MASK = 0x000000FF # macro
GCEA_PERFCOUNTER1_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
GCEA_PERFCOUNTER1_CFG__PERF_MODE_MASK = 0x0F000000 # macro
GCEA_PERFCOUNTER1_CFG__ENABLE_MASK = 0x10000000 # macro
GCEA_PERFCOUNTER1_CFG__CLEAR_MASK = 0x20000000 # macro
GCEA_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT = 0x0 # macro
GCEA_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT = 0x8 # macro
GCEA_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT = 0x10 # macro
GCEA_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT = 0x18 # macro
GCEA_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT = 0x19 # macro
GCEA_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT = 0x1a # macro
GCEA_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK = 0x0000000F # macro
GCEA_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK = 0x0000FF00 # macro
GCEA_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK = 0x00FF0000 # macro
GCEA_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK = 0x01000000 # macro
GCEA_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK = 0x02000000 # macro
GCEA_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK = 0x04000000 # macro
GCEA_MAM_CTRL__ADRAM_MODE__SHIFT = 0x0 # macro
GCEA_MAM_CTRL__ADRAM_COALESCE_DISABLE__SHIFT = 0x2 # macro
GCEA_MAM_CTRL__ARAM_FLUSH_CNTR_THRESHOLD__SHIFT = 0x3 # macro
GCEA_MAM_CTRL__ARAM_FLUSH_CNTR_DISABLE__SHIFT = 0x6 # macro
GCEA_MAM_CTRL__ARAM_FORCE_FLUSH__SHIFT = 0x7 # macro
GCEA_MAM_CTRL__ALOG_MODE1_FILTER1_THRESHOLD__SHIFT = 0x8 # macro
GCEA_MAM_CTRL__ALOG_MODE1_FILTER2_BYPASS__SHIFT = 0xb # macro
GCEA_MAM_CTRL__ALOG_ACTIVE__SHIFT = 0xc # macro
GCEA_MAM_CTRL__SDP_PRIORITY__SHIFT = 0xd # macro
GCEA_MAM_CTRL__CLIENT_ID__SHIFT = 0x11 # macro
GCEA_MAM_CTRL__MAM_DISABLE__SHIFT = 0x16 # macro
GCEA_MAM_CTRL__ARAM_FLUSH_RB_SIZE__SHIFT = 0x17 # macro
GCEA_MAM_CTRL__ALOG_MODE__SHIFT = 0x1b # macro
GCEA_MAM_CTRL__ALOG_MODE2_LOCK_WINDOW__SHIFT = 0x1c # macro
GCEA_MAM_CTRL__ALOG_TRACK_2M_SEGMENT__SHIFT = 0x1f # macro
GCEA_MAM_CTRL__ADRAM_MODE_MASK = 0x00000003 # macro
GCEA_MAM_CTRL__ADRAM_COALESCE_DISABLE_MASK = 0x00000004 # macro
GCEA_MAM_CTRL__ARAM_FLUSH_CNTR_THRESHOLD_MASK = 0x00000038 # macro
GCEA_MAM_CTRL__ARAM_FLUSH_CNTR_DISABLE_MASK = 0x00000040 # macro
GCEA_MAM_CTRL__ARAM_FORCE_FLUSH_MASK = 0x00000080 # macro
GCEA_MAM_CTRL__ALOG_MODE1_FILTER1_THRESHOLD_MASK = 0x00000700 # macro
GCEA_MAM_CTRL__ALOG_MODE1_FILTER2_BYPASS_MASK = 0x00000800 # macro
GCEA_MAM_CTRL__ALOG_ACTIVE_MASK = 0x00001000 # macro
GCEA_MAM_CTRL__SDP_PRIORITY_MASK = 0x0001E000 # macro
GCEA_MAM_CTRL__CLIENT_ID_MASK = 0x003E0000 # macro
GCEA_MAM_CTRL__MAM_DISABLE_MASK = 0x00400000 # macro
GCEA_MAM_CTRL__ARAM_FLUSH_RB_SIZE_MASK = 0x07800000 # macro
GCEA_MAM_CTRL__ALOG_MODE_MASK = 0x08000000 # macro
GCEA_MAM_CTRL__ALOG_MODE2_LOCK_WINDOW_MASK = 0x70000000 # macro
GCEA_MAM_CTRL__ALOG_TRACK_2M_SEGMENT_MASK = 0x80000000 # macro
GCEA_MAM_CTRL2__ALOG_MODE2_INTR_THRESHOLD__SHIFT = 0x0 # macro
GCEA_MAM_CTRL2__ALOG_SPACE_EN__SHIFT = 0x2 # macro
GCEA_MAM_CTRL2__ARAM_FLUSH_SNOOP_EN__SHIFT = 0x5 # macro
GCEA_MAM_CTRL2__ARAM_FLUSH_NOALLOC__SHIFT = 0x6 # macro
GCEA_MAM_CTRL2__RESERVED_FIELD__SHIFT = 0x7 # macro
GCEA_MAM_CTRL2__ADDR_HI__SHIFT = 0x18 # macro
GCEA_MAM_CTRL2__ALOG_MODE2_INTR_THRESHOLD_MASK = 0x00000003 # macro
GCEA_MAM_CTRL2__ALOG_SPACE_EN_MASK = 0x0000001C # macro
GCEA_MAM_CTRL2__ARAM_FLUSH_SNOOP_EN_MASK = 0x00000020 # macro
GCEA_MAM_CTRL2__ARAM_FLUSH_NOALLOC_MASK = 0x00000040 # macro
GCEA_MAM_CTRL2__RESERVED_FIELD_MASK = 0x00FFFF80 # macro
GCEA_MAM_CTRL2__ADDR_HI_MASK = 0xFF000000 # macro
GCEA_UE_ERR_STATUS_LO__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
GCEA_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
GCEA_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
GCEA_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
GCEA_UE_ERR_STATUS_LO__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
GCEA_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
GCEA_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
GCEA_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
GCEA_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
GCEA_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
GCEA_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
GCEA_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
GCEA_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
GCEA_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
GCEA_UE_ERR_STATUS_HI__RESERVED_FIELD__SHIFT = 0x1d # macro
GCEA_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
GCEA_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
GCEA_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
GCEA_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
GCEA_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
GCEA_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
GCEA_UE_ERR_STATUS_HI__RESERVED_FIELD_MASK = 0xE0000000 # macro
GCEA_DSM_CNTL__DRAMRD_CMDMEM_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
GCEA_DSM_CNTL__DRAMRD_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
GCEA_DSM_CNTL__DRAMWR_CMDMEM_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
GCEA_DSM_CNTL__DRAMWR_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
GCEA_DSM_CNTL__DRAMWR_DATAMEM_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
GCEA_DSM_CNTL__DRAMWR_DATAMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
GCEA_DSM_CNTL__RRET_TAGMEM_DSM_IRRITATOR_DATA__SHIFT = 0x9 # macro
GCEA_DSM_CNTL__RRET_TAGMEM_ENABLE_SINGLE_WRITE__SHIFT = 0xb # macro
GCEA_DSM_CNTL__WRET_TAGMEM_DSM_IRRITATOR_DATA__SHIFT = 0xc # macro
GCEA_DSM_CNTL__WRET_TAGMEM_ENABLE_SINGLE_WRITE__SHIFT = 0xe # macro
GCEA_DSM_CNTL__GMIRD_CMDMEM_DSM_IRRITATOR_DATA__SHIFT = 0xf # macro
GCEA_DSM_CNTL__GMIRD_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x11 # macro
GCEA_DSM_CNTL__GMIWR_CMDMEM_DSM_IRRITATOR_DATA__SHIFT = 0x12 # macro
GCEA_DSM_CNTL__GMIWR_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x14 # macro
GCEA_DSM_CNTL__GMIWR_DATAMEM_DSM_IRRITATOR_DATA__SHIFT = 0x15 # macro
GCEA_DSM_CNTL__GMIWR_DATAMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x17 # macro
GCEA_DSM_CNTL__DRAMRD_CMDMEM_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
GCEA_DSM_CNTL__DRAMRD_CMDMEM_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
GCEA_DSM_CNTL__DRAMWR_CMDMEM_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
GCEA_DSM_CNTL__DRAMWR_CMDMEM_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
GCEA_DSM_CNTL__DRAMWR_DATAMEM_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
GCEA_DSM_CNTL__DRAMWR_DATAMEM_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
GCEA_DSM_CNTL__RRET_TAGMEM_DSM_IRRITATOR_DATA_MASK = 0x00000600 # macro
GCEA_DSM_CNTL__RRET_TAGMEM_ENABLE_SINGLE_WRITE_MASK = 0x00000800 # macro
GCEA_DSM_CNTL__WRET_TAGMEM_DSM_IRRITATOR_DATA_MASK = 0x00003000 # macro
GCEA_DSM_CNTL__WRET_TAGMEM_ENABLE_SINGLE_WRITE_MASK = 0x00004000 # macro
GCEA_DSM_CNTL__GMIRD_CMDMEM_DSM_IRRITATOR_DATA_MASK = 0x00018000 # macro
GCEA_DSM_CNTL__GMIRD_CMDMEM_ENABLE_SINGLE_WRITE_MASK = 0x00020000 # macro
GCEA_DSM_CNTL__GMIWR_CMDMEM_DSM_IRRITATOR_DATA_MASK = 0x000C0000 # macro
GCEA_DSM_CNTL__GMIWR_CMDMEM_ENABLE_SINGLE_WRITE_MASK = 0x00100000 # macro
GCEA_DSM_CNTL__GMIWR_DATAMEM_DSM_IRRITATOR_DATA_MASK = 0x00600000 # macro
GCEA_DSM_CNTL__GMIWR_DATAMEM_ENABLE_SINGLE_WRITE_MASK = 0x00800000 # macro
GCEA_DSM_CNTLA__DRAMRD_PAGEMEM_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
GCEA_DSM_CNTLA__DRAMRD_PAGEMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
GCEA_DSM_CNTLA__DRAMWR_PAGEMEM_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
GCEA_DSM_CNTLA__DRAMWR_PAGEMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
GCEA_DSM_CNTLA__IORD_CMDMEM_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
GCEA_DSM_CNTLA__IORD_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
GCEA_DSM_CNTLA__IOWR_CMDMEM_DSM_IRRITATOR_DATA__SHIFT = 0x9 # macro
GCEA_DSM_CNTLA__IOWR_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT = 0xb # macro
GCEA_DSM_CNTLA__IOWR_DATAMEM_DSM_IRRITATOR_DATA__SHIFT = 0xc # macro
GCEA_DSM_CNTLA__IOWR_DATAMEM_ENABLE_SINGLE_WRITE__SHIFT = 0xe # macro
GCEA_DSM_CNTLA__GMIRD_PAGEMEM_DSM_IRRITATOR_DATA__SHIFT = 0xf # macro
GCEA_DSM_CNTLA__GMIRD_PAGEMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x11 # macro
GCEA_DSM_CNTLA__GMIWR_PAGEMEM_DSM_IRRITATOR_DATA__SHIFT = 0x12 # macro
GCEA_DSM_CNTLA__GMIWR_PAGEMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x14 # macro
GCEA_DSM_CNTLA__DRAMRD_PAGEMEM_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
GCEA_DSM_CNTLA__DRAMRD_PAGEMEM_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
GCEA_DSM_CNTLA__DRAMWR_PAGEMEM_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
GCEA_DSM_CNTLA__DRAMWR_PAGEMEM_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
GCEA_DSM_CNTLA__IORD_CMDMEM_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
GCEA_DSM_CNTLA__IORD_CMDMEM_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
GCEA_DSM_CNTLA__IOWR_CMDMEM_DSM_IRRITATOR_DATA_MASK = 0x00000600 # macro
GCEA_DSM_CNTLA__IOWR_CMDMEM_ENABLE_SINGLE_WRITE_MASK = 0x00000800 # macro
GCEA_DSM_CNTLA__IOWR_DATAMEM_DSM_IRRITATOR_DATA_MASK = 0x00003000 # macro
GCEA_DSM_CNTLA__IOWR_DATAMEM_ENABLE_SINGLE_WRITE_MASK = 0x00004000 # macro
GCEA_DSM_CNTLA__GMIRD_PAGEMEM_DSM_IRRITATOR_DATA_MASK = 0x00018000 # macro
GCEA_DSM_CNTLA__GMIRD_PAGEMEM_ENABLE_SINGLE_WRITE_MASK = 0x00020000 # macro
GCEA_DSM_CNTLA__GMIWR_PAGEMEM_DSM_IRRITATOR_DATA_MASK = 0x000C0000 # macro
GCEA_DSM_CNTLA__GMIWR_PAGEMEM_ENABLE_SINGLE_WRITE_MASK = 0x00100000 # macro
GCEA_DSM_CNTLB__MAM_D0MEM_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
GCEA_DSM_CNTLB__MAM_D0MEM_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
GCEA_DSM_CNTLB__MAM_D1MEM_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
GCEA_DSM_CNTLB__MAM_D1MEM_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
GCEA_DSM_CNTLB__MAM_D2MEM_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
GCEA_DSM_CNTLB__MAM_D2MEM_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
GCEA_DSM_CNTLB__MAM_D3MEM_DSM_IRRITATOR_DATA__SHIFT = 0x9 # macro
GCEA_DSM_CNTLB__MAM_D3MEM_ENABLE_SINGLE_WRITE__SHIFT = 0xb # macro
GCEA_DSM_CNTLB__MAM_A0MEM_DSM_IRRITATOR_DATA__SHIFT = 0xc # macro
GCEA_DSM_CNTLB__MAM_A0MEM_ENABLE_SINGLE_WRITE__SHIFT = 0xe # macro
GCEA_DSM_CNTLB__MAM_A1MEM_DSM_IRRITATOR_DATA__SHIFT = 0xf # macro
GCEA_DSM_CNTLB__MAM_A1MEM_ENABLE_SINGLE_WRITE__SHIFT = 0x11 # macro
GCEA_DSM_CNTLB__MAM_A2MEM_DSM_IRRITATOR_DATA__SHIFT = 0x12 # macro
GCEA_DSM_CNTLB__MAM_A2MEM_ENABLE_SINGLE_WRITE__SHIFT = 0x14 # macro
GCEA_DSM_CNTLB__MAM_A3MEM_DSM_IRRITATOR_DATA__SHIFT = 0x15 # macro
GCEA_DSM_CNTLB__MAM_A3MEM_ENABLE_SINGLE_WRITE__SHIFT = 0x17 # macro
GCEA_DSM_CNTLB__MAM_AFMEM_DSM_IRRITATOR_DATA__SHIFT = 0x18 # macro
GCEA_DSM_CNTLB__MAM_AFMEM_ENABLE_SINGLE_WRITE__SHIFT = 0x1a # macro
GCEA_DSM_CNTLB__MAM_D0MEM_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
GCEA_DSM_CNTLB__MAM_D0MEM_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
GCEA_DSM_CNTLB__MAM_D1MEM_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
GCEA_DSM_CNTLB__MAM_D1MEM_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
GCEA_DSM_CNTLB__MAM_D2MEM_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
GCEA_DSM_CNTLB__MAM_D2MEM_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
GCEA_DSM_CNTLB__MAM_D3MEM_DSM_IRRITATOR_DATA_MASK = 0x00000600 # macro
GCEA_DSM_CNTLB__MAM_D3MEM_ENABLE_SINGLE_WRITE_MASK = 0x00000800 # macro
GCEA_DSM_CNTLB__MAM_A0MEM_DSM_IRRITATOR_DATA_MASK = 0x00003000 # macro
GCEA_DSM_CNTLB__MAM_A0MEM_ENABLE_SINGLE_WRITE_MASK = 0x00004000 # macro
GCEA_DSM_CNTLB__MAM_A1MEM_DSM_IRRITATOR_DATA_MASK = 0x00018000 # macro
GCEA_DSM_CNTLB__MAM_A1MEM_ENABLE_SINGLE_WRITE_MASK = 0x00020000 # macro
GCEA_DSM_CNTLB__MAM_A2MEM_DSM_IRRITATOR_DATA_MASK = 0x000C0000 # macro
GCEA_DSM_CNTLB__MAM_A2MEM_ENABLE_SINGLE_WRITE_MASK = 0x00100000 # macro
GCEA_DSM_CNTLB__MAM_A3MEM_DSM_IRRITATOR_DATA_MASK = 0x00600000 # macro
GCEA_DSM_CNTLB__MAM_A3MEM_ENABLE_SINGLE_WRITE_MASK = 0x00800000 # macro
GCEA_DSM_CNTLB__MAM_AFMEM_DSM_IRRITATOR_DATA_MASK = 0x03000000 # macro
GCEA_DSM_CNTLB__MAM_AFMEM_ENABLE_SINGLE_WRITE_MASK = 0x04000000 # macro
GCEA_DSM_CNTL2__DRAMRD_CMDMEM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
GCEA_DSM_CNTL2__DRAMRD_CMDMEM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
GCEA_DSM_CNTL2__DRAMWR_CMDMEM_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
GCEA_DSM_CNTL2__DRAMWR_CMDMEM_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
GCEA_DSM_CNTL2__DRAMWR_DATAMEM_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
GCEA_DSM_CNTL2__DRAMWR_DATAMEM_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
GCEA_DSM_CNTL2__RRET_TAGMEM_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
GCEA_DSM_CNTL2__RRET_TAGMEM_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
GCEA_DSM_CNTL2__WRET_TAGMEM_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
GCEA_DSM_CNTL2__WRET_TAGMEM_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
GCEA_DSM_CNTL2__GMIRD_CMDMEM_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
GCEA_DSM_CNTL2__GMIRD_CMDMEM_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
GCEA_DSM_CNTL2__GMIWR_CMDMEM_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
GCEA_DSM_CNTL2__GMIWR_CMDMEM_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
GCEA_DSM_CNTL2__GMIWR_DATAMEM_ENABLE_ERROR_INJECT__SHIFT = 0x15 # macro
GCEA_DSM_CNTL2__GMIWR_DATAMEM_SELECT_INJECT_DELAY__SHIFT = 0x17 # macro
GCEA_DSM_CNTL2__INJECT_DELAY__SHIFT = 0x1a # macro
GCEA_DSM_CNTL2__DRAMRD_CMDMEM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
GCEA_DSM_CNTL2__DRAMRD_CMDMEM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
GCEA_DSM_CNTL2__DRAMWR_CMDMEM_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
GCEA_DSM_CNTL2__DRAMWR_CMDMEM_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
GCEA_DSM_CNTL2__DRAMWR_DATAMEM_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
GCEA_DSM_CNTL2__DRAMWR_DATAMEM_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
GCEA_DSM_CNTL2__RRET_TAGMEM_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
GCEA_DSM_CNTL2__RRET_TAGMEM_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
GCEA_DSM_CNTL2__WRET_TAGMEM_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
GCEA_DSM_CNTL2__WRET_TAGMEM_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
GCEA_DSM_CNTL2__GMIRD_CMDMEM_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
GCEA_DSM_CNTL2__GMIRD_CMDMEM_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
GCEA_DSM_CNTL2__GMIWR_CMDMEM_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
GCEA_DSM_CNTL2__GMIWR_CMDMEM_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
GCEA_DSM_CNTL2__GMIWR_DATAMEM_ENABLE_ERROR_INJECT_MASK = 0x00600000 # macro
GCEA_DSM_CNTL2__GMIWR_DATAMEM_SELECT_INJECT_DELAY_MASK = 0x00800000 # macro
GCEA_DSM_CNTL2__INJECT_DELAY_MASK = 0xFC000000 # macro
GCEA_DSM_CNTL2A__DRAMRD_PAGEMEM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
GCEA_DSM_CNTL2A__DRAMRD_PAGEMEM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
GCEA_DSM_CNTL2A__DRAMWR_PAGEMEM_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
GCEA_DSM_CNTL2A__DRAMWR_PAGEMEM_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
GCEA_DSM_CNTL2A__IORD_CMDMEM_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
GCEA_DSM_CNTL2A__IORD_CMDMEM_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
GCEA_DSM_CNTL2A__IOWR_CMDMEM_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
GCEA_DSM_CNTL2A__IOWR_CMDMEM_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
GCEA_DSM_CNTL2A__IOWR_DATAMEM_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
GCEA_DSM_CNTL2A__IOWR_DATAMEM_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
GCEA_DSM_CNTL2A__GMIRD_PAGEMEM_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
GCEA_DSM_CNTL2A__GMIRD_PAGEMEM_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
GCEA_DSM_CNTL2A__GMIWR_PAGEMEM_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
GCEA_DSM_CNTL2A__GMIWR_PAGEMEM_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
GCEA_DSM_CNTL2A__DRAMRD_PAGEMEM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
GCEA_DSM_CNTL2A__DRAMRD_PAGEMEM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
GCEA_DSM_CNTL2A__DRAMWR_PAGEMEM_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
GCEA_DSM_CNTL2A__DRAMWR_PAGEMEM_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
GCEA_DSM_CNTL2A__IORD_CMDMEM_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
GCEA_DSM_CNTL2A__IORD_CMDMEM_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
GCEA_DSM_CNTL2A__IOWR_CMDMEM_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
GCEA_DSM_CNTL2A__IOWR_CMDMEM_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
GCEA_DSM_CNTL2A__IOWR_DATAMEM_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
GCEA_DSM_CNTL2A__IOWR_DATAMEM_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
GCEA_DSM_CNTL2A__GMIRD_PAGEMEM_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
GCEA_DSM_CNTL2A__GMIRD_PAGEMEM_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
GCEA_DSM_CNTL2A__GMIWR_PAGEMEM_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
GCEA_DSM_CNTL2A__GMIWR_PAGEMEM_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
GCEA_DSM_CNTL2B__MAM_D0MEM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
GCEA_DSM_CNTL2B__MAM_D0MEM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
GCEA_DSM_CNTL2B__MAM_D1MEM_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
GCEA_DSM_CNTL2B__MAM_D1MEM_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
GCEA_DSM_CNTL2B__MAM_D2MEM_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
GCEA_DSM_CNTL2B__MAM_D2MEM_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
GCEA_DSM_CNTL2B__MAM_D3MEM_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
GCEA_DSM_CNTL2B__MAM_D3MEM_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
GCEA_DSM_CNTL2B__MAM_A0MEM_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
GCEA_DSM_CNTL2B__MAM_A0MEM_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
GCEA_DSM_CNTL2B__MAM_A1MEM_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
GCEA_DSM_CNTL2B__MAM_A1MEM_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
GCEA_DSM_CNTL2B__MAM_A2MEM_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
GCEA_DSM_CNTL2B__MAM_A2MEM_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
GCEA_DSM_CNTL2B__MAM_A3MEM_ENABLE_ERROR_INJECT__SHIFT = 0x15 # macro
GCEA_DSM_CNTL2B__MAM_A3MEM_SELECT_INJECT_DELAY__SHIFT = 0x17 # macro
GCEA_DSM_CNTL2B__MAM_AFMEM_ENABLE_ERROR_INJECT__SHIFT = 0x18 # macro
GCEA_DSM_CNTL2B__MAM_AFMEM_SELECT_INJECT_DELAY__SHIFT = 0x1a # macro
GCEA_DSM_CNTL2B__MAM_D0MEM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
GCEA_DSM_CNTL2B__MAM_D0MEM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
GCEA_DSM_CNTL2B__MAM_D1MEM_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
GCEA_DSM_CNTL2B__MAM_D1MEM_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
GCEA_DSM_CNTL2B__MAM_D2MEM_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
GCEA_DSM_CNTL2B__MAM_D2MEM_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
GCEA_DSM_CNTL2B__MAM_D3MEM_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
GCEA_DSM_CNTL2B__MAM_D3MEM_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
GCEA_DSM_CNTL2B__MAM_A0MEM_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
GCEA_DSM_CNTL2B__MAM_A0MEM_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
GCEA_DSM_CNTL2B__MAM_A1MEM_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
GCEA_DSM_CNTL2B__MAM_A1MEM_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
GCEA_DSM_CNTL2B__MAM_A2MEM_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
GCEA_DSM_CNTL2B__MAM_A2MEM_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
GCEA_DSM_CNTL2B__MAM_A3MEM_ENABLE_ERROR_INJECT_MASK = 0x00600000 # macro
GCEA_DSM_CNTL2B__MAM_A3MEM_SELECT_INJECT_DELAY_MASK = 0x00800000 # macro
GCEA_DSM_CNTL2B__MAM_AFMEM_ENABLE_ERROR_INJECT_MASK = 0x03000000 # macro
GCEA_DSM_CNTL2B__MAM_AFMEM_SELECT_INJECT_DELAY_MASK = 0x04000000 # macro
GCEA_TCC_XBR_CREDITS__DRAM_RD_LIMIT__SHIFT = 0x0 # macro
GCEA_TCC_XBR_CREDITS__DRAM_RD_RESERVE__SHIFT = 0x6 # macro
GCEA_TCC_XBR_CREDITS__IO_RD_LIMIT__SHIFT = 0x8 # macro
GCEA_TCC_XBR_CREDITS__IO_RD_RESERVE__SHIFT = 0xe # macro
GCEA_TCC_XBR_CREDITS__DRAM_WR_LIMIT__SHIFT = 0x10 # macro
GCEA_TCC_XBR_CREDITS__DRAM_WR_RESERVE__SHIFT = 0x16 # macro
GCEA_TCC_XBR_CREDITS__IO_WR_LIMIT__SHIFT = 0x18 # macro
GCEA_TCC_XBR_CREDITS__IO_WR_RESERVE__SHIFT = 0x1e # macro
GCEA_TCC_XBR_CREDITS__DRAM_RD_LIMIT_MASK = 0x0000003F # macro
GCEA_TCC_XBR_CREDITS__DRAM_RD_RESERVE_MASK = 0x000000C0 # macro
GCEA_TCC_XBR_CREDITS__IO_RD_LIMIT_MASK = 0x00003F00 # macro
GCEA_TCC_XBR_CREDITS__IO_RD_RESERVE_MASK = 0x0000C000 # macro
GCEA_TCC_XBR_CREDITS__DRAM_WR_LIMIT_MASK = 0x003F0000 # macro
GCEA_TCC_XBR_CREDITS__DRAM_WR_RESERVE_MASK = 0x00C00000 # macro
GCEA_TCC_XBR_CREDITS__IO_WR_LIMIT_MASK = 0x3F000000 # macro
GCEA_TCC_XBR_CREDITS__IO_WR_RESERVE_MASK = 0xC0000000 # macro
GCEA_TCC_XBR_MAXBURST__DRAM_RD__SHIFT = 0x0 # macro
GCEA_TCC_XBR_MAXBURST__IO_RD__SHIFT = 0x4 # macro
GCEA_TCC_XBR_MAXBURST__DRAM_WR__SHIFT = 0x8 # macro
GCEA_TCC_XBR_MAXBURST__IO_WR__SHIFT = 0xc # macro
GCEA_TCC_XBR_MAXBURST__DRAM_RD_MASK = 0x0000000F # macro
GCEA_TCC_XBR_MAXBURST__IO_RD_MASK = 0x000000F0 # macro
GCEA_TCC_XBR_MAXBURST__DRAM_WR_MASK = 0x00000F00 # macro
GCEA_TCC_XBR_MAXBURST__IO_WR_MASK = 0x0000F000 # macro
GCEA_PROBE_CNTL__REQ2RSP_DELAY__SHIFT = 0x0 # macro
GCEA_PROBE_CNTL__PRB_FILTER_DISABLE__SHIFT = 0x5 # macro
GCEA_PROBE_CNTL__REQ2RSP_DELAY_MASK = 0x0000001F # macro
GCEA_PROBE_CNTL__PRB_FILTER_DISABLE_MASK = 0x00000020 # macro
GCEA_PROBE_MAP__CHADDR0_TO_RIGHTTCC__SHIFT = 0x0 # macro
GCEA_PROBE_MAP__CHADDR1_TO_RIGHTTCC__SHIFT = 0x1 # macro
GCEA_PROBE_MAP__CHADDR2_TO_RIGHTTCC__SHIFT = 0x2 # macro
GCEA_PROBE_MAP__CHADDR3_TO_RIGHTTCC__SHIFT = 0x3 # macro
GCEA_PROBE_MAP__CHADDR4_TO_RIGHTTCC__SHIFT = 0x4 # macro
GCEA_PROBE_MAP__CHADDR5_TO_RIGHTTCC__SHIFT = 0x5 # macro
GCEA_PROBE_MAP__CHADDR6_TO_RIGHTTCC__SHIFT = 0x6 # macro
GCEA_PROBE_MAP__CHADDR7_TO_RIGHTTCC__SHIFT = 0x7 # macro
GCEA_PROBE_MAP__CHADDR8_TO_RIGHTTCC__SHIFT = 0x8 # macro
GCEA_PROBE_MAP__CHADDR9_TO_RIGHTTCC__SHIFT = 0x9 # macro
GCEA_PROBE_MAP__CHADDR10_TO_RIGHTTCC__SHIFT = 0xa # macro
GCEA_PROBE_MAP__CHADDR11_TO_RIGHTTCC__SHIFT = 0xb # macro
GCEA_PROBE_MAP__CHADDR12_TO_RIGHTTCC__SHIFT = 0xc # macro
GCEA_PROBE_MAP__CHADDR13_TO_RIGHTTCC__SHIFT = 0xd # macro
GCEA_PROBE_MAP__CHADDR14_TO_RIGHTTCC__SHIFT = 0xe # macro
GCEA_PROBE_MAP__CHADDR15_TO_RIGHTTCC__SHIFT = 0xf # macro
GCEA_PROBE_MAP__INTLV_SIZE__SHIFT = 0x10 # macro
GCEA_PROBE_MAP__CHADDR0_TO_RIGHTTCC_MASK = 0x00000001 # macro
GCEA_PROBE_MAP__CHADDR1_TO_RIGHTTCC_MASK = 0x00000002 # macro
GCEA_PROBE_MAP__CHADDR2_TO_RIGHTTCC_MASK = 0x00000004 # macro
GCEA_PROBE_MAP__CHADDR3_TO_RIGHTTCC_MASK = 0x00000008 # macro
GCEA_PROBE_MAP__CHADDR4_TO_RIGHTTCC_MASK = 0x00000010 # macro
GCEA_PROBE_MAP__CHADDR5_TO_RIGHTTCC_MASK = 0x00000020 # macro
GCEA_PROBE_MAP__CHADDR6_TO_RIGHTTCC_MASK = 0x00000040 # macro
GCEA_PROBE_MAP__CHADDR7_TO_RIGHTTCC_MASK = 0x00000080 # macro
GCEA_PROBE_MAP__CHADDR8_TO_RIGHTTCC_MASK = 0x00000100 # macro
GCEA_PROBE_MAP__CHADDR9_TO_RIGHTTCC_MASK = 0x00000200 # macro
GCEA_PROBE_MAP__CHADDR10_TO_RIGHTTCC_MASK = 0x00000400 # macro
GCEA_PROBE_MAP__CHADDR11_TO_RIGHTTCC_MASK = 0x00000800 # macro
GCEA_PROBE_MAP__CHADDR12_TO_RIGHTTCC_MASK = 0x00001000 # macro
GCEA_PROBE_MAP__CHADDR13_TO_RIGHTTCC_MASK = 0x00002000 # macro
GCEA_PROBE_MAP__CHADDR14_TO_RIGHTTCC_MASK = 0x00004000 # macro
GCEA_PROBE_MAP__CHADDR15_TO_RIGHTTCC_MASK = 0x00008000 # macro
GCEA_PROBE_MAP__INTLV_SIZE_MASK = 0x00030000 # macro
GCEA_ERR_STATUS__SDP_RDRSP_STATUS__SHIFT = 0x0 # macro
GCEA_ERR_STATUS__SDP_WRRSP_STATUS__SHIFT = 0x4 # macro
GCEA_ERR_STATUS__SDP_RDRSP_DATASTATUS__SHIFT = 0x8 # macro
GCEA_ERR_STATUS__SDP_RDRSP_DATAPARITY_ERROR__SHIFT = 0xa # macro
GCEA_ERR_STATUS__CLEAR_ERROR_STATUS__SHIFT = 0xb # macro
GCEA_ERR_STATUS__BUSY_ON_ERROR__SHIFT = 0xc # macro
GCEA_ERR_STATUS__FUE_FLAG__SHIFT = 0xd # macro
GCEA_ERR_STATUS__IGNORE_RDRSP_FED__SHIFT = 0xe # macro
GCEA_ERR_STATUS__INTERRUPT_ON_FATAL__SHIFT = 0xf # macro
GCEA_ERR_STATUS__INTERRUPT_IGNORE_CLI_FATAL__SHIFT = 0x10 # macro
GCEA_ERR_STATUS__LEVEL_INTERRUPT__SHIFT = 0x11 # macro
GCEA_ERR_STATUS__BUSY_ON_CMPL_FATAL_ERROR__SHIFT = 0x12 # macro
GCEA_ERR_STATUS__FUE_FLAG_CLIENT__SHIFT = 0x13 # macro
GCEA_ERR_STATUS__SDP_RDRSP_STATUS_MASK = 0x0000000F # macro
GCEA_ERR_STATUS__SDP_WRRSP_STATUS_MASK = 0x000000F0 # macro
GCEA_ERR_STATUS__SDP_RDRSP_DATASTATUS_MASK = 0x00000300 # macro
GCEA_ERR_STATUS__SDP_RDRSP_DATAPARITY_ERROR_MASK = 0x00000400 # macro
GCEA_ERR_STATUS__CLEAR_ERROR_STATUS_MASK = 0x00000800 # macro
GCEA_ERR_STATUS__BUSY_ON_ERROR_MASK = 0x00001000 # macro
GCEA_ERR_STATUS__FUE_FLAG_MASK = 0x00002000 # macro
GCEA_ERR_STATUS__IGNORE_RDRSP_FED_MASK = 0x00004000 # macro
GCEA_ERR_STATUS__INTERRUPT_ON_FATAL_MASK = 0x00008000 # macro
GCEA_ERR_STATUS__INTERRUPT_IGNORE_CLI_FATAL_MASK = 0x00010000 # macro
GCEA_ERR_STATUS__LEVEL_INTERRUPT_MASK = 0x00020000 # macro
GCEA_ERR_STATUS__BUSY_ON_CMPL_FATAL_ERROR_MASK = 0x00040000 # macro
GCEA_ERR_STATUS__FUE_FLAG_CLIENT_MASK = 0x00080000 # macro
GCEA_MISC2__CSGROUP_SWAP_IN_DRAM_ARB__SHIFT = 0x0 # macro
GCEA_MISC2__CSGROUP_SWAP_IN_GMI_ARB__SHIFT = 0x1 # macro
GCEA_MISC2__CSGRP_BURST_LIMIT_DATA_DRAM__SHIFT = 0x2 # macro
GCEA_MISC2__CSGRP_BURST_LIMIT_DATA_GMI__SHIFT = 0x7 # macro
GCEA_MISC2__IO_RDWR_PRIORITY_ENABLE__SHIFT = 0xc # macro
GCEA_MISC2__BLOCK_REQUESTS__SHIFT = 0xd # macro
GCEA_MISC2__REQUESTS_BLOCKED__SHIFT = 0xe # macro
GCEA_MISC2__FGCLKEN_OVERRIDE__SHIFT = 0xf # macro
GCEA_MISC2__DRAM_RD_THROTTLE__SHIFT = 0x10 # macro
GCEA_MISC2__DRAM_WR_THROTTLE__SHIFT = 0x11 # macro
GCEA_MISC2__GMI_RD_THROTTLE__SHIFT = 0x12 # macro
GCEA_MISC2__GMI_WR_THROTTLE__SHIFT = 0x13 # macro
GCEA_MISC2__CONTAIN_ILLEGAL_OP__SHIFT = 0x14 # macro
GCEA_MISC2__REPORT_ILLEGAL_OP__SHIFT = 0x15 # macro
GCEA_MISC2__CSGROUP_SWAP_IN_DRAM_ARB_MASK = 0x00000001 # macro
GCEA_MISC2__CSGROUP_SWAP_IN_GMI_ARB_MASK = 0x00000002 # macro
GCEA_MISC2__CSGRP_BURST_LIMIT_DATA_DRAM_MASK = 0x0000007C # macro
GCEA_MISC2__CSGRP_BURST_LIMIT_DATA_GMI_MASK = 0x00000F80 # macro
GCEA_MISC2__IO_RDWR_PRIORITY_ENABLE_MASK = 0x00001000 # macro
GCEA_MISC2__BLOCK_REQUESTS_MASK = 0x00002000 # macro
GCEA_MISC2__REQUESTS_BLOCKED_MASK = 0x00004000 # macro
GCEA_MISC2__FGCLKEN_OVERRIDE_MASK = 0x00008000 # macro
GCEA_MISC2__DRAM_RD_THROTTLE_MASK = 0x00010000 # macro
GCEA_MISC2__DRAM_WR_THROTTLE_MASK = 0x00020000 # macro
GCEA_MISC2__GMI_RD_THROTTLE_MASK = 0x00040000 # macro
GCEA_MISC2__GMI_WR_THROTTLE_MASK = 0x00080000 # macro
GCEA_MISC2__CONTAIN_ILLEGAL_OP_MASK = 0x00100000 # macro
GCEA_MISC2__REPORT_ILLEGAL_OP_MASK = 0x00200000 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS0__VC0_CREDITS_RECEIVED__SHIFT = 0x0 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS0__VC1_CREDITS_RECEIVED__SHIFT = 0x7 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS0__VC2_CREDITS_RECEIVED__SHIFT = 0xe # macro
GCEA_SDP_BACKDOOR_CMDCREDITS0__VC3_CREDITS_RECEIVED__SHIFT = 0x15 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS0__VC4_CREDITS_RECEIVED__SHIFT = 0x1c # macro
GCEA_SDP_BACKDOOR_CMDCREDITS0__VC0_CREDITS_RECEIVED_MASK = 0x0000007F # macro
GCEA_SDP_BACKDOOR_CMDCREDITS0__VC1_CREDITS_RECEIVED_MASK = 0x00003F80 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS0__VC2_CREDITS_RECEIVED_MASK = 0x001FC000 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS0__VC3_CREDITS_RECEIVED_MASK = 0x0FE00000 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS0__VC4_CREDITS_RECEIVED_MASK = 0xF0000000 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS1__VC4_CREDITS_RECEIVED__SHIFT = 0x0 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS1__VC5_CREDITS_RECEIVED__SHIFT = 0x3 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS1__VC6_CREDITS_RECEIVED__SHIFT = 0xa # macro
GCEA_SDP_BACKDOOR_CMDCREDITS1__VC7_CREDITS_RECEIVED__SHIFT = 0x11 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS1__POOL_CREDITS_RECEIVED__SHIFT = 0x18 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS1__VC4_CREDITS_RECEIVED_MASK = 0x00000007 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS1__VC5_CREDITS_RECEIVED_MASK = 0x000003F8 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS1__VC6_CREDITS_RECEIVED_MASK = 0x0001FC00 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS1__VC7_CREDITS_RECEIVED_MASK = 0x00FE0000 # macro
GCEA_SDP_BACKDOOR_CMDCREDITS1__POOL_CREDITS_RECEIVED_MASK = 0x7F000000 # macro
GCEA_SDP_BACKDOOR_DATACREDITS0__VC0_CREDITS_RECEIVED__SHIFT = 0x0 # macro
GCEA_SDP_BACKDOOR_DATACREDITS0__VC1_CREDITS_RECEIVED__SHIFT = 0x7 # macro
GCEA_SDP_BACKDOOR_DATACREDITS0__VC2_CREDITS_RECEIVED__SHIFT = 0xe # macro
GCEA_SDP_BACKDOOR_DATACREDITS0__VC3_CREDITS_RECEIVED__SHIFT = 0x15 # macro
GCEA_SDP_BACKDOOR_DATACREDITS0__VC4_CREDITS_RECEIVED__SHIFT = 0x1c # macro
GCEA_SDP_BACKDOOR_DATACREDITS0__VC0_CREDITS_RECEIVED_MASK = 0x0000007F # macro
GCEA_SDP_BACKDOOR_DATACREDITS0__VC1_CREDITS_RECEIVED_MASK = 0x00003F80 # macro
GCEA_SDP_BACKDOOR_DATACREDITS0__VC2_CREDITS_RECEIVED_MASK = 0x001FC000 # macro
GCEA_SDP_BACKDOOR_DATACREDITS0__VC3_CREDITS_RECEIVED_MASK = 0x0FE00000 # macro
GCEA_SDP_BACKDOOR_DATACREDITS0__VC4_CREDITS_RECEIVED_MASK = 0xF0000000 # macro
GCEA_SDP_BACKDOOR_DATACREDITS1__VC4_CREDITS_RECEIVED__SHIFT = 0x0 # macro
GCEA_SDP_BACKDOOR_DATACREDITS1__VC5_CREDITS_RECEIVED__SHIFT = 0x3 # macro
GCEA_SDP_BACKDOOR_DATACREDITS1__VC6_CREDITS_RECEIVED__SHIFT = 0xa # macro
GCEA_SDP_BACKDOOR_DATACREDITS1__VC7_CREDITS_RECEIVED__SHIFT = 0x11 # macro
GCEA_SDP_BACKDOOR_DATACREDITS1__POOL_CREDITS_RECEIVED__SHIFT = 0x18 # macro
GCEA_SDP_BACKDOOR_DATACREDITS1__VC4_CREDITS_RECEIVED_MASK = 0x00000007 # macro
GCEA_SDP_BACKDOOR_DATACREDITS1__VC5_CREDITS_RECEIVED_MASK = 0x000003F8 # macro
GCEA_SDP_BACKDOOR_DATACREDITS1__VC6_CREDITS_RECEIVED_MASK = 0x0001FC00 # macro
GCEA_SDP_BACKDOOR_DATACREDITS1__VC7_CREDITS_RECEIVED_MASK = 0x00FE0000 # macro
GCEA_SDP_BACKDOOR_DATACREDITS1__POOL_CREDITS_RECEIVED_MASK = 0x7F000000 # macro
GCEA_SDP_BACKDOOR_MISCCREDITS__RDRSP_CREDITS_RELEASED__SHIFT = 0x0 # macro
GCEA_SDP_BACKDOOR_MISCCREDITS__WRRSP_CREDITS_RELEASED__SHIFT = 0x8 # macro
GCEA_SDP_BACKDOOR_MISCCREDITS__PRB_REQ_CREDITS_RELEASED__SHIFT = 0x10 # macro
GCEA_SDP_BACKDOOR_MISCCREDITS__PRB_RSP_CREDITS_RECEIVED__SHIFT = 0x17 # macro
GCEA_SDP_BACKDOOR_MISCCREDITS__RDRSP_CREDITS_RELEASED_MASK = 0x000000FF # macro
GCEA_SDP_BACKDOOR_MISCCREDITS__WRRSP_CREDITS_RELEASED_MASK = 0x0000FF00 # macro
GCEA_SDP_BACKDOOR_MISCCREDITS__PRB_REQ_CREDITS_RELEASED_MASK = 0x007F0000 # macro
GCEA_SDP_BACKDOOR_MISCCREDITS__PRB_RSP_CREDITS_RECEIVED_MASK = 0x3F800000 # macro
GCEA_CE_ERR_STATUS_LO__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
GCEA_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
GCEA_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
GCEA_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
GCEA_CE_ERR_STATUS_LO__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
GCEA_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
GCEA_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
GCEA_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
GCEA_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
GCEA_CE_ERR_STATUS_HI__RESERVED_FIELD0__SHIFT = 0x1 # macro
GCEA_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
GCEA_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
GCEA_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
GCEA_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
GCEA_CE_ERR_STATUS_HI__RESERVED_FIELD1__SHIFT = 0x1b # macro
GCEA_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
GCEA_CE_ERR_STATUS_HI__RESERVED_FIELD0_MASK = 0x00000002 # macro
GCEA_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
GCEA_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
GCEA_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
GCEA_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
GCEA_CE_ERR_STATUS_HI__RESERVED_FIELD1_MASK = 0xF8000000 # macro
GCEA_SDP_ENABLE__ENABLE__SHIFT = 0x0 # macro
GCEA_SDP_ENABLE__ENABLE_MASK = 0x00000001 # macro
GCEA_ICG_CTRL__SOFT_OVERRIDE_RETURN__SHIFT = 0x0 # macro
GCEA_ICG_CTRL__SOFT_OVERRIDE_READ__SHIFT = 0x1 # macro
GCEA_ICG_CTRL__SOFT_OVERRIDE_WRITE__SHIFT = 0x2 # macro
GCEA_ICG_CTRL__SOFT_OVERRIDE_REGISTER__SHIFT = 0x3 # macro
GCEA_ICG_CTRL__SOFT_OVERRIDE_RETURN_MASK = 0x00000001 # macro
GCEA_ICG_CTRL__SOFT_OVERRIDE_READ_MASK = 0x00000002 # macro
GCEA_ICG_CTRL__SOFT_OVERRIDE_WRITE_MASK = 0x00000004 # macro
GCEA_ICG_CTRL__SOFT_OVERRIDE_REGISTER_MASK = 0x00000008 # macro
RMI_GENERAL_CNTL__BURST_DISABLE__SHIFT = 0x0 # macro
RMI_GENERAL_CNTL__VMID_BYPASS_ENABLE__SHIFT = 0x1 # macro
RMI_GENERAL_CNTL__XBAR_MUX_CONFIG__SHIFT = 0x11 # macro
RMI_GENERAL_CNTL__RB0_HARVEST_EN__SHIFT = 0x13 # macro
RMI_GENERAL_CNTL__RB1_HARVEST_EN__SHIFT = 0x14 # macro
RMI_GENERAL_CNTL__LOOPBACK_DIS_BY_REQ_TYPE__SHIFT = 0x15 # macro
RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_UPDATE__SHIFT = 0x19 # macro
RMI_GENERAL_CNTL__SKID_FIFO_0_OVERFLOW_ERROR_MASK__SHIFT = 0x1a # macro
RMI_GENERAL_CNTL__SKID_FIFO_0_UNDERFLOW_ERROR_MASK__SHIFT = 0x1b # macro
RMI_GENERAL_CNTL__SKID_FIFO_1_OVERFLOW_ERROR_MASK__SHIFT = 0x1c # macro
RMI_GENERAL_CNTL__SKID_FIFO_1_UNDERFLOW_ERROR_MASK__SHIFT = 0x1d # macro
RMI_GENERAL_CNTL__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK__SHIFT = 0x1e # macro
RMI_GENERAL_CNTL__BURST_DISABLE_MASK = 0x00000001 # macro
RMI_GENERAL_CNTL__VMID_BYPASS_ENABLE_MASK = 0x0001FFFE # macro
RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_MASK = 0x00060000 # macro
RMI_GENERAL_CNTL__RB0_HARVEST_EN_MASK = 0x00080000 # macro
RMI_GENERAL_CNTL__RB1_HARVEST_EN_MASK = 0x00100000 # macro
RMI_GENERAL_CNTL__LOOPBACK_DIS_BY_REQ_TYPE_MASK = 0x01E00000 # macro
RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_UPDATE_MASK = 0x02000000 # macro
RMI_GENERAL_CNTL__SKID_FIFO_0_OVERFLOW_ERROR_MASK_MASK = 0x04000000 # macro
RMI_GENERAL_CNTL__SKID_FIFO_0_UNDERFLOW_ERROR_MASK_MASK = 0x08000000 # macro
RMI_GENERAL_CNTL__SKID_FIFO_1_OVERFLOW_ERROR_MASK_MASK = 0x10000000 # macro
RMI_GENERAL_CNTL__SKID_FIFO_1_UNDERFLOW_ERROR_MASK_MASK = 0x20000000 # macro
RMI_GENERAL_CNTL__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK_MASK = 0x40000000 # macro
RMI_GENERAL_CNTL1__EARLY_WRACK_ENABLE_PER_MTYPE__SHIFT = 0x0 # macro
RMI_GENERAL_CNTL1__TCIW0_64B_RD_STALL_MODE__SHIFT = 0x4 # macro
RMI_GENERAL_CNTL1__TCIW1_64B_RD_STALL_MODE__SHIFT = 0x6 # macro
RMI_GENERAL_CNTL1__EARLY_WRACK_DISABLE_FOR_LOOPBACK__SHIFT = 0x8 # macro
RMI_GENERAL_CNTL1__POLICY_OVERRIDE_VALUE__SHIFT = 0x9 # macro
RMI_GENERAL_CNTL1__POLICY_OVERRIDE__SHIFT = 0xa # macro
RMI_GENERAL_CNTL1__UTCL1_PROBE0_RR_ARB_BURST_HINT_EN__SHIFT = 0xb # macro
RMI_GENERAL_CNTL1__UTCL1_PROBE1_RR_ARB_BURST_HINT_EN__SHIFT = 0xc # macro
RMI_GENERAL_CNTL1__EARLY_WRACK_ENABLE_PER_MTYPE_MASK = 0x0000000F # macro
RMI_GENERAL_CNTL1__TCIW0_64B_RD_STALL_MODE_MASK = 0x00000030 # macro
RMI_GENERAL_CNTL1__TCIW1_64B_RD_STALL_MODE_MASK = 0x000000C0 # macro
RMI_GENERAL_CNTL1__EARLY_WRACK_DISABLE_FOR_LOOPBACK_MASK = 0x00000100 # macro
RMI_GENERAL_CNTL1__POLICY_OVERRIDE_VALUE_MASK = 0x00000200 # macro
RMI_GENERAL_CNTL1__POLICY_OVERRIDE_MASK = 0x00000400 # macro
RMI_GENERAL_CNTL1__UTCL1_PROBE0_RR_ARB_BURST_HINT_EN_MASK = 0x00000800 # macro
RMI_GENERAL_CNTL1__UTCL1_PROBE1_RR_ARB_BURST_HINT_EN_MASK = 0x00001000 # macro
RMI_GENERAL_STATUS__GENERAL_RMI_ERRORS_COMBINED__SHIFT = 0x0 # macro
RMI_GENERAL_STATUS__SKID_FIFO_0_OVERFLOW_ERROR__SHIFT = 0x1 # macro
RMI_GENERAL_STATUS__SKID_FIFO_0_UNDERFLOW_ERROR__SHIFT = 0x2 # macro
RMI_GENERAL_STATUS__SKID_FIFO_1_OVERFLOW_ERROR__SHIFT = 0x3 # macro
RMI_GENERAL_STATUS__SKID_FIFO_1_UNDERFLOW_ERROR__SHIFT = 0x4 # macro
RMI_GENERAL_STATUS__RMI_XBAR_BUSY__SHIFT = 0x5 # macro
RMI_GENERAL_STATUS__RMI_UTCL1_BUSY__SHIFT = 0x6 # macro
RMI_GENERAL_STATUS__RMI_SCOREBOARD_BUSY__SHIFT = 0x7 # macro
RMI_GENERAL_STATUS__TCIW0_PRT_FIFO_BUSY__SHIFT = 0x8 # macro
RMI_GENERAL_STATUS__TCIW_FRMTR0_BUSY__SHIFT = 0x9 # macro
RMI_GENERAL_STATUS__TCIW_RTN_FRMTR0_BUSY__SHIFT = 0xa # macro
RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_0_BUSY__SHIFT = 0xb # macro
RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_0_BUSY__SHIFT = 0xc # macro
RMI_GENERAL_STATUS__TCIW1_PRT_FIFO_BUSY__SHIFT = 0xd # macro
RMI_GENERAL_STATUS__TCIW_FRMTR1_BUSY__SHIFT = 0xe # macro
RMI_GENERAL_STATUS__TCIW_RTN_FRMTR1_BUSY__SHIFT = 0xf # macro
RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_1_BUSY__SHIFT = 0x10 # macro
RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_1_BUSY__SHIFT = 0x11 # macro
RMI_GENERAL_STATUS__UTC_PROBE1_BUSY__SHIFT = 0x12 # macro
RMI_GENERAL_STATUS__UTC_PROBE0_BUSY__SHIFT = 0x13 # macro
RMI_GENERAL_STATUS__RMI_XNACK_BUSY__SHIFT = 0x14 # macro
RMI_GENERAL_STATUS__XNACK_FIFO_NUM_USED__SHIFT = 0x15 # macro
RMI_GENERAL_STATUS__XNACK_FIFO_EMPTY__SHIFT = 0x1d # macro
RMI_GENERAL_STATUS__XNACK_FIFO_FULL__SHIFT = 0x1e # macro
RMI_GENERAL_STATUS__SKID_FIFO_FREESPACE_IS_ZERO_ERROR__SHIFT = 0x1f # macro
RMI_GENERAL_STATUS__GENERAL_RMI_ERRORS_COMBINED_MASK = 0x00000001 # macro
RMI_GENERAL_STATUS__SKID_FIFO_0_OVERFLOW_ERROR_MASK = 0x00000002 # macro
RMI_GENERAL_STATUS__SKID_FIFO_0_UNDERFLOW_ERROR_MASK = 0x00000004 # macro
RMI_GENERAL_STATUS__SKID_FIFO_1_OVERFLOW_ERROR_MASK = 0x00000008 # macro
RMI_GENERAL_STATUS__SKID_FIFO_1_UNDERFLOW_ERROR_MASK = 0x00000010 # macro
RMI_GENERAL_STATUS__RMI_XBAR_BUSY_MASK = 0x00000020 # macro
RMI_GENERAL_STATUS__RMI_UTCL1_BUSY_MASK = 0x00000040 # macro
RMI_GENERAL_STATUS__RMI_SCOREBOARD_BUSY_MASK = 0x00000080 # macro
RMI_GENERAL_STATUS__TCIW0_PRT_FIFO_BUSY_MASK = 0x00000100 # macro
RMI_GENERAL_STATUS__TCIW_FRMTR0_BUSY_MASK = 0x00000200 # macro
RMI_GENERAL_STATUS__TCIW_RTN_FRMTR0_BUSY_MASK = 0x00000400 # macro
RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_0_BUSY_MASK = 0x00000800 # macro
RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_0_BUSY_MASK = 0x00001000 # macro
RMI_GENERAL_STATUS__TCIW1_PRT_FIFO_BUSY_MASK = 0x00002000 # macro
RMI_GENERAL_STATUS__TCIW_FRMTR1_BUSY_MASK = 0x00004000 # macro
RMI_GENERAL_STATUS__TCIW_RTN_FRMTR1_BUSY_MASK = 0x00008000 # macro
RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_1_BUSY_MASK = 0x00010000 # macro
RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_1_BUSY_MASK = 0x00020000 # macro
RMI_GENERAL_STATUS__UTC_PROBE1_BUSY_MASK = 0x00040000 # macro
RMI_GENERAL_STATUS__UTC_PROBE0_BUSY_MASK = 0x00080000 # macro
RMI_GENERAL_STATUS__RMI_XNACK_BUSY_MASK = 0x00100000 # macro
RMI_GENERAL_STATUS__XNACK_FIFO_NUM_USED_MASK = 0x1FE00000 # macro
RMI_GENERAL_STATUS__XNACK_FIFO_EMPTY_MASK = 0x20000000 # macro
RMI_GENERAL_STATUS__XNACK_FIFO_FULL_MASK = 0x40000000 # macro
RMI_GENERAL_STATUS__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK = 0x80000000 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE0__SHIFT = 0x0 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE0__SHIFT = 0x7 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE0__SHIFT = 0x8 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE1__SHIFT = 0x9 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE1__SHIFT = 0x10 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE1__SHIFT = 0x11 # macro
RMI_SUBBLOCK_STATUS0__TCIW0_INFLIGHT_CNT__SHIFT = 0x12 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE0_MASK = 0x0000007F # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE0_MASK = 0x00000080 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE0_MASK = 0x00000100 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE1_MASK = 0x0000FE00 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE1_MASK = 0x00010000 # macro
RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE1_MASK = 0x00020000 # macro
RMI_SUBBLOCK_STATUS0__TCIW0_INFLIGHT_CNT_MASK = 0x0FFC0000 # macro
RMI_SUBBLOCK_STATUS1__SKID_FIFO_0_FREE_SPACE__SHIFT = 0x0 # macro
RMI_SUBBLOCK_STATUS1__SKID_FIFO_1_FREE_SPACE__SHIFT = 0xa # macro
RMI_SUBBLOCK_STATUS1__TCIW1_INFLIGHT_CNT__SHIFT = 0x14 # macro
RMI_SUBBLOCK_STATUS1__SKID_FIFO_0_FREE_SPACE_MASK = 0x000003FF # macro
RMI_SUBBLOCK_STATUS1__SKID_FIFO_1_FREE_SPACE_MASK = 0x000FFC00 # macro
RMI_SUBBLOCK_STATUS1__TCIW1_INFLIGHT_CNT_MASK = 0x3FF00000 # macro
RMI_SUBBLOCK_STATUS2__PRT_FIFO_0_NUM_USED__SHIFT = 0x0 # macro
RMI_SUBBLOCK_STATUS2__PRT_FIFO_1_NUM_USED__SHIFT = 0x9 # macro
RMI_SUBBLOCK_STATUS2__PRT_FIFO_0_NUM_USED_MASK = 0x000001FF # macro
RMI_SUBBLOCK_STATUS2__PRT_FIFO_1_NUM_USED_MASK = 0x0003FE00 # macro
RMI_SUBBLOCK_STATUS3__SKID_FIFO_0_FREE_SPACE_TOTAL__SHIFT = 0x0 # macro
RMI_SUBBLOCK_STATUS3__SKID_FIFO_1_FREE_SPACE_TOTAL__SHIFT = 0xa # macro
RMI_SUBBLOCK_STATUS3__SKID_FIFO_0_FREE_SPACE_TOTAL_MASK = 0x000003FF # macro
RMI_SUBBLOCK_STATUS3__SKID_FIFO_1_FREE_SPACE_TOTAL_MASK = 0x000FFC00 # macro
RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_OVERRIDE__SHIFT = 0x0 # macro
RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_REQ_TYPE_OVERRIDE__SHIFT = 0x2 # macro
RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_CB_DB_OVERRIDE__SHIFT = 0x6 # macro
RMI_XBAR_CONFIG__ARBITER_DIS__SHIFT = 0x7 # macro
RMI_XBAR_CONFIG__XBAR_EN_IN_REQ__SHIFT = 0x8 # macro
RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_OVERRIDE__SHIFT = 0xc # macro
RMI_XBAR_CONFIG__XBAR_EN_IN_RB0__SHIFT = 0xd # macro
RMI_XBAR_CONFIG__XBAR_EN_IN_RB1__SHIFT = 0xe # macro
RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_OVERRIDE_MASK = 0x00000003 # macro
RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_REQ_TYPE_OVERRIDE_MASK = 0x0000003C # macro
RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_CB_DB_OVERRIDE_MASK = 0x00000040 # macro
RMI_XBAR_CONFIG__ARBITER_DIS_MASK = 0x00000080 # macro
RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_MASK = 0x00000F00 # macro
RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_OVERRIDE_MASK = 0x00001000 # macro
RMI_XBAR_CONFIG__XBAR_EN_IN_RB0_MASK = 0x00002000 # macro
RMI_XBAR_CONFIG__XBAR_EN_IN_RB1_MASK = 0x00004000 # macro
RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_0_MAX_DEPTH__SHIFT = 0x0 # macro
RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE0_DIS__SHIFT = 0x7 # macro
RMI_PROBE_POP_LOGIC_CNTL__REDUCE_MAX_XLAT_CHAIN_SIZE_BY_2__SHIFT = 0x8 # macro
RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_1_MAX_DEPTH__SHIFT = 0xa # macro
RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE1_DIS__SHIFT = 0x11 # macro
RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_0_MAX_DEPTH_MASK = 0x0000007F # macro
RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE0_DIS_MASK = 0x00000080 # macro
RMI_PROBE_POP_LOGIC_CNTL__REDUCE_MAX_XLAT_CHAIN_SIZE_BY_2_MASK = 0x00000300 # macro
RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_1_MAX_DEPTH_MASK = 0x0001FC00 # macro
RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE1_DIS_MASK = 0x00020000 # macro
RMI_UTC_XNACK_N_MISC_CNTL__MASTER_XNACK_TIMER_INC__SHIFT = 0x0 # macro
RMI_UTC_XNACK_N_MISC_CNTL__IND_XNACK_TIMER_START_VALUE__SHIFT = 0x8 # macro
RMI_UTC_XNACK_N_MISC_CNTL__UTCL1_PERM_MODE__SHIFT = 0xc # macro
RMI_UTC_XNACK_N_MISC_CNTL__CP_VMID_RESET_REQUEST_DISABLE__SHIFT = 0xd # macro
RMI_UTC_XNACK_N_MISC_CNTL__MASTER_XNACK_TIMER_INC_MASK = 0x000000FF # macro
RMI_UTC_XNACK_N_MISC_CNTL__IND_XNACK_TIMER_START_VALUE_MASK = 0x00000F00 # macro
RMI_UTC_XNACK_N_MISC_CNTL__UTCL1_PERM_MODE_MASK = 0x00001000 # macro
RMI_UTC_XNACK_N_MISC_CNTL__CP_VMID_RESET_REQUEST_DISABLE_MASK = 0x00002000 # macro
RMI_DEMUX_CNTL__DEMUX_ARB0_STALL__SHIFT = 0x0 # macro
RMI_DEMUX_CNTL__DEMUX_ARB0_BREAK_LOB_ON_IDLEIN__SHIFT = 0x1 # macro
RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_OVERRIDE__SHIFT = 0x4 # macro
RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_START_VALUE__SHIFT = 0x6 # macro
RMI_DEMUX_CNTL__DEMUX_ARB0_MODE__SHIFT = 0xe # macro
RMI_DEMUX_CNTL__DEMUX_ARB1_STALL__SHIFT = 0x10 # macro
RMI_DEMUX_CNTL__DEMUX_ARB1_BREAK_LOB_ON_IDLEIN__SHIFT = 0x11 # macro
RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_OVERRIDE__SHIFT = 0x14 # macro
RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_START_VALUE__SHIFT = 0x16 # macro
RMI_DEMUX_CNTL__DEMUX_ARB1_MODE__SHIFT = 0x1e # macro
RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_MASK = 0x00000001 # macro
RMI_DEMUX_CNTL__DEMUX_ARB0_BREAK_LOB_ON_IDLEIN_MASK = 0x00000002 # macro
RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_OVERRIDE_MASK = 0x00000030 # macro
RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_START_VALUE_MASK = 0x00003FC0 # macro
RMI_DEMUX_CNTL__DEMUX_ARB0_MODE_MASK = 0x0000C000 # macro
RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_MASK = 0x00010000 # macro
RMI_DEMUX_CNTL__DEMUX_ARB1_BREAK_LOB_ON_IDLEIN_MASK = 0x00020000 # macro
RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_OVERRIDE_MASK = 0x00300000 # macro
RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_START_VALUE_MASK = 0x3FC00000 # macro
RMI_DEMUX_CNTL__DEMUX_ARB1_MODE_MASK = 0xC0000000 # macro
RMI_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT = 0x0 # macro
RMI_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT = 0x1 # macro
RMI_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT = 0x2 # macro
RMI_UTCL1_CNTL1__RESP_MODE__SHIFT = 0x3 # macro
RMI_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT = 0x5 # macro
RMI_UTCL1_CNTL1__CLIENTID__SHIFT = 0x7 # macro
RMI_UTCL1_CNTL1__USERVM_DIS__SHIFT = 0x10 # macro
RMI_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT = 0x11 # macro
RMI_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT = 0x12 # macro
RMI_UTCL1_CNTL1__REG_INV_VMID__SHIFT = 0x13 # macro
RMI_UTCL1_CNTL1__REG_INV_ALL_VMID__SHIFT = 0x17 # macro
RMI_UTCL1_CNTL1__REG_INV_TOGGLE__SHIFT = 0x18 # macro
RMI_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT = 0x19 # macro
RMI_UTCL1_CNTL1__FORCE_MISS__SHIFT = 0x1a # macro
RMI_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT = 0x1b # macro
RMI_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT = 0x1c # macro
RMI_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT = 0x1e # macro
RMI_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK = 0x00000001 # macro
RMI_UTCL1_CNTL1__GPUVM_64K_DEF_MASK = 0x00000002 # macro
RMI_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK = 0x00000004 # macro
RMI_UTCL1_CNTL1__RESP_MODE_MASK = 0x00000018 # macro
RMI_UTCL1_CNTL1__RESP_FAULT_MODE_MASK = 0x00000060 # macro
RMI_UTCL1_CNTL1__CLIENTID_MASK = 0x0000FF80 # macro
RMI_UTCL1_CNTL1__USERVM_DIS_MASK = 0x00010000 # macro
RMI_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK = 0x00020000 # macro
RMI_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK = 0x00040000 # macro
RMI_UTCL1_CNTL1__REG_INV_VMID_MASK = 0x00780000 # macro
RMI_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK = 0x00800000 # macro
RMI_UTCL1_CNTL1__REG_INV_TOGGLE_MASK = 0x01000000 # macro
RMI_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK = 0x02000000 # macro
RMI_UTCL1_CNTL1__FORCE_MISS_MASK = 0x04000000 # macro
RMI_UTCL1_CNTL1__FORCE_IN_ORDER_MASK = 0x08000000 # macro
RMI_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK = 0x30000000 # macro
RMI_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK = 0xC0000000 # macro
RMI_UTCL1_CNTL2__UTC_SPARE__SHIFT = 0x0 # macro
RMI_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT = 0x9 # macro
RMI_UTCL1_CNTL2__LINE_VALID__SHIFT = 0xa # macro
RMI_UTCL1_CNTL2__DIS_EDC__SHIFT = 0xb # macro
RMI_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT = 0xc # macro
RMI_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT = 0xd # macro
RMI_UTCL1_CNTL2__FORCE_SNOOP__SHIFT = 0xe # macro
RMI_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT = 0xf # macro
RMI_UTCL1_CNTL2__UTCL1_ARB_BURST_MODE__SHIFT = 0x10 # macro
RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_RD_WR__SHIFT = 0x12 # macro
RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_RD_WR__SHIFT = 0x13 # macro
RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_VMID__SHIFT = 0x14 # macro
RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_VMID__SHIFT = 0x15 # macro
RMI_UTCL1_CNTL2__UTCL1_DIS_DUAL_L2_REQ__SHIFT = 0x19 # macro
RMI_UTCL1_CNTL2__UTCL1_FORCE_FRAG_2M_TO_64K__SHIFT = 0x1a # macro
RMI_UTCL1_CNTL2__UTC_SPARE_MASK = 0x000000FF # macro
RMI_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK = 0x00000200 # macro
RMI_UTCL1_CNTL2__LINE_VALID_MASK = 0x00000400 # macro
RMI_UTCL1_CNTL2__DIS_EDC_MASK = 0x00000800 # macro
RMI_UTCL1_CNTL2__GPUVM_INV_MODE_MASK = 0x00001000 # macro
RMI_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK = 0x00002000 # macro
RMI_UTCL1_CNTL2__FORCE_SNOOP_MASK = 0x00004000 # macro
RMI_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK = 0x00008000 # macro
RMI_UTCL1_CNTL2__UTCL1_ARB_BURST_MODE_MASK = 0x00030000 # macro
RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_RD_WR_MASK = 0x00040000 # macro
RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_RD_WR_MASK = 0x00080000 # macro
RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_VMID_MASK = 0x00100000 # macro
RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_VMID_MASK = 0x01E00000 # macro
RMI_UTCL1_CNTL2__UTCL1_DIS_DUAL_L2_REQ_MASK = 0x02000000 # macro
RMI_UTCL1_CNTL2__UTCL1_FORCE_FRAG_2M_TO_64K_MASK = 0x04000000 # macro
RMI_UTC_UNIT_CONFIG__TMZ_REQ_EN__SHIFT = 0x0 # macro
RMI_UTC_UNIT_CONFIG__TMZ_REQ_EN_MASK = 0x0000FFFF # macro
RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_OVERRIDE__SHIFT = 0x0 # macro
RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_TIME_OUT_WINDOW__SHIFT = 0x1 # macro
RMI_TCIW_FORMATTER0_CNTL__TCIW0_MAX_ALLOWED_INFLIGHT_REQ__SHIFT = 0x9 # macro
RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA__SHIFT = 0x13 # macro
RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_UPDATE__SHIFT = 0x1b # macro
RMI_TCIW_FORMATTER0_CNTL__TCIW0_REQ_SAFE_MODE__SHIFT = 0x1c # macro
RMI_TCIW_FORMATTER0_CNTL__RMI_IN0_REORDER_DIS__SHIFT = 0x1d # macro
RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_AT_LAST_OF_BURST__SHIFT = 0x1e # macro
RMI_TCIW_FORMATTER0_CNTL__ALL_FAULT_RET0_DATA__SHIFT = 0x1f # macro
RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_OVERRIDE_MASK = 0x00000001 # macro
RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_TIME_OUT_WINDOW_MASK = 0x000001FE # macro
RMI_TCIW_FORMATTER0_CNTL__TCIW0_MAX_ALLOWED_INFLIGHT_REQ_MASK = 0x0007FE00 # macro
RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_MASK = 0x07F80000 # macro
RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_UPDATE_MASK = 0x08000000 # macro
RMI_TCIW_FORMATTER0_CNTL__TCIW0_REQ_SAFE_MODE_MASK = 0x10000000 # macro
RMI_TCIW_FORMATTER0_CNTL__RMI_IN0_REORDER_DIS_MASK = 0x20000000 # macro
RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_AT_LAST_OF_BURST_MASK = 0x40000000 # macro
RMI_TCIW_FORMATTER0_CNTL__ALL_FAULT_RET0_DATA_MASK = 0x80000000 # macro
RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_OVERRIDE__SHIFT = 0x0 # macro
RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_TIME_OUT_WINDOW__SHIFT = 0x1 # macro
RMI_TCIW_FORMATTER1_CNTL__TCIW1_MAX_ALLOWED_INFLIGHT_REQ__SHIFT = 0x9 # macro
RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA__SHIFT = 0x13 # macro
RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_UPDATE__SHIFT = 0x1b # macro
RMI_TCIW_FORMATTER1_CNTL__TCIW1_REQ_SAFE_MODE__SHIFT = 0x1c # macro
RMI_TCIW_FORMATTER1_CNTL__RMI_IN1_REORDER_DIS__SHIFT = 0x1d # macro
RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_AT_LAST_OF_BURST__SHIFT = 0x1e # macro
RMI_TCIW_FORMATTER1_CNTL__ALL_FAULT_RET1_DATA__SHIFT = 0x1f # macro
RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_OVERRIDE_MASK = 0x00000001 # macro
RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_TIME_OUT_WINDOW_MASK = 0x000001FE # macro
RMI_TCIW_FORMATTER1_CNTL__TCIW1_MAX_ALLOWED_INFLIGHT_REQ_MASK = 0x0007FE00 # macro
RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_MASK = 0x07F80000 # macro
RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_UPDATE_MASK = 0x08000000 # macro
RMI_TCIW_FORMATTER1_CNTL__TCIW1_REQ_SAFE_MODE_MASK = 0x10000000 # macro
RMI_TCIW_FORMATTER1_CNTL__RMI_IN1_REORDER_DIS_MASK = 0x20000000 # macro
RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_AT_LAST_OF_BURST_MASK = 0x40000000 # macro
RMI_TCIW_FORMATTER1_CNTL__ALL_FAULT_RET1_DATA_MASK = 0x80000000 # macro
RMI_SCOREBOARD_CNTL__COMPLETE_RB0_FLUSH__SHIFT = 0x0 # macro
RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB0__SHIFT = 0x1 # macro
RMI_SCOREBOARD_CNTL__COMPLETE_RB1_FLUSH__SHIFT = 0x2 # macro
RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB1__SHIFT = 0x3 # macro
RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB1__SHIFT = 0x4 # macro
RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_EN__SHIFT = 0x5 # macro
RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_VALUE__SHIFT = 0x6 # macro
RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB0__SHIFT = 0x7 # macro
RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_EN__SHIFT = 0x8 # macro
RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_TIMER_START_VALUE__SHIFT = 0x9 # macro
RMI_SCOREBOARD_CNTL__COMPLETE_RB0_FLUSH_MASK = 0x00000001 # macro
RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB0_MASK = 0x00000002 # macro
RMI_SCOREBOARD_CNTL__COMPLETE_RB1_FLUSH_MASK = 0x00000004 # macro
RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB1_MASK = 0x00000008 # macro
RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB1_MASK = 0x00000010 # macro
RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_EN_MASK = 0x00000020 # macro
RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_VALUE_MASK = 0x00000040 # macro
RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB0_MASK = 0x00000080 # macro
RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_EN_MASK = 0x00000100 # macro
RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_TIMER_START_VALUE_MASK = 0x001FFE00 # macro
RMI_SCOREBOARD_STATUS0__CURRENT_SESSION_ID__SHIFT = 0x0 # macro
RMI_SCOREBOARD_STATUS0__CP_VMID_INV_IN_PROG__SHIFT = 0x1 # macro
RMI_SCOREBOARD_STATUS0__CP_VMID_INV_REQ_VMID__SHIFT = 0x2 # macro
RMI_SCOREBOARD_STATUS0__CP_VMID_INV_UTC_DONE__SHIFT = 0x12 # macro
RMI_SCOREBOARD_STATUS0__CP_VMID_INV_DONE__SHIFT = 0x13 # macro
RMI_SCOREBOARD_STATUS0__CP_VMID_INV_FLUSH_TYPE__SHIFT = 0x14 # macro
RMI_SCOREBOARD_STATUS0__FORCE_VMID_INV_DONE__SHIFT = 0x15 # macro
RMI_SCOREBOARD_STATUS0__CURRENT_SESSION_ID_MASK = 0x00000001 # macro
RMI_SCOREBOARD_STATUS0__CP_VMID_INV_IN_PROG_MASK = 0x00000002 # macro
RMI_SCOREBOARD_STATUS0__CP_VMID_INV_REQ_VMID_MASK = 0x0003FFFC # macro
RMI_SCOREBOARD_STATUS0__CP_VMID_INV_UTC_DONE_MASK = 0x00040000 # macro
RMI_SCOREBOARD_STATUS0__CP_VMID_INV_DONE_MASK = 0x00080000 # macro
RMI_SCOREBOARD_STATUS0__CP_VMID_INV_FLUSH_TYPE_MASK = 0x00100000 # macro
RMI_SCOREBOARD_STATUS0__FORCE_VMID_INV_DONE_MASK = 0x00200000 # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB0__SHIFT = 0x0 # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB0__SHIFT = 0xc # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB0__SHIFT = 0xd # macro
RMI_SCOREBOARD_STATUS1__MULTI_VMID_INVAL_FROM_CP_DETECTED__SHIFT = 0xe # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB1__SHIFT = 0xf # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB1__SHIFT = 0x1b # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB1__SHIFT = 0x1c # macro
RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB1__SHIFT = 0x1d # macro
RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB0__SHIFT = 0x1e # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB0_MASK = 0x00000FFF # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB0_MASK = 0x00001000 # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB0_MASK = 0x00002000 # macro
RMI_SCOREBOARD_STATUS1__MULTI_VMID_INVAL_FROM_CP_DETECTED_MASK = 0x00004000 # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB1_MASK = 0x07FF8000 # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB1_MASK = 0x08000000 # macro
RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB1_MASK = 0x10000000 # macro
RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB1_MASK = 0x20000000 # macro
RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB0_MASK = 0x40000000 # macro
RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB0__SHIFT = 0x0 # macro
RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB0__SHIFT = 0xc # macro
RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB1__SHIFT = 0xd # macro
RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB1__SHIFT = 0x19 # macro
RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB1__SHIFT = 0x1a # macro
RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB0__SHIFT = 0x1b # macro
RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB0__SHIFT = 0x1c # macro
RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB1__SHIFT = 0x1d # macro
RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB0__SHIFT = 0x1e # macro
RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB1__SHIFT = 0x1f # macro
RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB0_MASK = 0x00000FFF # macro
RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB0_MASK = 0x00001000 # macro
RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB1_MASK = 0x01FFE000 # macro
RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB1_MASK = 0x02000000 # macro
RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB1_MASK = 0x04000000 # macro
RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB0_MASK = 0x08000000 # macro
RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB0_MASK = 0x10000000 # macro
RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB1_MASK = 0x20000000 # macro
RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB0_MASK = 0x40000000 # macro
RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB1_MASK = 0x80000000 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_MODE__SHIFT = 0x0 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_WEIGHTEDRR__SHIFT = 0x2 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL__SHIFT = 0x3 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_IDLEIN__SHIFT = 0x4 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_OVERRIDE__SHIFT = 0x6 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_START_VALUE__SHIFT = 0x8 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_MODE__SHIFT = 0x10 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_WEIGHTEDRR__SHIFT = 0x12 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL__SHIFT = 0x13 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_IDLEIN__SHIFT = 0x14 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_OVERRIDE__SHIFT = 0x16 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_START_VALUE__SHIFT = 0x18 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_MODE_MASK = 0x00000003 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_WEIGHTEDRR_MASK = 0x00000004 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_MASK = 0x00000008 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_IDLEIN_MASK = 0x00000010 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_OVERRIDE_MASK = 0x000000C0 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_START_VALUE_MASK = 0x0000FF00 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_MODE_MASK = 0x00030000 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_WEIGHTEDRR_MASK = 0x00040000 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_MASK = 0x00080000 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_IDLEIN_MASK = 0x00100000 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_OVERRIDE_MASK = 0x00C00000 # macro
RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_START_VALUE_MASK = 0xFF000000 # macro
RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_RD__SHIFT = 0x0 # macro
RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_WR__SHIFT = 0x8 # macro
RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_RD__SHIFT = 0x10 # macro
RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_WR__SHIFT = 0x18 # macro
RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_RD_MASK = 0x000000FF # macro
RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_WR_MASK = 0x0000FF00 # macro
RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_RD_MASK = 0x00FF0000 # macro
RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_WR_MASK = 0xFF000000 # macro
RMI_CLOCK_CNTRL__DYN_CLK_RB0_BUSY_MASK__SHIFT = 0x0 # macro
RMI_CLOCK_CNTRL__DYN_CLK_CMN_BUSY_MASK__SHIFT = 0x5 # macro
RMI_CLOCK_CNTRL__DYN_CLK_RB0_WAKEUP_MASK__SHIFT = 0xa # macro
RMI_CLOCK_CNTRL__DYN_CLK_CMN_WAKEUP_MASK__SHIFT = 0xf # macro
RMI_CLOCK_CNTRL__DYN_CLK_RB1_BUSY_MASK__SHIFT = 0x14 # macro
RMI_CLOCK_CNTRL__DYN_CLK_RB1_WAKEUP_MASK__SHIFT = 0x19 # macro
RMI_CLOCK_CNTRL__DYN_CLK_RB0_BUSY_MASK_MASK = 0x0000001F # macro
RMI_CLOCK_CNTRL__DYN_CLK_CMN_BUSY_MASK_MASK = 0x000003E0 # macro
RMI_CLOCK_CNTRL__DYN_CLK_RB0_WAKEUP_MASK_MASK = 0x00007C00 # macro
RMI_CLOCK_CNTRL__DYN_CLK_CMN_WAKEUP_MASK_MASK = 0x000F8000 # macro
RMI_CLOCK_CNTRL__DYN_CLK_RB1_BUSY_MASK_MASK = 0x01F00000 # macro
RMI_CLOCK_CNTRL__DYN_CLK_RB1_WAKEUP_MASK_MASK = 0x3E000000 # macro
RMI_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
RMI_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
RMI_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
RMI_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
RMI_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
RMI_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
RMI_XNACK_DEBUG__XNACK_PER_VMID__SHIFT = 0x0 # macro
RMI_XNACK_DEBUG__XNACK_PER_VMID_MASK = 0x0000FFFF # macro
RMI_SPARE__RMI_ARBITER_STALL_TIMER_ENABLED_ALLOW_STREAMING__SHIFT = 0x0 # macro
RMI_SPARE__SPARE_BIT_1__SHIFT = 0x1 # macro
RMI_SPARE__SPARE_BIT_2__SHIFT = 0x2 # macro
RMI_SPARE__SPARE_BIT_3__SHIFT = 0x3 # macro
RMI_SPARE__SPARE_BIT_4__SHIFT = 0x4 # macro
RMI_SPARE__SPARE_BIT_5__SHIFT = 0x5 # macro
RMI_SPARE__SPARE_BIT_6__SHIFT = 0x6 # macro
RMI_SPARE__SPARE_BIT_7__SHIFT = 0x7 # macro
RMI_SPARE__SPARE_BIT_8_0__SHIFT = 0x8 # macro
RMI_SPARE__SPARE_BIT_16_0__SHIFT = 0x10 # macro
RMI_SPARE__RMI_ARBITER_STALL_TIMER_ENABLED_ALLOW_STREAMING_MASK = 0x00000001 # macro
RMI_SPARE__SPARE_BIT_1_MASK = 0x00000002 # macro
RMI_SPARE__SPARE_BIT_2_MASK = 0x00000004 # macro
RMI_SPARE__SPARE_BIT_3_MASK = 0x00000008 # macro
RMI_SPARE__SPARE_BIT_4_MASK = 0x00000010 # macro
RMI_SPARE__SPARE_BIT_5_MASK = 0x00000020 # macro
RMI_SPARE__SPARE_BIT_6_MASK = 0x00000040 # macro
RMI_SPARE__SPARE_BIT_7_MASK = 0x00000080 # macro
RMI_SPARE__SPARE_BIT_8_0_MASK = 0x0000FF00 # macro
RMI_SPARE__SPARE_BIT_16_0_MASK = 0xFFFF0000 # macro
RMI_SPARE_1__SPARE_BIT_8__SHIFT = 0x0 # macro
RMI_SPARE_1__SPARE_BIT_9__SHIFT = 0x1 # macro
RMI_SPARE_1__SPARE_BIT_10__SHIFT = 0x2 # macro
RMI_SPARE_1__SPARE_BIT_11__SHIFT = 0x3 # macro
RMI_SPARE_1__SPARE_BIT_12__SHIFT = 0x4 # macro
RMI_SPARE_1__SPARE_BIT_13__SHIFT = 0x5 # macro
RMI_SPARE_1__SPARE_BIT_14__SHIFT = 0x6 # macro
RMI_SPARE_1__SPARE_BIT_15__SHIFT = 0x7 # macro
RMI_SPARE_1__SPARE_BIT_8_1__SHIFT = 0x8 # macro
RMI_SPARE_1__SPARE_BIT_16_1__SHIFT = 0x10 # macro
RMI_SPARE_1__SPARE_BIT_8_MASK = 0x00000001 # macro
RMI_SPARE_1__SPARE_BIT_9_MASK = 0x00000002 # macro
RMI_SPARE_1__SPARE_BIT_10_MASK = 0x00000004 # macro
RMI_SPARE_1__SPARE_BIT_11_MASK = 0x00000008 # macro
RMI_SPARE_1__SPARE_BIT_12_MASK = 0x00000010 # macro
RMI_SPARE_1__SPARE_BIT_13_MASK = 0x00000020 # macro
RMI_SPARE_1__SPARE_BIT_14_MASK = 0x00000040 # macro
RMI_SPARE_1__SPARE_BIT_15_MASK = 0x00000080 # macro
RMI_SPARE_1__SPARE_BIT_8_1_MASK = 0x0000FF00 # macro
RMI_SPARE_1__SPARE_BIT_16_1_MASK = 0xFFFF0000 # macro
RMI_SPARE_2__SPARE_BIT_16__SHIFT = 0x0 # macro
RMI_SPARE_2__SPARE_BIT_17__SHIFT = 0x1 # macro
RMI_SPARE_2__SPARE_BIT_18__SHIFT = 0x2 # macro
RMI_SPARE_2__SPARE_BIT_19__SHIFT = 0x3 # macro
RMI_SPARE_2__SPARE_BIT_20__SHIFT = 0x4 # macro
RMI_SPARE_2__SPARE_BIT_21__SHIFT = 0x5 # macro
RMI_SPARE_2__SPARE_BIT_22__SHIFT = 0x6 # macro
RMI_SPARE_2__SPARE_BIT_23__SHIFT = 0x7 # macro
RMI_SPARE_2__SPARE_BIT_4_0__SHIFT = 0x8 # macro
RMI_SPARE_2__SPARE_BIT_4_1__SHIFT = 0xc # macro
RMI_SPARE_2__SPARE_BIT_8_2__SHIFT = 0x10 # macro
RMI_SPARE_2__SPARE_BIT_8_3__SHIFT = 0x18 # macro
RMI_SPARE_2__SPARE_BIT_16_MASK = 0x00000001 # macro
RMI_SPARE_2__SPARE_BIT_17_MASK = 0x00000002 # macro
RMI_SPARE_2__SPARE_BIT_18_MASK = 0x00000004 # macro
RMI_SPARE_2__SPARE_BIT_19_MASK = 0x00000008 # macro
RMI_SPARE_2__SPARE_BIT_20_MASK = 0x00000010 # macro
RMI_SPARE_2__SPARE_BIT_21_MASK = 0x00000020 # macro
RMI_SPARE_2__SPARE_BIT_22_MASK = 0x00000040 # macro
RMI_SPARE_2__SPARE_BIT_23_MASK = 0x00000080 # macro
RMI_SPARE_2__SPARE_BIT_4_0_MASK = 0x00000F00 # macro
RMI_SPARE_2__SPARE_BIT_4_1_MASK = 0x0000F000 # macro
RMI_SPARE_2__SPARE_BIT_8_2_MASK = 0x00FF0000 # macro
RMI_SPARE_2__SPARE_BIT_8_3_MASK = 0xFF000000 # macro
ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS__SHIFT = 0x0 # macro
ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS__SHIFT = 0x3 # macro
ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD__SHIFT = 0x6 # macro
ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD__SHIFT = 0x7 # macro
ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_READ_REQUESTS__SHIFT = 0x8 # macro
ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_WRITE_REQUESTS__SHIFT = 0xb # macro
ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD__SHIFT = 0xe # macro
ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD__SHIFT = 0xf # macro
ATC_L2_CNTL__CACHE_INVALIDATE_MODE__SHIFT = 0x10 # macro
ATC_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY__SHIFT = 0x13 # macro
ATC_L2_CNTL__FRAG_APT_INTXN_MODE__SHIFT = 0x14 # macro
ATC_L2_CNTL__CLI_GPA_REQ_FRAG_SIZE__SHIFT = 0x16 # macro
ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS_MASK = 0x00000003 # macro
ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS_MASK = 0x00000018 # macro
ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD_MASK = 0x00000040 # macro
ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD_MASK = 0x00000080 # macro
ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_READ_REQUESTS_MASK = 0x00000300 # macro
ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_WRITE_REQUESTS_MASK = 0x00001800 # macro
ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD_MASK = 0x00004000 # macro
ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD_MASK = 0x00008000 # macro
ATC_L2_CNTL__CACHE_INVALIDATE_MODE_MASK = 0x00070000 # macro
ATC_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY_MASK = 0x00080000 # macro
ATC_L2_CNTL__FRAG_APT_INTXN_MODE_MASK = 0x00300000 # macro
ATC_L2_CNTL__CLI_GPA_REQ_FRAG_SIZE_MASK = 0x0FC00000 # macro
ATC_L2_CNTL2__BANK_SELECT__SHIFT = 0x0 # macro
ATC_L2_CNTL2__NUM_BANKS_LOG2__SHIFT = 0x6 # macro
ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT = 0x9 # macro
ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE__SHIFT = 0xb # macro
ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS__SHIFT = 0xc # macro
ATC_L2_CNTL2__L2_CACHE_VMID_MODE__SHIFT = 0xf # macro
ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE__SHIFT = 0x12 # macro
ATC_L2_CNTL2__BANK_SELECT_MASK = 0x0000003F # macro
ATC_L2_CNTL2__NUM_BANKS_LOG2_MASK = 0x000001C0 # macro
ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE_MASK = 0x00000600 # macro
ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE_MASK = 0x00000800 # macro
ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS_MASK = 0x00007000 # macro
ATC_L2_CNTL2__L2_CACHE_VMID_MODE_MASK = 0x00038000 # macro
ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK = 0x00FC0000 # macro
ATC_L2_CACHE_DATA0__DATA_REGISTER_VALID__SHIFT = 0x0 # macro
ATC_L2_CACHE_DATA0__CACHE_ENTRY_VALID__SHIFT = 0x1 # macro
ATC_L2_CACHE_DATA0__CACHED_ATTRIBUTES__SHIFT = 0x2 # macro
ATC_L2_CACHE_DATA0__VIRTUAL_PAGE_ADDRESS_HIGH__SHIFT = 0x17 # macro
ATC_L2_CACHE_DATA0__DATA_REGISTER_VALID_MASK = 0x00000001 # macro
ATC_L2_CACHE_DATA0__CACHE_ENTRY_VALID_MASK = 0x00000002 # macro
ATC_L2_CACHE_DATA0__CACHED_ATTRIBUTES_MASK = 0x007FFFFC # macro
ATC_L2_CACHE_DATA0__VIRTUAL_PAGE_ADDRESS_HIGH_MASK = 0x07800000 # macro
ATC_L2_CACHE_DATA1__VIRTUAL_PAGE_ADDRESS_LOW__SHIFT = 0x0 # macro
ATC_L2_CACHE_DATA1__VIRTUAL_PAGE_ADDRESS_LOW_MASK = 0xFFFFFFFF # macro
ATC_L2_CACHE_DATA2__PHYSICAL_PAGE_ADDRESS__SHIFT = 0x0 # macro
ATC_L2_CACHE_DATA2__PHYSICAL_PAGE_ADDRESS_MASK = 0xFFFFFFFF # macro
ATC_L2_CACHE_DATA3__PHYSICAL_PAGE_ADDRESS__SHIFT = 0x0 # macro
ATC_L2_CACHE_DATA3__PHYSICAL_PAGE_ADDRESS_MASK = 0xFFFFFFFF # macro
ATC_L2_CNTL3__L2_SMALLK_FRAGMENT_SIZE__SHIFT = 0x0 # macro
ATC_L2_CNTL3__L2_MIDK_FRAGMENT_SIZE__SHIFT = 0x6 # macro
ATC_L2_CNTL3__L2_BIGK_FRAGMENT_SIZE__SHIFT = 0xc # macro
ATC_L2_CNTL3__DELAY_SEND_INVALIDATION_REQUEST__SHIFT = 0x12 # macro
ATC_L2_CNTL3__ATS_REQUEST_CREDIT_MINUS1__SHIFT = 0x15 # macro
ATC_L2_CNTL3__COMPCLKREQ_OFF_HYSTERESIS__SHIFT = 0x1b # macro
ATC_L2_CNTL3__REPEATER_FGCG_OFF__SHIFT = 0x1e # macro
ATC_L2_CNTL3__L2_SMALLK_FRAGMENT_SIZE_MASK = 0x0000003F # macro
ATC_L2_CNTL3__L2_MIDK_FRAGMENT_SIZE_MASK = 0x00000FC0 # macro
ATC_L2_CNTL3__L2_BIGK_FRAGMENT_SIZE_MASK = 0x0003F000 # macro
ATC_L2_CNTL3__DELAY_SEND_INVALIDATION_REQUEST_MASK = 0x001C0000 # macro
ATC_L2_CNTL3__ATS_REQUEST_CREDIT_MINUS1_MASK = 0x07E00000 # macro
ATC_L2_CNTL3__COMPCLKREQ_OFF_HYSTERESIS_MASK = 0x38000000 # macro
ATC_L2_CNTL3__REPEATER_FGCG_OFF_MASK = 0x40000000 # macro
ATC_L2_STATUS__BUSY__SHIFT = 0x0 # macro
ATC_L2_STATUS__NO_OUTSTANDING_AT_REQUESTS__SHIFT = 0x1 # macro
ATC_L2_STATUS__BUSY_MASK = 0x00000001 # macro
ATC_L2_STATUS__NO_OUTSTANDING_AT_REQUESTS_MASK = 0x00000002 # macro
ATC_L2_STATUS2__UCE_MEM_ADDR__SHIFT = 0x0 # macro
ATC_L2_STATUS2__UCE_MEM_INST__SHIFT = 0xc # macro
ATC_L2_STATUS2__UCE_SRT_CACHE__SHIFT = 0x14 # macro
ATC_L2_STATUS2__UCE__SHIFT = 0x15 # macro
ATC_L2_STATUS2__UCE_MEM_ADDR_MASK = 0x00000FFF # macro
ATC_L2_STATUS2__UCE_MEM_INST_MASK = 0x000FF000 # macro
ATC_L2_STATUS2__UCE_SRT_CACHE_MASK = 0x00100000 # macro
ATC_L2_STATUS2__UCE_MASK = 0x00200000 # macro
ATC_L2_MISC_CG__OFFDLY__SHIFT = 0x6 # macro
ATC_L2_MISC_CG__ENABLE__SHIFT = 0x12 # macro
ATC_L2_MISC_CG__MEM_LS_ENABLE__SHIFT = 0x13 # macro
ATC_L2_MISC_CG__OFFDLY_MASK = 0x00000FC0 # macro
ATC_L2_MISC_CG__ENABLE_MASK = 0x00040000 # macro
ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK = 0x00080000 # macro
ATC_L2_MEM_POWER_LS__LS_SETUP__SHIFT = 0x0 # macro
ATC_L2_MEM_POWER_LS__LS_HOLD__SHIFT = 0x6 # macro
ATC_L2_MEM_POWER_LS__LS_SETUP_MASK = 0x0000003F # macro
ATC_L2_MEM_POWER_LS__LS_HOLD_MASK = 0x00000FC0 # macro
ATC_L2_CGTT_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
ATC_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
ATC_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE__SHIFT = 0xf # macro
ATC_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE__SHIFT = 0x10 # macro
ATC_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE__SHIFT = 0x18 # macro
ATC_L2_CGTT_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
ATC_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
ATC_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK = 0x00008000 # macro
ATC_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK = 0x00FF0000 # macro
ATC_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK = 0xFF000000 # macro
ATC_L2_CACHE_4K_DSM_INDEX__INDEX__SHIFT = 0x0 # macro
ATC_L2_CACHE_4K_DSM_INDEX__INDEX_MASK = 0x000000FF # macro
ATC_L2_CACHE_32K_DSM_INDEX__INDEX__SHIFT = 0x0 # macro
ATC_L2_CACHE_32K_DSM_INDEX__INDEX_MASK = 0x000000FF # macro
ATC_L2_CACHE_2M_DSM_INDEX__INDEX__SHIFT = 0x0 # macro
ATC_L2_CACHE_2M_DSM_INDEX__INDEX_MASK = 0x000000FF # macro
ATC_L2_CACHE_4K_DSM_CNTL__INJECT_DELAY__SHIFT = 0x0 # macro
ATC_L2_CACHE_4K_DSM_CNTL__DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
ATC_L2_CACHE_4K_DSM_CNTL__ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
ATC_L2_CACHE_4K_DSM_CNTL__ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
ATC_L2_CACHE_4K_DSM_CNTL__SELECT_INJECT_DELAY__SHIFT = 0xb # macro
ATC_L2_CACHE_4K_DSM_CNTL__WRITE_COUNTERS__SHIFT = 0xc # macro
ATC_L2_CACHE_4K_DSM_CNTL__SEC_COUNT__SHIFT = 0xd # macro
ATC_L2_CACHE_4K_DSM_CNTL__DED_COUNT__SHIFT = 0xf # macro
ATC_L2_CACHE_4K_DSM_CNTL__TEST_FUE__SHIFT = 0x11 # macro
ATC_L2_CACHE_4K_DSM_CNTL__INJECT_DELAY_MASK = 0x0000003F # macro
ATC_L2_CACHE_4K_DSM_CNTL__DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
ATC_L2_CACHE_4K_DSM_CNTL__ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
ATC_L2_CACHE_4K_DSM_CNTL__ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
ATC_L2_CACHE_4K_DSM_CNTL__SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
ATC_L2_CACHE_4K_DSM_CNTL__WRITE_COUNTERS_MASK = 0x00001000 # macro
ATC_L2_CACHE_4K_DSM_CNTL__SEC_COUNT_MASK = 0x00006000 # macro
ATC_L2_CACHE_4K_DSM_CNTL__DED_COUNT_MASK = 0x00018000 # macro
ATC_L2_CACHE_4K_DSM_CNTL__TEST_FUE_MASK = 0x00020000 # macro
ATC_L2_CACHE_32K_DSM_CNTL__INJECT_DELAY__SHIFT = 0x0 # macro
ATC_L2_CACHE_32K_DSM_CNTL__DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
ATC_L2_CACHE_32K_DSM_CNTL__ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
ATC_L2_CACHE_32K_DSM_CNTL__ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
ATC_L2_CACHE_32K_DSM_CNTL__SELECT_INJECT_DELAY__SHIFT = 0xb # macro
ATC_L2_CACHE_32K_DSM_CNTL__WRITE_COUNTERS__SHIFT = 0xc # macro
ATC_L2_CACHE_32K_DSM_CNTL__SEC_COUNT__SHIFT = 0xd # macro
ATC_L2_CACHE_32K_DSM_CNTL__DED_COUNT__SHIFT = 0xf # macro
ATC_L2_CACHE_32K_DSM_CNTL__TEST_FUE__SHIFT = 0x11 # macro
ATC_L2_CACHE_32K_DSM_CNTL__INJECT_DELAY_MASK = 0x0000003F # macro
ATC_L2_CACHE_32K_DSM_CNTL__DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
ATC_L2_CACHE_32K_DSM_CNTL__ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
ATC_L2_CACHE_32K_DSM_CNTL__ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
ATC_L2_CACHE_32K_DSM_CNTL__SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
ATC_L2_CACHE_32K_DSM_CNTL__WRITE_COUNTERS_MASK = 0x00001000 # macro
ATC_L2_CACHE_32K_DSM_CNTL__SEC_COUNT_MASK = 0x00006000 # macro
ATC_L2_CACHE_32K_DSM_CNTL__DED_COUNT_MASK = 0x00018000 # macro
ATC_L2_CACHE_32K_DSM_CNTL__TEST_FUE_MASK = 0x00020000 # macro
ATC_L2_CACHE_2M_DSM_CNTL__INJECT_DELAY__SHIFT = 0x0 # macro
ATC_L2_CACHE_2M_DSM_CNTL__DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
ATC_L2_CACHE_2M_DSM_CNTL__ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
ATC_L2_CACHE_2M_DSM_CNTL__ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
ATC_L2_CACHE_2M_DSM_CNTL__SELECT_INJECT_DELAY__SHIFT = 0xb # macro
ATC_L2_CACHE_2M_DSM_CNTL__WRITE_COUNTERS__SHIFT = 0xc # macro
ATC_L2_CACHE_2M_DSM_CNTL__SEC_COUNT__SHIFT = 0xd # macro
ATC_L2_CACHE_2M_DSM_CNTL__DED_COUNT__SHIFT = 0xf # macro
ATC_L2_CACHE_2M_DSM_CNTL__TEST_FUE__SHIFT = 0x11 # macro
ATC_L2_CACHE_2M_DSM_CNTL__INJECT_DELAY_MASK = 0x0000003F # macro
ATC_L2_CACHE_2M_DSM_CNTL__DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
ATC_L2_CACHE_2M_DSM_CNTL__ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
ATC_L2_CACHE_2M_DSM_CNTL__ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
ATC_L2_CACHE_2M_DSM_CNTL__SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
ATC_L2_CACHE_2M_DSM_CNTL__WRITE_COUNTERS_MASK = 0x00001000 # macro
ATC_L2_CACHE_2M_DSM_CNTL__SEC_COUNT_MASK = 0x00006000 # macro
ATC_L2_CACHE_2M_DSM_CNTL__DED_COUNT_MASK = 0x00018000 # macro
ATC_L2_CACHE_2M_DSM_CNTL__TEST_FUE_MASK = 0x00020000 # macro
ATC_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT__SHIFT = 0x0 # macro
ATC_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT__SHIFT = 0xa # macro
ATC_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK = 0x000003FF # macro
ATC_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK = 0x000FFC00 # macro
ATC_L2_MM_GROUP_RT_CLASSES__GROUP_RT_CLASS__SHIFT = 0x0 # macro
ATC_L2_MM_GROUP_RT_CLASSES__GROUP_RT_CLASS_MASK = 0xFFFFFFFF # macro
ATC_L2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
ATC_L2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
ATC_L2_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
ATC_L2_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
ATC_L2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
ATC_L2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
ATC_L2_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
ATC_L2_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
ATC_L2_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
ATC_L2_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
ATC_L2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
ATC_L2_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
ATC_L2_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
ATC_L2_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
ATC_L2_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
ATC_L2_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
ATC_L2_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
ATC_L2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
ATC_L2_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
ATC_L2_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
ATC_L2_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
ATC_L2_UE_ERR_STATUS_HI__RESERVED_MASK = 0x60000000 # macro
ATC_L2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
ATC_L2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
ATC_L2_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
ATC_L2_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
ATC_L2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
ATC_L2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
ATC_L2_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
ATC_L2_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
ATC_L2_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
ATC_L2_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
ATC_L2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
ATC_L2_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
ATC_L2_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
ATC_L2_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
ATC_L2_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
ATC_L2_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
ATC_L2_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
ATC_L2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
ATC_L2_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
ATC_L2_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
ATC_L2_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
ATC_L2_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
VM_L2_CNTL__ENABLE_L2_CACHE__SHIFT = 0x0 # macro
VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING__SHIFT = 0x1 # macro
VM_L2_CNTL__L2_CACHE_PTE_ENDIAN_SWAP_MODE__SHIFT = 0x2 # macro
VM_L2_CNTL__L2_CACHE_PDE_ENDIAN_SWAP_MODE__SHIFT = 0x4 # macro
VM_L2_CNTL__L2_PDE0_CACHE_TAG_GENERATION_MODE__SHIFT = 0x8 # macro
VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE__SHIFT = 0x9 # macro
VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE__SHIFT = 0xa # macro
VM_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY__SHIFT = 0xb # macro
VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT = 0xc # macro
VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE__SHIFT = 0xf # macro
VM_L2_CNTL__PDE_FAULT_CLASSIFICATION__SHIFT = 0x12 # macro
VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE__SHIFT = 0x13 # macro
VM_L2_CNTL__IDENTITY_MODE_FRAGMENT_SIZE__SHIFT = 0x15 # macro
VM_L2_CNTL__L2_PTE_CACHE_ADDR_MODE__SHIFT = 0x1a # macro
VM_L2_CNTL__ENABLE_L2_CACHE_MASK = 0x00000001 # macro
VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING_MASK = 0x00000002 # macro
VM_L2_CNTL__L2_CACHE_PTE_ENDIAN_SWAP_MODE_MASK = 0x0000000C # macro
VM_L2_CNTL__L2_CACHE_PDE_ENDIAN_SWAP_MODE_MASK = 0x00000030 # macro
VM_L2_CNTL__L2_PDE0_CACHE_TAG_GENERATION_MODE_MASK = 0x00000100 # macro
VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK = 0x00000200 # macro
VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK = 0x00000400 # macro
VM_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY_MASK = 0x00000800 # macro
VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK = 0x00007000 # macro
VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE_MASK = 0x00038000 # macro
VM_L2_CNTL__PDE_FAULT_CLASSIFICATION_MASK = 0x00040000 # macro
VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE_MASK = 0x00180000 # macro
VM_L2_CNTL__IDENTITY_MODE_FRAGMENT_SIZE_MASK = 0x03E00000 # macro
VM_L2_CNTL__L2_PTE_CACHE_ADDR_MODE_MASK = 0x0C000000 # macro
VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS__SHIFT = 0x0 # macro
VM_L2_CNTL2__INVALIDATE_L2_CACHE__SHIFT = 0x1 # macro
VM_L2_CNTL2__DISABLE_INVALIDATE_PER_DOMAIN__SHIFT = 0x15 # macro
VM_L2_CNTL2__DISABLE_BIGK_CACHE_OPTIMIZATION__SHIFT = 0x16 # macro
VM_L2_CNTL2__L2_PTE_CACHE_VMID_MODE__SHIFT = 0x17 # macro
VM_L2_CNTL2__INVALIDATE_CACHE_MODE__SHIFT = 0x1a # macro
VM_L2_CNTL2__PDE_CACHE_EFFECTIVE_SIZE__SHIFT = 0x1c # macro
VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS_MASK = 0x00000001 # macro
VM_L2_CNTL2__INVALIDATE_L2_CACHE_MASK = 0x00000002 # macro
VM_L2_CNTL2__DISABLE_INVALIDATE_PER_DOMAIN_MASK = 0x00200000 # macro
VM_L2_CNTL2__DISABLE_BIGK_CACHE_OPTIMIZATION_MASK = 0x00400000 # macro
VM_L2_CNTL2__L2_PTE_CACHE_VMID_MODE_MASK = 0x03800000 # macro
VM_L2_CNTL2__INVALIDATE_CACHE_MODE_MASK = 0x0C000000 # macro
VM_L2_CNTL2__PDE_CACHE_EFFECTIVE_SIZE_MASK = 0x70000000 # macro
VM_L2_CNTL3__BANK_SELECT__SHIFT = 0x0 # macro
VM_L2_CNTL3__L2_CACHE_UPDATE_MODE__SHIFT = 0x6 # macro
VM_L2_CNTL3__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE__SHIFT = 0x8 # macro
VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE__SHIFT = 0xf # macro
VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY__SHIFT = 0x14 # macro
VM_L2_CNTL3__L2_CACHE_4K_EFFECTIVE_SIZE__SHIFT = 0x15 # macro
VM_L2_CNTL3__L2_CACHE_BIGK_EFFECTIVE_SIZE__SHIFT = 0x18 # macro
VM_L2_CNTL3__L2_CACHE_4K_FORCE_MISS__SHIFT = 0x1c # macro
VM_L2_CNTL3__L2_CACHE_BIGK_FORCE_MISS__SHIFT = 0x1d # macro
VM_L2_CNTL3__PDE_CACHE_FORCE_MISS__SHIFT = 0x1e # macro
VM_L2_CNTL3__L2_CACHE_4K_ASSOCIATIVITY__SHIFT = 0x1f # macro
VM_L2_CNTL3__BANK_SELECT_MASK = 0x0000003F # macro
VM_L2_CNTL3__L2_CACHE_UPDATE_MODE_MASK = 0x000000C0 # macro
VM_L2_CNTL3__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK = 0x00001F00 # macro
VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE_MASK = 0x000F8000 # macro
VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK = 0x00100000 # macro
VM_L2_CNTL3__L2_CACHE_4K_EFFECTIVE_SIZE_MASK = 0x00E00000 # macro
VM_L2_CNTL3__L2_CACHE_BIGK_EFFECTIVE_SIZE_MASK = 0x0F000000 # macro
VM_L2_CNTL3__L2_CACHE_4K_FORCE_MISS_MASK = 0x10000000 # macro
VM_L2_CNTL3__L2_CACHE_BIGK_FORCE_MISS_MASK = 0x20000000 # macro
VM_L2_CNTL3__PDE_CACHE_FORCE_MISS_MASK = 0x40000000 # macro
VM_L2_CNTL3__L2_CACHE_4K_ASSOCIATIVITY_MASK = 0x80000000 # macro
VM_L2_STATUS__L2_BUSY__SHIFT = 0x0 # macro
VM_L2_STATUS__CONTEXT_DOMAIN_BUSY__SHIFT = 0x1 # macro
VM_L2_STATUS__FOUND_4K_PTE_CACHE_PARITY_ERRORS__SHIFT = 0x11 # macro
VM_L2_STATUS__FOUND_BIGK_PTE_CACHE_PARITY_ERRORS__SHIFT = 0x12 # macro
VM_L2_STATUS__FOUND_PDE0_CACHE_PARITY_ERRORS__SHIFT = 0x13 # macro
VM_L2_STATUS__FOUND_PDE1_CACHE_PARITY_ERRORS__SHIFT = 0x14 # macro
VM_L2_STATUS__FOUND_PDE2_CACHE_PARITY_ERRORS__SHIFT = 0x15 # macro
VM_L2_STATUS__L2_BUSY_MASK = 0x00000001 # macro
VM_L2_STATUS__CONTEXT_DOMAIN_BUSY_MASK = 0x0001FFFE # macro
VM_L2_STATUS__FOUND_4K_PTE_CACHE_PARITY_ERRORS_MASK = 0x00020000 # macro
VM_L2_STATUS__FOUND_BIGK_PTE_CACHE_PARITY_ERRORS_MASK = 0x00040000 # macro
VM_L2_STATUS__FOUND_PDE0_CACHE_PARITY_ERRORS_MASK = 0x00080000 # macro
VM_L2_STATUS__FOUND_PDE1_CACHE_PARITY_ERRORS_MASK = 0x00100000 # macro
VM_L2_STATUS__FOUND_PDE2_CACHE_PARITY_ERRORS_MASK = 0x00200000 # macro
VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_FAULT_ENABLE__SHIFT = 0x0 # macro
VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_ADDRESS_LOGICAL__SHIFT = 0x1 # macro
VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_COMPARE_MSBS__SHIFT = 0x2 # macro
VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_FAULT_ENABLE_MASK = 0x00000001 # macro
VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_ADDRESS_LOGICAL_MASK = 0x00000002 # macro
VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_COMPARE_MSBS_MASK = 0x000000FC # macro
VM_DUMMY_PAGE_FAULT_ADDR_LO32__DUMMY_PAGE_ADDR_LO32__SHIFT = 0x0 # macro
VM_DUMMY_PAGE_FAULT_ADDR_LO32__DUMMY_PAGE_ADDR_LO32_MASK = 0xFFFFFFFF # macro
VM_DUMMY_PAGE_FAULT_ADDR_HI32__DUMMY_PAGE_ADDR_HI4__SHIFT = 0x0 # macro
VM_DUMMY_PAGE_FAULT_ADDR_HI32__DUMMY_PAGE_ADDR_HI4_MASK = 0x0000000F # macro
VM_L2_PROTECTION_FAULT_CNTL__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x0 # macro
VM_L2_PROTECTION_FAULT_CNTL__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES__SHIFT = 0x1 # macro
VM_L2_PROTECTION_FAULT_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x2 # macro
VM_L2_PROTECTION_FAULT_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x3 # macro
VM_L2_PROTECTION_FAULT_CNTL__PDE1_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x4 # macro
VM_L2_PROTECTION_FAULT_CNTL__PDE2_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x5 # macro
VM_L2_PROTECTION_FAULT_CNTL__TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x6 # macro
VM_L2_PROTECTION_FAULT_CNTL__NACK_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x7 # macro
VM_L2_PROTECTION_FAULT_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x8 # macro
VM_L2_PROTECTION_FAULT_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x9 # macro
VM_L2_PROTECTION_FAULT_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_L2_PROTECTION_FAULT_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xb # macro
VM_L2_PROTECTION_FAULT_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_L2_PROTECTION_FAULT_CNTL__CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT = 0xd # macro
VM_L2_PROTECTION_FAULT_CNTL__OTHER_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT = 0x1d # macro
VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_NO_RETRY_FAULT__SHIFT = 0x1e # macro
VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_RETRY_FAULT__SHIFT = 0x1f # macro
VM_L2_PROTECTION_FAULT_CNTL__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00000001 # macro
VM_L2_PROTECTION_FAULT_CNTL__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES_MASK = 0x00000002 # macro
VM_L2_PROTECTION_FAULT_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000004 # macro
VM_L2_PROTECTION_FAULT_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000008 # macro
VM_L2_PROTECTION_FAULT_CNTL__PDE1_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000010 # macro
VM_L2_PROTECTION_FAULT_CNTL__PDE2_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000020 # macro
VM_L2_PROTECTION_FAULT_CNTL__TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000040 # macro
VM_L2_PROTECTION_FAULT_CNTL__NACK_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000080 # macro
VM_L2_PROTECTION_FAULT_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000100 # macro
VM_L2_PROTECTION_FAULT_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000200 # macro
VM_L2_PROTECTION_FAULT_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_L2_PROTECTION_FAULT_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000800 # macro
VM_L2_PROTECTION_FAULT_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_L2_PROTECTION_FAULT_CNTL__CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK = 0x1FFFE000 # macro
VM_L2_PROTECTION_FAULT_CNTL__OTHER_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK = 0x20000000 # macro
VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_NO_RETRY_FAULT_MASK = 0x40000000 # macro
VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_RETRY_FAULT_MASK = 0x80000000 # macro
VM_L2_PROTECTION_FAULT_CNTL2__CLIENT_ID_PRT_FAULT_INTERRUPT__SHIFT = 0x0 # macro
VM_L2_PROTECTION_FAULT_CNTL2__OTHER_CLIENT_ID_PRT_FAULT_INTERRUPT__SHIFT = 0x10 # macro
VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE__SHIFT = 0x11 # macro
VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY__SHIFT = 0x12 # macro
VM_L2_PROTECTION_FAULT_CNTL2__ENABLE_RETRY_FAULT_INTERRUPT__SHIFT = 0x13 # macro
VM_L2_PROTECTION_FAULT_CNTL2__CLIENT_ID_PRT_FAULT_INTERRUPT_MASK = 0x0000FFFF # macro
VM_L2_PROTECTION_FAULT_CNTL2__OTHER_CLIENT_ID_PRT_FAULT_INTERRUPT_MASK = 0x00010000 # macro
VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_MASK = 0x00020000 # macro
VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY_MASK = 0x00040000 # macro
VM_L2_PROTECTION_FAULT_CNTL2__ENABLE_RETRY_FAULT_INTERRUPT_MASK = 0x00080000 # macro
VM_L2_PROTECTION_FAULT_MM_CNTL3__VML1_READ_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT = 0x0 # macro
VM_L2_PROTECTION_FAULT_MM_CNTL3__VML1_READ_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK = 0xFFFFFFFF # macro
VM_L2_PROTECTION_FAULT_MM_CNTL4__VML1_WRITE_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT = 0x0 # macro
VM_L2_PROTECTION_FAULT_MM_CNTL4__VML1_WRITE_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK = 0xFFFFFFFF # macro
VM_L2_PROTECTION_FAULT_STATUS__MORE_FAULTS__SHIFT = 0x0 # macro
VM_L2_PROTECTION_FAULT_STATUS__WALKER_ERROR__SHIFT = 0x1 # macro
VM_L2_PROTECTION_FAULT_STATUS__PERMISSION_FAULTS__SHIFT = 0x4 # macro
VM_L2_PROTECTION_FAULT_STATUS__MAPPING_ERROR__SHIFT = 0x8 # macro
VM_L2_PROTECTION_FAULT_STATUS__CID__SHIFT = 0x9 # macro
VM_L2_PROTECTION_FAULT_STATUS__RW__SHIFT = 0x12 # macro
VM_L2_PROTECTION_FAULT_STATUS__ATOMIC__SHIFT = 0x13 # macro
VM_L2_PROTECTION_FAULT_STATUS__VMID__SHIFT = 0x14 # macro
VM_L2_PROTECTION_FAULT_STATUS__VF__SHIFT = 0x18 # macro
VM_L2_PROTECTION_FAULT_STATUS__VFID__SHIFT = 0x19 # macro
VM_L2_PROTECTION_FAULT_STATUS__UCE__SHIFT = 0x1d # macro
VM_L2_PROTECTION_FAULT_STATUS__FED__SHIFT = 0x1e # macro
VM_L2_PROTECTION_FAULT_STATUS__MORE_FAULTS_MASK = 0x00000001 # macro
VM_L2_PROTECTION_FAULT_STATUS__WALKER_ERROR_MASK = 0x0000000E # macro
VM_L2_PROTECTION_FAULT_STATUS__PERMISSION_FAULTS_MASK = 0x000000F0 # macro
VM_L2_PROTECTION_FAULT_STATUS__MAPPING_ERROR_MASK = 0x00000100 # macro
VM_L2_PROTECTION_FAULT_STATUS__CID_MASK = 0x0003FE00 # macro
VM_L2_PROTECTION_FAULT_STATUS__RW_MASK = 0x00040000 # macro
VM_L2_PROTECTION_FAULT_STATUS__ATOMIC_MASK = 0x00080000 # macro
VM_L2_PROTECTION_FAULT_STATUS__VMID_MASK = 0x00F00000 # macro
VM_L2_PROTECTION_FAULT_STATUS__VF_MASK = 0x01000000 # macro
VM_L2_PROTECTION_FAULT_STATUS__VFID_MASK = 0x1E000000 # macro
VM_L2_PROTECTION_FAULT_STATUS__UCE_MASK = 0x20000000 # macro
VM_L2_PROTECTION_FAULT_STATUS__FED_MASK = 0x40000000 # macro
VM_L2_PROTECTION_FAULT_ADDR_LO32__LOGICAL_PAGE_ADDR_LO32__SHIFT = 0x0 # macro
VM_L2_PROTECTION_FAULT_ADDR_LO32__LOGICAL_PAGE_ADDR_LO32_MASK = 0xFFFFFFFF # macro
VM_L2_PROTECTION_FAULT_ADDR_HI32__LOGICAL_PAGE_ADDR_HI4__SHIFT = 0x0 # macro
VM_L2_PROTECTION_FAULT_ADDR_HI32__LOGICAL_PAGE_ADDR_HI4_MASK = 0x0000000F # macro
VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32__PHYSICAL_PAGE_ADDR_LO32__SHIFT = 0x0 # macro
VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32__PHYSICAL_PAGE_ADDR_LO32_MASK = 0xFFFFFFFF # macro
VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32__PHYSICAL_PAGE_ADDR_HI4__SHIFT = 0x0 # macro
VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32__PHYSICAL_PAGE_ADDR_HI4_MASK = 0x0000000F # macro
VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32__PHYSICAL_PAGE_OFFSET_LO32__SHIFT = 0x0 # macro
VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32__PHYSICAL_PAGE_OFFSET_LO32_MASK = 0xFFFFFFFF # macro
VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32__PHYSICAL_PAGE_OFFSET_HI4__SHIFT = 0x0 # macro
VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32__PHYSICAL_PAGE_OFFSET_HI4_MASK = 0x0000000F # macro
VM_L2_CNTL4__L2_CACHE_4K_PARTITION_COUNT__SHIFT = 0x0 # macro
VM_L2_CNTL4__VMC_TAP_PDE_REQUEST_PHYSICAL__SHIFT = 0x6 # macro
VM_L2_CNTL4__VMC_TAP_PTE_REQUEST_PHYSICAL__SHIFT = 0x7 # macro
VM_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT__SHIFT = 0x8 # macro
VM_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT__SHIFT = 0x12 # macro
VM_L2_CNTL4__BPM_CGCGLS_OVERRIDE__SHIFT = 0x1c # macro
VM_L2_CNTL4__GC_CH_FGCG_OFF__SHIFT = 0x1d # macro
VM_L2_CNTL4__VFIFO_HEAD_OF_QUEUE__SHIFT = 0x1e # macro
VM_L2_CNTL4__L2_CACHE_4K_PARTITION_COUNT_MASK = 0x0000003F # macro
VM_L2_CNTL4__VMC_TAP_PDE_REQUEST_PHYSICAL_MASK = 0x00000040 # macro
VM_L2_CNTL4__VMC_TAP_PTE_REQUEST_PHYSICAL_MASK = 0x00000080 # macro
VM_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK = 0x0003FF00 # macro
VM_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK = 0x0FFC0000 # macro
VM_L2_CNTL4__BPM_CGCGLS_OVERRIDE_MASK = 0x10000000 # macro
VM_L2_CNTL4__GC_CH_FGCG_OFF_MASK = 0x20000000 # macro
VM_L2_CNTL4__VFIFO_HEAD_OF_QUEUE_MASK = 0x40000000 # macro
VM_L2_CNTL5__WALKER_FETCH_PDE_MTYPE_ENABLE__SHIFT = 0x0 # macro
VM_L2_CNTL5__WALKER_FETCH_PDE_NOALLOC_ENABLE__SHIFT = 0x1 # macro
VM_L2_CNTL5__WALKER_FETCH_PDE_MTYPE_ENABLE_MASK = 0x00000001 # macro
VM_L2_CNTL5__WALKER_FETCH_PDE_NOALLOC_ENABLE_MASK = 0x00000002 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_0_RT_CLASS__SHIFT = 0x0 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_1_RT_CLASS__SHIFT = 0x1 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_2_RT_CLASS__SHIFT = 0x2 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_3_RT_CLASS__SHIFT = 0x3 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_4_RT_CLASS__SHIFT = 0x4 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_5_RT_CLASS__SHIFT = 0x5 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_6_RT_CLASS__SHIFT = 0x6 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_7_RT_CLASS__SHIFT = 0x7 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_8_RT_CLASS__SHIFT = 0x8 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_9_RT_CLASS__SHIFT = 0x9 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_10_RT_CLASS__SHIFT = 0xa # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_11_RT_CLASS__SHIFT = 0xb # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_12_RT_CLASS__SHIFT = 0xc # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_13_RT_CLASS__SHIFT = 0xd # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_14_RT_CLASS__SHIFT = 0xe # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_15_RT_CLASS__SHIFT = 0xf # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_16_RT_CLASS__SHIFT = 0x10 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_17_RT_CLASS__SHIFT = 0x11 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_18_RT_CLASS__SHIFT = 0x12 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_19_RT_CLASS__SHIFT = 0x13 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_20_RT_CLASS__SHIFT = 0x14 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_21_RT_CLASS__SHIFT = 0x15 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_22_RT_CLASS__SHIFT = 0x16 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_23_RT_CLASS__SHIFT = 0x17 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_24_RT_CLASS__SHIFT = 0x18 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_25_RT_CLASS__SHIFT = 0x19 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_26_RT_CLASS__SHIFT = 0x1a # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_27_RT_CLASS__SHIFT = 0x1b # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_28_RT_CLASS__SHIFT = 0x1c # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_29_RT_CLASS__SHIFT = 0x1d # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_30_RT_CLASS__SHIFT = 0x1e # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_31_RT_CLASS__SHIFT = 0x1f # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_0_RT_CLASS_MASK = 0x00000001 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_1_RT_CLASS_MASK = 0x00000002 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_2_RT_CLASS_MASK = 0x00000004 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_3_RT_CLASS_MASK = 0x00000008 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_4_RT_CLASS_MASK = 0x00000010 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_5_RT_CLASS_MASK = 0x00000020 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_6_RT_CLASS_MASK = 0x00000040 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_7_RT_CLASS_MASK = 0x00000080 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_8_RT_CLASS_MASK = 0x00000100 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_9_RT_CLASS_MASK = 0x00000200 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_10_RT_CLASS_MASK = 0x00000400 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_11_RT_CLASS_MASK = 0x00000800 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_12_RT_CLASS_MASK = 0x00001000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_13_RT_CLASS_MASK = 0x00002000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_14_RT_CLASS_MASK = 0x00004000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_15_RT_CLASS_MASK = 0x00008000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_16_RT_CLASS_MASK = 0x00010000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_17_RT_CLASS_MASK = 0x00020000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_18_RT_CLASS_MASK = 0x00040000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_19_RT_CLASS_MASK = 0x00080000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_20_RT_CLASS_MASK = 0x00100000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_21_RT_CLASS_MASK = 0x00200000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_22_RT_CLASS_MASK = 0x00400000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_23_RT_CLASS_MASK = 0x00800000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_24_RT_CLASS_MASK = 0x01000000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_25_RT_CLASS_MASK = 0x02000000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_26_RT_CLASS_MASK = 0x04000000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_27_RT_CLASS_MASK = 0x08000000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_28_RT_CLASS_MASK = 0x10000000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_29_RT_CLASS_MASK = 0x20000000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_30_RT_CLASS_MASK = 0x40000000 # macro
VM_L2_MM_GROUP_RT_CLASSES__GROUP_31_RT_CLASS_MASK = 0x80000000 # macro
VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_READ_CLIENT_ID__SHIFT = 0x0 # macro
VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_WRITE_CLIENT_ID__SHIFT = 0xa # macro
VM_L2_BANK_SELECT_RESERVED_CID__ENABLE__SHIFT = 0x14 # macro
VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_INVALIDATION_MODE__SHIFT = 0x18 # macro
VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_PRIVATE_INVALIDATION__SHIFT = 0x19 # macro
VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_READ_CLIENT_ID_MASK = 0x000001FF # macro
VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_WRITE_CLIENT_ID_MASK = 0x0007FC00 # macro
VM_L2_BANK_SELECT_RESERVED_CID__ENABLE_MASK = 0x00100000 # macro
VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_INVALIDATION_MODE_MASK = 0x01000000 # macro
VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_PRIVATE_INVALIDATION_MASK = 0x02000000 # macro
VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_READ_CLIENT_ID__SHIFT = 0x0 # macro
VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_WRITE_CLIENT_ID__SHIFT = 0xa # macro
VM_L2_BANK_SELECT_RESERVED_CID2__ENABLE__SHIFT = 0x14 # macro
VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_INVALIDATION_MODE__SHIFT = 0x18 # macro
VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_PRIVATE_INVALIDATION__SHIFT = 0x19 # macro
VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_READ_CLIENT_ID_MASK = 0x000001FF # macro
VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_WRITE_CLIENT_ID_MASK = 0x0007FC00 # macro
VM_L2_BANK_SELECT_RESERVED_CID2__ENABLE_MASK = 0x00100000 # macro
VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_INVALIDATION_MODE_MASK = 0x01000000 # macro
VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_PRIVATE_INVALIDATION_MASK = 0x02000000 # macro
VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_4K_PTE_CACHES__SHIFT = 0x0 # macro
VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_BIGK_PTE_CACHES__SHIFT = 0x1 # macro
VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_PDE_CACHES__SHIFT = 0x2 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_4K_PTE_CACHE__SHIFT = 0x3 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_BIGK_PTE_CACHE__SHIFT = 0x4 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_PDE_CACHE__SHIFT = 0x5 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_BANK__SHIFT = 0x6 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_NUMBER__SHIFT = 0x9 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_ASSOC__SHIFT = 0xc # macro
VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_4K_PTE_CACHES_MASK = 0x00000001 # macro
VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_BIGK_PTE_CACHES_MASK = 0x00000002 # macro
VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_PDE_CACHES_MASK = 0x00000004 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_4K_PTE_CACHE_MASK = 0x00000008 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_BIGK_PTE_CACHE_MASK = 0x00000010 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_PDE_CACHE_MASK = 0x00000020 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_BANK_MASK = 0x000001C0 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_NUMBER_MASK = 0x00000E00 # macro
VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_ASSOC_MASK = 0x0000F000 # macro
VM_L2_CGTT_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
VM_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
VM_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE__SHIFT = 0xf # macro
VM_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE__SHIFT = 0x10 # macro
VM_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE__SHIFT = 0x18 # macro
VM_L2_CGTT_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
VM_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
VM_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK = 0x00008000 # macro
VM_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK = 0x00FF0000 # macro
VM_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK = 0xFF000000 # macro
VM_L2_CGTT_BUSY_CTRL__READ_DELAY__SHIFT = 0x0 # macro
VM_L2_CGTT_BUSY_CTRL__ALWAYS_BUSY__SHIFT = 0x4 # macro
VM_L2_CGTT_BUSY_CTRL__READ_DELAY_MASK = 0x0000000F # macro
VM_L2_CGTT_BUSY_CTRL__ALWAYS_BUSY_MASK = 0x00000010 # macro
VML2_MEM_ECC_INDEX__INDEX__SHIFT = 0x0 # macro
VML2_MEM_ECC_INDEX__INDEX_MASK = 0x000000FF # macro
VML2_WALKER_MEM_ECC_INDEX__INDEX__SHIFT = 0x0 # macro
VML2_WALKER_MEM_ECC_INDEX__INDEX_MASK = 0x000000FF # macro
UTCL2_MEM_ECC_INDEX__INDEX__SHIFT = 0x0 # macro
UTCL2_MEM_ECC_INDEX__INDEX_MASK = 0x000000FF # macro
VML2_MEM_ECC_CNTL__INJECT_DELAY__SHIFT = 0x0 # macro
VML2_MEM_ECC_CNTL__DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
VML2_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
VML2_MEM_ECC_CNTL__ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
VML2_MEM_ECC_CNTL__SELECT_INJECT_DELAY__SHIFT = 0xb # macro
VML2_MEM_ECC_CNTL__SEC_COUNT__SHIFT = 0xc # macro
VML2_MEM_ECC_CNTL__DED_COUNT__SHIFT = 0xe # macro
VML2_MEM_ECC_CNTL__WRITE_COUNTERS__SHIFT = 0x10 # macro
VML2_MEM_ECC_CNTL__TEST_FUE__SHIFT = 0x11 # macro
VML2_MEM_ECC_CNTL__INJECT_DELAY_MASK = 0x0000003F # macro
VML2_MEM_ECC_CNTL__DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
VML2_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
VML2_MEM_ECC_CNTL__ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
VML2_MEM_ECC_CNTL__SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
VML2_MEM_ECC_CNTL__SEC_COUNT_MASK = 0x00003000 # macro
VML2_MEM_ECC_CNTL__DED_COUNT_MASK = 0x0000C000 # macro
VML2_MEM_ECC_CNTL__WRITE_COUNTERS_MASK = 0x00010000 # macro
VML2_MEM_ECC_CNTL__TEST_FUE_MASK = 0x00020000 # macro
VML2_WALKER_MEM_ECC_CNTL__INJECT_DELAY__SHIFT = 0x0 # macro
VML2_WALKER_MEM_ECC_CNTL__DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
VML2_WALKER_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
VML2_WALKER_MEM_ECC_CNTL__ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
VML2_WALKER_MEM_ECC_CNTL__SELECT_INJECT_DELAY__SHIFT = 0xb # macro
VML2_WALKER_MEM_ECC_CNTL__SEC_COUNT__SHIFT = 0xc # macro
VML2_WALKER_MEM_ECC_CNTL__DED_COUNT__SHIFT = 0xe # macro
VML2_WALKER_MEM_ECC_CNTL__WRITE_COUNTERS__SHIFT = 0x10 # macro
VML2_WALKER_MEM_ECC_CNTL__TEST_FUE__SHIFT = 0x11 # macro
VML2_WALKER_MEM_ECC_CNTL__INJECT_DELAY_MASK = 0x0000003F # macro
VML2_WALKER_MEM_ECC_CNTL__DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
VML2_WALKER_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
VML2_WALKER_MEM_ECC_CNTL__ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
VML2_WALKER_MEM_ECC_CNTL__SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
VML2_WALKER_MEM_ECC_CNTL__SEC_COUNT_MASK = 0x00003000 # macro
VML2_WALKER_MEM_ECC_CNTL__DED_COUNT_MASK = 0x0000C000 # macro
VML2_WALKER_MEM_ECC_CNTL__WRITE_COUNTERS_MASK = 0x00010000 # macro
VML2_WALKER_MEM_ECC_CNTL__TEST_FUE_MASK = 0x00020000 # macro
UTCL2_MEM_ECC_CNTL__INJECT_DELAY__SHIFT = 0x0 # macro
UTCL2_MEM_ECC_CNTL__DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
UTCL2_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
UTCL2_MEM_ECC_CNTL__ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
UTCL2_MEM_ECC_CNTL__SELECT_INJECT_DELAY__SHIFT = 0xb # macro
UTCL2_MEM_ECC_CNTL__SEC_COUNT__SHIFT = 0xc # macro
UTCL2_MEM_ECC_CNTL__DED_COUNT__SHIFT = 0xe # macro
UTCL2_MEM_ECC_CNTL__WRITE_COUNTERS__SHIFT = 0x10 # macro
UTCL2_MEM_ECC_CNTL__TEST_FUE__SHIFT = 0x11 # macro
UTCL2_MEM_ECC_CNTL__INJECT_DELAY_MASK = 0x0000003F # macro
UTCL2_MEM_ECC_CNTL__DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
UTCL2_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
UTCL2_MEM_ECC_CNTL__ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
UTCL2_MEM_ECC_CNTL__SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
UTCL2_MEM_ECC_CNTL__SEC_COUNT_MASK = 0x00003000 # macro
UTCL2_MEM_ECC_CNTL__DED_COUNT_MASK = 0x0000C000 # macro
UTCL2_MEM_ECC_CNTL__WRITE_COUNTERS_MASK = 0x00010000 # macro
UTCL2_MEM_ECC_CNTL__TEST_FUE_MASK = 0x00020000 # macro
VML2_MEM_ECC_STATUS__UCE__SHIFT = 0x0 # macro
VML2_MEM_ECC_STATUS__FED__SHIFT = 0x1 # macro
VML2_MEM_ECC_STATUS__UCE_MASK = 0x00000001 # macro
VML2_MEM_ECC_STATUS__FED_MASK = 0x00000002 # macro
VML2_WALKER_MEM_ECC_STATUS__UCE__SHIFT = 0x0 # macro
VML2_WALKER_MEM_ECC_STATUS__FED__SHIFT = 0x1 # macro
VML2_WALKER_MEM_ECC_STATUS__UCE_MASK = 0x00000001 # macro
VML2_WALKER_MEM_ECC_STATUS__FED_MASK = 0x00000002 # macro
UTCL2_MEM_ECC_STATUS__UCE__SHIFT = 0x0 # macro
UTCL2_MEM_ECC_STATUS__FED__SHIFT = 0x1 # macro
UTCL2_MEM_ECC_STATUS__UCE_MASK = 0x00000001 # macro
UTCL2_MEM_ECC_STATUS__FED_MASK = 0x00000002 # macro
UTCL2_EDC_MODE__FORCE_SEC_ON_DED__SHIFT = 0xf # macro
UTCL2_EDC_MODE__COUNT_FED_OUT__SHIFT = 0x10 # macro
UTCL2_EDC_MODE__GATE_FUE__SHIFT = 0x11 # macro
UTCL2_EDC_MODE__DED_MODE__SHIFT = 0x14 # macro
UTCL2_EDC_MODE__PROP_FED__SHIFT = 0x1d # macro
UTCL2_EDC_MODE__BYPASS__SHIFT = 0x1f # macro
UTCL2_EDC_MODE__FORCE_SEC_ON_DED_MASK = 0x00008000 # macro
UTCL2_EDC_MODE__COUNT_FED_OUT_MASK = 0x00010000 # macro
UTCL2_EDC_MODE__GATE_FUE_MASK = 0x00020000 # macro
UTCL2_EDC_MODE__DED_MODE_MASK = 0x00300000 # macro
UTCL2_EDC_MODE__PROP_FED_MASK = 0x20000000 # macro
UTCL2_EDC_MODE__BYPASS_MASK = 0x80000000 # macro
UTCL2_EDC_CONFIG__WRITE_DIS__SHIFT = 0x0 # macro
UTCL2_EDC_CONFIG__DIS_EDC__SHIFT = 0x1 # macro
UTCL2_EDC_CONFIG__WRITE_DIS_MASK = 0x00000001 # macro
UTCL2_EDC_CONFIG__DIS_EDC_MASK = 0x00000002 # macro
VML2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
VML2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
VML2_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
VML2_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
VML2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
VML2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
VML2_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
VML2_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
VML2_WALKER_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
VML2_WALKER_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
VML2_WALKER_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
VML2_WALKER_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
VML2_WALKER_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
VML2_WALKER_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
VML2_WALKER_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
VML2_WALKER_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
UTCL2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
UTCL2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
UTCL2_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
UTCL2_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
UTCL2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
UTCL2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
UTCL2_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
UTCL2_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
VML2_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
VML2_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
VML2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
VML2_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
VML2_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
VML2_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
VML2_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
VML2_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
VML2_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
VML2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
VML2_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
VML2_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
VML2_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
VML2_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
VML2_WALKER_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
VML2_WALKER_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
VML2_WALKER_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
VML2_WALKER_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
VML2_WALKER_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
VML2_WALKER_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
VML2_WALKER_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
VML2_WALKER_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
VML2_WALKER_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
VML2_WALKER_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
VML2_WALKER_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
VML2_WALKER_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
VML2_WALKER_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
VML2_WALKER_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
UTCL2_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
UTCL2_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
UTCL2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
UTCL2_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
UTCL2_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
UTCL2_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
UTCL2_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
UTCL2_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
UTCL2_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
UTCL2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
UTCL2_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
UTCL2_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
UTCL2_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
UTCL2_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
VML2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
VML2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
VML2_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
VML2_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
VML2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
VML2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
VML2_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
VML2_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
VML2_WALKER_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
VML2_WALKER_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
VML2_WALKER_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
VML2_WALKER_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
VML2_WALKER_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
VML2_WALKER_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
VML2_WALKER_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
VML2_WALKER_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
UTCL2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
UTCL2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
UTCL2_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
UTCL2_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
UTCL2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
UTCL2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
UTCL2_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
UTCL2_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
VML2_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
VML2_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
VML2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
VML2_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
VML2_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
VML2_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
VML2_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
VML2_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
VML2_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
VML2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
VML2_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
VML2_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
VML2_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
VML2_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
VML2_WALKER_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
VML2_WALKER_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
VML2_WALKER_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
VML2_WALKER_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
VML2_WALKER_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
VML2_WALKER_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
VML2_WALKER_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
VML2_WALKER_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
VML2_WALKER_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
VML2_WALKER_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
VML2_WALKER_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
VML2_WALKER_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
VML2_WALKER_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
VML2_WALKER_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
UTCL2_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
UTCL2_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
UTCL2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
UTCL2_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
UTCL2_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
UTCL2_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
UTCL2_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
UTCL2_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
UTCL2_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
UTCL2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
UTCL2_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
UTCL2_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
UTCL2_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
UTCL2_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
VM_CONTEXT0_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT0_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT0_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT0_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT0_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT0_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT0_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT0_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT1_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT1_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT1_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT1_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT1_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT1_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT2_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT2_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT2_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT2_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT2_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT2_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT2_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT2_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT2_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT2_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT2_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT2_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT2_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT2_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT3_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT3_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT3_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT3_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT3_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT3_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT3_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT3_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT3_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT3_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT3_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT3_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT3_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT3_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT4_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT4_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT4_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT4_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT4_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT4_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT4_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT4_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT4_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT4_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT4_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT4_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT4_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT4_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT5_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT5_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT5_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT5_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT5_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT5_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT5_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT5_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT5_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT5_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT5_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT5_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT5_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT5_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT6_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT6_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT6_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT6_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT6_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT6_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT6_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT6_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT6_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT6_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT6_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT6_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT6_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT6_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT7_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT7_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT7_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT7_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT7_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT7_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT7_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT7_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT7_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT7_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT7_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT7_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT7_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT7_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT8_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT8_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT8_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT8_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT8_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT8_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT8_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT8_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT8_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT8_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT8_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT8_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT8_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT8_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT9_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT9_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT9_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT9_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT9_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT9_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT9_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT9_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT9_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT9_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT9_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT9_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT9_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT9_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT10_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT10_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT10_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT10_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT10_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT10_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT10_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT10_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT10_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT10_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT10_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT10_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT10_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT10_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT11_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT11_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT11_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT11_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT11_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT11_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT11_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT11_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT11_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT11_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT11_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT11_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT11_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT11_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT12_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT12_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT12_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT12_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT12_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT12_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT12_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT12_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT12_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT12_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT12_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT12_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT12_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT12_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT13_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT13_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT13_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT13_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT13_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT13_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT13_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT13_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT13_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT13_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT13_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT13_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT13_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT13_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT14_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT14_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT14_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT14_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT14_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT14_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT14_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT14_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT14_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT14_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT14_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT14_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT14_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT14_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXT15_CNTL__ENABLE_CONTEXT__SHIFT = 0x0 # macro
VM_CONTEXT15_CNTL__PAGE_TABLE_DEPTH__SHIFT = 0x1 # macro
VM_CONTEXT15_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT = 0x3 # macro
VM_CONTEXT15_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT = 0x7 # macro
VM_CONTEXT15_CNTL__RETRY_OTHER_FAULT__SHIFT = 0x8 # macro
VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x9 # macro
VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xa # macro
VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xb # macro
VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xc # macro
VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xd # macro
VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0xe # macro
VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0xf # macro
VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x10 # macro
VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x11 # macro
VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x12 # macro
VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x13 # macro
VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x14 # macro
VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x15 # macro
VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x16 # macro
VM_CONTEXT15_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT = 0x17 # macro
VM_CONTEXT15_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT = 0x18 # macro
VM_CONTEXT15_CNTL__ENABLE_CONTEXT_MASK = 0x00000001 # macro
VM_CONTEXT15_CNTL__PAGE_TABLE_DEPTH_MASK = 0x00000006 # macro
VM_CONTEXT15_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK = 0x00000078 # macro
VM_CONTEXT15_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK = 0x00000080 # macro
VM_CONTEXT15_CNTL__RETRY_OTHER_FAULT_MASK = 0x00000100 # macro
VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000200 # macro
VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00000400 # macro
VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00000800 # macro
VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00001000 # macro
VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00002000 # macro
VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00004000 # macro
VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00008000 # macro
VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00010000 # macro
VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00020000 # macro
VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00040000 # macro
VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00080000 # macro
VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00100000 # macro
VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00200000 # macro
VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x00400000 # macro
VM_CONTEXT15_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK = 0x00800000 # macro
VM_CONTEXT15_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK = 0x01000000 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_0__SHIFT = 0x0 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_1__SHIFT = 0x1 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_2__SHIFT = 0x2 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_3__SHIFT = 0x3 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_4__SHIFT = 0x4 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_5__SHIFT = 0x5 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_6__SHIFT = 0x6 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_7__SHIFT = 0x7 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_8__SHIFT = 0x8 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_9__SHIFT = 0x9 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_10__SHIFT = 0xa # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_11__SHIFT = 0xb # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_12__SHIFT = 0xc # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_13__SHIFT = 0xd # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_14__SHIFT = 0xe # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_15__SHIFT = 0xf # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_0_MASK = 0x00000001 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_1_MASK = 0x00000002 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_2_MASK = 0x00000004 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_3_MASK = 0x00000008 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_4_MASK = 0x00000010 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_5_MASK = 0x00000020 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_6_MASK = 0x00000040 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_7_MASK = 0x00000080 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_8_MASK = 0x00000100 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_9_MASK = 0x00000200 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_10_MASK = 0x00000400 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_11_MASK = 0x00000800 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_12_MASK = 0x00001000 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_13_MASK = 0x00002000 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_14_MASK = 0x00004000 # macro
VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_15_MASK = 0x00008000 # macro
VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG0_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG0_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG0_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG0_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG0_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG0_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG0_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG0_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG0_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG0_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG1_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG1_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG1_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG1_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG1_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG1_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG1_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG1_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG1_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG1_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG2_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG2_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG2_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG2_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG2_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG2_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG2_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG2_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG2_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG2_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG3_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG3_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG3_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG3_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG3_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG3_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG3_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG3_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG3_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG3_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG4_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG4_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG4_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG4_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG4_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG4_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG4_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG4_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG4_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG4_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG5_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG5_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG5_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG5_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG5_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG5_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG5_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG5_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG5_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG5_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG6_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG6_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG6_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG6_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG6_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG6_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG6_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG6_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG6_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG6_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG7_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG7_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG7_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG7_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG7_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG7_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG7_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG7_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG7_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG7_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG8_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG8_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG8_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG8_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG8_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG8_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG8_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG8_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG8_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG8_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG9_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG9_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG9_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG9_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG9_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG9_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG9_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG9_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG9_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG9_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG10_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG10_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG10_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG10_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG10_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG10_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG10_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG10_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG10_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG10_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG11_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG11_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG11_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG11_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG11_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG11_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG11_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG11_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG11_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG11_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG12_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG12_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG12_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG12_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG12_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG12_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG12_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG12_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG12_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG12_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG13_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG13_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG13_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG13_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG13_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG13_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG13_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG13_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG13_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG13_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG14_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG14_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG14_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG14_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG14_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG14_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG14_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG14_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG14_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG14_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG15_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG15_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG15_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG15_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG15_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG15_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG15_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG15_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG15_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG15_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG16_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG16_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG16_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG16_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG16_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG16_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG16_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG16_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG16_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG16_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG17_REQ__PER_VMID_INVALIDATE_REQ__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG17_REQ__FLUSH_TYPE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PTES__SHIFT = 0x12 # macro
VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE0__SHIFT = 0x13 # macro
VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE1__SHIFT = 0x14 # macro
VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE2__SHIFT = 0x15 # macro
VM_INVALIDATE_ENG17_REQ__INVALIDATE_L1_PTES__SHIFT = 0x16 # macro
VM_INVALIDATE_ENG17_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT = 0x17 # macro
VM_INVALIDATE_ENG17_REQ__LOG_REQUEST__SHIFT = 0x18 # macro
VM_INVALIDATE_ENG17_REQ__PER_VMID_INVALIDATE_REQ_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG17_REQ__FLUSH_TYPE_MASK = 0x00030000 # macro
VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PTES_MASK = 0x00040000 # macro
VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE0_MASK = 0x00080000 # macro
VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE1_MASK = 0x00100000 # macro
VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE2_MASK = 0x00200000 # macro
VM_INVALIDATE_ENG17_REQ__INVALIDATE_L1_PTES_MASK = 0x00400000 # macro
VM_INVALIDATE_ENG17_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK = 0x00800000 # macro
VM_INVALIDATE_ENG17_REQ__LOG_REQUEST_MASK = 0x01000000 # macro
VM_INVALIDATE_ENG0_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG0_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG1_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG1_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG2_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG2_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG3_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG3_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG4_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG4_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG5_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG5_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG6_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG6_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG7_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG7_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG8_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG8_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG9_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG9_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG10_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG10_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG11_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG11_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG12_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG12_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG13_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG13_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG14_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG14_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG15_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG15_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG16_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG16_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG17_ACK__PER_VMID_INVALIDATE_ACK__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT = 0x10 # macro
VM_INVALIDATE_ENG17_ACK__PER_VMID_INVALIDATE_ACK_MASK = 0x0000FFFF # macro
VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK = 0x00010000 # macro
VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG0_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG0_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG1_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG1_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG2_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG2_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG3_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG3_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG4_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG4_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG5_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG5_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG6_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG6_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG7_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG7_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG8_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG8_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG9_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG9_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG10_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG10_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG11_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG11_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG12_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG12_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG13_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG13_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG14_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG14_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG15_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG15_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG16_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG16_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__S_BIT__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT = 0x1 # macro
VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__S_BIT_MASK = 0x00000001 # macro
VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK = 0xFFFFFFFE # macro
VM_INVALIDATE_ENG17_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT = 0x0 # macro
VM_INVALIDATE_ENG17_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK = 0x0000001F # macro
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT = 0x0 # macro
VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT = 0x0 # macro
VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT = 0x0 # macro
VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK = 0xFFFFFFFF # macro
VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT = 0x0 # macro
VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK = 0x0000000F # macro
MC_VM_NB_MMIOBASE__MMIOBASE__SHIFT = 0x0 # macro
MC_VM_NB_MMIOBASE__MMIOBASE_MASK = 0xFFFFFFFF # macro
MC_VM_NB_MMIOLIMIT__MMIOLIMIT__SHIFT = 0x0 # macro
MC_VM_NB_MMIOLIMIT__MMIOLIMIT_MASK = 0xFFFFFFFF # macro
MC_VM_NB_PCI_CTRL__MMIOENABLE__SHIFT = 0x17 # macro
MC_VM_NB_PCI_CTRL__MMIOENABLE_MASK = 0x00800000 # macro
MC_VM_NB_PCI_ARB__VGA_HOLE__SHIFT = 0x3 # macro
MC_VM_NB_PCI_ARB__VGA_HOLE_MASK = 0x00000008 # macro
MC_VM_NB_TOP_OF_DRAM_SLOT1__TOP_OF_DRAM__SHIFT = 0x17 # macro
MC_VM_NB_TOP_OF_DRAM_SLOT1__TOP_OF_DRAM_MASK = 0xFF800000 # macro
MC_VM_NB_LOWER_TOP_OF_DRAM2__ENABLE__SHIFT = 0x0 # macro
MC_VM_NB_LOWER_TOP_OF_DRAM2__LOWER_TOM2__SHIFT = 0x17 # macro
MC_VM_NB_LOWER_TOP_OF_DRAM2__ENABLE_MASK = 0x00000001 # macro
MC_VM_NB_LOWER_TOP_OF_DRAM2__LOWER_TOM2_MASK = 0xFF800000 # macro
MC_VM_NB_UPPER_TOP_OF_DRAM2__UPPER_TOM2__SHIFT = 0x0 # macro
MC_VM_NB_UPPER_TOP_OF_DRAM2__UPPER_TOM2_MASK = 0x0000FFFF # macro
MC_VM_FB_OFFSET__FB_OFFSET__SHIFT = 0x0 # macro
MC_VM_FB_OFFSET__FB_OFFSET_MASK = 0x00FFFFFF # macro
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB__PHYSICAL_PAGE_NUMBER_LSB__SHIFT = 0x0 # macro
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB__PHYSICAL_PAGE_NUMBER_LSB_MASK = 0xFFFFFFFF # macro
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB__PHYSICAL_PAGE_NUMBER_MSB__SHIFT = 0x0 # macro
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB__PHYSICAL_PAGE_NUMBER_MSB_MASK = 0x0000000F # macro
MC_VM_STEERING__DEFAULT_STEERING__SHIFT = 0x0 # macro
MC_VM_STEERING__DEFAULT_STEERING_MASK = 0x00000003 # macro
MC_SHARED_VIRT_RESET_REQ__VF__SHIFT = 0x0 # macro
MC_SHARED_VIRT_RESET_REQ__PF__SHIFT = 0x1f # macro
MC_SHARED_VIRT_RESET_REQ__VF_MASK = 0x0000FFFF # macro
MC_SHARED_VIRT_RESET_REQ__PF_MASK = 0x80000000 # macro
MC_MEM_POWER_LS__LS_SETUP__SHIFT = 0x0 # macro
MC_MEM_POWER_LS__LS_HOLD__SHIFT = 0x6 # macro
MC_MEM_POWER_LS__LS_SETUP_MASK = 0x0000003F # macro
MC_MEM_POWER_LS__LS_HOLD_MASK = 0x00000FC0 # macro
MC_VM_CACHEABLE_DRAM_ADDRESS_START__ADDRESS__SHIFT = 0x0 # macro
MC_VM_CACHEABLE_DRAM_ADDRESS_START__ADDRESS_MASK = 0x00FFFFFF # macro
MC_VM_CACHEABLE_DRAM_ADDRESS_END__ADDRESS__SHIFT = 0x0 # macro
MC_VM_CACHEABLE_DRAM_ADDRESS_END__ADDRESS_MASK = 0x00FFFFFF # macro
MC_VM_APT_CNTL__FORCE_MTYPE_UC__SHIFT = 0x0 # macro
MC_VM_APT_CNTL__DIRECT_SYSTEM_EN__SHIFT = 0x1 # macro
MC_VM_APT_CNTL__CHECK_IS_LOCAL__SHIFT = 0x2 # macro
MC_VM_APT_CNTL__PERMS_GRANTED__SHIFT = 0x3 # macro
MC_VM_APT_CNTL__LOCAL_SYSMEM_APERTURE_CNTL__SHIFT = 0x4 # macro
MC_VM_APT_CNTL__FORCE_MTYPE_UC_MASK = 0x00000001 # macro
MC_VM_APT_CNTL__DIRECT_SYSTEM_EN_MASK = 0x00000002 # macro
MC_VM_APT_CNTL__CHECK_IS_LOCAL_MASK = 0x00000004 # macro
MC_VM_APT_CNTL__PERMS_GRANTED_MASK = 0x00000008 # macro
MC_VM_APT_CNTL__LOCAL_SYSMEM_APERTURE_CNTL_MASK = 0x00000030 # macro
MC_VM_LOCAL_HBM_ADDRESS_START__ADDRESS__SHIFT = 0x0 # macro
MC_VM_LOCAL_HBM_ADDRESS_START__ADDRESS_MASK = 0x00FFFFFF # macro
MC_VM_LOCAL_HBM_ADDRESS_END__ADDRESS__SHIFT = 0x0 # macro
MC_VM_LOCAL_HBM_ADDRESS_END__ADDRESS_MASK = 0x00FFFFFF # macro
MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL__LOCK__SHIFT = 0x0 # macro
MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL__LOCK_MASK = 0x00000001 # macro
UTCL2_CGTT_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
UTCL2_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_EXTRA__SHIFT = 0xc # macro
UTCL2_CGTT_CLK_CTRL__MGLS_OVERRIDE__SHIFT = 0xf # macro
UTCL2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE__SHIFT = 0x10 # macro
UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE__SHIFT = 0x18 # macro
UTCL2_CGTT_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
UTCL2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_EXTRA_MASK = 0x00007000 # macro
UTCL2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK = 0x00008000 # macro
UTCL2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK = 0x00FF0000 # macro
UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK = 0xFF000000 # macro
MC_VM_XGMI_LFB_CNTL__PF_LFB_REGION__SHIFT = 0x0 # macro
MC_VM_XGMI_LFB_CNTL__PF_MAX_REGION__SHIFT = 0x4 # macro
MC_VM_XGMI_LFB_CNTL__PF_LFB_REGION_MASK = 0x0000000F # macro
MC_VM_XGMI_LFB_CNTL__PF_MAX_REGION_MASK = 0x000000F0 # macro
MC_VM_XGMI_LFB_SIZE__PF_LFB_SIZE__SHIFT = 0x0 # macro
MC_VM_XGMI_LFB_SIZE__PF_LFB_SIZE_MASK = 0x0001FFFF # macro
MC_VM_CACHEABLE_DRAM_CNTL__ENABLE_CACHEABLE_DRAM_ADDRESS_APERTURE__SHIFT = 0x0 # macro
MC_VM_CACHEABLE_DRAM_CNTL__ENABLE_CACHEABLE_DRAM_ADDRESS_APERTURE_MASK = 0x00000001 # macro
MC_VM_HOST_MAPPING__MODE__SHIFT = 0x0 # macro
MC_VM_HOST_MAPPING__MODE_MASK = 0x00000001 # macro
MC_VM_FB_LOCATION_BASE__FB_BASE__SHIFT = 0x0 # macro
MC_VM_FB_LOCATION_BASE__FB_BASE_MASK = 0x00FFFFFF # macro
MC_VM_FB_LOCATION_TOP__FB_TOP__SHIFT = 0x0 # macro
MC_VM_FB_LOCATION_TOP__FB_TOP_MASK = 0x00FFFFFF # macro
MC_VM_AGP_TOP__AGP_TOP__SHIFT = 0x0 # macro
MC_VM_AGP_TOP__AGP_TOP_MASK = 0x00FFFFFF # macro
MC_VM_AGP_BOT__AGP_BOT__SHIFT = 0x0 # macro
MC_VM_AGP_BOT__AGP_BOT_MASK = 0x00FFFFFF # macro
MC_VM_AGP_BASE__AGP_BASE__SHIFT = 0x0 # macro
MC_VM_AGP_BASE__AGP_BASE_MASK = 0x00FFFFFF # macro
MC_VM_SYSTEM_APERTURE_LOW_ADDR__LOGICAL_ADDR__SHIFT = 0x0 # macro
MC_VM_SYSTEM_APERTURE_LOW_ADDR__LOGICAL_ADDR_MASK = 0x3FFFFFFF # macro
MC_VM_SYSTEM_APERTURE_HIGH_ADDR__LOGICAL_ADDR__SHIFT = 0x0 # macro
MC_VM_SYSTEM_APERTURE_HIGH_ADDR__LOGICAL_ADDR_MASK = 0x3FFFFFFF # macro
MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB__SHIFT = 0x0 # macro
MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE__SHIFT = 0x3 # macro
MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS__SHIFT = 0x5 # macro
MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL__SHIFT = 0x6 # macro
MC_VM_MX_L1_TLB_CNTL__ECO_BITS__SHIFT = 0x7 # macro
MC_VM_MX_L1_TLB_CNTL__MTYPE__SHIFT = 0xb # macro
MC_VM_MX_L1_TLB_CNTL__ATC_EN__SHIFT = 0xd # macro
MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB_MASK = 0x00000001 # macro
MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK = 0x00000018 # macro
MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS_MASK = 0x00000020 # macro
MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL_MASK = 0x00000040 # macro
MC_VM_MX_L1_TLB_CNTL__ECO_BITS_MASK = 0x00000780 # macro
MC_VM_MX_L1_TLB_CNTL__MTYPE_MASK = 0x00001800 # macro
MC_VM_MX_L1_TLB_CNTL__ATC_EN_MASK = 0x00002000 # macro
L2TLB_TLB0_STATUS__BUSY__SHIFT = 0x0 # macro
L2TLB_TLB0_STATUS__FOUND_PARITY_ERRORS__SHIFT = 0x1 # macro
L2TLB_TLB0_STATUS__BUSY_MASK = 0x00000001 # macro
L2TLB_TLB0_STATUS__FOUND_PARITY_ERRORS_MASK = 0x00000002 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO__ADDR__SHIFT = 0x0 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO__ADDR_MASK = 0xFFFFFFFF # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__ADDR__SHIFT = 0x0 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VMID__SHIFT = 0x4 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VFID__SHIFT = 0x9 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VF__SHIFT = 0xd # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__GPA__SHIFT = 0xe # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__RD_PERM__SHIFT = 0x10 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__WR_PERM__SHIFT = 0x11 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__EX_PERM__SHIFT = 0x12 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__CLIENT_ID__SHIFT = 0x13 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__REQ__SHIFT = 0x1f # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__ADDR_MASK = 0x0000000F # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VMID_MASK = 0x000000F0 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VFID_MASK = 0x00001E00 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VF_MASK = 0x00002000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__GPA_MASK = 0x0000C000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__RD_PERM_MASK = 0x00010000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__WR_PERM_MASK = 0x00020000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__EX_PERM_MASK = 0x00040000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__CLIENT_ID_MASK = 0x0FF80000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__REQ_MASK = 0x80000000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO__ADDR__SHIFT = 0x0 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO__ADDR_MASK = 0xFFFFFFFF # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ADDR__SHIFT = 0x0 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__PERMS__SHIFT = 0x4 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__FRAGMENT_SIZE__SHIFT = 0x7 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__SNOOP__SHIFT = 0xd # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__SPA__SHIFT = 0xe # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__IO__SHIFT = 0xf # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__PTE_TMZ__SHIFT = 0x10 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NO_PTE__SHIFT = 0x11 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MTYPE__SHIFT = 0x12 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MEMLOG__SHIFT = 0x14 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__LLC_NOALLOC__SHIFT = 0x15 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NACK__SHIFT = 0x16 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ACK__SHIFT = 0x1f # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ADDR_MASK = 0x0000000F # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__PERMS_MASK = 0x00000070 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__FRAGMENT_SIZE_MASK = 0x00001F80 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__SNOOP_MASK = 0x00002000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__SPA_MASK = 0x00004000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__IO_MASK = 0x00008000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__PTE_TMZ_MASK = 0x00010000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NO_PTE_MASK = 0x00020000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MTYPE_MASK = 0x000C0000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MEMLOG_MASK = 0x00100000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__LLC_NOALLOC_MASK = 0x00200000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NACK_MASK = 0x00C00000 # macro
UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ACK_MASK = 0x80000000 # macro
TCP_INVALIDATE__START__SHIFT = 0x0 # macro
TCP_INVALIDATE__START_MASK = 0x00000001 # macro
TCP_STATUS__TCP_BUSY__SHIFT = 0x0 # macro
TCP_STATUS__INPUT_BUSY__SHIFT = 0x1 # macro
TCP_STATUS__ADRS_BUSY__SHIFT = 0x2 # macro
TCP_STATUS__TAGRAMS_BUSY__SHIFT = 0x3 # macro
TCP_STATUS__CNTRL_BUSY__SHIFT = 0x4 # macro
TCP_STATUS__LFIFO_BUSY__SHIFT = 0x5 # macro
TCP_STATUS__READ_BUSY__SHIFT = 0x6 # macro
TCP_STATUS__FORMAT_BUSY__SHIFT = 0x7 # macro
TCP_STATUS__VM_BUSY__SHIFT = 0x8 # macro
TCP_STATUS__TCP_BUSY_MASK = 0x00000001 # macro
TCP_STATUS__INPUT_BUSY_MASK = 0x00000002 # macro
TCP_STATUS__ADRS_BUSY_MASK = 0x00000004 # macro
TCP_STATUS__TAGRAMS_BUSY_MASK = 0x00000008 # macro
TCP_STATUS__CNTRL_BUSY_MASK = 0x00000010 # macro
TCP_STATUS__LFIFO_BUSY_MASK = 0x00000020 # macro
TCP_STATUS__READ_BUSY_MASK = 0x00000040 # macro
TCP_STATUS__FORMAT_BUSY_MASK = 0x00000080 # macro
TCP_STATUS__VM_BUSY_MASK = 0x00000100 # macro
TCP_CNTL__FORCE_HIT__SHIFT = 0x0 # macro
TCP_CNTL__FORCE_MISS__SHIFT = 0x1 # macro
TCP_CNTL__L1_SIZE__SHIFT = 0x2 # macro
TCP_CNTL__FLAT_BUF_HASH_ENABLE__SHIFT = 0x4 # macro
TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE__SHIFT = 0x5 # macro
TCP_CNTL__FORCE_EOW_TOTAL_CNT__SHIFT = 0xf # macro
TCP_CNTL__FORCE_EOW_TAGRAM_CNT__SHIFT = 0x16 # macro
TCP_CNTL__DISABLE_Z_MAP__SHIFT = 0x1c # macro
TCP_CNTL__FORCE_HIT_MASK = 0x00000001 # macro
TCP_CNTL__FORCE_MISS_MASK = 0x00000002 # macro
TCP_CNTL__L1_SIZE_MASK = 0x0000000C # macro
TCP_CNTL__FLAT_BUF_HASH_ENABLE_MASK = 0x00000010 # macro
TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE_MASK = 0x00000020 # macro
TCP_CNTL__FORCE_EOW_TOTAL_CNT_MASK = 0x001F8000 # macro
TCP_CNTL__FORCE_EOW_TAGRAM_CNT_MASK = 0x0FC00000 # macro
TCP_CNTL__DISABLE_Z_MAP_MASK = 0x10000000 # macro
TCP_CHAN_STEER_0__CHAN0__SHIFT = 0x0 # macro
TCP_CHAN_STEER_0__CHAN1__SHIFT = 0x4 # macro
TCP_CHAN_STEER_0__CHAN2__SHIFT = 0x8 # macro
TCP_CHAN_STEER_0__CHAN3__SHIFT = 0xc # macro
TCP_CHAN_STEER_0__CHAN4__SHIFT = 0x10 # macro
TCP_CHAN_STEER_0__CHAN5__SHIFT = 0x14 # macro
TCP_CHAN_STEER_0__CHAN6__SHIFT = 0x18 # macro
TCP_CHAN_STEER_0__CHAN7__SHIFT = 0x1c # macro
TCP_CHAN_STEER_0__CHAN0_MASK = 0x0000000F # macro
TCP_CHAN_STEER_0__CHAN1_MASK = 0x000000F0 # macro
TCP_CHAN_STEER_0__CHAN2_MASK = 0x00000F00 # macro
TCP_CHAN_STEER_0__CHAN3_MASK = 0x0000F000 # macro
TCP_CHAN_STEER_0__CHAN4_MASK = 0x000F0000 # macro
TCP_CHAN_STEER_0__CHAN5_MASK = 0x00F00000 # macro
TCP_CHAN_STEER_0__CHAN6_MASK = 0x0F000000 # macro
TCP_CHAN_STEER_0__CHAN7_MASK = 0xF0000000 # macro
TCP_CHAN_STEER_1__CHAN8__SHIFT = 0x0 # macro
TCP_CHAN_STEER_1__CHAN9__SHIFT = 0x4 # macro
TCP_CHAN_STEER_1__CHANA__SHIFT = 0x8 # macro
TCP_CHAN_STEER_1__CHANB__SHIFT = 0xc # macro
TCP_CHAN_STEER_1__CHANC__SHIFT = 0x10 # macro
TCP_CHAN_STEER_1__CHAND__SHIFT = 0x14 # macro
TCP_CHAN_STEER_1__CHANE__SHIFT = 0x18 # macro
TCP_CHAN_STEER_1__CHANF__SHIFT = 0x1c # macro
TCP_CHAN_STEER_1__CHAN8_MASK = 0x0000000F # macro
TCP_CHAN_STEER_1__CHAN9_MASK = 0x000000F0 # macro
TCP_CHAN_STEER_1__CHANA_MASK = 0x00000F00 # macro
TCP_CHAN_STEER_1__CHANB_MASK = 0x0000F000 # macro
TCP_CHAN_STEER_1__CHANC_MASK = 0x000F0000 # macro
TCP_CHAN_STEER_1__CHAND_MASK = 0x00F00000 # macro
TCP_CHAN_STEER_1__CHANE_MASK = 0x0F000000 # macro
TCP_CHAN_STEER_1__CHANF_MASK = 0xF0000000 # macro
TCP_ADDR_CONFIG__NUM_TCC_BANKS__SHIFT = 0x0 # macro
TCP_ADDR_CONFIG__ENABLE64KHASH__SHIFT = 0xb # macro
TCP_ADDR_CONFIG__ENABLE2MHASH__SHIFT = 0xc # macro
TCP_ADDR_CONFIG__ENABLE1GHASH__SHIFT = 0xd # macro
TCP_ADDR_CONFIG__ENABLE1THASH__SHIFT = 0xe # macro
TCP_ADDR_CONFIG__ENABLE4KHASH__SHIFT = 0xf # macro
TCP_ADDR_CONFIG__NUM_TCC_BANKS_MASK = 0x0000001F # macro
TCP_ADDR_CONFIG__ENABLE64KHASH_MASK = 0x00000800 # macro
TCP_ADDR_CONFIG__ENABLE2MHASH_MASK = 0x00001000 # macro
TCP_ADDR_CONFIG__ENABLE1GHASH_MASK = 0x00002000 # macro
TCP_ADDR_CONFIG__ENABLE1THASH_MASK = 0x00004000 # macro
TCP_ADDR_CONFIG__ENABLE4KHASH_MASK = 0x00008000 # macro
TCP_CREDIT__LFIFO_CREDIT__SHIFT = 0x0 # macro
TCP_CREDIT__REQ_FIFO_CREDIT__SHIFT = 0x10 # macro
TCP_CREDIT__TD_CREDIT__SHIFT = 0x1d # macro
TCP_CREDIT__LFIFO_CREDIT_MASK = 0x000007FF # macro
TCP_CREDIT__REQ_FIFO_CREDIT_MASK = 0x007F0000 # macro
TCP_CREDIT__TD_CREDIT_MASK = 0xE0000000 # macro
TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS__SHIFT = 0x0 # macro
TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS__SHIFT = 0x8 # macro
TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT__SHIFT = 0x10 # macro
TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT__SHIFT = 0x18 # macro
TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS_MASK = 0x00000007 # macro
TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS_MASK = 0x00000700 # macro
TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT_MASK = 0x00070000 # macro
TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT_MASK = 0x07000000 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_0__SHIFT = 0x0 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_1__SHIFT = 0x2 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_2__SHIFT = 0x4 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_3__SHIFT = 0x6 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_4__SHIFT = 0x8 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_5__SHIFT = 0xa # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_6__SHIFT = 0xc # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_7__SHIFT = 0xe # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_8__SHIFT = 0x10 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_9__SHIFT = 0x12 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_10__SHIFT = 0x14 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_11__SHIFT = 0x16 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_12__SHIFT = 0x18 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_13__SHIFT = 0x1a # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_14__SHIFT = 0x1c # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_15__SHIFT = 0x1e # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_0_MASK = 0x00000003 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_1_MASK = 0x0000000C # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_2_MASK = 0x00000030 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_3_MASK = 0x000000C0 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_4_MASK = 0x00000300 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_5_MASK = 0x00000C00 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_6_MASK = 0x00003000 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_7_MASK = 0x0000C000 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_8_MASK = 0x00030000 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_9_MASK = 0x000C0000 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_10_MASK = 0x00300000 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_11_MASK = 0x00C00000 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_12_MASK = 0x03000000 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_13_MASK = 0x0C000000 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_14_MASK = 0x30000000 # macro
TC_CFG_L1_LOAD_POLICY0__POLICY_15_MASK = 0xC0000000 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_16__SHIFT = 0x0 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_17__SHIFT = 0x2 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_18__SHIFT = 0x4 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_19__SHIFT = 0x6 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_20__SHIFT = 0x8 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_21__SHIFT = 0xa # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_22__SHIFT = 0xc # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_23__SHIFT = 0xe # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_24__SHIFT = 0x10 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_25__SHIFT = 0x12 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_26__SHIFT = 0x14 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_27__SHIFT = 0x16 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_28__SHIFT = 0x18 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_29__SHIFT = 0x1a # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_30__SHIFT = 0x1c # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_31__SHIFT = 0x1e # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_16_MASK = 0x00000003 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_17_MASK = 0x0000000C # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_18_MASK = 0x00000030 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_19_MASK = 0x000000C0 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_20_MASK = 0x00000300 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_21_MASK = 0x00000C00 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_22_MASK = 0x00003000 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_23_MASK = 0x0000C000 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_24_MASK = 0x00030000 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_25_MASK = 0x000C0000 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_26_MASK = 0x00300000 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_27_MASK = 0x00C00000 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_28_MASK = 0x03000000 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_29_MASK = 0x0C000000 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_30_MASK = 0x30000000 # macro
TC_CFG_L1_LOAD_POLICY1__POLICY_31_MASK = 0xC0000000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_0__SHIFT = 0x0 # macro
TC_CFG_L1_STORE_POLICY__POLICY_1__SHIFT = 0x1 # macro
TC_CFG_L1_STORE_POLICY__POLICY_2__SHIFT = 0x2 # macro
TC_CFG_L1_STORE_POLICY__POLICY_3__SHIFT = 0x3 # macro
TC_CFG_L1_STORE_POLICY__POLICY_4__SHIFT = 0x4 # macro
TC_CFG_L1_STORE_POLICY__POLICY_5__SHIFT = 0x5 # macro
TC_CFG_L1_STORE_POLICY__POLICY_6__SHIFT = 0x6 # macro
TC_CFG_L1_STORE_POLICY__POLICY_7__SHIFT = 0x7 # macro
TC_CFG_L1_STORE_POLICY__POLICY_8__SHIFT = 0x8 # macro
TC_CFG_L1_STORE_POLICY__POLICY_9__SHIFT = 0x9 # macro
TC_CFG_L1_STORE_POLICY__POLICY_10__SHIFT = 0xa # macro
TC_CFG_L1_STORE_POLICY__POLICY_11__SHIFT = 0xb # macro
TC_CFG_L1_STORE_POLICY__POLICY_12__SHIFT = 0xc # macro
TC_CFG_L1_STORE_POLICY__POLICY_13__SHIFT = 0xd # macro
TC_CFG_L1_STORE_POLICY__POLICY_14__SHIFT = 0xe # macro
TC_CFG_L1_STORE_POLICY__POLICY_15__SHIFT = 0xf # macro
TC_CFG_L1_STORE_POLICY__POLICY_16__SHIFT = 0x10 # macro
TC_CFG_L1_STORE_POLICY__POLICY_17__SHIFT = 0x11 # macro
TC_CFG_L1_STORE_POLICY__POLICY_18__SHIFT = 0x12 # macro
TC_CFG_L1_STORE_POLICY__POLICY_19__SHIFT = 0x13 # macro
TC_CFG_L1_STORE_POLICY__POLICY_20__SHIFT = 0x14 # macro
TC_CFG_L1_STORE_POLICY__POLICY_21__SHIFT = 0x15 # macro
TC_CFG_L1_STORE_POLICY__POLICY_22__SHIFT = 0x16 # macro
TC_CFG_L1_STORE_POLICY__POLICY_23__SHIFT = 0x17 # macro
TC_CFG_L1_STORE_POLICY__POLICY_24__SHIFT = 0x18 # macro
TC_CFG_L1_STORE_POLICY__POLICY_25__SHIFT = 0x19 # macro
TC_CFG_L1_STORE_POLICY__POLICY_26__SHIFT = 0x1a # macro
TC_CFG_L1_STORE_POLICY__POLICY_27__SHIFT = 0x1b # macro
TC_CFG_L1_STORE_POLICY__POLICY_28__SHIFT = 0x1c # macro
TC_CFG_L1_STORE_POLICY__POLICY_29__SHIFT = 0x1d # macro
TC_CFG_L1_STORE_POLICY__POLICY_30__SHIFT = 0x1e # macro
TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT = 0x1f # macro
TC_CFG_L1_STORE_POLICY__POLICY_0_MASK = 0x00000001 # macro
TC_CFG_L1_STORE_POLICY__POLICY_1_MASK = 0x00000002 # macro
TC_CFG_L1_STORE_POLICY__POLICY_2_MASK = 0x00000004 # macro
TC_CFG_L1_STORE_POLICY__POLICY_3_MASK = 0x00000008 # macro
TC_CFG_L1_STORE_POLICY__POLICY_4_MASK = 0x00000010 # macro
TC_CFG_L1_STORE_POLICY__POLICY_5_MASK = 0x00000020 # macro
TC_CFG_L1_STORE_POLICY__POLICY_6_MASK = 0x00000040 # macro
TC_CFG_L1_STORE_POLICY__POLICY_7_MASK = 0x00000080 # macro
TC_CFG_L1_STORE_POLICY__POLICY_8_MASK = 0x00000100 # macro
TC_CFG_L1_STORE_POLICY__POLICY_9_MASK = 0x00000200 # macro
TC_CFG_L1_STORE_POLICY__POLICY_10_MASK = 0x00000400 # macro
TC_CFG_L1_STORE_POLICY__POLICY_11_MASK = 0x00000800 # macro
TC_CFG_L1_STORE_POLICY__POLICY_12_MASK = 0x00001000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_13_MASK = 0x00002000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_14_MASK = 0x00004000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_15_MASK = 0x00008000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_16_MASK = 0x00010000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_17_MASK = 0x00020000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_18_MASK = 0x00040000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_19_MASK = 0x00080000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_20_MASK = 0x00100000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_21_MASK = 0x00200000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_22_MASK = 0x00400000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_23_MASK = 0x00800000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_24_MASK = 0x01000000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_25_MASK = 0x02000000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_26_MASK = 0x04000000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_27_MASK = 0x08000000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_28_MASK = 0x10000000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_29_MASK = 0x20000000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_30_MASK = 0x40000000 # macro
TC_CFG_L1_STORE_POLICY__POLICY_31_MASK = 0x80000000 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT = 0x0 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_1__SHIFT = 0x2 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_2__SHIFT = 0x4 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_3__SHIFT = 0x6 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_4__SHIFT = 0x8 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_5__SHIFT = 0xa # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_6__SHIFT = 0xc # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_7__SHIFT = 0xe # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_8__SHIFT = 0x10 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_9__SHIFT = 0x12 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_10__SHIFT = 0x14 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_11__SHIFT = 0x16 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_12__SHIFT = 0x18 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_13__SHIFT = 0x1a # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_14__SHIFT = 0x1c # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_15__SHIFT = 0x1e # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_0_MASK = 0x00000003 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_1_MASK = 0x0000000C # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_2_MASK = 0x00000030 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_3_MASK = 0x000000C0 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_4_MASK = 0x00000300 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_5_MASK = 0x00000C00 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_6_MASK = 0x00003000 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_7_MASK = 0x0000C000 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_8_MASK = 0x00030000 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_9_MASK = 0x000C0000 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_10_MASK = 0x00300000 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_11_MASK = 0x00C00000 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_12_MASK = 0x03000000 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_13_MASK = 0x0C000000 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_14_MASK = 0x30000000 # macro
TC_CFG_L2_LOAD_POLICY0__POLICY_15_MASK = 0xC0000000 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_16__SHIFT = 0x0 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_17__SHIFT = 0x2 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_18__SHIFT = 0x4 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_19__SHIFT = 0x6 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_20__SHIFT = 0x8 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_21__SHIFT = 0xa # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_22__SHIFT = 0xc # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_23__SHIFT = 0xe # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_24__SHIFT = 0x10 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_25__SHIFT = 0x12 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_26__SHIFT = 0x14 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_27__SHIFT = 0x16 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_28__SHIFT = 0x18 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_29__SHIFT = 0x1a # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_30__SHIFT = 0x1c # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT = 0x1e # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_16_MASK = 0x00000003 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_17_MASK = 0x0000000C # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_18_MASK = 0x00000030 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_19_MASK = 0x000000C0 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_20_MASK = 0x00000300 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_21_MASK = 0x00000C00 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_22_MASK = 0x00003000 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_23_MASK = 0x0000C000 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_24_MASK = 0x00030000 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_25_MASK = 0x000C0000 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_26_MASK = 0x00300000 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_27_MASK = 0x00C00000 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_28_MASK = 0x03000000 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_29_MASK = 0x0C000000 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_30_MASK = 0x30000000 # macro
TC_CFG_L2_LOAD_POLICY1__POLICY_31_MASK = 0xC0000000 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_0__SHIFT = 0x0 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_1__SHIFT = 0x2 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_2__SHIFT = 0x4 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_3__SHIFT = 0x6 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_4__SHIFT = 0x8 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_5__SHIFT = 0xa # macro
TC_CFG_L2_STORE_POLICY0__POLICY_6__SHIFT = 0xc # macro
TC_CFG_L2_STORE_POLICY0__POLICY_7__SHIFT = 0xe # macro
TC_CFG_L2_STORE_POLICY0__POLICY_8__SHIFT = 0x10 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_9__SHIFT = 0x12 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_10__SHIFT = 0x14 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_11__SHIFT = 0x16 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_12__SHIFT = 0x18 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_13__SHIFT = 0x1a # macro
TC_CFG_L2_STORE_POLICY0__POLICY_14__SHIFT = 0x1c # macro
TC_CFG_L2_STORE_POLICY0__POLICY_15__SHIFT = 0x1e # macro
TC_CFG_L2_STORE_POLICY0__POLICY_0_MASK = 0x00000003 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_1_MASK = 0x0000000C # macro
TC_CFG_L2_STORE_POLICY0__POLICY_2_MASK = 0x00000030 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_3_MASK = 0x000000C0 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_4_MASK = 0x00000300 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_5_MASK = 0x00000C00 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_6_MASK = 0x00003000 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_7_MASK = 0x0000C000 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_8_MASK = 0x00030000 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_9_MASK = 0x000C0000 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_10_MASK = 0x00300000 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_11_MASK = 0x00C00000 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_12_MASK = 0x03000000 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_13_MASK = 0x0C000000 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_14_MASK = 0x30000000 # macro
TC_CFG_L2_STORE_POLICY0__POLICY_15_MASK = 0xC0000000 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_16__SHIFT = 0x0 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_17__SHIFT = 0x2 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_18__SHIFT = 0x4 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_19__SHIFT = 0x6 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_20__SHIFT = 0x8 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_21__SHIFT = 0xa # macro
TC_CFG_L2_STORE_POLICY1__POLICY_22__SHIFT = 0xc # macro
TC_CFG_L2_STORE_POLICY1__POLICY_23__SHIFT = 0xe # macro
TC_CFG_L2_STORE_POLICY1__POLICY_24__SHIFT = 0x10 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_25__SHIFT = 0x12 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_26__SHIFT = 0x14 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_27__SHIFT = 0x16 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_28__SHIFT = 0x18 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_29__SHIFT = 0x1a # macro
TC_CFG_L2_STORE_POLICY1__POLICY_30__SHIFT = 0x1c # macro
TC_CFG_L2_STORE_POLICY1__POLICY_31__SHIFT = 0x1e # macro
TC_CFG_L2_STORE_POLICY1__POLICY_16_MASK = 0x00000003 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_17_MASK = 0x0000000C # macro
TC_CFG_L2_STORE_POLICY1__POLICY_18_MASK = 0x00000030 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_19_MASK = 0x000000C0 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_20_MASK = 0x00000300 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_21_MASK = 0x00000C00 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_22_MASK = 0x00003000 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_23_MASK = 0x0000C000 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_24_MASK = 0x00030000 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_25_MASK = 0x000C0000 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_26_MASK = 0x00300000 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_27_MASK = 0x00C00000 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_28_MASK = 0x03000000 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_29_MASK = 0x0C000000 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_30_MASK = 0x30000000 # macro
TC_CFG_L2_STORE_POLICY1__POLICY_31_MASK = 0xC0000000 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_0__SHIFT = 0x0 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_1__SHIFT = 0x2 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_2__SHIFT = 0x4 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_3__SHIFT = 0x6 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_4__SHIFT = 0x8 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_5__SHIFT = 0xa # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_6__SHIFT = 0xc # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_7__SHIFT = 0xe # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_8__SHIFT = 0x10 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_9__SHIFT = 0x12 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_10__SHIFT = 0x14 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_11__SHIFT = 0x16 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_12__SHIFT = 0x18 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_13__SHIFT = 0x1a # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_14__SHIFT = 0x1c # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_15__SHIFT = 0x1e # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_0_MASK = 0x00000003 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_1_MASK = 0x0000000C # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_2_MASK = 0x00000030 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_3_MASK = 0x000000C0 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_4_MASK = 0x00000300 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_5_MASK = 0x00000C00 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_6_MASK = 0x00003000 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_7_MASK = 0x0000C000 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_8_MASK = 0x00030000 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_9_MASK = 0x000C0000 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_10_MASK = 0x00300000 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_11_MASK = 0x00C00000 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_12_MASK = 0x03000000 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_13_MASK = 0x0C000000 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_14_MASK = 0x30000000 # macro
TC_CFG_L2_ATOMIC_POLICY__POLICY_15_MASK = 0xC0000000 # macro
TC_CFG_L1_VOLATILE__VOL__SHIFT = 0x0 # macro
TC_CFG_L1_VOLATILE__VOL_MASK = 0x0000000F # macro
TC_CFG_L2_VOLATILE__VOL__SHIFT = 0x0 # macro
TC_CFG_L2_VOLATILE__VOL_MASK = 0x0000000F # macro
TCP_UE_EDC_HI_REG__ECC__SHIFT = 0x0 # macro
TCP_UE_EDC_HI_REG__PARITY__SHIFT = 0x1 # macro
TCP_UE_EDC_HI_REG__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TCP_UE_EDC_HI_REG__ERR_INFO__SHIFT = 0x3 # macro
TCP_UE_EDC_HI_REG__UE_CNT__SHIFT = 0x17 # macro
TCP_UE_EDC_HI_REG__FED_CNT__SHIFT = 0x1a # macro
TCP_UE_EDC_HI_REG__RESERVED__SHIFT = 0x1d # macro
TCP_UE_EDC_HI_REG__ECC_MASK = 0x00000001 # macro
TCP_UE_EDC_HI_REG__PARITY_MASK = 0x00000002 # macro
TCP_UE_EDC_HI_REG__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TCP_UE_EDC_HI_REG__ERR_INFO_MASK = 0x007FFFF8 # macro
TCP_UE_EDC_HI_REG__UE_CNT_MASK = 0x03800000 # macro
TCP_UE_EDC_HI_REG__FED_CNT_MASK = 0x1C000000 # macro
TCP_UE_EDC_HI_REG__RESERVED_MASK = 0xE0000000 # macro
TCP_UE_EDC_LO_REG__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TCP_UE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG__SHIFT = 0x1 # macro
TCP_UE_EDC_LO_REG__ADDRESS__SHIFT = 0x2 # macro
TCP_UE_EDC_LO_REG__MEM_ID__SHIFT = 0x18 # macro
TCP_UE_EDC_LO_REG__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TCP_UE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG_MASK = 0x00000002 # macro
TCP_UE_EDC_LO_REG__ADDRESS_MASK = 0x00FFFFFC # macro
TCP_UE_EDC_LO_REG__MEM_ID_MASK = 0xFF000000 # macro
TCP_CE_EDC_HI_REG__ECC__SHIFT = 0x0 # macro
TCP_CE_EDC_HI_REG__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TCP_CE_EDC_HI_REG__ERR_INFO__SHIFT = 0x3 # macro
TCP_CE_EDC_HI_REG__CE_CNT__SHIFT = 0x17 # macro
TCP_CE_EDC_HI_REG__POISON__SHIFT = 0x1a # macro
TCP_CE_EDC_HI_REG__RESERVED__SHIFT = 0x1b # macro
TCP_CE_EDC_HI_REG__ECC_MASK = 0x00000001 # macro
TCP_CE_EDC_HI_REG__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TCP_CE_EDC_HI_REG__ERR_INFO_MASK = 0x007FFFF8 # macro
TCP_CE_EDC_HI_REG__CE_CNT_MASK = 0x03800000 # macro
TCP_CE_EDC_HI_REG__POISON_MASK = 0x04000000 # macro
TCP_CE_EDC_HI_REG__RESERVED_MASK = 0xF8000000 # macro
TCP_CE_EDC_LO_REG__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TCP_CE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG__SHIFT = 0x1 # macro
TCP_CE_EDC_LO_REG__ADDRESS__SHIFT = 0x2 # macro
TCP_CE_EDC_LO_REG__MEM_ID__SHIFT = 0x18 # macro
TCP_CE_EDC_LO_REG__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TCP_CE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG_MASK = 0x00000002 # macro
TCP_CE_EDC_LO_REG__ADDRESS_MASK = 0x00FFFFFC # macro
TCP_CE_EDC_LO_REG__MEM_ID_MASK = 0xFF000000 # macro
TCI_UE_EDC_HI_REG__ECC__SHIFT = 0x0 # macro
TCI_UE_EDC_HI_REG__PARITY__SHIFT = 0x1 # macro
TCI_UE_EDC_HI_REG__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TCI_UE_EDC_HI_REG__ERR_INFO__SHIFT = 0x3 # macro
TCI_UE_EDC_HI_REG__UE_CNT__SHIFT = 0x17 # macro
TCI_UE_EDC_HI_REG__FED_CNT__SHIFT = 0x1a # macro
TCI_UE_EDC_HI_REG__RESERVED__SHIFT = 0x1d # macro
TCI_UE_EDC_HI_REG__ECC_MASK = 0x00000001 # macro
TCI_UE_EDC_HI_REG__PARITY_MASK = 0x00000002 # macro
TCI_UE_EDC_HI_REG__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TCI_UE_EDC_HI_REG__ERR_INFO_MASK = 0x007FFFF8 # macro
TCI_UE_EDC_HI_REG__UE_CNT_MASK = 0x03800000 # macro
TCI_UE_EDC_HI_REG__FED_CNT_MASK = 0x1C000000 # macro
TCI_UE_EDC_HI_REG__RESERVED_MASK = 0xE0000000 # macro
TCI_UE_EDC_LO_REG__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TCI_UE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG__SHIFT = 0x1 # macro
TCI_UE_EDC_LO_REG__ADDRESS__SHIFT = 0x2 # macro
TCI_UE_EDC_LO_REG__MEM_ID__SHIFT = 0x18 # macro
TCI_UE_EDC_LO_REG__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TCI_UE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG_MASK = 0x00000002 # macro
TCI_UE_EDC_LO_REG__ADDRESS_MASK = 0x00FFFFFC # macro
TCI_UE_EDC_LO_REG__MEM_ID_MASK = 0xFF000000 # macro
TCI_CE_EDC_HI_REG__ECC__SHIFT = 0x0 # macro
TCI_CE_EDC_HI_REG__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TCI_CE_EDC_HI_REG__ERR_INFO__SHIFT = 0x3 # macro
TCI_CE_EDC_HI_REG__CE_CNT__SHIFT = 0x17 # macro
TCI_CE_EDC_HI_REG__POISON__SHIFT = 0x1a # macro
TCI_CE_EDC_HI_REG__RESERVED__SHIFT = 0x1b # macro
TCI_CE_EDC_HI_REG__ECC_MASK = 0x00000001 # macro
TCI_CE_EDC_HI_REG__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TCI_CE_EDC_HI_REG__ERR_INFO_MASK = 0x007FFFF8 # macro
TCI_CE_EDC_HI_REG__CE_CNT_MASK = 0x03800000 # macro
TCI_CE_EDC_HI_REG__POISON_MASK = 0x04000000 # macro
TCI_CE_EDC_HI_REG__RESERVED_MASK = 0xF8000000 # macro
TCI_CE_EDC_LO_REG__STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TCI_CE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG__SHIFT = 0x1 # macro
TCI_CE_EDC_LO_REG__ADDRESS__SHIFT = 0x2 # macro
TCI_CE_EDC_LO_REG__MEM_ID__SHIFT = 0x18 # macro
TCI_CE_EDC_LO_REG__STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TCI_CE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG_MASK = 0x00000002 # macro
TCI_CE_EDC_LO_REG__ADDRESS_MASK = 0x00FFFFFC # macro
TCI_CE_EDC_LO_REG__MEM_ID_MASK = 0xFF000000 # macro
TCI_MISC__FGCG_REPEATER_DISABLE__SHIFT = 0x0 # macro
TCI_MISC__LEGACY_MGCG_DISABLE__SHIFT = 0x1 # macro
TCI_MISC__FGCG_REPEATER_DISABLE_MASK = 0x00000001 # macro
TCI_MISC__LEGACY_MGCG_DISABLE_MASK = 0x00000002 # macro
TCI_CNTL_3__DISABLE_DOUBLING_L2_BANDWIDTH__SHIFT = 0x0 # macro
TCI_CNTL_3__COMBINING_DELAY_WINDOW__SHIFT = 0x2 # macro
TCI_CNTL_3__CHICKEN_BIT_TCR_MGCG__SHIFT = 0x4 # macro
TCI_CNTL_3__TCR_FGCG_REPEATER_DISABLE__SHIFT = 0x7 # macro
TCI_CNTL_3__DISABLE_DOUBLING_L2_BANDWIDTH_MASK = 0x00000003 # macro
TCI_CNTL_3__COMBINING_DELAY_WINDOW_MASK = 0x0000000C # macro
TCI_CNTL_3__CHICKEN_BIT_TCR_MGCG_MASK = 0x00000070 # macro
TCI_CNTL_3__TCR_FGCG_REPEATER_DISABLE_MASK = 0x00000080 # macro
TCI_DSM_CNTL__WRITE_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x0 # macro
TCI_DSM_CNTL__WRITE_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x2 # macro
TCI_DSM_CNTL__WRITE_RAM_IRRITATOR_DATA_SEL_MASK = 0x00000003 # macro
TCI_DSM_CNTL__WRITE_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000004 # macro
TCI_DSM_CNTL2__WRITE_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
TCI_DSM_CNTL2__WRITE_RAM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
TCI_DSM_CNTL2__TCI_INJECT_DELAY__SHIFT = 0x1a # macro
TCI_DSM_CNTL2__WRITE_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
TCI_DSM_CNTL2__WRITE_RAM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
TCI_DSM_CNTL2__TCI_INJECT_DELAY_MASK = 0xFC000000 # macro
TCI_STATUS__TCI_BUSY__SHIFT = 0x0 # macro
TCI_STATUS__TCI_BUSY_MASK = 0x00000001 # macro
TCI_CNTL_1__WBINVL1_NUM_CYCLES__SHIFT = 0x0 # macro
TCI_CNTL_1__REQ_FIFO_DEPTH__SHIFT = 0x10 # macro
TCI_CNTL_1__WDATA_RAM_DEPTH__SHIFT = 0x18 # macro
TCI_CNTL_1__WBINVL1_NUM_CYCLES_MASK = 0x0000FFFF # macro
TCI_CNTL_1__REQ_FIFO_DEPTH_MASK = 0x00FF0000 # macro
TCI_CNTL_1__WDATA_RAM_DEPTH_MASK = 0xFF000000 # macro
TCI_CNTL_2__L1_INVAL_ON_WBINVL2__SHIFT = 0x0 # macro
TCI_CNTL_2__TCA_MAX_CREDIT__SHIFT = 0x1 # macro
TCI_CNTL_2__L1_INVAL_ON_WBINVL2_MASK = 0x00000001 # macro
TCI_CNTL_2__TCA_MAX_CREDIT_MASK = 0x000001FE # macro
TCC_CTRL__CACHE_SIZE__SHIFT = 0x0 # macro
TCC_CTRL__RATE__SHIFT = 0x2 # macro
TCC_CTRL__WRITEBACK_MARGIN__SHIFT = 0x4 # macro
TCC_CTRL__SRC_FIFO_SIZE__SHIFT = 0xc # macro
TCC_CTRL__LATENCY_FIFO_SIZE__SHIFT = 0x10 # macro
TCC_CTRL__LINEAR_SET_HASH__SHIFT = 0x15 # macro
TCC_CTRL__OUTPUT_FIFO_CLK_MODE__SHIFT = 0x16 # macro
TCC_CTRL__EXECUTE_CLK_MODE__SHIFT = 0x17 # macro
TCC_CTRL__RETURN_BUFFER_CLK_MODE__SHIFT = 0x19 # macro
TCC_CTRL__SRC_FIFO_CLK_MODE__SHIFT = 0x1a # macro
TCC_CTRL__MC_WRITE_CLK_MODE__SHIFT = 0x1b # macro
TCC_CTRL__LATENCY_FIFO_CLK_MODE__SHIFT = 0x1c # macro
TCC_CTRL__DISABLE_SHARED_128B_READ_REQUEST__SHIFT = 0x1d # macro
TCC_CTRL__CACHE_SIZE_MASK = 0x00000003 # macro
TCC_CTRL__RATE_MASK = 0x0000000C # macro
TCC_CTRL__WRITEBACK_MARGIN_MASK = 0x000000F0 # macro
TCC_CTRL__SRC_FIFO_SIZE_MASK = 0x0000F000 # macro
TCC_CTRL__LATENCY_FIFO_SIZE_MASK = 0x000F0000 # macro
TCC_CTRL__LINEAR_SET_HASH_MASK = 0x00200000 # macro
TCC_CTRL__OUTPUT_FIFO_CLK_MODE_MASK = 0x00400000 # macro
TCC_CTRL__EXECUTE_CLK_MODE_MASK = 0x01800000 # macro
TCC_CTRL__RETURN_BUFFER_CLK_MODE_MASK = 0x02000000 # macro
TCC_CTRL__SRC_FIFO_CLK_MODE_MASK = 0x04000000 # macro
TCC_CTRL__MC_WRITE_CLK_MODE_MASK = 0x08000000 # macro
TCC_CTRL__LATENCY_FIFO_CLK_MODE_MASK = 0x10000000 # macro
TCC_CTRL__DISABLE_SHARED_128B_READ_REQUEST_MASK = 0x20000000 # macro
TCC_CTRL2__PROBE_FIFO_SIZE__SHIFT = 0x0 # macro
TCC_CTRL2__INF_NAN_CLAMP__SHIFT = 0x10 # macro
TCC_CTRL2__PROBE_FILTER_CTRL__SHIFT = 0x11 # macro
TCC_CTRL2__WAIT_CLK_STABLE_CNT__SHIFT = 0x12 # macro
TCC_CTRL2__TCC_TCX_REPEATER_FGCG_DISABLE__SHIFT = 0x17 # macro
TCC_CTRL2__TCC_EA0_RDREQ_FGCG_DISABLE__SHIFT = 0x18 # macro
TCC_CTRL2__TCC_EA0_WRREQ_FGCG_DISABLE__SHIFT = 0x19 # macro
TCC_CTRL2__TCC_TCX_ACK_REPEATER_FGCG_DISABLE__SHIFT = 0x1a # macro
TCC_CTRL2__TCC_TCA_HOLE_REPEATER_FGCG_DISABLE__SHIFT = 0x1b # macro
TCC_CTRL2__TCC_TCA_RTN_REPEATER_FGCG_DISABLE__SHIFT = 0x1c # macro
TCC_CTRL2__USE_EA_EARLYWRRET_ON_WRITEBACK__SHIFT = 0x1d # macro
TCC_CTRL2__Enable_TCC_64K_2M_1G_1T_hash__SHIFT = 0x1e # macro
TCC_CTRL2__PROBE_FIFO_SIZE_MASK = 0x0000000F # macro
TCC_CTRL2__INF_NAN_CLAMP_MASK = 0x00010000 # macro
TCC_CTRL2__PROBE_FILTER_CTRL_MASK = 0x00020000 # macro
TCC_CTRL2__WAIT_CLK_STABLE_CNT_MASK = 0x007C0000 # macro
TCC_CTRL2__TCC_TCX_REPEATER_FGCG_DISABLE_MASK = 0x00800000 # macro
TCC_CTRL2__TCC_EA0_RDREQ_FGCG_DISABLE_MASK = 0x01000000 # macro
TCC_CTRL2__TCC_EA0_WRREQ_FGCG_DISABLE_MASK = 0x02000000 # macro
TCC_CTRL2__TCC_TCX_ACK_REPEATER_FGCG_DISABLE_MASK = 0x04000000 # macro
TCC_CTRL2__TCC_TCA_HOLE_REPEATER_FGCG_DISABLE_MASK = 0x08000000 # macro
TCC_CTRL2__TCC_TCA_RTN_REPEATER_FGCG_DISABLE_MASK = 0x10000000 # macro
TCC_CTRL2__USE_EA_EARLYWRRET_ON_WRITEBACK_MASK = 0x20000000 # macro
TCC_CTRL2__Enable_TCC_64K_2M_1G_1T_hash_MASK = 0x40000000 # macro
TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_DATA_SEL__SHIFT = 0x0 # macro
TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_SINGLE_WRITE__SHIFT = 0x2 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_DATA_SEL__SHIFT = 0x3 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_SINGLE_WRITE__SHIFT = 0x5 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_DATA_SEL__SHIFT = 0x6 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_SINGLE_WRITE__SHIFT = 0x8 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_DATA_SEL__SHIFT = 0x9 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_SINGLE_WRITE__SHIFT = 0xb # macro
TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_DATA_SEL__SHIFT = 0xc # macro
TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_SINGLE_WRITE__SHIFT = 0xe # macro
TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_DATA_SEL__SHIFT = 0xf # macro
TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_SINGLE_WRITE__SHIFT = 0x11 # macro
TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_DATA_SEL__SHIFT = 0x12 # macro
TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_SINGLE_WRITE__SHIFT = 0x14 # macro
TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_DATA_SEL__SHIFT = 0x15 # macro
TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_SINGLE_WRITE__SHIFT = 0x17 # macro
TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_DATA_SEL__SHIFT = 0x18 # macro
TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_SINGLE_WRITE__SHIFT = 0x1a # macro
TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_DATA_SEL__SHIFT = 0x1b # macro
TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_SINGLE_WRITE__SHIFT = 0x1d # macro
TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_DATA_SEL_MASK = 0x00000003 # macro
TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_SINGLE_WRITE_MASK = 0x00000004 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_DATA_SEL_MASK = 0x00000018 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_SINGLE_WRITE_MASK = 0x00000020 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_DATA_SEL_MASK = 0x000000C0 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_SINGLE_WRITE_MASK = 0x00000100 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_DATA_SEL_MASK = 0x00000600 # macro
TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_SINGLE_WRITE_MASK = 0x00000800 # macro
TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_DATA_SEL_MASK = 0x00003000 # macro
TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_SINGLE_WRITE_MASK = 0x00004000 # macro
TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_DATA_SEL_MASK = 0x00018000 # macro
TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_SINGLE_WRITE_MASK = 0x00020000 # macro
TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_DATA_SEL_MASK = 0x000C0000 # macro
TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_SINGLE_WRITE_MASK = 0x00100000 # macro
TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_DATA_SEL_MASK = 0x00600000 # macro
TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_SINGLE_WRITE_MASK = 0x00800000 # macro
TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_DATA_SEL_MASK = 0x03000000 # macro
TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_SINGLE_WRITE_MASK = 0x04000000 # macro
TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_DATA_SEL_MASK = 0x18000000 # macro
TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_SINGLE_WRITE_MASK = 0x20000000 # macro
TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_DATA_SEL__SHIFT = 0x0 # macro
TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT = 0x2 # macro
TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_DATA_SEL__SHIFT = 0x3 # macro
TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT = 0x5 # macro
TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_DATA_SEL__SHIFT = 0x6 # macro
TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_SINGLE_WRITE__SHIFT = 0x8 # macro
TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_DATA_SEL__SHIFT = 0x9 # macro
TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_SINGLE_WRITE__SHIFT = 0xb # macro
TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL__SHIFT = 0xc # macro
TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0xe # macro
TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_DATA_SEL__SHIFT = 0xf # macro
TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT = 0x11 # macro
TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_DATA_SEL__SHIFT = 0x12 # macro
TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT = 0x14 # macro
TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_DATA_SEL__SHIFT = 0x15 # macro
TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_SINGLE_WRITE__SHIFT = 0x17 # macro
TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_DATA_SEL__SHIFT = 0x18 # macro
TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_SINGLE_WRITE__SHIFT = 0x1a # macro
TCC_DSM_CNTLA__OUTPUT_FIFOS_IRRITATOR_DATA_SEL__SHIFT = 0x1b # macro
TCC_DSM_CNTLA__OUTPUT_FIFOS_IRRITATOR_SINGLE_WRITE__SHIFT = 0x1d # macro
TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_DATA_SEL_MASK = 0x00000003 # macro
TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_SINGLE_WRITE_MASK = 0x00000004 # macro
TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_DATA_SEL_MASK = 0x00000018 # macro
TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_SINGLE_WRITE_MASK = 0x00000020 # macro
TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_DATA_SEL_MASK = 0x000000C0 # macro
TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_SINGLE_WRITE_MASK = 0x00000100 # macro
TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_DATA_SEL_MASK = 0x00000600 # macro
TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_SINGLE_WRITE_MASK = 0x00000800 # macro
TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL_MASK = 0x00003000 # macro
TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00004000 # macro
TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_DATA_SEL_MASK = 0x00018000 # macro
TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_SINGLE_WRITE_MASK = 0x00020000 # macro
TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_DATA_SEL_MASK = 0x000C0000 # macro
TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_SINGLE_WRITE_MASK = 0x00100000 # macro
TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_DATA_SEL_MASK = 0x00600000 # macro
TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_SINGLE_WRITE_MASK = 0x00800000 # macro
TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_DATA_SEL_MASK = 0x03000000 # macro
TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_SINGLE_WRITE_MASK = 0x04000000 # macro
TCC_DSM_CNTLA__OUTPUT_FIFOS_IRRITATOR_DATA_SEL_MASK = 0x18000000 # macro
TCC_DSM_CNTLA__OUTPUT_FIFOS_IRRITATOR_SINGLE_WRITE_MASK = 0x20000000 # macro
TCC_DSM_CNTL2__CACHE_DATA_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
TCC_DSM_CNTL2__CACHE_DATA_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
TCC_DSM_CNTL2__HIGH_RATE_TAG_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
TCC_DSM_CNTL2__HIGH_RATE_TAG_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
TCC_DSM_CNTL2__LOW_RATE_TAG_ENABLE_ERROR_INJECT__SHIFT = 0x15 # macro
TCC_DSM_CNTL2__LOW_RATE_TAG_SELECT_INJECT_DELAY__SHIFT = 0x17 # macro
TCC_DSM_CNTL2__INJECT_DELAY__SHIFT = 0x1a # macro
TCC_DSM_CNTL2__CACHE_DATA_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
TCC_DSM_CNTL2__CACHE_DATA_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
TCC_DSM_CNTL2__HIGH_RATE_TAG_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
TCC_DSM_CNTL2__HIGH_RATE_TAG_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
TCC_DSM_CNTL2__LOW_RATE_TAG_ENABLE_ERROR_INJECT_MASK = 0x00600000 # macro
TCC_DSM_CNTL2__LOW_RATE_TAG_SELECT_INJECT_DELAY_MASK = 0x00800000 # macro
TCC_DSM_CNTL2__INJECT_DELAY_MASK = 0xFC000000 # macro
TCC_DSM_CNTL2A__IN_USE_DEC_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
TCC_DSM_CNTL2A__IN_USE_DEC_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
TCC_DSM_CNTL2A__IN_USE_TRANSFER_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
TCC_DSM_CNTL2A__IN_USE_TRANSFER_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
TCC_DSM_CNTL2A__RETURN_DATA_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
TCC_DSM_CNTL2A__RETURN_DATA_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
TCC_DSM_CNTL2A__RETURN_CONTROL_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
TCC_DSM_CNTL2A__RETURN_CONTROL_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
TCC_DSM_CNTL2A__WRITE_RETURN_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
TCC_DSM_CNTL2A__WRITE_RETURN_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
TCC_DSM_CNTL2A__WRITE_CACHE_READ_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
TCC_DSM_CNTL2A__WRITE_CACHE_READ_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
TCC_DSM_CNTL2A__SRC_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x15 # macro
TCC_DSM_CNTL2A__SRC_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x17 # macro
TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x18 # macro
TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x1a # macro
TCC_DSM_CNTL2A__OUTPUT_FIFOS_ENABLE_ERROR_INJECT__SHIFT = 0x1b # macro
TCC_DSM_CNTL2A__OUTPUT_FIFOS_SELECT_INJECT_DELAY__SHIFT = 0x1d # macro
TCC_DSM_CNTL2A__IN_USE_DEC_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
TCC_DSM_CNTL2A__IN_USE_DEC_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
TCC_DSM_CNTL2A__IN_USE_TRANSFER_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
TCC_DSM_CNTL2A__IN_USE_TRANSFER_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
TCC_DSM_CNTL2A__RETURN_DATA_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
TCC_DSM_CNTL2A__RETURN_DATA_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
TCC_DSM_CNTL2A__RETURN_CONTROL_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
TCC_DSM_CNTL2A__RETURN_CONTROL_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
TCC_DSM_CNTL2A__WRITE_RETURN_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
TCC_DSM_CNTL2A__WRITE_RETURN_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
TCC_DSM_CNTL2A__WRITE_CACHE_READ_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
TCC_DSM_CNTL2A__WRITE_CACHE_READ_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
TCC_DSM_CNTL2A__SRC_FIFO_ENABLE_ERROR_INJECT_MASK = 0x00600000 # macro
TCC_DSM_CNTL2A__SRC_FIFO_SELECT_INJECT_DELAY_MASK = 0x00800000 # macro
TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_ENABLE_ERROR_INJECT_MASK = 0x03000000 # macro
TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_SELECT_INJECT_DELAY_MASK = 0x04000000 # macro
TCC_DSM_CNTL2A__OUTPUT_FIFOS_ENABLE_ERROR_INJECT_MASK = 0x18000000 # macro
TCC_DSM_CNTL2A__OUTPUT_FIFOS_SELECT_INJECT_DELAY_MASK = 0x20000000 # macro
TCC_DSM_CNTL2B__LATENCY_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
TCC_DSM_CNTL2B__LATENCY_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_IRRITATOR_DATA_SEL__SHIFT = 0xf # macro
TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_IRRITATOR_SINGLE_WRITE__SHIFT = 0x11 # macro
TCC_DSM_CNTL2B__RETURN_BUFFER_LEVEL_BUBBLE_THRESHOLD__SHIFT = 0x12 # macro
TCC_DSM_CNTL2B__LATENCY_FIFO_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
TCC_DSM_CNTL2B__LATENCY_FIFO_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_IRRITATOR_DATA_SEL_MASK = 0x00018000 # macro
TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_IRRITATOR_SINGLE_WRITE_MASK = 0x00020000 # macro
TCC_DSM_CNTL2B__RETURN_BUFFER_LEVEL_BUBBLE_THRESHOLD_MASK = 0x00FC0000 # macro
TCC_WBINVL2__DONE__SHIFT = 0x4 # macro
TCC_WBINVL2__DONE_MASK = 0x00000010 # macro
TCC_SOFT_RESET__HALT_FOR_RESET__SHIFT = 0x0 # macro
TCC_SOFT_RESET__HALT_FOR_RESET_MASK = 0x00000001 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_IRRITATOR_DATA_SEL__SHIFT = 0x0 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_IRRITATOR_SINGLE_WRITE__SHIFT = 0x2 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_IRRITATOR_DATA_SEL__SHIFT = 0x3 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_IRRITATOR_SINGLE_WRITE__SHIFT = 0x5 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_IRRITATOR_DATA_SEL__SHIFT = 0x6 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_IRRITATOR_SINGLE_WRITE__SHIFT = 0x8 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_IRRITATOR_DATA_SEL__SHIFT = 0x9 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_IRRITATOR_SINGLE_WRITE__SHIFT = 0xb # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_ENABLE_ERROR_INJECT__SHIFT = 0x15 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_SELECT_INJECT_DELAY__SHIFT = 0x17 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_IRRITATOR_DATA_SEL_MASK = 0x00000003 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_IRRITATOR_SINGLE_WRITE_MASK = 0x00000004 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_IRRITATOR_DATA_SEL_MASK = 0x00000018 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_IRRITATOR_SINGLE_WRITE_MASK = 0x00000020 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_IRRITATOR_DATA_SEL_MASK = 0x000000C0 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_IRRITATOR_SINGLE_WRITE_MASK = 0x00000100 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_IRRITATOR_DATA_SEL_MASK = 0x00000600 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_IRRITATOR_SINGLE_WRITE_MASK = 0x00000800 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_ENABLE_ERROR_INJECT_MASK = 0x00600000 # macro
TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_SELECT_INJECT_DELAY_MASK = 0x00800000 # macro
TCA_CTRL__HOLE_TIMEOUT__SHIFT = 0x0 # macro
TCA_CTRL__RB_STILL_4_PHASE__SHIFT = 0x4 # macro
TCA_CTRL__RB_AS_TCI__SHIFT = 0x5 # macro
TCA_CTRL__DISABLE_UTCL2_PRIORITY__SHIFT = 0x6 # macro
TCA_CTRL__DISABLE_RB_ONLY_TCA_ARBITER__SHIFT = 0x7 # macro
TCA_CTRL__TCA_TCC_FGCG_DISABLE__SHIFT = 0x8 # macro
TCA_CTRL__TCA_TCA_FGCG_DISABLE__SHIFT = 0x9 # macro
TCA_CTRL__TCA_TCH_FGCG_DISABLE__SHIFT = 0xa # macro
TCA_CTRL__TCA_TCX_FGCG_DISABLE__SHIFT = 0xb # macro
TCA_CTRL__TCA_RANDOM_REVERSE_PRIORITY_ENABLE__SHIFT = 0xc # macro
TCA_CTRL__RTN_CREDIT_THRESHOLD__SHIFT = 0xd # macro
TCA_CTRL__ACK_CREDIT_THRESHOLD__SHIFT = 0x10 # macro
TCA_CTRL__RTN_ARB_MODE__SHIFT = 0x13 # macro
TCA_CTRL__HOLE_ARB_SHARE_THRESHOLD__SHIFT = 0x18 # macro
TCA_CTRL__HOLE_ARB_LANE_THRESHOLD__SHIFT = 0x1c # macro
TCA_CTRL__HOLE_TIMEOUT_MASK = 0x0000000F # macro
TCA_CTRL__RB_STILL_4_PHASE_MASK = 0x00000010 # macro
TCA_CTRL__RB_AS_TCI_MASK = 0x00000020 # macro
TCA_CTRL__DISABLE_UTCL2_PRIORITY_MASK = 0x00000040 # macro
TCA_CTRL__DISABLE_RB_ONLY_TCA_ARBITER_MASK = 0x00000080 # macro
TCA_CTRL__TCA_TCC_FGCG_DISABLE_MASK = 0x00000100 # macro
TCA_CTRL__TCA_TCA_FGCG_DISABLE_MASK = 0x00000200 # macro
TCA_CTRL__TCA_TCH_FGCG_DISABLE_MASK = 0x00000400 # macro
TCA_CTRL__TCA_TCX_FGCG_DISABLE_MASK = 0x00000800 # macro
TCA_CTRL__TCA_RANDOM_REVERSE_PRIORITY_ENABLE_MASK = 0x00001000 # macro
TCA_CTRL__RTN_CREDIT_THRESHOLD_MASK = 0x0000E000 # macro
TCA_CTRL__ACK_CREDIT_THRESHOLD_MASK = 0x00070000 # macro
TCA_CTRL__RTN_ARB_MODE_MASK = 0x00080000 # macro
TCA_CTRL__HOLE_ARB_SHARE_THRESHOLD_MASK = 0x07000000 # macro
TCA_CTRL__HOLE_ARB_LANE_THRESHOLD_MASK = 0x70000000 # macro
TCA_BURST_MASK__ADDR_MASK__SHIFT = 0x0 # macro
TCA_BURST_MASK__ADDR_MASK_MASK = 0xFFFFFFFF # macro
TCA_BURST_CTRL__MAX_BURST__SHIFT = 0x0 # macro
TCA_BURST_CTRL__TCP_DISABLE__SHIFT = 0x4 # macro
TCA_BURST_CTRL__SQC_DISABLE__SHIFT = 0x5 # macro
TCA_BURST_CTRL__CPF_DISABLE__SHIFT = 0x6 # macro
TCA_BURST_CTRL__CPG_DISABLE__SHIFT = 0x7 # macro
TCA_BURST_CTRL__SQG_DISABLE__SHIFT = 0xa # macro
TCA_BURST_CTRL__UTCL2_DISABLE__SHIFT = 0xb # macro
TCA_BURST_CTRL__TPI_DISABLE__SHIFT = 0xc # macro
TCA_BURST_CTRL__RLC_DISABLE__SHIFT = 0xd # macro
TCA_BURST_CTRL__MAX_BURST_MASK = 0x00000007 # macro
TCA_BURST_CTRL__TCP_DISABLE_MASK = 0x00000010 # macro
TCA_BURST_CTRL__SQC_DISABLE_MASK = 0x00000020 # macro
TCA_BURST_CTRL__CPF_DISABLE_MASK = 0x00000040 # macro
TCA_BURST_CTRL__CPG_DISABLE_MASK = 0x00000080 # macro
TCA_BURST_CTRL__SQG_DISABLE_MASK = 0x00000400 # macro
TCA_BURST_CTRL__UTCL2_DISABLE_MASK = 0x00000800 # macro
TCA_BURST_CTRL__TPI_DISABLE_MASK = 0x00001000 # macro
TCA_BURST_CTRL__RLC_DISABLE_MASK = 0x00002000 # macro
TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_DATA_SEL__SHIFT = 0x0 # macro
TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_SINGLE_WRITE__SHIFT = 0x2 # macro
TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_DATA_SEL__SHIFT = 0x3 # macro
TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_SINGLE_WRITE__SHIFT = 0x5 # macro
TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_DATA_SEL_MASK = 0x00000003 # macro
TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_SINGLE_WRITE_MASK = 0x00000004 # macro
TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_DATA_SEL_MASK = 0x00000018 # macro
TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_SINGLE_WRITE_MASK = 0x00000020 # macro
TCA_DSM_CNTL2__HOLE_FIFO_SED_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
TCA_DSM_CNTL2__HOLE_FIFO_SED_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
TCA_DSM_CNTL2__REQ_FIFO_SED_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
TCA_DSM_CNTL2__REQ_FIFO_SED_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
TCA_DSM_CNTL2__INJECT_DELAY__SHIFT = 0x1a # macro
TCA_DSM_CNTL2__HOLE_FIFO_SED_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
TCA_DSM_CNTL2__HOLE_FIFO_SED_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
TCA_DSM_CNTL2__REQ_FIFO_SED_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
TCA_DSM_CNTL2__REQ_FIFO_SED_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
TCA_DSM_CNTL2__INJECT_DELAY_MASK = 0xFC000000 # macro
TCX_CTRL__TCX_TCX_FGCG_DISABLE__SHIFT = 0x0 # macro
TCX_CTRL__TCX_TCR_FGCG_DISABLE__SHIFT = 0x1 # macro
TCX_CTRL__TCX_TCC_FGCG_DISABLE__SHIFT = 0x2 # macro
TCX_CTRL__TCX_TCX_FGCG_DISABLE_MASK = 0x00000001 # macro
TCX_CTRL__TCX_TCR_FGCG_DISABLE_MASK = 0x00000002 # macro
TCX_CTRL__TCX_TCC_FGCG_DISABLE_MASK = 0x00000004 # macro
TCX_DSM_CNTL__GROUP0_SED_IRRITATOR_DATA_SEL__SHIFT = 0x0 # macro
TCX_DSM_CNTL__GROUP1_SED_IRRITATOR_DATA_SEL__SHIFT = 0x2 # macro
TCX_DSM_CNTL__GROUP2_SED_IRRITATOR_DATA_SEL__SHIFT = 0x4 # macro
TCX_DSM_CNTL__GROUP4_SED_IRRITATOR_DATA_SEL__SHIFT = 0x8 # macro
TCX_DSM_CNTL__GROUP5_SED_IRRITATOR_DATA_SEL__SHIFT = 0xa # macro
TCX_DSM_CNTL__GROUP6_SED_IRRITATOR_DATA_SEL__SHIFT = 0xc # macro
TCX_DSM_CNTL__GROUP8_SED_IRRITATOR_DATA_SEL__SHIFT = 0x10 # macro
TCX_DSM_CNTL__GROUP9_SED_IRRITATOR_DATA_SEL__SHIFT = 0x12 # macro
TCX_DSM_CNTL__GROUP10_SED_IRRITATOR_DATA_SEL__SHIFT = 0x14 # macro
TCX_DSM_CNTL__GROUP13_SED_IRRITATOR_DATA_SEL__SHIFT = 0x1a # macro
TCX_DSM_CNTL__GROUP14_SED_IRRITATOR_DATA_SEL__SHIFT = 0x1c # macro
TCX_DSM_CNTL__SED_IRRITATOR_SINGLE_WRITE__SHIFT = 0x1e # macro
TCX_DSM_CNTL__GROUP0_SED_IRRITATOR_DATA_SEL_MASK = 0x00000003 # macro
TCX_DSM_CNTL__GROUP1_SED_IRRITATOR_DATA_SEL_MASK = 0x0000000C # macro
TCX_DSM_CNTL__GROUP2_SED_IRRITATOR_DATA_SEL_MASK = 0x00000030 # macro
TCX_DSM_CNTL__GROUP4_SED_IRRITATOR_DATA_SEL_MASK = 0x00000300 # macro
TCX_DSM_CNTL__GROUP5_SED_IRRITATOR_DATA_SEL_MASK = 0x00000C00 # macro
TCX_DSM_CNTL__GROUP6_SED_IRRITATOR_DATA_SEL_MASK = 0x00003000 # macro
TCX_DSM_CNTL__GROUP8_SED_IRRITATOR_DATA_SEL_MASK = 0x00030000 # macro
TCX_DSM_CNTL__GROUP9_SED_IRRITATOR_DATA_SEL_MASK = 0x000C0000 # macro
TCX_DSM_CNTL__GROUP10_SED_IRRITATOR_DATA_SEL_MASK = 0x00300000 # macro
TCX_DSM_CNTL__GROUP13_SED_IRRITATOR_DATA_SEL_MASK = 0x0C000000 # macro
TCX_DSM_CNTL__GROUP14_SED_IRRITATOR_DATA_SEL_MASK = 0x30000000 # macro
TCX_DSM_CNTL__SED_IRRITATOR_SINGLE_WRITE_MASK = 0x40000000 # macro
TCX_DSM_CNTL2__SED_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
TCX_DSM_CNTL2__SED_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
TCX_DSM_CNTL2__INJECT_DELAY__SHIFT = 0x1a # macro
TCX_DSM_CNTL2__SED_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
TCX_DSM_CNTL2__SED_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
TCX_DSM_CNTL2__INJECT_DELAY_MASK = 0xFC000000 # macro
TCA_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TCA_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
TCA_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
TCA_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
TCA_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TCA_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
TCA_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
TCA_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
TCA_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
TCA_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
TCA_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TCA_UE_ERR_STATUS_HI__ERROR_INFO__SHIFT = 0x3 # macro
TCA_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
TCA_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
TCA_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
TCA_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
TCA_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TCA_UE_ERR_STATUS_HI__ERROR_INFO_MASK = 0x007FFFF8 # macro
TCA_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
TCA_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
TCX_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TCX_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
TCX_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
TCX_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
TCX_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TCX_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
TCX_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
TCX_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
TCX_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
TCX_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
TCX_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TCX_UE_ERR_STATUS_HI__ERROR_INFO__SHIFT = 0x3 # macro
TCX_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
TCX_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
TCX_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
TCX_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
TCX_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TCX_UE_ERR_STATUS_HI__ERROR_INFO_MASK = 0x007FFFF8 # macro
TCX_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
TCX_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
TCX_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TCX_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
TCX_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
TCX_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
TCX_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TCX_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
TCX_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
TCX_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
TCX_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
TCX_CE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TCX_CE_ERR_STATUS_HI__ERROR_INFO__SHIFT = 0x3 # macro
TCX_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
TCX_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
TCX_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
TCX_CE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TCX_CE_ERR_STATUS_HI__ERROR_INFO_MASK = 0x007FFFF8 # macro
TCX_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
TCX_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
TCC_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TCC_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
TCC_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
TCC_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
TCC_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TCC_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
TCC_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
TCC_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
TCC_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
TCC_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
TCC_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TCC_UE_ERR_STATUS_HI__ERROR_INFO__SHIFT = 0x3 # macro
TCC_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
TCC_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
TCC_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
TCC_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
TCC_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TCC_UE_ERR_STATUS_HI__ERROR_INFO_MASK = 0x007FFFF8 # macro
TCC_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
TCC_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
TCC_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
TCC_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
TCC_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
TCC_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
TCC_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
TCC_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
TCC_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
TCC_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
TCC_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
TCC_CE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
TCC_CE_ERR_STATUS_HI__ERROR_INFO__SHIFT = 0x3 # macro
TCC_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
TCC_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
TCC_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
TCC_CE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
TCC_CE_ERR_STATUS_HI__ERROR_INFO_MASK = 0x007FFFF8 # macro
TCC_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
TCC_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
SPI_SHADER_PGM_RSRC3_PS__CU_EN__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT__SHIFT = 0x10 # macro
SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD__SHIFT = 0x16 # macro
SPI_SHADER_PGM_RSRC3_PS__SIMD_DISABLE__SHIFT = 0x1a # macro
SPI_SHADER_PGM_RSRC3_PS__CU_EN_MASK = 0x0000FFFF # macro
SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT_MASK = 0x003F0000 # macro
SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD_MASK = 0x03C00000 # macro
SPI_SHADER_PGM_RSRC3_PS__SIMD_DISABLE_MASK = 0x3C000000 # macro
SPI_SHADER_PGM_LO_PS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_LO_PS__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_HI_PS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_HI_PS__MEM_BASE_MASK = 0xFF # macro
SPI_SHADER_PGM_RSRC1_PS__VGPRS__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC1_PS__SGPRS__SHIFT = 0x6 # macro
SPI_SHADER_PGM_RSRC1_PS__PRIORITY__SHIFT = 0xa # macro
SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE__SHIFT = 0xc # macro
SPI_SHADER_PGM_RSRC1_PS__PRIV__SHIFT = 0x14 # macro
SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP__SHIFT = 0x15 # macro
SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE__SHIFT = 0x16 # macro
SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE__SHIFT = 0x17 # macro
SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE__SHIFT = 0x18 # macro
SPI_SHADER_PGM_RSRC1_PS__CDBG_USER__SHIFT = 0x1c # macro
SPI_SHADER_PGM_RSRC1_PS__FP16_OVFL__SHIFT = 0x1d # macro
SPI_SHADER_PGM_RSRC1_PS__VGPRS_MASK = 0x0000003F # macro
SPI_SHADER_PGM_RSRC1_PS__SGPRS_MASK = 0x000003C0 # macro
SPI_SHADER_PGM_RSRC1_PS__PRIORITY_MASK = 0x00000C00 # macro
SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE_MASK = 0x000FF000 # macro
SPI_SHADER_PGM_RSRC1_PS__PRIV_MASK = 0x00100000 # macro
SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP_MASK = 0x00200000 # macro
SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE_MASK = 0x00400000 # macro
SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE_MASK = 0x00800000 # macro
SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE_MASK = 0x01000000 # macro
SPI_SHADER_PGM_RSRC1_PS__CDBG_USER_MASK = 0x10000000 # macro
SPI_SHADER_PGM_RSRC1_PS__FP16_OVFL_MASK = 0x20000000 # macro
SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC2_PS__USER_SGPR__SHIFT = 0x1 # macro
SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT__SHIFT = 0x6 # macro
SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN__SHIFT = 0x7 # macro
SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE__SHIFT = 0x8 # macro
SPI_SHADER_PGM_RSRC2_PS__EXCP_EN__SHIFT = 0x10 # macro
SPI_SHADER_PGM_RSRC2_PS__LOAD_COLLISION_WAVEID__SHIFT = 0x19 # macro
SPI_SHADER_PGM_RSRC2_PS__LOAD_INTRAWAVE_COLLISION__SHIFT = 0x1a # macro
SPI_SHADER_PGM_RSRC2_PS__SKIP_USGPR0__SHIFT = 0x1b # macro
SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MSB__SHIFT = 0x1c # macro
SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN_MASK = 0x00000001 # macro
SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MASK = 0x0000003E # macro
SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT_MASK = 0x00000040 # macro
SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN_MASK = 0x00000080 # macro
SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE_MASK = 0x0000FF00 # macro
SPI_SHADER_PGM_RSRC2_PS__EXCP_EN_MASK = 0x01FF0000 # macro
SPI_SHADER_PGM_RSRC2_PS__LOAD_COLLISION_WAVEID_MASK = 0x02000000 # macro
SPI_SHADER_PGM_RSRC2_PS__LOAD_INTRAWAVE_COLLISION_MASK = 0x04000000 # macro
SPI_SHADER_PGM_RSRC2_PS__SKIP_USGPR0_MASK = 0x08000000 # macro
SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MSB_MASK = 0x10000000 # macro
SPI_SHADER_USER_DATA_PS_0__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_0__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_1__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_1__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_2__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_2__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_3__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_3__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_4__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_4__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_5__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_5__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_6__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_6__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_7__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_7__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_8__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_8__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_9__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_9__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_10__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_10__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_11__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_11__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_12__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_12__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_13__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_13__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_14__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_14__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_15__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_15__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_16__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_16__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_17__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_17__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_18__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_18__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_19__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_19__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_20__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_20__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_21__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_21__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_22__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_22__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_23__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_23__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_24__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_24__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_25__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_25__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_26__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_26__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_27__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_27__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_28__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_28__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_29__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_29__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_30__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_30__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_PS_31__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_PS_31__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_RSRC3_VS__CU_EN__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT__SHIFT = 0x10 # macro
SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD__SHIFT = 0x16 # macro
SPI_SHADER_PGM_RSRC3_VS__SIMD_DISABLE__SHIFT = 0x1a # macro
SPI_SHADER_PGM_RSRC3_VS__CU_EN_MASK = 0x0000FFFF # macro
SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT_MASK = 0x003F0000 # macro
SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD_MASK = 0x03C00000 # macro
SPI_SHADER_PGM_RSRC3_VS__SIMD_DISABLE_MASK = 0x3C000000 # macro
SPI_SHADER_LATE_ALLOC_VS__LIMIT__SHIFT = 0x0 # macro
SPI_SHADER_LATE_ALLOC_VS__LIMIT_MASK = 0x0000003F # macro
SPI_SHADER_PGM_LO_VS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_LO_VS__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_HI_VS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_HI_VS__MEM_BASE_MASK = 0xFF # macro
SPI_SHADER_PGM_RSRC1_VS__VGPRS__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC1_VS__SGPRS__SHIFT = 0x6 # macro
SPI_SHADER_PGM_RSRC1_VS__PRIORITY__SHIFT = 0xa # macro
SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE__SHIFT = 0xc # macro
SPI_SHADER_PGM_RSRC1_VS__PRIV__SHIFT = 0x14 # macro
SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP__SHIFT = 0x15 # macro
SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE__SHIFT = 0x16 # macro
SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE__SHIFT = 0x17 # macro
SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT__SHIFT = 0x18 # macro
SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE__SHIFT = 0x1a # macro
SPI_SHADER_PGM_RSRC1_VS__CDBG_USER__SHIFT = 0x1e # macro
SPI_SHADER_PGM_RSRC1_VS__FP16_OVFL__SHIFT = 0x1f # macro
SPI_SHADER_PGM_RSRC1_VS__VGPRS_MASK = 0x0000003F # macro
SPI_SHADER_PGM_RSRC1_VS__SGPRS_MASK = 0x000003C0 # macro
SPI_SHADER_PGM_RSRC1_VS__PRIORITY_MASK = 0x00000C00 # macro
SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE_MASK = 0x000FF000 # macro
SPI_SHADER_PGM_RSRC1_VS__PRIV_MASK = 0x00100000 # macro
SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP_MASK = 0x00200000 # macro
SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE_MASK = 0x00400000 # macro
SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE_MASK = 0x00800000 # macro
SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT_MASK = 0x03000000 # macro
SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE_MASK = 0x04000000 # macro
SPI_SHADER_PGM_RSRC1_VS__CDBG_USER_MASK = 0x40000000 # macro
SPI_SHADER_PGM_RSRC1_VS__FP16_OVFL_MASK = 0x80000000 # macro
SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC2_VS__USER_SGPR__SHIFT = 0x1 # macro
SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT__SHIFT = 0x6 # macro
SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN__SHIFT = 0x7 # macro
SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN__SHIFT = 0x8 # macro
SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN__SHIFT = 0x9 # macro
SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN__SHIFT = 0xa # macro
SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN__SHIFT = 0xb # macro
SPI_SHADER_PGM_RSRC2_VS__SO_EN__SHIFT = 0xc # macro
SPI_SHADER_PGM_RSRC2_VS__EXCP_EN__SHIFT = 0xd # macro
SPI_SHADER_PGM_RSRC2_VS__PC_BASE_EN__SHIFT = 0x16 # macro
SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN__SHIFT = 0x18 # macro
SPI_SHADER_PGM_RSRC2_VS__SKIP_USGPR0__SHIFT = 0x1b # macro
SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MSB__SHIFT = 0x1c # macro
SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN_MASK = 0x00000001 # macro
SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MASK = 0x0000003E # macro
SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT_MASK = 0x00000040 # macro
SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN_MASK = 0x00000080 # macro
SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN_MASK = 0x00000100 # macro
SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN_MASK = 0x00000200 # macro
SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN_MASK = 0x00000400 # macro
SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN_MASK = 0x00000800 # macro
SPI_SHADER_PGM_RSRC2_VS__SO_EN_MASK = 0x00001000 # macro
SPI_SHADER_PGM_RSRC2_VS__EXCP_EN_MASK = 0x003FE000 # macro
SPI_SHADER_PGM_RSRC2_VS__PC_BASE_EN_MASK = 0x00400000 # macro
SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN_MASK = 0x01000000 # macro
SPI_SHADER_PGM_RSRC2_VS__SKIP_USGPR0_MASK = 0x08000000 # macro
SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MSB_MASK = 0x10000000 # macro
SPI_SHADER_USER_DATA_VS_0__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_0__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_1__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_1__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_2__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_2__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_3__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_3__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_4__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_4__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_5__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_5__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_6__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_6__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_7__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_7__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_8__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_8__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_9__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_9__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_10__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_10__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_11__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_11__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_12__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_12__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_13__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_13__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_14__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_14__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_15__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_15__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_16__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_16__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_17__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_17__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_18__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_18__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_19__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_19__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_20__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_20__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_21__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_21__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_22__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_22__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_23__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_23__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_24__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_24__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_25__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_25__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_26__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_26__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_27__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_27__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_28__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_28__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_29__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_29__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_30__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_30__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_VS_31__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_VS_31__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_RSRC2_GS_VS__SCRATCH_EN__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR__SHIFT = 0x1 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__TRAP_PRESENT__SHIFT = 0x6 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__EXCP_EN__SHIFT = 0x7 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__VGPR_COMP_CNT__SHIFT = 0x10 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__OC_LDS_EN__SHIFT = 0x12 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__LDS_SIZE__SHIFT = 0x13 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__SKIP_USGPR0__SHIFT = 0x1b # macro
SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MSB__SHIFT = 0x1c # macro
SPI_SHADER_PGM_RSRC2_GS_VS__SCRATCH_EN_MASK = 0x00000001 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MASK = 0x0000003E # macro
SPI_SHADER_PGM_RSRC2_GS_VS__TRAP_PRESENT_MASK = 0x00000040 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__EXCP_EN_MASK = 0x0000FF80 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__VGPR_COMP_CNT_MASK = 0x00030000 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__OC_LDS_EN_MASK = 0x00040000 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__LDS_SIZE_MASK = 0x07F80000 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__SKIP_USGPR0_MASK = 0x08000000 # macro
SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MSB_MASK = 0x10000000 # macro
SPI_SHADER_PGM_RSRC4_GS__GROUP_FIFO_DEPTH__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC4_GS__SPI_SHADER_LATE_ALLOC_GS__SHIFT = 0x7 # macro
SPI_SHADER_PGM_RSRC4_GS__GROUP_FIFO_DEPTH_MASK = 0x0000007F # macro
SPI_SHADER_PGM_RSRC4_GS__SPI_SHADER_LATE_ALLOC_GS_MASK = 0x00003F80 # macro
SPI_SHADER_USER_DATA_ADDR_LO_GS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ADDR_LO_GS__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ADDR_HI_GS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ADDR_HI_GS__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_LO_ES__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_LO_ES__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_HI_ES__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_HI_ES__MEM_BASE_MASK = 0xFF # macro
SPI_SHADER_PGM_RSRC3_GS__CU_EN__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT__SHIFT = 0x10 # macro
SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD__SHIFT = 0x16 # macro
SPI_SHADER_PGM_RSRC3_GS__SIMD_DISABLE__SHIFT = 0x1a # macro
SPI_SHADER_PGM_RSRC3_GS__CU_EN_MASK = 0x0000FFFF # macro
SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT_MASK = 0x003F0000 # macro
SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD_MASK = 0x03C00000 # macro
SPI_SHADER_PGM_RSRC3_GS__SIMD_DISABLE_MASK = 0x3C000000 # macro
SPI_SHADER_PGM_LO_GS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_LO_GS__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_HI_GS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_HI_GS__MEM_BASE_MASK = 0xFF # macro
SPI_SHADER_PGM_RSRC1_GS__VGPRS__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC1_GS__SGPRS__SHIFT = 0x6 # macro
SPI_SHADER_PGM_RSRC1_GS__PRIORITY__SHIFT = 0xa # macro
SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE__SHIFT = 0xc # macro
SPI_SHADER_PGM_RSRC1_GS__PRIV__SHIFT = 0x14 # macro
SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP__SHIFT = 0x15 # macro
SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE__SHIFT = 0x16 # macro
SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE__SHIFT = 0x17 # macro
SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE__SHIFT = 0x18 # macro
SPI_SHADER_PGM_RSRC1_GS__CDBG_USER__SHIFT = 0x1c # macro
SPI_SHADER_PGM_RSRC1_GS__GS_VGPR_COMP_CNT__SHIFT = 0x1d # macro
SPI_SHADER_PGM_RSRC1_GS__FP16_OVFL__SHIFT = 0x1f # macro
SPI_SHADER_PGM_RSRC1_GS__VGPRS_MASK = 0x0000003F # macro
SPI_SHADER_PGM_RSRC1_GS__SGPRS_MASK = 0x000003C0 # macro
SPI_SHADER_PGM_RSRC1_GS__PRIORITY_MASK = 0x00000C00 # macro
SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE_MASK = 0x000FF000 # macro
SPI_SHADER_PGM_RSRC1_GS__PRIV_MASK = 0x00100000 # macro
SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP_MASK = 0x00200000 # macro
SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE_MASK = 0x00400000 # macro
SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE_MASK = 0x00800000 # macro
SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE_MASK = 0x01000000 # macro
SPI_SHADER_PGM_RSRC1_GS__CDBG_USER_MASK = 0x10000000 # macro
SPI_SHADER_PGM_RSRC1_GS__GS_VGPR_COMP_CNT_MASK = 0x60000000 # macro
SPI_SHADER_PGM_RSRC1_GS__FP16_OVFL_MASK = 0x80000000 # macro
SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC2_GS__USER_SGPR__SHIFT = 0x1 # macro
SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT__SHIFT = 0x6 # macro
SPI_SHADER_PGM_RSRC2_GS__EXCP_EN__SHIFT = 0x7 # macro
SPI_SHADER_PGM_RSRC2_GS__ES_VGPR_COMP_CNT__SHIFT = 0x10 # macro
SPI_SHADER_PGM_RSRC2_GS__OC_LDS_EN__SHIFT = 0x12 # macro
SPI_SHADER_PGM_RSRC2_GS__LDS_SIZE__SHIFT = 0x13 # macro
SPI_SHADER_PGM_RSRC2_GS__SKIP_USGPR0__SHIFT = 0x1b # macro
SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MSB__SHIFT = 0x1c # macro
SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN_MASK = 0x00000001 # macro
SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MASK = 0x0000003E # macro
SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT_MASK = 0x00000040 # macro
SPI_SHADER_PGM_RSRC2_GS__EXCP_EN_MASK = 0x0000FF80 # macro
SPI_SHADER_PGM_RSRC2_GS__ES_VGPR_COMP_CNT_MASK = 0x00030000 # macro
SPI_SHADER_PGM_RSRC2_GS__OC_LDS_EN_MASK = 0x00040000 # macro
SPI_SHADER_PGM_RSRC2_GS__LDS_SIZE_MASK = 0x07F80000 # macro
SPI_SHADER_PGM_RSRC2_GS__SKIP_USGPR0_MASK = 0x08000000 # macro
SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MSB_MASK = 0x10000000 # macro
SPI_SHADER_USER_DATA_ES_0__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_0__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_1__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_1__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_2__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_2__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_3__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_3__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_4__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_4__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_5__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_5__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_6__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_6__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_7__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_7__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_8__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_8__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_9__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_9__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_10__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_10__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_11__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_11__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_12__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_12__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_13__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_13__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_14__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_14__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_15__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_15__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_16__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_16__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_17__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_17__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_18__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_18__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_19__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_19__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_20__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_20__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_21__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_21__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_22__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_22__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_23__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_23__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_24__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_24__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_25__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_25__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_26__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_26__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_27__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_27__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_28__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_28__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_29__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_29__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_30__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_30__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ES_31__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ES_31__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_RSRC4_HS__GROUP_FIFO_DEPTH__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC4_HS__GROUP_FIFO_DEPTH_MASK = 0x0000007F # macro
SPI_SHADER_USER_DATA_ADDR_LO_HS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ADDR_LO_HS__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_ADDR_HI_HS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_ADDR_HI_HS__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_LO_LS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_LO_LS__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_HI_LS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_HI_LS__MEM_BASE_MASK = 0xFF # macro
SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD__SHIFT = 0x6 # macro
SPI_SHADER_PGM_RSRC3_HS__SIMD_DISABLE__SHIFT = 0xa # macro
SPI_SHADER_PGM_RSRC3_HS__CU_EN__SHIFT = 0x10 # macro
SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT_MASK = 0x0000003F # macro
SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD_MASK = 0x000003C0 # macro
SPI_SHADER_PGM_RSRC3_HS__SIMD_DISABLE_MASK = 0x00003C00 # macro
SPI_SHADER_PGM_RSRC3_HS__CU_EN_MASK = 0xFFFF0000 # macro
SPI_SHADER_PGM_LO_HS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_LO_HS__MEM_BASE_MASK = 0xFFFFFFFF # macro
SPI_SHADER_PGM_HI_HS__MEM_BASE__SHIFT = 0x0 # macro
SPI_SHADER_PGM_HI_HS__MEM_BASE_MASK = 0xFF # macro
SPI_SHADER_PGM_RSRC1_HS__VGPRS__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC1_HS__SGPRS__SHIFT = 0x6 # macro
SPI_SHADER_PGM_RSRC1_HS__PRIORITY__SHIFT = 0xa # macro
SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE__SHIFT = 0xc # macro
SPI_SHADER_PGM_RSRC1_HS__PRIV__SHIFT = 0x14 # macro
SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP__SHIFT = 0x15 # macro
SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE__SHIFT = 0x16 # macro
SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE__SHIFT = 0x17 # macro
SPI_SHADER_PGM_RSRC1_HS__CDBG_USER__SHIFT = 0x1b # macro
SPI_SHADER_PGM_RSRC1_HS__LS_VGPR_COMP_CNT__SHIFT = 0x1c # macro
SPI_SHADER_PGM_RSRC1_HS__FP16_OVFL__SHIFT = 0x1e # macro
SPI_SHADER_PGM_RSRC1_HS__VGPRS_MASK = 0x0000003F # macro
SPI_SHADER_PGM_RSRC1_HS__SGPRS_MASK = 0x000003C0 # macro
SPI_SHADER_PGM_RSRC1_HS__PRIORITY_MASK = 0x00000C00 # macro
SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE_MASK = 0x000FF000 # macro
SPI_SHADER_PGM_RSRC1_HS__PRIV_MASK = 0x00100000 # macro
SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP_MASK = 0x00200000 # macro
SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE_MASK = 0x00400000 # macro
SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE_MASK = 0x00800000 # macro
SPI_SHADER_PGM_RSRC1_HS__CDBG_USER_MASK = 0x08000000 # macro
SPI_SHADER_PGM_RSRC1_HS__LS_VGPR_COMP_CNT_MASK = 0x30000000 # macro
SPI_SHADER_PGM_RSRC1_HS__FP16_OVFL_MASK = 0x40000000 # macro
SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN__SHIFT = 0x0 # macro
SPI_SHADER_PGM_RSRC2_HS__USER_SGPR__SHIFT = 0x1 # macro
SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT__SHIFT = 0x6 # macro
SPI_SHADER_PGM_RSRC2_HS__EXCP_EN__SHIFT = 0x7 # macro
SPI_SHADER_PGM_RSRC2_HS__LDS_SIZE__SHIFT = 0x10 # macro
SPI_SHADER_PGM_RSRC2_HS__SKIP_USGPR0__SHIFT = 0x1b # macro
SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MSB__SHIFT = 0x1c # macro
SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN_MASK = 0x00000001 # macro
SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MASK = 0x0000003E # macro
SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT_MASK = 0x00000040 # macro
SPI_SHADER_PGM_RSRC2_HS__EXCP_EN_MASK = 0x0000FF80 # macro
SPI_SHADER_PGM_RSRC2_HS__LDS_SIZE_MASK = 0x01FF0000 # macro
SPI_SHADER_PGM_RSRC2_HS__SKIP_USGPR0_MASK = 0x08000000 # macro
SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MSB_MASK = 0x10000000 # macro
SPI_SHADER_USER_DATA_LS_0__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_0__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_1__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_1__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_2__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_2__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_3__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_3__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_4__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_4__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_5__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_5__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_6__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_6__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_7__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_7__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_8__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_8__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_9__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_9__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_10__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_10__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_11__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_11__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_12__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_12__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_13__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_13__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_14__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_14__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_15__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_15__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_16__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_16__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_17__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_17__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_18__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_18__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_19__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_19__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_20__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_20__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_21__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_21__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_22__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_22__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_23__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_23__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_24__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_24__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_25__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_25__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_26__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_26__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_27__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_27__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_28__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_28__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_29__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_29__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_30__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_30__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_LS_31__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_LS_31__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_0__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_0__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_1__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_1__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_2__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_2__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_3__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_3__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_4__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_4__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_5__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_5__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_6__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_6__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_7__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_7__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_8__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_8__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_9__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_9__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_10__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_10__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_11__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_11__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_12__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_12__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_13__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_13__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_14__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_14__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_15__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_15__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_16__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_16__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_17__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_17__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_18__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_18__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_19__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_19__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_20__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_20__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_21__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_21__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_22__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_22__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_23__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_23__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_24__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_24__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_25__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_25__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_26__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_26__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_27__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_27__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_28__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_28__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_29__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_29__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_30__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_30__DATA_MASK = 0xFFFFFFFF # macro
SPI_SHADER_USER_DATA_COMMON_31__DATA__SHIFT = 0x0 # macro
SPI_SHADER_USER_DATA_COMMON_31__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN__SHIFT = 0x0 # macro
COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN__SHIFT = 0x1 # macro
COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000__SHIFT = 0x2 # macro
COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL__SHIFT = 0x3 # macro
COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE__SHIFT = 0x4 # macro
COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS__SHIFT = 0x5 # macro
COMPUTE_DISPATCH_INITIATOR__ORDER_MODE__SHIFT = 0x6 # macro
COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL__SHIFT = 0xa # macro
COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL__SHIFT = 0xb # macro
COMPUTE_DISPATCH_INITIATOR__RESERVED__SHIFT = 0xc # macro
COMPUTE_DISPATCH_INITIATOR__RESTORE__SHIFT = 0xe # macro
COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN_MASK = 0x00000001 # macro
COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN_MASK = 0x00000002 # macro
COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000_MASK = 0x00000004 # macro
COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL_MASK = 0x00000008 # macro
COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE_MASK = 0x00000010 # macro
COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS_MASK = 0x00000020 # macro
COMPUTE_DISPATCH_INITIATOR__ORDER_MODE_MASK = 0x00000040 # macro
COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL_MASK = 0x00000400 # macro
COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL_MASK = 0x00000800 # macro
COMPUTE_DISPATCH_INITIATOR__RESERVED_MASK = 0x00001000 # macro
COMPUTE_DISPATCH_INITIATOR__RESTORE_MASK = 0x00004000 # macro
COMPUTE_DIM_X__SIZE__SHIFT = 0x0 # macro
COMPUTE_DIM_X__SIZE_MASK = 0xFFFFFFFF # macro
COMPUTE_DIM_Y__SIZE__SHIFT = 0x0 # macro
COMPUTE_DIM_Y__SIZE_MASK = 0xFFFFFFFF # macro
COMPUTE_DIM_Z__SIZE__SHIFT = 0x0 # macro
COMPUTE_DIM_Z__SIZE_MASK = 0xFFFFFFFF # macro
COMPUTE_START_X__START__SHIFT = 0x0 # macro
COMPUTE_START_X__START_MASK = 0xFFFFFFFF # macro
COMPUTE_START_Y__START__SHIFT = 0x0 # macro
COMPUTE_START_Y__START_MASK = 0xFFFFFFFF # macro
COMPUTE_START_Z__START__SHIFT = 0x0 # macro
COMPUTE_START_Z__START_MASK = 0xFFFFFFFF # macro
COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL__SHIFT = 0x0 # macro
COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL__SHIFT = 0x10 # macro
COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL_MASK = 0x0000FFFF # macro
COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL_MASK = 0xFFFF0000 # macro
COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL__SHIFT = 0x0 # macro
COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL__SHIFT = 0x10 # macro
COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL_MASK = 0x0000FFFF # macro
COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL_MASK = 0xFFFF0000 # macro
COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL__SHIFT = 0x0 # macro
COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL__SHIFT = 0x10 # macro
COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL_MASK = 0x0000FFFF # macro
COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL_MASK = 0xFFFF0000 # macro
COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE__SHIFT = 0x0 # macro
COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE_MASK = 0x00000001 # macro
COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE__SHIFT = 0x0 # macro
COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE_MASK = 0x00000001 # macro
COMPUTE_PGM_LO__DATA__SHIFT = 0x0 # macro
COMPUTE_PGM_LO__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_PGM_HI__DATA__SHIFT = 0x0 # macro
COMPUTE_PGM_HI__DATA_MASK = 0x000000FF # macro
COMPUTE_DISPATCH_PKT_ADDR_LO__DATA__SHIFT = 0x0 # macro
COMPUTE_DISPATCH_PKT_ADDR_LO__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_DISPATCH_PKT_ADDR_HI__DATA__SHIFT = 0x0 # macro
COMPUTE_DISPATCH_PKT_ADDR_HI__DATA_MASK = 0x000000FF # macro
COMPUTE_DISPATCH_SCRATCH_BASE_LO__DATA__SHIFT = 0x0 # macro
COMPUTE_DISPATCH_SCRATCH_BASE_LO__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_DISPATCH_SCRATCH_BASE_HI__DATA__SHIFT = 0x0 # macro
COMPUTE_DISPATCH_SCRATCH_BASE_HI__DATA_MASK = 0x000000FF # macro
COMPUTE_PGM_RSRC1__VGPRS__SHIFT = 0x0 # macro
COMPUTE_PGM_RSRC1__SGPRS__SHIFT = 0x6 # macro
COMPUTE_PGM_RSRC1__PRIORITY__SHIFT = 0xa # macro
COMPUTE_PGM_RSRC1__FLOAT_MODE__SHIFT = 0xc # macro
COMPUTE_PGM_RSRC1__PRIV__SHIFT = 0x14 # macro
COMPUTE_PGM_RSRC1__DX10_CLAMP__SHIFT = 0x15 # macro
COMPUTE_PGM_RSRC1__DEBUG_MODE__SHIFT = 0x16 # macro
COMPUTE_PGM_RSRC1__IEEE_MODE__SHIFT = 0x17 # macro
COMPUTE_PGM_RSRC1__BULKY__SHIFT = 0x18 # macro
COMPUTE_PGM_RSRC1__CDBG_USER__SHIFT = 0x19 # macro
COMPUTE_PGM_RSRC1__FP16_OVFL__SHIFT = 0x1a # macro
COMPUTE_PGM_RSRC1__VGPRS_MASK = 0x0000003F # macro
COMPUTE_PGM_RSRC1__SGPRS_MASK = 0x000003C0 # macro
COMPUTE_PGM_RSRC1__PRIORITY_MASK = 0x00000C00 # macro
COMPUTE_PGM_RSRC1__FLOAT_MODE_MASK = 0x000FF000 # macro
COMPUTE_PGM_RSRC1__PRIV_MASK = 0x00100000 # macro
COMPUTE_PGM_RSRC1__DX10_CLAMP_MASK = 0x00200000 # macro
COMPUTE_PGM_RSRC1__DEBUG_MODE_MASK = 0x00400000 # macro
COMPUTE_PGM_RSRC1__IEEE_MODE_MASK = 0x00800000 # macro
COMPUTE_PGM_RSRC1__BULKY_MASK = 0x01000000 # macro
COMPUTE_PGM_RSRC1__CDBG_USER_MASK = 0x02000000 # macro
COMPUTE_PGM_RSRC1__FP16_OVFL_MASK = 0x04000000 # macro
COMPUTE_PGM_RSRC2__SCRATCH_EN__SHIFT = 0x0 # macro
COMPUTE_PGM_RSRC2__USER_SGPR__SHIFT = 0x1 # macro
COMPUTE_PGM_RSRC2__TRAP_PRESENT__SHIFT = 0x6 # macro
COMPUTE_PGM_RSRC2__TGID_X_EN__SHIFT = 0x7 # macro
COMPUTE_PGM_RSRC2__TGID_Y_EN__SHIFT = 0x8 # macro
COMPUTE_PGM_RSRC2__TGID_Z_EN__SHIFT = 0x9 # macro
COMPUTE_PGM_RSRC2__TG_SIZE_EN__SHIFT = 0xa # macro
COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT__SHIFT = 0xb # macro
COMPUTE_PGM_RSRC2__EXCP_EN_MSB__SHIFT = 0xd # macro
COMPUTE_PGM_RSRC2__LDS_SIZE__SHIFT = 0xf # macro
COMPUTE_PGM_RSRC2__EXCP_EN__SHIFT = 0x18 # macro
COMPUTE_PGM_RSRC2__SKIP_USGPR0__SHIFT = 0x1f # macro
COMPUTE_PGM_RSRC2__SCRATCH_EN_MASK = 0x00000001 # macro
COMPUTE_PGM_RSRC2__USER_SGPR_MASK = 0x0000003E # macro
COMPUTE_PGM_RSRC2__TRAP_PRESENT_MASK = 0x00000040 # macro
COMPUTE_PGM_RSRC2__TGID_X_EN_MASK = 0x00000080 # macro
COMPUTE_PGM_RSRC2__TGID_Y_EN_MASK = 0x00000100 # macro
COMPUTE_PGM_RSRC2__TGID_Z_EN_MASK = 0x00000200 # macro
COMPUTE_PGM_RSRC2__TG_SIZE_EN_MASK = 0x00000400 # macro
COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT_MASK = 0x00001800 # macro
COMPUTE_PGM_RSRC2__EXCP_EN_MSB_MASK = 0x00006000 # macro
COMPUTE_PGM_RSRC2__LDS_SIZE_MASK = 0x00FF8000 # macro
COMPUTE_PGM_RSRC2__EXCP_EN_MASK = 0x7F000000 # macro
COMPUTE_PGM_RSRC2__SKIP_USGPR0_MASK = 0x80000000 # macro
COMPUTE_VMID__DATA__SHIFT = 0x0 # macro
COMPUTE_VMID__DATA_MASK = 0x0000000F # macro
COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH__SHIFT = 0x0 # macro
COMPUTE_RESOURCE_LIMITS__TG_PER_CU__SHIFT = 0xc # macro
COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD__SHIFT = 0x10 # macro
COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL__SHIFT = 0x16 # macro
COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST__SHIFT = 0x17 # macro
COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT__SHIFT = 0x18 # macro
COMPUTE_RESOURCE_LIMITS__SIMD_DISABLE__SHIFT = 0x1b # macro
COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH_MASK = 0x000003FF # macro
COMPUTE_RESOURCE_LIMITS__TG_PER_CU_MASK = 0x0000F000 # macro
COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD_MASK = 0x003F0000 # macro
COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL_MASK = 0x00400000 # macro
COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST_MASK = 0x00800000 # macro
COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT_MASK = 0x07000000 # macro
COMPUTE_RESOURCE_LIMITS__SIMD_DISABLE_MASK = 0x78000000 # macro
COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN__SHIFT = 0x0 # macro
COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN__SHIFT = 0x10 # macro
COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN_MASK = 0x0000FFFF # macro
COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN_MASK = 0xFFFF0000 # macro
COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN__SHIFT = 0x0 # macro
COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN__SHIFT = 0x10 # macro
COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN_MASK = 0x0000FFFF # macro
COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN_MASK = 0xFFFF0000 # macro
COMPUTE_TMPRING_SIZE__WAVES__SHIFT = 0x0 # macro
COMPUTE_TMPRING_SIZE__WAVESIZE__SHIFT = 0xc # macro
COMPUTE_TMPRING_SIZE__WAVES_MASK = 0x00000FFF # macro
COMPUTE_TMPRING_SIZE__WAVESIZE_MASK = 0x01FFF000 # macro
COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN__SHIFT = 0x0 # macro
COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN__SHIFT = 0x10 # macro
COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN_MASK = 0x0000FFFF # macro
COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN_MASK = 0xFFFF0000 # macro
COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN__SHIFT = 0x0 # macro
COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN__SHIFT = 0x10 # macro
COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN_MASK = 0x0000FFFF # macro
COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN_MASK = 0xFFFF0000 # macro
COMPUTE_RESTART_X__RESTART__SHIFT = 0x0 # macro
COMPUTE_RESTART_X__RESTART_MASK = 0xFFFFFFFF # macro
COMPUTE_RESTART_Y__RESTART__SHIFT = 0x0 # macro
COMPUTE_RESTART_Y__RESTART_MASK = 0xFFFFFFFF # macro
COMPUTE_RESTART_Z__RESTART__SHIFT = 0x0 # macro
COMPUTE_RESTART_Z__RESTART_MASK = 0xFFFFFFFF # macro
COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE__SHIFT = 0x0 # macro
COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE_MASK = 0x00000001 # macro
COMPUTE_MISC_RESERVED__SEND_SEID__SHIFT = 0x0 # macro
COMPUTE_MISC_RESERVED__WAVE_ID_BASE__SHIFT = 0x5 # macro
COMPUTE_MISC_RESERVED__SEND_SEID_MASK = 0x00000003 # macro
COMPUTE_MISC_RESERVED__WAVE_ID_BASE_MASK = 0x0001FFE0 # macro
COMPUTE_DISPATCH_ID__DISPATCH_ID__SHIFT = 0x0 # macro
COMPUTE_DISPATCH_ID__DISPATCH_ID_MASK = 0xFFFFFFFF # macro
COMPUTE_THREADGROUP_ID__THREADGROUP_ID__SHIFT = 0x0 # macro
COMPUTE_THREADGROUP_ID__THREADGROUP_ID_MASK = 0xFFFFFFFF # macro
COMPUTE_RELAUNCH__PAYLOAD__SHIFT = 0x0 # macro
COMPUTE_RELAUNCH__IS_EVENT__SHIFT = 0x1e # macro
COMPUTE_RELAUNCH__IS_STATE__SHIFT = 0x1f # macro
COMPUTE_RELAUNCH__PAYLOAD_MASK = 0x3FFFFFFF # macro
COMPUTE_RELAUNCH__IS_EVENT_MASK = 0x40000000 # macro
COMPUTE_RELAUNCH__IS_STATE_MASK = 0x80000000 # macro
COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR__SHIFT = 0x0 # macro
COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR_MASK = 0xFFFFFFFF # macro
COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR__SHIFT = 0x0 # macro
COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR_MASK = 0xFFFF # macro
COMPUTE_TG_CHUNK_SIZE__TG_CHUNK_SIZE__SHIFT = 0x0 # macro
COMPUTE_TG_CHUNK_SIZE__TG_CHUNK_SIZE_MASK = 0x0000FFFF # macro
COMPUTE_SHADER_CHKSUM__CHECKSUM__SHIFT = 0x0 # macro
COMPUTE_SHADER_CHKSUM__CHECKSUM_MASK = 0xFFFFFFFF # macro
COMPUTE_PGM_RSRC3__ACCUM_OFFSET__SHIFT = 0x0 # macro
COMPUTE_PGM_RSRC3__TRAP_ON_START__SHIFT = 0xa # macro
COMPUTE_PGM_RSRC3__TRAP_ON_END__SHIFT = 0xb # macro
COMPUTE_PGM_RSRC3__TG_SPLIT__SHIFT = 0x10 # macro
COMPUTE_PGM_RSRC3__ACCUM_OFFSET_MASK = 0x0000003F # macro
COMPUTE_PGM_RSRC3__TRAP_ON_START_MASK = 0x00000400 # macro
COMPUTE_PGM_RSRC3__TRAP_ON_END_MASK = 0x00000800 # macro
COMPUTE_PGM_RSRC3__TG_SPLIT_MASK = 0x00010000 # macro
COMPUTE_USER_DATA_0__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_0__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_1__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_1__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_2__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_2__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_3__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_3__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_4__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_4__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_5__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_5__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_6__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_6__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_7__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_7__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_8__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_8__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_9__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_9__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_10__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_10__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_11__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_11__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_12__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_12__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_13__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_13__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_14__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_14__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_USER_DATA_15__DATA__SHIFT = 0x0 # macro
COMPUTE_USER_DATA_15__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_DISPATCH_END__DATA__SHIFT = 0x0 # macro
COMPUTE_DISPATCH_END__DATA_MASK = 0xFFFFFFFF # macro
COMPUTE_NOWHERE__DATA__SHIFT = 0x0 # macro
COMPUTE_NOWHERE__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_CNTL__POLICY__SHIFT = 0x0 # macro
CP_DFY_CNTL__MTYPE__SHIFT = 0x2 # macro
CP_DFY_CNTL__WRITE_DIS__SHIFT = 0x1b # macro
CP_DFY_CNTL__LFSR_RESET__SHIFT = 0x1c # macro
CP_DFY_CNTL__MODE__SHIFT = 0x1d # macro
CP_DFY_CNTL__ENABLE__SHIFT = 0x1f # macro
CP_DFY_CNTL__POLICY_MASK = 0x00000001 # macro
CP_DFY_CNTL__MTYPE_MASK = 0x0000000C # macro
CP_DFY_CNTL__WRITE_DIS_MASK = 0x08000000 # macro
CP_DFY_CNTL__LFSR_RESET_MASK = 0x10000000 # macro
CP_DFY_CNTL__MODE_MASK = 0x60000000 # macro
CP_DFY_CNTL__ENABLE_MASK = 0x80000000 # macro
CP_DFY_STAT__BURST_COUNT__SHIFT = 0x0 # macro
CP_DFY_STAT__TAGS_PENDING__SHIFT = 0x10 # macro
CP_DFY_STAT__BUSY__SHIFT = 0x1f # macro
CP_DFY_STAT__BURST_COUNT_MASK = 0x0000FFFF # macro
CP_DFY_STAT__TAGS_PENDING_MASK = 0x07FF0000 # macro
CP_DFY_STAT__BUSY_MASK = 0x80000000 # macro
CP_DFY_ADDR_HI__ADDR_HI__SHIFT = 0x0 # macro
CP_DFY_ADDR_HI__ADDR_HI_MASK = 0xFFFFFFFF # macro
CP_DFY_ADDR_LO__ADDR_LO__SHIFT = 0x5 # macro
CP_DFY_ADDR_LO__ADDR_LO_MASK = 0xFFFFFFE0 # macro
CP_DFY_DATA_0__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_0__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_1__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_1__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_2__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_2__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_3__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_3__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_4__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_4__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_5__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_5__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_6__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_6__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_7__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_7__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_8__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_8__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_9__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_9__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_10__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_10__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_11__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_11__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_12__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_12__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_13__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_13__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_14__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_14__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_DATA_15__DATA__SHIFT = 0x0 # macro
CP_DFY_DATA_15__DATA_MASK = 0xFFFFFFFF # macro
CP_DFY_CMD__OFFSET__SHIFT = 0x0 # macro
CP_DFY_CMD__SIZE__SHIFT = 0x10 # macro
CP_DFY_CMD__OFFSET_MASK = 0x000001FF # macro
CP_DFY_CMD__SIZE_MASK = 0xFFFF0000 # macro
CP_EOPQ_WAIT_TIME__WAIT_TIME__SHIFT = 0x0 # macro
CP_EOPQ_WAIT_TIME__SCALE_COUNT__SHIFT = 0xa # macro
CP_EOPQ_WAIT_TIME__WAIT_TIME_MASK = 0x000003FF # macro
CP_EOPQ_WAIT_TIME__SCALE_COUNT_MASK = 0x0003FC00 # macro
CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD__SHIFT = 0x0 # macro
CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD__SHIFT = 0x8 # macro
CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD_MASK = 0x000000FF # macro
CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD_MASK = 0x0000FF00 # macro
CPC_INT_INFO__ADDR_HI__SHIFT = 0x0 # macro
CPC_INT_INFO__TYPE__SHIFT = 0x10 # macro
CPC_INT_INFO__VMID__SHIFT = 0x14 # macro
CPC_INT_INFO__QUEUE_ID__SHIFT = 0x1c # macro
CPC_INT_INFO__ADDR_HI_MASK = 0x0000FFFF # macro
CPC_INT_INFO__TYPE_MASK = 0x00010000 # macro
CPC_INT_INFO__VMID_MASK = 0x00F00000 # macro
CPC_INT_INFO__QUEUE_ID_MASK = 0x70000000 # macro
CP_VIRT_STATUS__VIRT_STATUS__SHIFT = 0x0 # macro
CP_VIRT_STATUS__VIRT_STATUS_MASK = 0xFFFFFFFF # macro
CPC_INT_ADDR__ADDR__SHIFT = 0x0 # macro
CPC_INT_ADDR__ADDR_MASK = 0xFFFFFFFF # macro
CPC_INT_PASID__PASID__SHIFT = 0x0 # macro
CPC_INT_PASID__PASID_MASK = 0x0000FFFF # macro
CP_GFX_ERROR__EDC_ERROR_ID__SHIFT = 0x0 # macro
CP_GFX_ERROR__SUA_ERROR__SHIFT = 0x4 # macro
CP_GFX_ERROR__RSVD1_ERROR__SHIFT = 0x5 # macro
CP_GFX_ERROR__RSVD2_ERROR__SHIFT = 0x6 # macro
CP_GFX_ERROR__SEM_UTCL1_ERROR__SHIFT = 0x7 # macro
CP_GFX_ERROR__QU_STRM_UTCL1_ERROR__SHIFT = 0x8 # macro
CP_GFX_ERROR__QU_EOP_UTCL1_ERROR__SHIFT = 0x9 # macro
CP_GFX_ERROR__QU_PIPE_UTCL1_ERROR__SHIFT = 0xa # macro
CP_GFX_ERROR__QU_READ_UTCL1_ERROR__SHIFT = 0xb # macro
CP_GFX_ERROR__SYNC_MEMRD_UTCL1_ERROR__SHIFT = 0xc # macro
CP_GFX_ERROR__SYNC_MEMWR_UTCL1_ERROR__SHIFT = 0xd # macro
CP_GFX_ERROR__SHADOW_UTCL1_ERROR__SHIFT = 0xe # macro
CP_GFX_ERROR__APPEND_UTCL1_ERROR__SHIFT = 0xf # macro
CP_GFX_ERROR__CE_DMA_UTCL1_ERROR__SHIFT = 0x10 # macro
CP_GFX_ERROR__PFP_VGTDMA_UTCL1_ERROR__SHIFT = 0x11 # macro
CP_GFX_ERROR__DMA_SRC_UTCL1_ERROR__SHIFT = 0x12 # macro
CP_GFX_ERROR__DMA_DST_UTCL1_ERROR__SHIFT = 0x13 # macro
CP_GFX_ERROR__PFP_TC_UTCL1_ERROR__SHIFT = 0x14 # macro
CP_GFX_ERROR__ME_TC_UTCL1_ERROR__SHIFT = 0x15 # macro
CP_GFX_ERROR__CE_TC_UTCL1_ERROR__SHIFT = 0x16 # macro
CP_GFX_ERROR__PRT_LOD_UTCL1_ERROR__SHIFT = 0x17 # macro
CP_GFX_ERROR__RDPTR_RPT_UTCL1_ERROR__SHIFT = 0x18 # macro
CP_GFX_ERROR__RB_FETCHER_UTCL1_ERROR__SHIFT = 0x19 # macro
CP_GFX_ERROR__I1_FETCHER_UTCL1_ERROR__SHIFT = 0x1a # macro
CP_GFX_ERROR__I2_FETCHER_UTCL1_ERROR__SHIFT = 0x1b # macro
CP_GFX_ERROR__C1_FETCHER_UTCL1_ERROR__SHIFT = 0x1c # macro
CP_GFX_ERROR__C2_FETCHER_UTCL1_ERROR__SHIFT = 0x1d # macro
CP_GFX_ERROR__ST_FETCHER_UTCL1_ERROR__SHIFT = 0x1e # macro
CP_GFX_ERROR__CE_INIT_UTCL1_ERROR__SHIFT = 0x1f # macro
CP_GFX_ERROR__EDC_ERROR_ID_MASK = 0x0000000F # macro
CP_GFX_ERROR__SUA_ERROR_MASK = 0x00000010 # macro
CP_GFX_ERROR__RSVD1_ERROR_MASK = 0x00000020 # macro
CP_GFX_ERROR__RSVD2_ERROR_MASK = 0x00000040 # macro
CP_GFX_ERROR__SEM_UTCL1_ERROR_MASK = 0x00000080 # macro
CP_GFX_ERROR__QU_STRM_UTCL1_ERROR_MASK = 0x00000100 # macro
CP_GFX_ERROR__QU_EOP_UTCL1_ERROR_MASK = 0x00000200 # macro
CP_GFX_ERROR__QU_PIPE_UTCL1_ERROR_MASK = 0x00000400 # macro
CP_GFX_ERROR__QU_READ_UTCL1_ERROR_MASK = 0x00000800 # macro
CP_GFX_ERROR__SYNC_MEMRD_UTCL1_ERROR_MASK = 0x00001000 # macro
CP_GFX_ERROR__SYNC_MEMWR_UTCL1_ERROR_MASK = 0x00002000 # macro
CP_GFX_ERROR__SHADOW_UTCL1_ERROR_MASK = 0x00004000 # macro
CP_GFX_ERROR__APPEND_UTCL1_ERROR_MASK = 0x00008000 # macro
CP_GFX_ERROR__CE_DMA_UTCL1_ERROR_MASK = 0x00010000 # macro
CP_GFX_ERROR__PFP_VGTDMA_UTCL1_ERROR_MASK = 0x00020000 # macro
CP_GFX_ERROR__DMA_SRC_UTCL1_ERROR_MASK = 0x00040000 # macro
CP_GFX_ERROR__DMA_DST_UTCL1_ERROR_MASK = 0x00080000 # macro
CP_GFX_ERROR__PFP_TC_UTCL1_ERROR_MASK = 0x00100000 # macro
CP_GFX_ERROR__ME_TC_UTCL1_ERROR_MASK = 0x00200000 # macro
CP_GFX_ERROR__CE_TC_UTCL1_ERROR_MASK = 0x00400000 # macro
CP_GFX_ERROR__PRT_LOD_UTCL1_ERROR_MASK = 0x00800000 # macro
CP_GFX_ERROR__RDPTR_RPT_UTCL1_ERROR_MASK = 0x01000000 # macro
CP_GFX_ERROR__RB_FETCHER_UTCL1_ERROR_MASK = 0x02000000 # macro
CP_GFX_ERROR__I1_FETCHER_UTCL1_ERROR_MASK = 0x04000000 # macro
CP_GFX_ERROR__I2_FETCHER_UTCL1_ERROR_MASK = 0x08000000 # macro
CP_GFX_ERROR__C1_FETCHER_UTCL1_ERROR_MASK = 0x10000000 # macro
CP_GFX_ERROR__C2_FETCHER_UTCL1_ERROR_MASK = 0x20000000 # macro
CP_GFX_ERROR__ST_FETCHER_UTCL1_ERROR_MASK = 0x40000000 # macro
CP_GFX_ERROR__CE_INIT_UTCL1_ERROR_MASK = 0x80000000 # macro
CPG_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT = 0x0 # macro
CPG_UTCL1_CNTL__VMID_RESET_MODE__SHIFT = 0x17 # macro
CPG_UTCL1_CNTL__DROP_MODE__SHIFT = 0x18 # macro
CPG_UTCL1_CNTL__INVALIDATE__SHIFT = 0x1a # macro
CPG_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT = 0x1b # macro
CPG_UTCL1_CNTL__FORCE_SNOOP__SHIFT = 0x1c # macro
CPG_UTCL1_CNTL__IGNORE_PTE_PERMISSION__SHIFT = 0x1d # macro
CPG_UTCL1_CNTL__MTYPE_NO_PTE_MODE__SHIFT = 0x1e # macro
CPG_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK = 0x000FFFFF # macro
CPG_UTCL1_CNTL__VMID_RESET_MODE_MASK = 0x00800000 # macro
CPG_UTCL1_CNTL__DROP_MODE_MASK = 0x01000000 # macro
CPG_UTCL1_CNTL__INVALIDATE_MASK = 0x04000000 # macro
CPG_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK = 0x08000000 # macro
CPG_UTCL1_CNTL__FORCE_SNOOP_MASK = 0x10000000 # macro
CPG_UTCL1_CNTL__IGNORE_PTE_PERMISSION_MASK = 0x20000000 # macro
CPG_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK = 0x40000000 # macro
CPC_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT = 0x0 # macro
CPC_UTCL1_CNTL__DROP_MODE__SHIFT = 0x18 # macro
CPC_UTCL1_CNTL__INVALIDATE__SHIFT = 0x1a # macro
CPC_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT = 0x1b # macro
CPC_UTCL1_CNTL__FORCE_SNOOP__SHIFT = 0x1c # macro
CPC_UTCL1_CNTL__IGNORE_PTE_PERMISSION__SHIFT = 0x1d # macro
CPC_UTCL1_CNTL__MTYPE_NO_PTE_MODE__SHIFT = 0x1e # macro
CPC_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK = 0x000FFFFF # macro
CPC_UTCL1_CNTL__DROP_MODE_MASK = 0x01000000 # macro
CPC_UTCL1_CNTL__INVALIDATE_MASK = 0x04000000 # macro
CPC_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK = 0x08000000 # macro
CPC_UTCL1_CNTL__FORCE_SNOOP_MASK = 0x10000000 # macro
CPC_UTCL1_CNTL__IGNORE_PTE_PERMISSION_MASK = 0x20000000 # macro
CPC_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK = 0x40000000 # macro
CPF_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT = 0x0 # macro
CPF_UTCL1_CNTL__VMID_RESET_MODE__SHIFT = 0x17 # macro
CPF_UTCL1_CNTL__DROP_MODE__SHIFT = 0x18 # macro
CPF_UTCL1_CNTL__INVALIDATE__SHIFT = 0x1a # macro
CPF_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT = 0x1b # macro
CPF_UTCL1_CNTL__FORCE_SNOOP__SHIFT = 0x1c # macro
CPF_UTCL1_CNTL__IGNORE_PTE_PERMISSION__SHIFT = 0x1d # macro
CPF_UTCL1_CNTL__MTYPE_NO_PTE_MODE__SHIFT = 0x1e # macro
CPF_UTCL1_CNTL__FORCE_NO_EXE__SHIFT = 0x1f # macro
CPF_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK = 0x000FFFFF # macro
CPF_UTCL1_CNTL__VMID_RESET_MODE_MASK = 0x00800000 # macro
CPF_UTCL1_CNTL__DROP_MODE_MASK = 0x01000000 # macro
CPF_UTCL1_CNTL__INVALIDATE_MASK = 0x04000000 # macro
CPF_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK = 0x08000000 # macro
CPF_UTCL1_CNTL__FORCE_SNOOP_MASK = 0x10000000 # macro
CPF_UTCL1_CNTL__IGNORE_PTE_PERMISSION_MASK = 0x20000000 # macro
CPF_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK = 0x40000000 # macro
CPF_UTCL1_CNTL__FORCE_NO_EXE_MASK = 0x80000000 # macro
CP_AQL_SMM_STATUS__AQL_QUEUE_SMM__SHIFT = 0x0 # macro
CP_AQL_SMM_STATUS__AQL_QUEUE_SMM_MASK = 0xFFFFFFFF # macro
CP_RB0_BASE__RB_BASE__SHIFT = 0x0 # macro
CP_RB0_BASE__RB_BASE_MASK = 0xFFFFFFFF # macro
CP_RB_BASE__RB_BASE__SHIFT = 0x0 # macro
CP_RB_BASE__RB_BASE_MASK = 0xFFFFFFFF # macro
CP_RB0_CNTL__RB_BUFSZ__SHIFT = 0x0 # macro
CP_RB0_CNTL__RB_BLKSZ__SHIFT = 0x8 # macro
CP_RB0_CNTL__BUF_SWAP__SHIFT = 0x11 # macro
CP_RB0_CNTL__MIN_AVAILSZ__SHIFT = 0x14 # macro
CP_RB0_CNTL__MIN_IB_AVAILSZ__SHIFT = 0x16 # macro
CP_RB0_CNTL__CACHE_POLICY__SHIFT = 0x18 # macro
CP_RB0_CNTL__RB_NO_UPDATE__SHIFT = 0x1b # macro
CP_RB0_CNTL__RB_RPTR_WR_ENA__SHIFT = 0x1f # macro
CP_RB0_CNTL__RB_BUFSZ_MASK = 0x0000003F # macro
CP_RB0_CNTL__RB_BLKSZ_MASK = 0x00003F00 # macro
CP_RB0_CNTL__BUF_SWAP_MASK = 0x00060000 # macro
CP_RB0_CNTL__MIN_AVAILSZ_MASK = 0x00300000 # macro
CP_RB0_CNTL__MIN_IB_AVAILSZ_MASK = 0x00C00000 # macro
CP_RB0_CNTL__CACHE_POLICY_MASK = 0x01000000 # macro
CP_RB0_CNTL__RB_NO_UPDATE_MASK = 0x08000000 # macro
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK = 0x80000000 # macro
CP_RB_CNTL__RB_BUFSZ__SHIFT = 0x0 # macro
CP_RB_CNTL__RB_BLKSZ__SHIFT = 0x8 # macro
CP_RB_CNTL__MIN_AVAILSZ__SHIFT = 0x14 # macro
CP_RB_CNTL__MIN_IB_AVAILSZ__SHIFT = 0x16 # macro
CP_RB_CNTL__CACHE_POLICY__SHIFT = 0x18 # macro
CP_RB_CNTL__RB_NO_UPDATE__SHIFT = 0x1b # macro
CP_RB_CNTL__RB_RPTR_WR_ENA__SHIFT = 0x1f # macro
CP_RB_CNTL__RB_BUFSZ_MASK = 0x0000003F # macro
CP_RB_CNTL__RB_BLKSZ_MASK = 0x00003F00 # macro
CP_RB_CNTL__MIN_AVAILSZ_MASK = 0x00300000 # macro
CP_RB_CNTL__MIN_IB_AVAILSZ_MASK = 0x00C00000 # macro
CP_RB_CNTL__CACHE_POLICY_MASK = 0x01000000 # macro
CP_RB_CNTL__RB_NO_UPDATE_MASK = 0x08000000 # macro
CP_RB_CNTL__RB_RPTR_WR_ENA_MASK = 0x80000000 # macro
CP_RB_RPTR_WR__RB_RPTR_WR__SHIFT = 0x0 # macro
CP_RB_RPTR_WR__RB_RPTR_WR_MASK = 0x000FFFFF # macro
CP_RB0_RPTR_ADDR__RB_RPTR_ADDR__SHIFT = 0x2 # macro
CP_RB0_RPTR_ADDR__RB_RPTR_ADDR_MASK = 0xFFFFFFFC # macro
CP_RB_RPTR_ADDR__RB_RPTR_ADDR__SHIFT = 0x2 # macro
CP_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK = 0xFFFFFFFC # macro
CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT = 0x0 # macro
CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK = 0x0000FFFF # macro
CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT = 0x0 # macro
CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK = 0x0000FFFF # macro
CP_RB0_BUFSZ_MASK__DATA__SHIFT = 0x0 # macro
CP_RB0_BUFSZ_MASK__DATA_MASK = 0x000FFFFF # macro
CP_RB_BUFSZ_MASK__DATA__SHIFT = 0x0 # macro
CP_RB_BUFSZ_MASK__DATA_MASK = 0x000FFFFF # macro
CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO__SHIFT = 0x2 # macro
CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO_MASK = 0xFFFFFFFC # macro
CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI__SHIFT = 0x0 # macro
CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI_MASK = 0x0000FFFF # macro
GC_PRIV_MODE__MC_PRIV_MODE__SHIFT = 0x0 # macro
GC_PRIV_MODE__MC_PRIV_MODE_MASK = 0x00000001 # macro
CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT = 0xb # macro
CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_INT_CNTL__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_INT_CNTL__CMP_BUSY_INT_ENABLE__SHIFT = 0x12 # macro
CP_INT_CNTL__CNTX_BUSY_INT_ENABLE__SHIFT = 0x13 # macro
CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE__SHIFT = 0x14 # macro
CP_INT_CNTL__GFX_IDLE_INT_ENABLE__SHIFT = 0x15 # macro
CP_INT_CNTL__PRIV_INSTR_INT_ENABLE__SHIFT = 0x16 # macro
CP_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE_MASK = 0x00000800 # macro
CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_INT_CNTL__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_INT_CNTL__CMP_BUSY_INT_ENABLE_MASK = 0x00040000 # macro
CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK = 0x00080000 # macro
CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE_MASK = 0x00100000 # macro
CP_INT_CNTL__GFX_IDLE_INT_ENABLE_MASK = 0x00200000 # macro
CP_INT_CNTL__PRIV_INSTR_INT_ENABLE_MASK = 0x00400000 # macro
CP_INT_CNTL__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_INT_CNTL__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_INT_CNTL__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_INT_CNTL__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT__SHIFT = 0xb # macro
CP_INT_STATUS__CP_ECC_ERROR_INT_STAT__SHIFT = 0xe # macro
CP_INT_STATUS__GPF_INT_STAT__SHIFT = 0x10 # macro
CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT__SHIFT = 0x11 # macro
CP_INT_STATUS__CMP_BUSY_INT_STAT__SHIFT = 0x12 # macro
CP_INT_STATUS__CNTX_BUSY_INT_STAT__SHIFT = 0x13 # macro
CP_INT_STATUS__CNTX_EMPTY_INT_STAT__SHIFT = 0x14 # macro
CP_INT_STATUS__GFX_IDLE_INT_STAT__SHIFT = 0x15 # macro
CP_INT_STATUS__PRIV_INSTR_INT_STAT__SHIFT = 0x16 # macro
CP_INT_STATUS__PRIV_REG_INT_STAT__SHIFT = 0x17 # macro
CP_INT_STATUS__OPCODE_ERROR_INT_STAT__SHIFT = 0x18 # macro
CP_INT_STATUS__TIME_STAMP_INT_STAT__SHIFT = 0x1a # macro
CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT__SHIFT = 0x1b # macro
CP_INT_STATUS__GENERIC2_INT_STAT__SHIFT = 0x1d # macro
CP_INT_STATUS__GENERIC1_INT_STAT__SHIFT = 0x1e # macro
CP_INT_STATUS__GENERIC0_INT_STAT__SHIFT = 0x1f # macro
CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT_MASK = 0x00000800 # macro
CP_INT_STATUS__CP_ECC_ERROR_INT_STAT_MASK = 0x00004000 # macro
CP_INT_STATUS__GPF_INT_STAT_MASK = 0x00010000 # macro
CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT_MASK = 0x00020000 # macro
CP_INT_STATUS__CMP_BUSY_INT_STAT_MASK = 0x00040000 # macro
CP_INT_STATUS__CNTX_BUSY_INT_STAT_MASK = 0x00080000 # macro
CP_INT_STATUS__CNTX_EMPTY_INT_STAT_MASK = 0x00100000 # macro
CP_INT_STATUS__GFX_IDLE_INT_STAT_MASK = 0x00200000 # macro
CP_INT_STATUS__PRIV_INSTR_INT_STAT_MASK = 0x00400000 # macro
CP_INT_STATUS__PRIV_REG_INT_STAT_MASK = 0x00800000 # macro
CP_INT_STATUS__OPCODE_ERROR_INT_STAT_MASK = 0x01000000 # macro
CP_INT_STATUS__TIME_STAMP_INT_STAT_MASK = 0x04000000 # macro
CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT_MASK = 0x08000000 # macro
CP_INT_STATUS__GENERIC2_INT_STAT_MASK = 0x20000000 # macro
CP_INT_STATUS__GENERIC1_INT_STAT_MASK = 0x40000000 # macro
CP_INT_STATUS__GENERIC0_INT_STAT_MASK = 0x80000000 # macro
CP_DEVICE_ID__DEVICE_ID__SHIFT = 0x0 # macro
CP_DEVICE_ID__DEVICE_ID_MASK = 0x000000FF # macro
CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT = 0x0 # macro
CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT = 0x8 # macro
CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT = 0x10 # macro
CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT = 0x18 # macro
CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK = 0x000000FF # macro
CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK = 0x0000FF00 # macro
CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK = 0x00FF0000 # macro
CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK = 0xFF000000 # macro
CP_RING_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT = 0x0 # macro
CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT = 0x8 # macro
CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT = 0x10 # macro
CP_RING_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT = 0x18 # macro
CP_RING_PRIORITY_CNTS__PRIORITY1_CNT_MASK = 0x000000FF # macro
CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT_MASK = 0x0000FF00 # macro
CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT_MASK = 0x00FF0000 # macro
CP_RING_PRIORITY_CNTS__PRIORITY3_CNT_MASK = 0xFF000000 # macro
CP_ME0_PIPE0_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME0_PIPE0_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_RING0_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_RING0_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_ME0_PIPE1_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME0_PIPE1_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_RING1_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_RING1_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_ME0_PIPE2_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME0_PIPE2_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_RING2_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_RING2_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_FATAL_ERROR__CPF_FATAL_ERROR__SHIFT = 0x0 # macro
CP_FATAL_ERROR__CPG_FATAL_ERROR__SHIFT = 0x1 # macro
CP_FATAL_ERROR__GFX_HALT_PROC__SHIFT = 0x2 # macro
CP_FATAL_ERROR__DIS_CPG_FATAL_ERROR__SHIFT = 0x3 # macro
CP_FATAL_ERROR__CPG_TAG_FATAL_ERROR_EN__SHIFT = 0x4 # macro
CP_FATAL_ERROR__CPF_FATAL_ERROR_MASK = 0x00000001 # macro
CP_FATAL_ERROR__CPG_FATAL_ERROR_MASK = 0x00000002 # macro
CP_FATAL_ERROR__GFX_HALT_PROC_MASK = 0x00000004 # macro
CP_FATAL_ERROR__DIS_CPG_FATAL_ERROR_MASK = 0x00000008 # macro
CP_FATAL_ERROR__CPG_TAG_FATAL_ERROR_EN_MASK = 0x00000010 # macro
CP_RB_VMID__RB0_VMID__SHIFT = 0x0 # macro
CP_RB_VMID__RB1_VMID__SHIFT = 0x8 # macro
CP_RB_VMID__RB2_VMID__SHIFT = 0x10 # macro
CP_RB_VMID__RB0_VMID_MASK = 0x0000000F # macro
CP_RB_VMID__RB1_VMID_MASK = 0x00000F00 # macro
CP_RB_VMID__RB2_VMID_MASK = 0x000F0000 # macro
CP_ME0_PIPE0_VMID__VMID__SHIFT = 0x0 # macro
CP_ME0_PIPE0_VMID__VMID_MASK = 0x0000000F # macro
CP_ME0_PIPE1_VMID__VMID__SHIFT = 0x0 # macro
CP_ME0_PIPE1_VMID__VMID_MASK = 0x0000000F # macro
CP_RB0_WPTR__RB_WPTR__SHIFT = 0x0 # macro
CP_RB0_WPTR__RB_WPTR_MASK = 0xFFFFFFFF # macro
CP_RB_WPTR__RB_WPTR__SHIFT = 0x0 # macro
CP_RB_WPTR__RB_WPTR_MASK = 0xFFFFFFFF # macro
CP_RB0_WPTR_HI__RB_WPTR__SHIFT = 0x0 # macro
CP_RB0_WPTR_HI__RB_WPTR_MASK = 0xFFFFFFFF # macro
CP_RB_WPTR_HI__RB_WPTR__SHIFT = 0x0 # macro
CP_RB_WPTR_HI__RB_WPTR_MASK = 0xFFFFFFFF # macro
CP_RB1_WPTR__RB_WPTR__SHIFT = 0x0 # macro
CP_RB1_WPTR__RB_WPTR_MASK = 0xFFFFFFFF # macro
CP_RB1_WPTR_HI__RB_WPTR__SHIFT = 0x0 # macro
CP_RB1_WPTR_HI__RB_WPTR_MASK = 0xFFFFFFFF # macro
CP_RB2_WPTR__RB_WPTR__SHIFT = 0x0 # macro
CP_RB2_WPTR__RB_WPTR_MASK = 0x000FFFFF # macro
CP_RB_DOORBELL_CONTROL__DOORBELL_BIF_DROP__SHIFT = 0x1 # macro
CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT = 0x2 # macro
CP_RB_DOORBELL_CONTROL__DOORBELL_EN__SHIFT = 0x1e # macro
CP_RB_DOORBELL_CONTROL__DOORBELL_HIT__SHIFT = 0x1f # macro
CP_RB_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK = 0x00000002 # macro
CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK = 0x0FFFFFFC # macro
CP_RB_DOORBELL_CONTROL__DOORBELL_EN_MASK = 0x40000000 # macro
CP_RB_DOORBELL_CONTROL__DOORBELL_HIT_MASK = 0x80000000 # macro
CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER__SHIFT = 0x2 # macro
CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK = 0x0FFFFFFC # macro
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER__SHIFT = 0x2 # macro
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK = 0x0FFFFFFC # macro
CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER__SHIFT = 0x2 # macro
CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK = 0x0FFFFFFC # macro
CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER__SHIFT = 0x2 # macro
CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK = 0x0FFFFFFC # macro
CPG_UTCL1_ERROR__ERROR_DETECTED_HALT__SHIFT = 0x0 # macro
CPG_UTCL1_ERROR__ERROR_DETECTED_HALT_MASK = 0x00000001 # macro
CPC_UTCL1_ERROR__ERROR_DETECTED_HALT__SHIFT = 0x0 # macro
CPC_UTCL1_ERROR__ERROR_DETECTED_HALT_MASK = 0x00000001 # macro
CP_RB1_BASE__RB_BASE__SHIFT = 0x0 # macro
CP_RB1_BASE__RB_BASE_MASK = 0xFFFFFFFF # macro
CP_RB1_CNTL__RB_BUFSZ__SHIFT = 0x0 # macro
CP_RB1_CNTL__RB_BLKSZ__SHIFT = 0x8 # macro
CP_RB1_CNTL__MIN_AVAILSZ__SHIFT = 0x14 # macro
CP_RB1_CNTL__MIN_IB_AVAILSZ__SHIFT = 0x16 # macro
CP_RB1_CNTL__CACHE_POLICY__SHIFT = 0x18 # macro
CP_RB1_CNTL__RB_NO_UPDATE__SHIFT = 0x1b # macro
CP_RB1_CNTL__RB_RPTR_WR_ENA__SHIFT = 0x1f # macro
CP_RB1_CNTL__RB_BUFSZ_MASK = 0x0000003F # macro
CP_RB1_CNTL__RB_BLKSZ_MASK = 0x00003F00 # macro
CP_RB1_CNTL__MIN_AVAILSZ_MASK = 0x00300000 # macro
CP_RB1_CNTL__MIN_IB_AVAILSZ_MASK = 0x00C00000 # macro
CP_RB1_CNTL__CACHE_POLICY_MASK = 0x01000000 # macro
CP_RB1_CNTL__RB_NO_UPDATE_MASK = 0x08000000 # macro
CP_RB1_CNTL__RB_RPTR_WR_ENA_MASK = 0x80000000 # macro
CP_RB1_RPTR_ADDR__RB_RPTR_ADDR__SHIFT = 0x2 # macro
CP_RB1_RPTR_ADDR__RB_RPTR_ADDR_MASK = 0xFFFFFFFC # macro
CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT = 0x0 # macro
CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK = 0x0000FFFF # macro
CP_RB2_BASE__RB_BASE__SHIFT = 0x0 # macro
CP_RB2_BASE__RB_BASE_MASK = 0xFFFFFFFF # macro
CP_RB2_CNTL__RB_BUFSZ__SHIFT = 0x0 # macro
CP_RB2_CNTL__RB_BLKSZ__SHIFT = 0x8 # macro
CP_RB2_CNTL__MIN_AVAILSZ__SHIFT = 0x14 # macro
CP_RB2_CNTL__MIN_IB_AVAILSZ__SHIFT = 0x16 # macro
CP_RB2_CNTL__CACHE_POLICY__SHIFT = 0x18 # macro
CP_RB2_CNTL__RB_NO_UPDATE__SHIFT = 0x1b # macro
CP_RB2_CNTL__RB_RPTR_WR_ENA__SHIFT = 0x1f # macro
CP_RB2_CNTL__RB_BUFSZ_MASK = 0x0000003F # macro
CP_RB2_CNTL__RB_BLKSZ_MASK = 0x00003F00 # macro
CP_RB2_CNTL__MIN_AVAILSZ_MASK = 0x00300000 # macro
CP_RB2_CNTL__MIN_IB_AVAILSZ_MASK = 0x00C00000 # macro
CP_RB2_CNTL__CACHE_POLICY_MASK = 0x01000000 # macro
CP_RB2_CNTL__RB_NO_UPDATE_MASK = 0x08000000 # macro
CP_RB2_CNTL__RB_RPTR_WR_ENA_MASK = 0x80000000 # macro
CP_RB2_RPTR_ADDR__RB_RPTR_ADDR__SHIFT = 0x2 # macro
CP_RB2_RPTR_ADDR__RB_RPTR_ADDR_MASK = 0xFFFFFFFC # macro
CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT = 0x0 # macro
CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK = 0x0000FFFF # macro
CP_RB0_ACTIVE__ACTIVE__SHIFT = 0x0 # macro
CP_RB0_ACTIVE__ACTIVE_MASK = 0x00000001 # macro
CP_RB_ACTIVE__ACTIVE__SHIFT = 0x0 # macro
CP_RB_ACTIVE__ACTIVE_MASK = 0x00000001 # macro
CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT = 0xb # macro
CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT = 0x12 # macro
CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE__SHIFT = 0x13 # macro
CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE__SHIFT = 0x14 # macro
CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE__SHIFT = 0x15 # macro
CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT = 0x16 # macro
CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE_MASK = 0x00000800 # macro
CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_INT_CNTL_RING0__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE_MASK = 0x00040000 # macro
CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE_MASK = 0x00080000 # macro
CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE_MASK = 0x00100000 # macro
CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE_MASK = 0x00200000 # macro
CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK = 0x00400000 # macro
CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT = 0xb # macro
CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_INT_CNTL_RING1__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE__SHIFT = 0x12 # macro
CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE__SHIFT = 0x13 # macro
CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE__SHIFT = 0x14 # macro
CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE__SHIFT = 0x15 # macro
CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE__SHIFT = 0x16 # macro
CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE_MASK = 0x00000800 # macro
CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_INT_CNTL_RING1__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE_MASK = 0x00040000 # macro
CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE_MASK = 0x00080000 # macro
CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE_MASK = 0x00100000 # macro
CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE_MASK = 0x00200000 # macro
CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE_MASK = 0x00400000 # macro
CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT = 0xb # macro
CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_INT_CNTL_RING2__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE__SHIFT = 0x12 # macro
CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE__SHIFT = 0x13 # macro
CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE__SHIFT = 0x14 # macro
CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE__SHIFT = 0x15 # macro
CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE__SHIFT = 0x16 # macro
CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE_MASK = 0x00000800 # macro
CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_INT_CNTL_RING2__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE_MASK = 0x00040000 # macro
CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE_MASK = 0x00080000 # macro
CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE_MASK = 0x00100000 # macro
CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE_MASK = 0x00200000 # macro
CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE_MASK = 0x00400000 # macro
CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT__SHIFT = 0xb # macro
CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT__SHIFT = 0xe # macro
CP_INT_STATUS_RING0__GPF_INT_STAT__SHIFT = 0x10 # macro
CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT__SHIFT = 0x11 # macro
CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT__SHIFT = 0x12 # macro
CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT__SHIFT = 0x13 # macro
CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT__SHIFT = 0x14 # macro
CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT = 0x15 # macro
CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT__SHIFT = 0x16 # macro
CP_INT_STATUS_RING0__PRIV_REG_INT_STAT__SHIFT = 0x17 # macro
CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT__SHIFT = 0x18 # macro
CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT__SHIFT = 0x1a # macro
CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT__SHIFT = 0x1b # macro
CP_INT_STATUS_RING0__GENERIC2_INT_STAT__SHIFT = 0x1d # macro
CP_INT_STATUS_RING0__GENERIC1_INT_STAT__SHIFT = 0x1e # macro
CP_INT_STATUS_RING0__GENERIC0_INT_STAT__SHIFT = 0x1f # macro
CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT_MASK = 0x00000800 # macro
CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT_MASK = 0x00004000 # macro
CP_INT_STATUS_RING0__GPF_INT_STAT_MASK = 0x00010000 # macro
CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT_MASK = 0x00020000 # macro
CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT_MASK = 0x00040000 # macro
CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT_MASK = 0x00080000 # macro
CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT_MASK = 0x00100000 # macro
CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT_MASK = 0x00200000 # macro
CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT_MASK = 0x00400000 # macro
CP_INT_STATUS_RING0__PRIV_REG_INT_STAT_MASK = 0x00800000 # macro
CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT_MASK = 0x01000000 # macro
CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT_MASK = 0x04000000 # macro
CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT_MASK = 0x08000000 # macro
CP_INT_STATUS_RING0__GENERIC2_INT_STAT_MASK = 0x20000000 # macro
CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK = 0x40000000 # macro
CP_INT_STATUS_RING0__GENERIC0_INT_STAT_MASK = 0x80000000 # macro
CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT__SHIFT = 0xb # macro
CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT__SHIFT = 0xe # macro
CP_INT_STATUS_RING1__GPF_INT_STAT__SHIFT = 0x10 # macro
CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT__SHIFT = 0x11 # macro
CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT__SHIFT = 0x12 # macro
CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT__SHIFT = 0x13 # macro
CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT__SHIFT = 0x14 # macro
CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT__SHIFT = 0x15 # macro
CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT__SHIFT = 0x16 # macro
CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT = 0x17 # macro
CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT__SHIFT = 0x18 # macro
CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT__SHIFT = 0x1a # macro
CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT__SHIFT = 0x1b # macro
CP_INT_STATUS_RING1__GENERIC2_INT_STAT__SHIFT = 0x1d # macro
CP_INT_STATUS_RING1__GENERIC1_INT_STAT__SHIFT = 0x1e # macro
CP_INT_STATUS_RING1__GENERIC0_INT_STAT__SHIFT = 0x1f # macro
CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT_MASK = 0x00000800 # macro
CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT_MASK = 0x00004000 # macro
CP_INT_STATUS_RING1__GPF_INT_STAT_MASK = 0x00010000 # macro
CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT_MASK = 0x00020000 # macro
CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT_MASK = 0x00040000 # macro
CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK = 0x00080000 # macro
CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT_MASK = 0x00100000 # macro
CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT_MASK = 0x00200000 # macro
CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT_MASK = 0x00400000 # macro
CP_INT_STATUS_RING1__PRIV_REG_INT_STAT_MASK = 0x00800000 # macro
CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT_MASK = 0x01000000 # macro
CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT_MASK = 0x04000000 # macro
CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT_MASK = 0x08000000 # macro
CP_INT_STATUS_RING1__GENERIC2_INT_STAT_MASK = 0x20000000 # macro
CP_INT_STATUS_RING1__GENERIC1_INT_STAT_MASK = 0x40000000 # macro
CP_INT_STATUS_RING1__GENERIC0_INT_STAT_MASK = 0x80000000 # macro
CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT__SHIFT = 0xb # macro
CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT__SHIFT = 0xe # macro
CP_INT_STATUS_RING2__GPF_INT_STAT__SHIFT = 0x10 # macro
CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT__SHIFT = 0x11 # macro
CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT__SHIFT = 0x12 # macro
CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT__SHIFT = 0x13 # macro
CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT__SHIFT = 0x14 # macro
CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT__SHIFT = 0x15 # macro
CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT__SHIFT = 0x16 # macro
CP_INT_STATUS_RING2__PRIV_REG_INT_STAT__SHIFT = 0x17 # macro
CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT__SHIFT = 0x18 # macro
CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT__SHIFT = 0x1a # macro
CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT__SHIFT = 0x1b # macro
CP_INT_STATUS_RING2__GENERIC2_INT_STAT__SHIFT = 0x1d # macro
CP_INT_STATUS_RING2__GENERIC1_INT_STAT__SHIFT = 0x1e # macro
CP_INT_STATUS_RING2__GENERIC0_INT_STAT__SHIFT = 0x1f # macro
CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT_MASK = 0x00000800 # macro
CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT_MASK = 0x00004000 # macro
CP_INT_STATUS_RING2__GPF_INT_STAT_MASK = 0x00010000 # macro
CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT_MASK = 0x00020000 # macro
CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT_MASK = 0x00040000 # macro
CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT_MASK = 0x00080000 # macro
CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT_MASK = 0x00100000 # macro
CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT_MASK = 0x00200000 # macro
CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT_MASK = 0x00400000 # macro
CP_INT_STATUS_RING2__PRIV_REG_INT_STAT_MASK = 0x00800000 # macro
CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT_MASK = 0x01000000 # macro
CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT_MASK = 0x04000000 # macro
CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT_MASK = 0x08000000 # macro
CP_INT_STATUS_RING2__GENERIC2_INT_STAT_MASK = 0x20000000 # macro
CP_INT_STATUS_RING2__GENERIC1_INT_STAT_MASK = 0x40000000 # macro
CP_INT_STATUS_RING2__GENERIC0_INT_STAT_MASK = 0x80000000 # macro
CP_ME_F32_INTERRUPT__ECC_ERROR_INT__SHIFT = 0x0 # macro
CP_ME_F32_INTERRUPT__TIME_STAMP_INT__SHIFT = 0x1 # macro
CP_ME_F32_INTERRUPT__ME_F32_INT_2__SHIFT = 0x2 # macro
CP_ME_F32_INTERRUPT__ME_F32_INT_3__SHIFT = 0x3 # macro
CP_ME_F32_INTERRUPT__ECC_ERROR_INT_MASK = 0x00000001 # macro
CP_ME_F32_INTERRUPT__TIME_STAMP_INT_MASK = 0x00000002 # macro
CP_ME_F32_INTERRUPT__ME_F32_INT_2_MASK = 0x00000004 # macro
CP_ME_F32_INTERRUPT__ME_F32_INT_3_MASK = 0x00000008 # macro
CP_PFP_F32_INTERRUPT__ECC_ERROR_INT__SHIFT = 0x0 # macro
CP_PFP_F32_INTERRUPT__PRIV_REG_INT__SHIFT = 0x1 # macro
CP_PFP_F32_INTERRUPT__RESERVED_BIT_ERR_INT__SHIFT = 0x2 # macro
CP_PFP_F32_INTERRUPT__PFP_F32_INT_3__SHIFT = 0x3 # macro
CP_PFP_F32_INTERRUPT__ECC_ERROR_INT_MASK = 0x00000001 # macro
CP_PFP_F32_INTERRUPT__PRIV_REG_INT_MASK = 0x00000002 # macro
CP_PFP_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK = 0x00000004 # macro
CP_PFP_F32_INTERRUPT__PFP_F32_INT_3_MASK = 0x00000008 # macro
CP_CE_F32_INTERRUPT__ECC_ERROR_INT__SHIFT = 0x0 # macro
CP_CE_F32_INTERRUPT__RESERVED_BIT_ERR_INT__SHIFT = 0x1 # macro
CP_CE_F32_INTERRUPT__CE_F32_INT_2__SHIFT = 0x2 # macro
CP_CE_F32_INTERRUPT__CE_F32_INT_3__SHIFT = 0x3 # macro
CP_CE_F32_INTERRUPT__ECC_ERROR_INT_MASK = 0x00000001 # macro
CP_CE_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK = 0x00000002 # macro
CP_CE_F32_INTERRUPT__CE_F32_INT_2_MASK = 0x00000004 # macro
CP_CE_F32_INTERRUPT__CE_F32_INT_3_MASK = 0x00000008 # macro
CP_MEC1_F32_INTERRUPT__EDC_ROQ_FED_INT__SHIFT = 0x0 # macro
CP_MEC1_F32_INTERRUPT__PRIV_REG_INT__SHIFT = 0x1 # macro
CP_MEC1_F32_INTERRUPT__RESERVED_BIT_ERR_INT__SHIFT = 0x2 # macro
CP_MEC1_F32_INTERRUPT__EDC_TC_FED_INT__SHIFT = 0x3 # macro
CP_MEC1_F32_INTERRUPT__EDC_GDS_FED_INT__SHIFT = 0x4 # macro
CP_MEC1_F32_INTERRUPT__EDC_SCRATCH_FED_INT__SHIFT = 0x5 # macro
CP_MEC1_F32_INTERRUPT__WAVE_RESTORE_INT__SHIFT = 0x6 # macro
CP_MEC1_F32_INTERRUPT__SUA_VIOLATION_INT__SHIFT = 0x7 # macro
CP_MEC1_F32_INTERRUPT__EDC_DMA_FED_INT__SHIFT = 0x8 # macro
CP_MEC1_F32_INTERRUPT__IQ_TIMER_INT__SHIFT = 0x9 # macro
CP_MEC1_F32_INTERRUPT__GPF_INT_CPF__SHIFT = 0xa # macro
CP_MEC1_F32_INTERRUPT__GPF_INT_DMA__SHIFT = 0xb # macro
CP_MEC1_F32_INTERRUPT__GPF_INT_CPC__SHIFT = 0xc # macro
CP_MEC1_F32_INTERRUPT__EDC_SR_MEM_FED_INT__SHIFT = 0xd # macro
CP_MEC1_F32_INTERRUPT__QUEUE_MESSAGE_INT__SHIFT = 0xe # macro
CP_MEC1_F32_INTERRUPT__FATAL_EDC_ERROR_INT__SHIFT = 0xf # macro
CP_MEC1_F32_INTERRUPT__EDC_ROQ_FED_INT_MASK = 0x00000001 # macro
CP_MEC1_F32_INTERRUPT__PRIV_REG_INT_MASK = 0x00000002 # macro
CP_MEC1_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK = 0x00000004 # macro
CP_MEC1_F32_INTERRUPT__EDC_TC_FED_INT_MASK = 0x00000008 # macro
CP_MEC1_F32_INTERRUPT__EDC_GDS_FED_INT_MASK = 0x00000010 # macro
CP_MEC1_F32_INTERRUPT__EDC_SCRATCH_FED_INT_MASK = 0x00000020 # macro
CP_MEC1_F32_INTERRUPT__WAVE_RESTORE_INT_MASK = 0x00000040 # macro
CP_MEC1_F32_INTERRUPT__SUA_VIOLATION_INT_MASK = 0x00000080 # macro
CP_MEC1_F32_INTERRUPT__EDC_DMA_FED_INT_MASK = 0x00000100 # macro
CP_MEC1_F32_INTERRUPT__IQ_TIMER_INT_MASK = 0x00000200 # macro
CP_MEC1_F32_INTERRUPT__GPF_INT_CPF_MASK = 0x00000400 # macro
CP_MEC1_F32_INTERRUPT__GPF_INT_DMA_MASK = 0x00000800 # macro
CP_MEC1_F32_INTERRUPT__GPF_INT_CPC_MASK = 0x00001000 # macro
CP_MEC1_F32_INTERRUPT__EDC_SR_MEM_FED_INT_MASK = 0x00002000 # macro
CP_MEC1_F32_INTERRUPT__QUEUE_MESSAGE_INT_MASK = 0x00004000 # macro
CP_MEC1_F32_INTERRUPT__FATAL_EDC_ERROR_INT_MASK = 0x00008000 # macro
CP_MEC2_F32_INTERRUPT__EDC_ROQ_FED_INT__SHIFT = 0x0 # macro
CP_MEC2_F32_INTERRUPT__PRIV_REG_INT__SHIFT = 0x1 # macro
CP_MEC2_F32_INTERRUPT__RESERVED_BIT_ERR_INT__SHIFT = 0x2 # macro
CP_MEC2_F32_INTERRUPT__EDC_TC_FED_INT__SHIFT = 0x3 # macro
CP_MEC2_F32_INTERRUPT__EDC_GDS_FED_INT__SHIFT = 0x4 # macro
CP_MEC2_F32_INTERRUPT__EDC_SCRATCH_FED_INT__SHIFT = 0x5 # macro
CP_MEC2_F32_INTERRUPT__WAVE_RESTORE_INT__SHIFT = 0x6 # macro
CP_MEC2_F32_INTERRUPT__SUA_VIOLATION_INT__SHIFT = 0x7 # macro
CP_MEC2_F32_INTERRUPT__EDC_DMA_FED_INT__SHIFT = 0x8 # macro
CP_MEC2_F32_INTERRUPT__IQ_TIMER_INT__SHIFT = 0x9 # macro
CP_MEC2_F32_INTERRUPT__GPF_INT_CPF__SHIFT = 0xa # macro
CP_MEC2_F32_INTERRUPT__GPF_INT_DMA__SHIFT = 0xb # macro
CP_MEC2_F32_INTERRUPT__GPF_INT_CPC__SHIFT = 0xc # macro
CP_MEC2_F32_INTERRUPT__EDC_SR_MEM_FED_INT__SHIFT = 0xd # macro
CP_MEC2_F32_INTERRUPT__QUEUE_MESSAGE_INT__SHIFT = 0xe # macro
CP_MEC2_F32_INTERRUPT__FATAL_EDC_ERROR_INT__SHIFT = 0xf # macro
CP_MEC2_F32_INTERRUPT__EDC_ROQ_FED_INT_MASK = 0x00000001 # macro
CP_MEC2_F32_INTERRUPT__PRIV_REG_INT_MASK = 0x00000002 # macro
CP_MEC2_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK = 0x00000004 # macro
CP_MEC2_F32_INTERRUPT__EDC_TC_FED_INT_MASK = 0x00000008 # macro
CP_MEC2_F32_INTERRUPT__EDC_GDS_FED_INT_MASK = 0x00000010 # macro
CP_MEC2_F32_INTERRUPT__EDC_SCRATCH_FED_INT_MASK = 0x00000020 # macro
CP_MEC2_F32_INTERRUPT__WAVE_RESTORE_INT_MASK = 0x00000040 # macro
CP_MEC2_F32_INTERRUPT__SUA_VIOLATION_INT_MASK = 0x00000080 # macro
CP_MEC2_F32_INTERRUPT__EDC_DMA_FED_INT_MASK = 0x00000100 # macro
CP_MEC2_F32_INTERRUPT__IQ_TIMER_INT_MASK = 0x00000200 # macro
CP_MEC2_F32_INTERRUPT__GPF_INT_CPF_MASK = 0x00000400 # macro
CP_MEC2_F32_INTERRUPT__GPF_INT_DMA_MASK = 0x00000800 # macro
CP_MEC2_F32_INTERRUPT__GPF_INT_CPC_MASK = 0x00001000 # macro
CP_MEC2_F32_INTERRUPT__EDC_SR_MEM_FED_INT_MASK = 0x00002000 # macro
CP_MEC2_F32_INTERRUPT__QUEUE_MESSAGE_INT_MASK = 0x00004000 # macro
CP_MEC2_F32_INTERRUPT__FATAL_EDC_ERROR_INT_MASK = 0x00008000 # macro
CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0__SHIFT = 0x0 # macro
CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1__SHIFT = 0x1 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0__SHIFT = 0x8 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1__SHIFT = 0x9 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2__SHIFT = 0xa # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3__SHIFT = 0xb # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0__SHIFT = 0x10 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1__SHIFT = 0x11 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2__SHIFT = 0x12 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3__SHIFT = 0x13 # macro
CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0_MASK = 0x00000001 # macro
CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK = 0x00000002 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0_MASK = 0x00000100 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1_MASK = 0x00000200 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2_MASK = 0x00000400 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK = 0x00000800 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK = 0x00010000 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1_MASK = 0x00020000 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2_MASK = 0x00040000 # macro
CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3_MASK = 0x00080000 # macro
CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT = 0x0 # macro
CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT = 0x1 # macro
CP_MEM_SLP_CNTL__RESERVED__SHIFT = 0x2 # macro
CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE__SHIFT = 0x7 # macro
CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY__SHIFT = 0x8 # macro
CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY__SHIFT = 0x10 # macro
CP_MEM_SLP_CNTL__RESERVED1__SHIFT = 0x18 # macro
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK = 0x00000001 # macro
CP_MEM_SLP_CNTL__CP_MEM_DS_EN_MASK = 0x00000002 # macro
CP_MEM_SLP_CNTL__RESERVED_MASK = 0x0000007C # macro
CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE_MASK = 0x00000080 # macro
CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY_MASK = 0x0000FF00 # macro
CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY_MASK = 0x00FF0000 # macro
CP_MEM_SLP_CNTL__RESERVED1_MASK = 0xFF000000 # macro
CP_ECC_DMA_FIRST_OCCURRENCE__INTERFACE__SHIFT = 0x0 # macro
CP_ECC_DMA_FIRST_OCCURRENCE__CLIENT__SHIFT = 0x4 # macro
CP_ECC_DMA_FIRST_OCCURRENCE__ME__SHIFT = 0x8 # macro
CP_ECC_DMA_FIRST_OCCURRENCE__PIPE__SHIFT = 0xa # macro
CP_ECC_DMA_FIRST_OCCURRENCE__VMID__SHIFT = 0x10 # macro
CP_ECC_DMA_FIRST_OCCURRENCE__INTERFACE_MASK = 0x00000003 # macro
CP_ECC_DMA_FIRST_OCCURRENCE__CLIENT_MASK = 0x000000F0 # macro
CP_ECC_DMA_FIRST_OCCURRENCE__ME_MASK = 0x00000300 # macro
CP_ECC_DMA_FIRST_OCCURRENCE__PIPE_MASK = 0x00000C00 # macro
CP_ECC_DMA_FIRST_OCCURRENCE__VMID_MASK = 0x000F0000 # macro
CP_ECC_FIRSTOCCURRENCE__INTERFACE__SHIFT = 0x0 # macro
CP_ECC_FIRSTOCCURRENCE__CLIENT__SHIFT = 0x4 # macro
CP_ECC_FIRSTOCCURRENCE__ME__SHIFT = 0x8 # macro
CP_ECC_FIRSTOCCURRENCE__PIPE__SHIFT = 0xa # macro
CP_ECC_FIRSTOCCURRENCE__QUEUE__SHIFT = 0xc # macro
CP_ECC_FIRSTOCCURRENCE__VMID__SHIFT = 0x10 # macro
CP_ECC_FIRSTOCCURRENCE__INTERFACE_MASK = 0x00000003 # macro
CP_ECC_FIRSTOCCURRENCE__CLIENT_MASK = 0x000000F0 # macro
CP_ECC_FIRSTOCCURRENCE__ME_MASK = 0x00000300 # macro
CP_ECC_FIRSTOCCURRENCE__PIPE_MASK = 0x00000C00 # macro
CP_ECC_FIRSTOCCURRENCE__QUEUE_MASK = 0x00007000 # macro
CP_ECC_FIRSTOCCURRENCE__VMID_MASK = 0x000F0000 # macro
CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE__SHIFT = 0x0 # macro
CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE_MASK = 0xFFFFFFFF # macro
CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE__SHIFT = 0x0 # macro
CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE_MASK = 0xFFFFFFFF # macro
CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE__SHIFT = 0x0 # macro
CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE_MASK = 0xFFFFFFFF # macro
GB_EDC_MODE__FORCE_SEC_ON_DED__SHIFT = 0xf # macro
GB_EDC_MODE__COUNT_FED_OUT__SHIFT = 0x10 # macro
GB_EDC_MODE__GATE_FUE__SHIFT = 0x11 # macro
GB_EDC_MODE__DED_MODE__SHIFT = 0x14 # macro
GB_EDC_MODE__PROP_FED__SHIFT = 0x1d # macro
GB_EDC_MODE__BYPASS__SHIFT = 0x1f # macro
GB_EDC_MODE__FORCE_SEC_ON_DED_MASK = 0x00008000 # macro
GB_EDC_MODE__COUNT_FED_OUT_MASK = 0x00010000 # macro
GB_EDC_MODE__GATE_FUE_MASK = 0x00020000 # macro
GB_EDC_MODE__DED_MODE_MASK = 0x00300000 # macro
GB_EDC_MODE__PROP_FED_MASK = 0x20000000 # macro
GB_EDC_MODE__BYPASS_MASK = 0x80000000 # macro
CP_DEBUG__CPG_REPEATER_FGCG_OVERRIDE__SHIFT = 0x9 # macro
CP_DEBUG__CPG_RAM_CLK_GATING_DISABLE__SHIFT = 0xe # macro
CP_DEBUG__DISABLE_GFX_HALT_ON_UTCL1_ERROR__SHIFT = 0xf # macro
CP_DEBUG__SURFSYNC_CNTX_RDADDR__SHIFT = 0x10 # macro
CP_DEBUG__BUSY_EXTENDER__SHIFT = 0x13 # macro
CP_DEBUG__PRIV_REG_INTERRUPT_ENABLE__SHIFT = 0x15 # macro
CP_DEBUG__INTERRUPT_ENABLE__SHIFT = 0x16 # macro
CP_DEBUG__PREDICATE_DISABLE__SHIFT = 0x17 # macro
CP_DEBUG__UNDERFLOW_BUSY_DISABLE__SHIFT = 0x18 # macro
CP_DEBUG__OVERFLOW_BUSY_DISABLE__SHIFT = 0x19 # macro
CP_DEBUG__EVENT_FILT_DISABLE__SHIFT = 0x1a # macro
CP_DEBUG__CPG_TC_MTYPE_OVERRIDE__SHIFT = 0x1b # macro
CP_DEBUG__CPG_TC_ONE_CYCLE_WRITE_DISABLE__SHIFT = 0x1c # macro
CP_DEBUG__CS_STATE_FILT_DISABLE__SHIFT = 0x1d # macro
CP_DEBUG__CS_PIPELINE_RESET_DISABLE__SHIFT = 0x1e # macro
CP_DEBUG__IB_PACKET_INJECTOR_DISABLE__SHIFT = 0x1f # macro
CP_DEBUG__CPG_REPEATER_FGCG_OVERRIDE_MASK = 0x00000200 # macro
CP_DEBUG__CPG_RAM_CLK_GATING_DISABLE_MASK = 0x00004000 # macro
CP_DEBUG__DISABLE_GFX_HALT_ON_UTCL1_ERROR_MASK = 0x00008000 # macro
CP_DEBUG__SURFSYNC_CNTX_RDADDR_MASK = 0x00070000 # macro
CP_DEBUG__BUSY_EXTENDER_MASK = 0x00180000 # macro
CP_DEBUG__PRIV_REG_INTERRUPT_ENABLE_MASK = 0x00200000 # macro
CP_DEBUG__INTERRUPT_ENABLE_MASK = 0x00400000 # macro
CP_DEBUG__PREDICATE_DISABLE_MASK = 0x00800000 # macro
CP_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK = 0x01000000 # macro
CP_DEBUG__OVERFLOW_BUSY_DISABLE_MASK = 0x02000000 # macro
CP_DEBUG__EVENT_FILT_DISABLE_MASK = 0x04000000 # macro
CP_DEBUG__CPG_TC_MTYPE_OVERRIDE_MASK = 0x08000000 # macro
CP_DEBUG__CPG_TC_ONE_CYCLE_WRITE_DISABLE_MASK = 0x10000000 # macro
CP_DEBUG__CS_STATE_FILT_DISABLE_MASK = 0x20000000 # macro
CP_DEBUG__CS_PIPELINE_RESET_DISABLE_MASK = 0x40000000 # macro
CP_DEBUG__IB_PACKET_INJECTOR_DISABLE_MASK = 0x80000000 # macro
CP_CPF_DEBUG__QUE_MANAGER_CLR_DBELLUPD_DIS__SHIFT = 0x6 # macro
CP_CPF_DEBUG__CPF_REPEATER_FGCG_OVERRIDE__SHIFT = 0x10 # macro
CP_CPF_DEBUG__CPF_RAM_CLK_GATING_DISABLE__SHIFT = 0x12 # macro
CP_CPF_DEBUG__BUSY_EXTENDER__SHIFT = 0x13 # macro
CP_CPF_DEBUG__UNDERFLOW_BUSY_DISABLE__SHIFT = 0x18 # macro
CP_CPF_DEBUG__OVERFLOW_BUSY_DISABLE__SHIFT = 0x19 # macro
CP_CPF_DEBUG__CPF_PRIORITY_YIELD_ACTIVE_DIS__SHIFT = 0x1d # macro
CP_CPF_DEBUG__CPF_TC_MTYPE_OVERRIDE__SHIFT = 0x1e # macro
CP_CPF_DEBUG__DBGU_TRIGGER__SHIFT = 0x1f # macro
CP_CPF_DEBUG__QUE_MANAGER_CLR_DBELLUPD_DIS_MASK = 0x00000040 # macro
CP_CPF_DEBUG__CPF_REPEATER_FGCG_OVERRIDE_MASK = 0x00010000 # macro
CP_CPF_DEBUG__CPF_RAM_CLK_GATING_DISABLE_MASK = 0x00040000 # macro
CP_CPF_DEBUG__BUSY_EXTENDER_MASK = 0x00180000 # macro
CP_CPF_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK = 0x01000000 # macro
CP_CPF_DEBUG__OVERFLOW_BUSY_DISABLE_MASK = 0x02000000 # macro
CP_CPF_DEBUG__CPF_PRIORITY_YIELD_ACTIVE_DIS_MASK = 0x20000000 # macro
CP_CPF_DEBUG__CPF_TC_MTYPE_OVERRIDE_MASK = 0x40000000 # macro
CP_CPF_DEBUG__DBGU_TRIGGER_MASK = 0x80000000 # macro
CP_CPC_DEBUG__CPC_PIPE_SEL__SHIFT = 0x0 # macro
CP_CPC_DEBUG__CPC_ROLLOVER_EVENT_DEBUG_EN__SHIFT = 0x3 # macro
CP_CPC_DEBUG__CPC_HARVESTING_CONTINUE_DISABLE__SHIFT = 0xb # macro
CP_CPC_DEBUG__CPC_HARVESTING_RELAUNCH_DISABLE__SHIFT = 0xc # macro
CP_CPC_DEBUG__CPC_HARVEST_AUTO_DISABLE__SHIFT = 0xd # macro
CP_CPC_DEBUG__CPC_HARVESTING_DISPATCH_DISABLE__SHIFT = 0xe # macro
CP_CPC_DEBUG__CPC_REPEATER_FGCG_OVERRIDE__SHIFT = 0xf # macro
CP_CPC_DEBUG__CPC_RAM_CLK_GATING_DISABLE__SHIFT = 0x12 # macro
CP_CPC_DEBUG__BUSY_EXTENDER__SHIFT = 0x13 # macro
CP_CPC_DEBUG__UCODE_ECC_ERROR_DISABLE__SHIFT = 0x15 # macro
CP_CPC_DEBUG__RESERVED_INTERRUPT_ENABLE__SHIFT = 0x16 # macro
CP_CPC_DEBUG__RESTORE_FIFO_EMPTY_SEL__SHIFT = 0x17 # macro
CP_CPC_DEBUG__UNDERFLOW_BUSY_DISABLE__SHIFT = 0x18 # macro
CP_CPC_DEBUG__OVERFLOW_BUSY_DISABLE__SHIFT = 0x19 # macro
CP_CPC_DEBUG__EVENT_FILT_DISABLE__SHIFT = 0x1a # macro
CP_CPC_DEBUG__PRIV_REG_INTERRUPT_ENABLE__SHIFT = 0x1b # macro
CP_CPC_DEBUG__CPC_TC_ONE_CYCLE_WRITE_DISABLE__SHIFT = 0x1c # macro
CP_CPC_DEBUG__CS_STATE_FILT_DISABLE__SHIFT = 0x1d # macro
CP_CPC_DEBUG__ME2_UCODE_RAM_ENABLE__SHIFT = 0x1f # macro
CP_CPC_DEBUG__CPC_PIPE_SEL_MASK = 0x00000003 # macro
CP_CPC_DEBUG__CPC_ROLLOVER_EVENT_DEBUG_EN_MASK = 0x00000008 # macro
CP_CPC_DEBUG__CPC_HARVESTING_CONTINUE_DISABLE_MASK = 0x00000800 # macro
CP_CPC_DEBUG__CPC_HARVESTING_RELAUNCH_DISABLE_MASK = 0x00001000 # macro
CP_CPC_DEBUG__CPC_HARVEST_AUTO_DISABLE_MASK = 0x00002000 # macro
CP_CPC_DEBUG__CPC_HARVESTING_DISPATCH_DISABLE_MASK = 0x00004000 # macro
CP_CPC_DEBUG__CPC_REPEATER_FGCG_OVERRIDE_MASK = 0x00008000 # macro
CP_CPC_DEBUG__CPC_RAM_CLK_GATING_DISABLE_MASK = 0x00040000 # macro
CP_CPC_DEBUG__BUSY_EXTENDER_MASK = 0x00180000 # macro
CP_CPC_DEBUG__UCODE_ECC_ERROR_DISABLE_MASK = 0x00200000 # macro
CP_CPC_DEBUG__RESERVED_INTERRUPT_ENABLE_MASK = 0x00400000 # macro
CP_CPC_DEBUG__RESTORE_FIFO_EMPTY_SEL_MASK = 0x00800000 # macro
CP_CPC_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK = 0x01000000 # macro
CP_CPC_DEBUG__OVERFLOW_BUSY_DISABLE_MASK = 0x02000000 # macro
CP_CPC_DEBUG__EVENT_FILT_DISABLE_MASK = 0x04000000 # macro
CP_CPC_DEBUG__PRIV_REG_INTERRUPT_ENABLE_MASK = 0x08000000 # macro
CP_CPC_DEBUG__CPC_TC_ONE_CYCLE_WRITE_DISABLE_MASK = 0x10000000 # macro
CP_CPC_DEBUG__CS_STATE_FILT_DISABLE_MASK = 0x20000000 # macro
CP_CPC_DEBUG__ME2_UCODE_RAM_ENABLE_MASK = 0x80000000 # macro
CP_CPC_DEBUG_2__DC_GD_PIPE3_QSWITCH_CNT__SHIFT = 0x0 # macro
CP_CPC_DEBUG_2__DC_GD_PIPE2_QSWITCH_CNT__SHIFT = 0x8 # macro
CP_CPC_DEBUG_2__DC_GD_PIPE1_QSWITCH_CNT__SHIFT = 0x10 # macro
CP_CPC_DEBUG_2__DC_GD_PIPE0_QSWITCH_CNT__SHIFT = 0x18 # macro
CP_CPC_DEBUG_2__DC_GD_PIPE3_QSWITCH_CNT_MASK = 0x000000FF # macro
CP_CPC_DEBUG_2__DC_GD_PIPE2_QSWITCH_CNT_MASK = 0x0000FF00 # macro
CP_CPC_DEBUG_2__DC_GD_PIPE1_QSWITCH_CNT_MASK = 0x00FF0000 # macro
CP_CPC_DEBUG_2__DC_GD_PIPE0_QSWITCH_CNT_MASK = 0xFF000000 # macro
CP_PQ_WPTR_POLL_CNTL__PERIOD__SHIFT = 0x0 # macro
CP_PQ_WPTR_POLL_CNTL__DISABLE_PEND_REQ_ONE_SHOT__SHIFT = 0x1d # macro
CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE__SHIFT = 0x1e # macro
CP_PQ_WPTR_POLL_CNTL__EN__SHIFT = 0x1f # macro
CP_PQ_WPTR_POLL_CNTL__PERIOD_MASK = 0x000000FF # macro
CP_PQ_WPTR_POLL_CNTL__DISABLE_PEND_REQ_ONE_SHOT_MASK = 0x20000000 # macro
CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE_MASK = 0x40000000 # macro
CP_PQ_WPTR_POLL_CNTL__EN_MASK = 0x80000000 # macro
CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK__SHIFT = 0x0 # macro
CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK_MASK = 0xFFFFFFFF # macro
CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT = 0xc # macro
CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT = 0xd # macro
CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT = 0xf # macro
CP_ME1_PIPE0_INT_CNTL__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK = 0x00001000 # macro
CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK = 0x00002000 # macro
CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK = 0x00008000 # macro
CP_ME1_PIPE0_INT_CNTL__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT = 0xc # macro
CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT = 0xd # macro
CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT = 0xf # macro
CP_ME1_PIPE1_INT_CNTL__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK = 0x00001000 # macro
CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK = 0x00002000 # macro
CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK = 0x00008000 # macro
CP_ME1_PIPE1_INT_CNTL__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT = 0xc # macro
CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT = 0xd # macro
CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT = 0xf # macro
CP_ME1_PIPE2_INT_CNTL__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK = 0x00001000 # macro
CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK = 0x00002000 # macro
CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK = 0x00008000 # macro
CP_ME1_PIPE2_INT_CNTL__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT = 0xc # macro
CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT = 0xd # macro
CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT = 0xf # macro
CP_ME1_PIPE3_INT_CNTL__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK = 0x00001000 # macro
CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK = 0x00002000 # macro
CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK = 0x00008000 # macro
CP_ME1_PIPE3_INT_CNTL__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT = 0xc # macro
CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT = 0xd # macro
CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT = 0xf # macro
CP_ME2_PIPE0_INT_CNTL__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK = 0x00001000 # macro
CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK = 0x00002000 # macro
CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK = 0x00008000 # macro
CP_ME2_PIPE0_INT_CNTL__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT = 0xc # macro
CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT = 0xd # macro
CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT = 0xf # macro
CP_ME2_PIPE1_INT_CNTL__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK = 0x00001000 # macro
CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK = 0x00002000 # macro
CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK = 0x00008000 # macro
CP_ME2_PIPE1_INT_CNTL__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT = 0xc # macro
CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT = 0xd # macro
CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT = 0xf # macro
CP_ME2_PIPE2_INT_CNTL__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK = 0x00001000 # macro
CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK = 0x00002000 # macro
CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK = 0x00008000 # macro
CP_ME2_PIPE2_INT_CNTL__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT = 0xc # macro
CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT = 0xd # macro
CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT = 0xf # macro
CP_ME2_PIPE3_INT_CNTL__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK = 0x00001000 # macro
CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK = 0x00002000 # macro
CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK = 0x00008000 # macro
CP_ME2_PIPE3_INT_CNTL__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT = 0xc # macro
CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT = 0xd # macro
CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT = 0xe # macro
CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CP_ME1_PIPE0_INT_STATUS__GPF_INT_STATUS__SHIFT = 0x10 # macro
CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT = 0x11 # macro
CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT = 0x17 # macro
CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT = 0x18 # macro
CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT = 0x1a # macro
CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT = 0x1b # macro
CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS__SHIFT = 0x1d # macro
CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS__SHIFT = 0x1e # macro
CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS__SHIFT = 0x1f # macro
CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK = 0x00001000 # macro
CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK = 0x00002000 # macro
CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK = 0x00004000 # macro
CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CP_ME1_PIPE0_INT_STATUS__GPF_INT_STATUS_MASK = 0x00010000 # macro
CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK = 0x00020000 # macro
CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK = 0x00800000 # macro
CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK = 0x01000000 # macro
CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK = 0x04000000 # macro
CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK = 0x08000000 # macro
CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK = 0x20000000 # macro
CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK = 0x40000000 # macro
CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK = 0x80000000 # macro
CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT = 0xc # macro
CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT = 0xd # macro
CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT = 0xe # macro
CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CP_ME1_PIPE1_INT_STATUS__GPF_INT_STATUS__SHIFT = 0x10 # macro
CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT = 0x11 # macro
CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT = 0x17 # macro
CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT = 0x18 # macro
CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT = 0x1a # macro
CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT = 0x1b # macro
CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS__SHIFT = 0x1d # macro
CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS__SHIFT = 0x1e # macro
CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS__SHIFT = 0x1f # macro
CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK = 0x00001000 # macro
CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK = 0x00002000 # macro
CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK = 0x00004000 # macro
CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CP_ME1_PIPE1_INT_STATUS__GPF_INT_STATUS_MASK = 0x00010000 # macro
CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK = 0x00020000 # macro
CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK = 0x00800000 # macro
CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK = 0x01000000 # macro
CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK = 0x04000000 # macro
CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK = 0x08000000 # macro
CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK = 0x20000000 # macro
CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK = 0x40000000 # macro
CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK = 0x80000000 # macro
CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT = 0xc # macro
CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT = 0xd # macro
CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT = 0xe # macro
CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CP_ME1_PIPE2_INT_STATUS__GPF_INT_STATUS__SHIFT = 0x10 # macro
CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT = 0x11 # macro
CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT = 0x17 # macro
CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT = 0x18 # macro
CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT = 0x1a # macro
CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT = 0x1b # macro
CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS__SHIFT = 0x1d # macro
CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS__SHIFT = 0x1e # macro
CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS__SHIFT = 0x1f # macro
CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK = 0x00001000 # macro
CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK = 0x00002000 # macro
CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK = 0x00004000 # macro
CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CP_ME1_PIPE2_INT_STATUS__GPF_INT_STATUS_MASK = 0x00010000 # macro
CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK = 0x00020000 # macro
CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK = 0x00800000 # macro
CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK = 0x01000000 # macro
CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK = 0x04000000 # macro
CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK = 0x08000000 # macro
CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK = 0x20000000 # macro
CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK = 0x40000000 # macro
CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK = 0x80000000 # macro
CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT = 0xc # macro
CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT = 0xd # macro
CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT = 0xe # macro
CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CP_ME1_PIPE3_INT_STATUS__GPF_INT_STATUS__SHIFT = 0x10 # macro
CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT = 0x11 # macro
CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT = 0x17 # macro
CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT = 0x18 # macro
CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT = 0x1a # macro
CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT = 0x1b # macro
CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS__SHIFT = 0x1d # macro
CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS__SHIFT = 0x1e # macro
CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS__SHIFT = 0x1f # macro
CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK = 0x00001000 # macro
CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK = 0x00002000 # macro
CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK = 0x00004000 # macro
CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CP_ME1_PIPE3_INT_STATUS__GPF_INT_STATUS_MASK = 0x00010000 # macro
CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK = 0x00020000 # macro
CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK = 0x00800000 # macro
CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK = 0x01000000 # macro
CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK = 0x04000000 # macro
CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK = 0x08000000 # macro
CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK = 0x20000000 # macro
CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK = 0x40000000 # macro
CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK = 0x80000000 # macro
CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT = 0xc # macro
CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT = 0xd # macro
CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT = 0xe # macro
CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CP_ME2_PIPE0_INT_STATUS__GPF_INT_STATUS__SHIFT = 0x10 # macro
CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT = 0x11 # macro
CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT = 0x17 # macro
CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT = 0x18 # macro
CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT = 0x1a # macro
CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT = 0x1b # macro
CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS__SHIFT = 0x1d # macro
CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS__SHIFT = 0x1e # macro
CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS__SHIFT = 0x1f # macro
CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK = 0x00001000 # macro
CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK = 0x00002000 # macro
CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK = 0x00004000 # macro
CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CP_ME2_PIPE0_INT_STATUS__GPF_INT_STATUS_MASK = 0x00010000 # macro
CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK = 0x00020000 # macro
CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK = 0x00800000 # macro
CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK = 0x01000000 # macro
CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK = 0x04000000 # macro
CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK = 0x08000000 # macro
CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK = 0x20000000 # macro
CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK = 0x40000000 # macro
CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK = 0x80000000 # macro
CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT = 0xc # macro
CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT = 0xd # macro
CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT = 0xe # macro
CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CP_ME2_PIPE1_INT_STATUS__GPF_INT_STATUS__SHIFT = 0x10 # macro
CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT = 0x11 # macro
CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT = 0x17 # macro
CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT = 0x18 # macro
CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT = 0x1a # macro
CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT = 0x1b # macro
CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS__SHIFT = 0x1d # macro
CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS__SHIFT = 0x1e # macro
CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS__SHIFT = 0x1f # macro
CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK = 0x00001000 # macro
CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK = 0x00002000 # macro
CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK = 0x00004000 # macro
CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CP_ME2_PIPE1_INT_STATUS__GPF_INT_STATUS_MASK = 0x00010000 # macro
CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK = 0x00020000 # macro
CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK = 0x00800000 # macro
CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK = 0x01000000 # macro
CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK = 0x04000000 # macro
CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK = 0x08000000 # macro
CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK = 0x20000000 # macro
CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK = 0x40000000 # macro
CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK = 0x80000000 # macro
CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT = 0xc # macro
CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT = 0xd # macro
CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT = 0xe # macro
CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CP_ME2_PIPE2_INT_STATUS__GPF_INT_STATUS__SHIFT = 0x10 # macro
CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT = 0x11 # macro
CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT = 0x17 # macro
CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT = 0x18 # macro
CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT = 0x1a # macro
CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT = 0x1b # macro
CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS__SHIFT = 0x1d # macro
CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS__SHIFT = 0x1e # macro
CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS__SHIFT = 0x1f # macro
CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK = 0x00001000 # macro
CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK = 0x00002000 # macro
CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK = 0x00004000 # macro
CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CP_ME2_PIPE2_INT_STATUS__GPF_INT_STATUS_MASK = 0x00010000 # macro
CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK = 0x00020000 # macro
CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK = 0x00800000 # macro
CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK = 0x01000000 # macro
CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK = 0x04000000 # macro
CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK = 0x08000000 # macro
CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK = 0x20000000 # macro
CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK = 0x40000000 # macro
CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK = 0x80000000 # macro
CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT = 0xc # macro
CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT = 0xd # macro
CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT = 0xe # macro
CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CP_ME2_PIPE3_INT_STATUS__GPF_INT_STATUS__SHIFT = 0x10 # macro
CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT = 0x11 # macro
CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT = 0x17 # macro
CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT = 0x18 # macro
CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT = 0x1a # macro
CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT = 0x1b # macro
CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS__SHIFT = 0x1d # macro
CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS__SHIFT = 0x1e # macro
CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS__SHIFT = 0x1f # macro
CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK = 0x00001000 # macro
CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK = 0x00002000 # macro
CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK = 0x00004000 # macro
CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CP_ME2_PIPE3_INT_STATUS__GPF_INT_STATUS_MASK = 0x00010000 # macro
CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK = 0x00020000 # macro
CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK = 0x00800000 # macro
CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK = 0x01000000 # macro
CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK = 0x04000000 # macro
CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK = 0x08000000 # macro
CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK = 0x20000000 # macro
CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK = 0x40000000 # macro
CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK = 0x80000000 # macro
CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED__SHIFT = 0xc # macro
CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED__SHIFT = 0xd # macro
CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT = 0xe # macro
CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CP_ME1_INT_STAT_DEBUG__GPF_INT_ASSERTED__SHIFT = 0x10 # macro
CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT = 0x11 # macro
CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT = 0x17 # macro
CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT = 0x18 # macro
CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT = 0x1a # macro
CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT = 0x1b # macro
CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT = 0x1d # macro
CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT = 0x1e # macro
CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT = 0x1f # macro
CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK = 0x00001000 # macro
CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK = 0x00002000 # macro
CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK = 0x00004000 # macro
CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CP_ME1_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK = 0x00010000 # macro
CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK = 0x00020000 # macro
CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK = 0x00800000 # macro
CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK = 0x01000000 # macro
CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK = 0x04000000 # macro
CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK = 0x08000000 # macro
CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK = 0x20000000 # macro
CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK = 0x40000000 # macro
CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK = 0x80000000 # macro
CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED__SHIFT = 0xc # macro
CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED__SHIFT = 0xd # macro
CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT = 0xe # macro
CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CP_ME2_INT_STAT_DEBUG__GPF_INT_ASSERTED__SHIFT = 0x10 # macro
CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT = 0x11 # macro
CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT = 0x17 # macro
CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT = 0x18 # macro
CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT = 0x1a # macro
CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT = 0x1b # macro
CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT = 0x1d # macro
CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT = 0x1e # macro
CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT = 0x1f # macro
CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK = 0x00001000 # macro
CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK = 0x00002000 # macro
CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK = 0x00004000 # macro
CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CP_ME2_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK = 0x00010000 # macro
CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK = 0x00020000 # macro
CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK = 0x00800000 # macro
CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK = 0x01000000 # macro
CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK = 0x04000000 # macro
CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK = 0x08000000 # macro
CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK = 0x20000000 # macro
CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK = 0x40000000 # macro
CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK = 0x80000000 # macro
CC_GC_EDC_CONFIG__WRITE_DIS__SHIFT = 0x0 # macro
CC_GC_EDC_CONFIG__DIS_EDC__SHIFT = 0x1 # macro
CC_GC_EDC_CONFIG__ENABLE_IRRITATOR_CLK__SHIFT = 0x2 # macro
CC_GC_EDC_CONFIG__WRITE_DIS_MASK = 0x00000001 # macro
CC_GC_EDC_CONFIG__DIS_EDC_MASK = 0x00000002 # macro
CC_GC_EDC_CONFIG__ENABLE_IRRITATOR_CLK_MASK = 0x00000004 # macro
CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT = 0x0 # macro
CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT = 0x8 # macro
CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT = 0x10 # macro
CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT = 0x18 # macro
CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK = 0x000000FF # macro
CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK = 0x0000FF00 # macro
CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK = 0x00FF0000 # macro
CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK = 0xFF000000 # macro
CP_ME1_PIPE0_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME1_PIPE0_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_ME1_PIPE1_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME1_PIPE1_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_ME1_PIPE2_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME1_PIPE2_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_ME1_PIPE3_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME1_PIPE3_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT = 0x0 # macro
CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT = 0x8 # macro
CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT = 0x10 # macro
CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT = 0x18 # macro
CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK = 0x000000FF # macro
CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK = 0x0000FF00 # macro
CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK = 0x00FF0000 # macro
CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK = 0xFF000000 # macro
CP_ME2_PIPE0_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME2_PIPE0_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_ME2_PIPE1_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME2_PIPE1_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_ME2_PIPE2_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME2_PIPE2_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_ME2_PIPE3_PRIORITY__PRIORITY__SHIFT = 0x0 # macro
CP_ME2_PIPE3_PRIORITY__PRIORITY_MASK = 0x00000003 # macro
CP_CE_PRGRM_CNTR_START__IP_START__SHIFT = 0x0 # macro
CP_CE_PRGRM_CNTR_START__IP_START_MASK = 0x000007FF # macro
CP_PFP_PRGRM_CNTR_START__IP_START__SHIFT = 0x0 # macro
CP_PFP_PRGRM_CNTR_START__IP_START_MASK = 0x00001FFF # macro
CP_ME_PRGRM_CNTR_START__IP_START__SHIFT = 0x0 # macro
CP_ME_PRGRM_CNTR_START__IP_START_MASK = 0x00000FFF # macro
CP_MEC1_PRGRM_CNTR_START__IP_START__SHIFT = 0x0 # macro
CP_MEC1_PRGRM_CNTR_START__IP_START_MASK = 0x0000FFFF # macro
CP_MEC2_PRGRM_CNTR_START__IP_START__SHIFT = 0x0 # macro
CP_MEC2_PRGRM_CNTR_START__IP_START_MASK = 0x0000FFFF # macro
CP_CE_INTR_ROUTINE_START__IR_START__SHIFT = 0x0 # macro
CP_CE_INTR_ROUTINE_START__IR_START_MASK = 0x000007FF # macro
CP_PFP_INTR_ROUTINE_START__IR_START__SHIFT = 0x0 # macro
CP_PFP_INTR_ROUTINE_START__IR_START_MASK = 0x00001FFF # macro
CP_ME_INTR_ROUTINE_START__IR_START__SHIFT = 0x0 # macro
CP_ME_INTR_ROUTINE_START__IR_START_MASK = 0x00000FFF # macro
CP_MEC1_INTR_ROUTINE_START__IR_START__SHIFT = 0x0 # macro
CP_MEC1_INTR_ROUTINE_START__IR_START_MASK = 0x0000FFFF # macro
CP_MEC2_INTR_ROUTINE_START__IR_START__SHIFT = 0x0 # macro
CP_MEC2_INTR_ROUTINE_START__IR_START_MASK = 0x0000FFFF # macro
CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX__SHIFT = 0x0 # macro
CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX__SHIFT = 0x4 # macro
CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX__SHIFT = 0x10 # macro
CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX__SHIFT = 0x14 # macro
CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX_MASK = 0x00000007 # macro
CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX_MASK = 0x00000070 # macro
CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX_MASK = 0x00070000 # macro
CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX_MASK = 0x00700000 # macro
CP_MAX_CONTEXT__MAX_CONTEXT__SHIFT = 0x0 # macro
CP_MAX_CONTEXT__MAX_CONTEXT_MASK = 0x00000007 # macro
CP_IQ_WAIT_TIME1__IB_OFFLOAD__SHIFT = 0x0 # macro
CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD__SHIFT = 0x8 # macro
CP_IQ_WAIT_TIME1__WRM_OFFLOAD__SHIFT = 0x10 # macro
CP_IQ_WAIT_TIME1__GWS__SHIFT = 0x18 # macro
CP_IQ_WAIT_TIME1__IB_OFFLOAD_MASK = 0x000000FF # macro
CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD_MASK = 0x0000FF00 # macro
CP_IQ_WAIT_TIME1__WRM_OFFLOAD_MASK = 0x00FF0000 # macro
CP_IQ_WAIT_TIME1__GWS_MASK = 0xFF000000 # macro
CP_IQ_WAIT_TIME2__QUE_SLEEP__SHIFT = 0x0 # macro
CP_IQ_WAIT_TIME2__SCH_WAVE__SHIFT = 0x8 # macro
CP_IQ_WAIT_TIME2__SEM_REARM__SHIFT = 0x10 # macro
CP_IQ_WAIT_TIME2__DEQ_RETRY__SHIFT = 0x18 # macro
CP_IQ_WAIT_TIME2__QUE_SLEEP_MASK = 0x000000FF # macro
CP_IQ_WAIT_TIME2__SCH_WAVE_MASK = 0x0000FF00 # macro
CP_IQ_WAIT_TIME2__SEM_REARM_MASK = 0x00FF0000 # macro
CP_IQ_WAIT_TIME2__DEQ_RETRY_MASK = 0xFF000000 # macro
CP_RB0_BASE_HI__RB_BASE_HI__SHIFT = 0x0 # macro
CP_RB0_BASE_HI__RB_BASE_HI_MASK = 0x000000FF # macro
CP_RB1_BASE_HI__RB_BASE_HI__SHIFT = 0x0 # macro
CP_RB1_BASE_HI__RB_BASE_HI_MASK = 0x000000FF # macro
CP_VMID_RESET__RESET_REQUEST__SHIFT = 0x0 # macro
CP_VMID_RESET__RESET_REQUEST_MASK = 0x0000FFFF # macro
CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT = 0xc # macro
CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT = 0xd # macro
CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT = 0xe # macro
CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT = 0xf # macro
CPC_INT_CNTL__GPF_INT_ENABLE__SHIFT = 0x10 # macro
CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT = 0x11 # macro
CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT = 0x17 # macro
CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT = 0x18 # macro
CPC_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT = 0x1a # macro
CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT = 0x1b # macro
CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT = 0x1d # macro
CPC_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT = 0x1e # macro
CPC_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT = 0x1f # macro
CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK = 0x00001000 # macro
CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK = 0x00002000 # macro
CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK = 0x00004000 # macro
CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK = 0x00008000 # macro
CPC_INT_CNTL__GPF_INT_ENABLE_MASK = 0x00010000 # macro
CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK = 0x00020000 # macro
CPC_INT_CNTL__PRIV_REG_INT_ENABLE_MASK = 0x00800000 # macro
CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK = 0x01000000 # macro
CPC_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK = 0x04000000 # macro
CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK = 0x08000000 # macro
CPC_INT_CNTL__GENERIC2_INT_ENABLE_MASK = 0x20000000 # macro
CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK = 0x40000000 # macro
CPC_INT_CNTL__GENERIC0_INT_ENABLE_MASK = 0x80000000 # macro
CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT = 0xc # macro
CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT = 0xd # macro
CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT = 0xe # macro
CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT = 0xf # macro
CPC_INT_STATUS__GPF_INT_STATUS__SHIFT = 0x10 # macro
CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT = 0x11 # macro
CPC_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT = 0x17 # macro
CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT = 0x18 # macro
CPC_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT = 0x1a # macro
CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT = 0x1b # macro
CPC_INT_STATUS__GENERIC2_INT_STATUS__SHIFT = 0x1d # macro
CPC_INT_STATUS__GENERIC1_INT_STATUS__SHIFT = 0x1e # macro
CPC_INT_STATUS__GENERIC0_INT_STATUS__SHIFT = 0x1f # macro
CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK = 0x00001000 # macro
CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK = 0x00002000 # macro
CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK = 0x00004000 # macro
CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK = 0x00008000 # macro
CPC_INT_STATUS__GPF_INT_STATUS_MASK = 0x00010000 # macro
CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK = 0x00020000 # macro
CPC_INT_STATUS__PRIV_REG_INT_STATUS_MASK = 0x00800000 # macro
CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK = 0x01000000 # macro
CPC_INT_STATUS__TIME_STAMP_INT_STATUS_MASK = 0x04000000 # macro
CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK = 0x08000000 # macro
CPC_INT_STATUS__GENERIC2_INT_STATUS_MASK = 0x20000000 # macro
CPC_INT_STATUS__GENERIC1_INT_STATUS_MASK = 0x40000000 # macro
CPC_INT_STATUS__GENERIC0_INT_STATUS_MASK = 0x80000000 # macro
CP_VMID_PREEMPT__PREEMPT_REQUEST__SHIFT = 0x0 # macro
CP_VMID_PREEMPT__VIRT_COMMAND__SHIFT = 0x10 # macro
CP_VMID_PREEMPT__PREEMPT_REQUEST_MASK = 0x0000FFFF # macro
CP_VMID_PREEMPT__VIRT_COMMAND_MASK = 0x000F0000 # macro
CPC_INT_CNTX_ID__CNTX_ID__SHIFT = 0x0 # macro
CPC_INT_CNTX_ID__CNTX_ID_MASK = 0xFFFFFFFF # macro
CP_PQ_STATUS__DOORBELL_UPDATED__SHIFT = 0x0 # macro
CP_PQ_STATUS__DOORBELL_ENABLE__SHIFT = 0x1 # macro
CP_PQ_STATUS__DOORBELL_UPDATED_EN__SHIFT = 0x2 # macro
CP_PQ_STATUS__DOORBELL_UPDATED_MASK = 0x00000001 # macro
CP_PQ_STATUS__DOORBELL_ENABLE_MASK = 0x00000002 # macro
CP_PQ_STATUS__DOORBELL_UPDATED_EN_MASK = 0x00000004 # macro
CP_CPC_IC_BASE_LO__IC_BASE_LO__SHIFT = 0xc # macro
CP_CPC_IC_BASE_LO__IC_BASE_LO_MASK = 0xFFFFF000 # macro
CP_CPC_IC_BASE_HI__IC_BASE_HI__SHIFT = 0x0 # macro
CP_CPC_IC_BASE_HI__IC_BASE_HI_MASK = 0x0000FFFF # macro
CP_CPC_IC_BASE_CNTL__VMID__SHIFT = 0x0 # macro
CP_CPC_IC_BASE_CNTL__CACHE_POLICY__SHIFT = 0x18 # macro
CP_CPC_IC_BASE_CNTL__VMID_MASK = 0x0000000F # macro
CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK = 0x01000000 # macro
CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE__SHIFT = 0x0 # macro
CP_CPC_IC_OP_CNTL__PRIME_ICACHE__SHIFT = 0x4 # macro
CP_CPC_IC_OP_CNTL__ICACHE_PRIMED__SHIFT = 0x5 # macro
CP_CPC_IC_OP_CNTL__ICACHE_INVALIDATED__SHIFT = 0x6 # macro
CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE_MASK = 0x00000001 # macro
CP_CPC_IC_OP_CNTL__PRIME_ICACHE_MASK = 0x00000010 # macro
CP_CPC_IC_OP_CNTL__ICACHE_PRIMED_MASK = 0x00000020 # macro
CP_CPC_IC_OP_CNTL__ICACHE_INVALIDATED_MASK = 0x00000040 # macro
CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT__SHIFT = 0x0 # macro
CP_MEC1_F32_INT_DIS__PRIV_REG_INT__SHIFT = 0x1 # macro
CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT__SHIFT = 0x2 # macro
CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT__SHIFT = 0x3 # macro
CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT__SHIFT = 0x4 # macro
CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT__SHIFT = 0x5 # macro
CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT__SHIFT = 0x6 # macro
CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT__SHIFT = 0x7 # macro
CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT__SHIFT = 0x8 # macro
CP_MEC1_F32_INT_DIS__IQ_TIMER_INT__SHIFT = 0x9 # macro
CP_MEC1_F32_INT_DIS__GPF_INT_CPF__SHIFT = 0xa # macro
CP_MEC1_F32_INT_DIS__GPF_INT_DMA__SHIFT = 0xb # macro
CP_MEC1_F32_INT_DIS__GPF_INT_CPC__SHIFT = 0xc # macro
CP_MEC1_F32_INT_DIS__EDC_SR_MEM_FED_INT__SHIFT = 0xd # macro
CP_MEC1_F32_INT_DIS__QUEUE_MESSAGE_INT__SHIFT = 0xe # macro
CP_MEC1_F32_INT_DIS__FATAL_EDC_ERROR_INT__SHIFT = 0xf # macro
CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT_MASK = 0x00000001 # macro
CP_MEC1_F32_INT_DIS__PRIV_REG_INT_MASK = 0x00000002 # macro
CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK = 0x00000004 # macro
CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT_MASK = 0x00000008 # macro
CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT_MASK = 0x00000010 # macro
CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK = 0x00000020 # macro
CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT_MASK = 0x00000040 # macro
CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT_MASK = 0x00000080 # macro
CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT_MASK = 0x00000100 # macro
CP_MEC1_F32_INT_DIS__IQ_TIMER_INT_MASK = 0x00000200 # macro
CP_MEC1_F32_INT_DIS__GPF_INT_CPF_MASK = 0x00000400 # macro
CP_MEC1_F32_INT_DIS__GPF_INT_DMA_MASK = 0x00000800 # macro
CP_MEC1_F32_INT_DIS__GPF_INT_CPC_MASK = 0x00001000 # macro
CP_MEC1_F32_INT_DIS__EDC_SR_MEM_FED_INT_MASK = 0x00002000 # macro
CP_MEC1_F32_INT_DIS__QUEUE_MESSAGE_INT_MASK = 0x00004000 # macro
CP_MEC1_F32_INT_DIS__FATAL_EDC_ERROR_INT_MASK = 0x00008000 # macro
CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT__SHIFT = 0x0 # macro
CP_MEC2_F32_INT_DIS__PRIV_REG_INT__SHIFT = 0x1 # macro
CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT__SHIFT = 0x2 # macro
CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT__SHIFT = 0x3 # macro
CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT__SHIFT = 0x4 # macro
CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT__SHIFT = 0x5 # macro
CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT__SHIFT = 0x6 # macro
CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT__SHIFT = 0x7 # macro
CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT__SHIFT = 0x8 # macro
CP_MEC2_F32_INT_DIS__IQ_TIMER_INT__SHIFT = 0x9 # macro
CP_MEC2_F32_INT_DIS__GPF_INT_CPF__SHIFT = 0xa # macro
CP_MEC2_F32_INT_DIS__GPF_INT_DMA__SHIFT = 0xb # macro
CP_MEC2_F32_INT_DIS__GPF_INT_CPC__SHIFT = 0xc # macro
CP_MEC2_F32_INT_DIS__EDC_SR_MEM_FED_INT__SHIFT = 0xd # macro
CP_MEC2_F32_INT_DIS__QUEUE_MESSAGE_INT__SHIFT = 0xe # macro
CP_MEC2_F32_INT_DIS__FATAL_EDC_ERROR_INT__SHIFT = 0xf # macro
CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT_MASK = 0x00000001 # macro
CP_MEC2_F32_INT_DIS__PRIV_REG_INT_MASK = 0x00000002 # macro
CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK = 0x00000004 # macro
CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT_MASK = 0x00000008 # macro
CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT_MASK = 0x00000010 # macro
CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK = 0x00000020 # macro
CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT_MASK = 0x00000040 # macro
CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT_MASK = 0x00000080 # macro
CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT_MASK = 0x00000100 # macro
CP_MEC2_F32_INT_DIS__IQ_TIMER_INT_MASK = 0x00000200 # macro
CP_MEC2_F32_INT_DIS__GPF_INT_CPF_MASK = 0x00000400 # macro
CP_MEC2_F32_INT_DIS__GPF_INT_DMA_MASK = 0x00000800 # macro
CP_MEC2_F32_INT_DIS__GPF_INT_CPC_MASK = 0x00001000 # macro
CP_MEC2_F32_INT_DIS__EDC_SR_MEM_FED_INT_MASK = 0x00002000 # macro
CP_MEC2_F32_INT_DIS__QUEUE_MESSAGE_INT_MASK = 0x00004000 # macro
CP_MEC2_F32_INT_DIS__FATAL_EDC_ERROR_INT_MASK = 0x00008000 # macro
CP_VMID_STATUS__PREEMPT_DE_STATUS__SHIFT = 0x0 # macro
CP_VMID_STATUS__PREEMPT_CE_STATUS__SHIFT = 0x10 # macro
CP_VMID_STATUS__PREEMPT_DE_STATUS_MASK = 0x0000FFFF # macro
CP_VMID_STATUS__PREEMPT_CE_STATUS_MASK = 0xFFFF0000 # macro
CPC_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
CPC_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
CPC_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
CPC_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
CPC_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
CPC_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
CPC_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
CPC_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
CPC_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
CPC_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
CPC_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
CPC_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
CPC_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
CPC_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
CPC_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
CPC_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
CPC_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
CPC_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
CPC_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
CPC_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
CPC_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
CPC_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
CPC_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
CPC_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
CPC_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
CPC_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
CPC_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
CPC_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
CPC_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
CPC_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
CPC_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
CPC_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
CPC_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
CPC_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
CPC_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
CPC_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
CPC_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
CPC_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
CPC_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
CPC_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
CPC_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
CPC_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
CPC_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
CPC_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
CPF_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
CPF_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
CPF_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
CPF_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
CPF_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
CPF_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
CPF_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
CPF_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
CPF_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
CPF_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
CPF_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
CPF_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
CPF_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
CPF_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
CPF_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
CPF_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
CPF_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
CPF_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
CPF_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
CPF_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
CPF_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
CPF_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
CPF_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
CPF_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
CPF_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
CPF_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
CPF_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
CPF_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
CPF_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
CPF_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
CPF_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
CPF_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
CPF_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
CPF_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
CPF_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
CPF_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
CPF_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
CPF_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
CPF_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
CPF_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
CPF_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
CPF_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
CPF_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
CPF_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
CPG_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
CPG_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
CPG_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
CPG_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
CPG_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
CPG_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
CPG_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
CPG_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
CPG_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
CPG_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
CPG_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
CPG_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
CPG_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
CPG_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
CPG_UE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1d # macro
CPG_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
CPG_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
CPG_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
CPG_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
CPG_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
CPG_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
CPG_UE_ERR_STATUS_HI__RESERVED_MASK = 0xE0000000 # macro
CPG_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
CPG_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
CPG_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
CPG_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
CPG_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
CPG_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
CPG_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
CPG_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
CPG_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
CPG_CE_ERR_STATUS_HI__OTHER__SHIFT = 0x1 # macro
CPG_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
CPG_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
CPG_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
CPG_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
CPG_CE_ERR_STATUS_HI__RESERVED__SHIFT = 0x1b # macro
CPG_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
CPG_CE_ERR_STATUS_HI__OTHER_MASK = 0x00000002 # macro
CPG_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
CPG_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
CPG_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
CPG_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
CPG_CE_ERR_STATUS_HI__RESERVED_MASK = 0xF8000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_OFFSET__SHIFT = 0x2 # macro
CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_EN__SHIFT = 0x1e # macro
CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_HIT__SHIFT = 0x1f # macro
CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_OFFSET_MASK = 0x0FFFFFFC # macro
CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_EN_MASK = 0x40000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_HIT_MASK = 0x80000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_OFFSET__SHIFT = 0x2 # macro
CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_EN__SHIFT = 0x1e # macro
CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_HIT__SHIFT = 0x1f # macro
CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_OFFSET_MASK = 0x0FFFFFFC # macro
CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_EN_MASK = 0x40000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_HIT_MASK = 0x80000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_OFFSET__SHIFT = 0x2 # macro
CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_EN__SHIFT = 0x1e # macro
CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_HIT__SHIFT = 0x1f # macro
CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_OFFSET_MASK = 0x0FFFFFFC # macro
CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_EN_MASK = 0x40000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_HIT_MASK = 0x80000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_OFFSET__SHIFT = 0x2 # macro
CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_EN__SHIFT = 0x1e # macro
CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_HIT__SHIFT = 0x1f # macro
CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_OFFSET_MASK = 0x0FFFFFFC # macro
CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_EN_MASK = 0x40000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_HIT_MASK = 0x80000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_OFFSET__SHIFT = 0x2 # macro
CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_EN__SHIFT = 0x1e # macro
CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_HIT__SHIFT = 0x1f # macro
CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_OFFSET_MASK = 0x0FFFFFFC # macro
CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_EN_MASK = 0x40000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_HIT_MASK = 0x80000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_OFFSET__SHIFT = 0x2 # macro
CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_EN__SHIFT = 0x1e # macro
CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_HIT__SHIFT = 0x1f # macro
CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_OFFSET_MASK = 0x0FFFFFFC # macro
CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_EN_MASK = 0x40000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_HIT_MASK = 0x80000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_OFFSET__SHIFT = 0x2 # macro
CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_EN__SHIFT = 0x1e # macro
CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_HIT__SHIFT = 0x1f # macro
CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_OFFSET_MASK = 0x0FFFFFFC # macro
CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_EN_MASK = 0x40000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_HIT_MASK = 0x80000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_OFFSET__SHIFT = 0x2 # macro
CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_EN__SHIFT = 0x1e # macro
CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_HIT__SHIFT = 0x1f # macro
CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_OFFSET_MASK = 0x0FFFFFFC # macro
CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_EN_MASK = 0x40000000 # macro
CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_HIT_MASK = 0x80000000 # macro
CP_RB_DOORBELL_CLEAR__MAPPED_QUEUE__SHIFT = 0x0 # macro
CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_EN_CLEAR__SHIFT = 0x8 # macro
CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_HIT_CLEAR__SHIFT = 0x9 # macro
CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_EN_CLEAR__SHIFT = 0xa # macro
CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_HIT_CLEAR__SHIFT = 0xb # macro
CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_EN_CLEAR__SHIFT = 0xc # macro
CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_HIT_CLEAR__SHIFT = 0xd # macro
CP_RB_DOORBELL_CLEAR__MAPPED_QUEUE_MASK = 0x00000007 # macro
CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_EN_CLEAR_MASK = 0x00000100 # macro
CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_HIT_CLEAR_MASK = 0x00000200 # macro
CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_EN_CLEAR_MASK = 0x00000400 # macro
CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_HIT_CLEAR_MASK = 0x00000800 # macro
CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_EN_CLEAR_MASK = 0x00001000 # macro
CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_HIT_CLEAR_MASK = 0x00002000 # macro
CP_CPF_DSM_CNTL__CPF0_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
CP_CPF_DSM_CNTL__CPF0_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
CP_CPF_DSM_CNTL__CPF1_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
CP_CPF_DSM_CNTL__CPF1_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
CP_CPF_DSM_CNTL__CPF2_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
CP_CPF_DSM_CNTL__CPF2_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
CP_CPF_DSM_CNTL__CPF0_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
CP_CPF_DSM_CNTL__CPF0_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
CP_CPF_DSM_CNTL__CPF1_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
CP_CPF_DSM_CNTL__CPF1_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
CP_CPF_DSM_CNTL__CPF2_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
CP_CPF_DSM_CNTL__CPF2_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
CP_CPG_DSM_CNTL__CPG0_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
CP_CPG_DSM_CNTL__CPG0_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
CP_CPG_DSM_CNTL__CPG1_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
CP_CPG_DSM_CNTL__CPG1_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
CP_CPG_DSM_CNTL__CPG2_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
CP_CPG_DSM_CNTL__CPG2_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
CP_CPG_DSM_CNTL__CPG0_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
CP_CPG_DSM_CNTL__CPG0_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
CP_CPG_DSM_CNTL__CPG1_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
CP_CPG_DSM_CNTL__CPG1_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
CP_CPG_DSM_CNTL__CPG2_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
CP_CPG_DSM_CNTL__CPG2_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
CP_CPC_DSM_CNTL__CPC0_DSM_IRRITATOR_DATA__SHIFT = 0x0 # macro
CP_CPC_DSM_CNTL__CPC0_ENABLE_SINGLE_WRITE__SHIFT = 0x2 # macro
CP_CPC_DSM_CNTL__CPC1_DSM_IRRITATOR_DATA__SHIFT = 0x3 # macro
CP_CPC_DSM_CNTL__CPC1_ENABLE_SINGLE_WRITE__SHIFT = 0x5 # macro
CP_CPC_DSM_CNTL__CPC2_DSM_IRRITATOR_DATA__SHIFT = 0x6 # macro
CP_CPC_DSM_CNTL__CPC2_ENABLE_SINGLE_WRITE__SHIFT = 0x8 # macro
CP_CPC_DSM_CNTL__CPC3_DSM_IRRITATOR_DATA__SHIFT = 0x9 # macro
CP_CPC_DSM_CNTL__CPC3_ENABLE_SINGLE_WRITE__SHIFT = 0xb # macro
CP_CPC_DSM_CNTL__CPC4_DSM_IRRITATOR_DATA__SHIFT = 0xc # macro
CP_CPC_DSM_CNTL__CPC4_ENABLE_SINGLE_WRITE__SHIFT = 0xe # macro
CP_CPC_DSM_CNTL__CPC5_DSM_IRRITATOR_DATA__SHIFT = 0xf # macro
CP_CPC_DSM_CNTL__CPC5_ENABLE_SINGLE_WRITE__SHIFT = 0x11 # macro
CP_CPC_DSM_CNTL__CPC6_DSM_IRRITATOR_DATA__SHIFT = 0x12 # macro
CP_CPC_DSM_CNTL__CPC6_ENABLE_SINGLE_WRITE__SHIFT = 0x14 # macro
CP_CPC_DSM_CNTL__CPC7_DSM_IRRITATOR_DATA__SHIFT = 0x15 # macro
CP_CPC_DSM_CNTL__CPC7_ENABLE_SINGLE_WRITE__SHIFT = 0x17 # macro
CP_CPC_DSM_CNTL__CPC8_DSM_IRRITATOR_DATA__SHIFT = 0x18 # macro
CP_CPC_DSM_CNTL__CPC8_ENABLE_SINGLE_WRITE__SHIFT = 0x1a # macro
CP_CPC_DSM_CNTL__CPC0_DSM_IRRITATOR_DATA_MASK = 0x00000003 # macro
CP_CPC_DSM_CNTL__CPC0_ENABLE_SINGLE_WRITE_MASK = 0x00000004 # macro
CP_CPC_DSM_CNTL__CPC1_DSM_IRRITATOR_DATA_MASK = 0x00000018 # macro
CP_CPC_DSM_CNTL__CPC1_ENABLE_SINGLE_WRITE_MASK = 0x00000020 # macro
CP_CPC_DSM_CNTL__CPC2_DSM_IRRITATOR_DATA_MASK = 0x000000C0 # macro
CP_CPC_DSM_CNTL__CPC2_ENABLE_SINGLE_WRITE_MASK = 0x00000100 # macro
CP_CPC_DSM_CNTL__CPC3_DSM_IRRITATOR_DATA_MASK = 0x00000600 # macro
CP_CPC_DSM_CNTL__CPC3_ENABLE_SINGLE_WRITE_MASK = 0x00000800 # macro
CP_CPC_DSM_CNTL__CPC4_DSM_IRRITATOR_DATA_MASK = 0x00003000 # macro
CP_CPC_DSM_CNTL__CPC4_ENABLE_SINGLE_WRITE_MASK = 0x00004000 # macro
CP_CPC_DSM_CNTL__CPC5_DSM_IRRITATOR_DATA_MASK = 0x00018000 # macro
CP_CPC_DSM_CNTL__CPC5_ENABLE_SINGLE_WRITE_MASK = 0x00020000 # macro
CP_CPC_DSM_CNTL__CPC6_DSM_IRRITATOR_DATA_MASK = 0x000C0000 # macro
CP_CPC_DSM_CNTL__CPC6_ENABLE_SINGLE_WRITE_MASK = 0x00100000 # macro
CP_CPC_DSM_CNTL__CPC7_DSM_IRRITATOR_DATA_MASK = 0x00600000 # macro
CP_CPC_DSM_CNTL__CPC7_ENABLE_SINGLE_WRITE_MASK = 0x00800000 # macro
CP_CPC_DSM_CNTL__CPC8_DSM_IRRITATOR_DATA_MASK = 0x03000000 # macro
CP_CPC_DSM_CNTL__CPC8_ENABLE_SINGLE_WRITE_MASK = 0x04000000 # macro
CP_CPF_DSM_CNTL2__CPF0_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
CP_CPF_DSM_CNTL2__CPF0_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
CP_CPF_DSM_CNTL2__CPF1_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
CP_CPF_DSM_CNTL2__CPF1_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
CP_CPF_DSM_CNTL2__CPF2_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
CP_CPF_DSM_CNTL2__CPF2_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
CP_CPF_DSM_CNTL2__CPF0_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
CP_CPF_DSM_CNTL2__CPF0_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
CP_CPF_DSM_CNTL2__CPF1_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
CP_CPF_DSM_CNTL2__CPF1_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
CP_CPF_DSM_CNTL2__CPF2_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
CP_CPF_DSM_CNTL2__CPF2_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
CP_CPG_DSM_CNTL2__CPG0_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
CP_CPG_DSM_CNTL2__CPG0_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
CP_CPG_DSM_CNTL2__CPG1_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
CP_CPG_DSM_CNTL2__CPG1_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
CP_CPG_DSM_CNTL2__CPG2_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
CP_CPG_DSM_CNTL2__CPG2_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
CP_CPG_DSM_CNTL2__CPG0_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
CP_CPG_DSM_CNTL2__CPG0_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
CP_CPG_DSM_CNTL2__CPG1_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
CP_CPG_DSM_CNTL2__CPG1_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
CP_CPG_DSM_CNTL2__CPG2_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
CP_CPG_DSM_CNTL2__CPG2_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
CP_CPC_DSM_CNTL2__CPC0_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
CP_CPC_DSM_CNTL2__CPC0_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
CP_CPC_DSM_CNTL2__CPC1_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
CP_CPC_DSM_CNTL2__CPC1_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
CP_CPC_DSM_CNTL2__CPC2_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
CP_CPC_DSM_CNTL2__CPC2_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
CP_CPC_DSM_CNTL2__CPC3_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
CP_CPC_DSM_CNTL2__CPC3_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
CP_CPC_DSM_CNTL2__CPC4_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
CP_CPC_DSM_CNTL2__CPC4_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
CP_CPC_DSM_CNTL2__CPC5_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
CP_CPC_DSM_CNTL2__CPC5_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
CP_CPC_DSM_CNTL2__CPC6_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
CP_CPC_DSM_CNTL2__CPC6_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
CP_CPC_DSM_CNTL2__CPC7_ENABLE_ERROR_INJECT__SHIFT = 0x15 # macro
CP_CPC_DSM_CNTL2__CPC7_SELECT_INJECT_DELAY__SHIFT = 0x17 # macro
CP_CPC_DSM_CNTL2__CPC8_ENABLE_ERROR_INJECT__SHIFT = 0x18 # macro
CP_CPC_DSM_CNTL2__CPC8_SELECT_INJECT_DELAY__SHIFT = 0x1a # macro
CP_CPC_DSM_CNTL2__CPC0_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
CP_CPC_DSM_CNTL2__CPC0_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
CP_CPC_DSM_CNTL2__CPC1_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
CP_CPC_DSM_CNTL2__CPC1_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
CP_CPC_DSM_CNTL2__CPC2_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
CP_CPC_DSM_CNTL2__CPC2_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
CP_CPC_DSM_CNTL2__CPC3_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
CP_CPC_DSM_CNTL2__CPC3_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
CP_CPC_DSM_CNTL2__CPC4_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
CP_CPC_DSM_CNTL2__CPC4_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
CP_CPC_DSM_CNTL2__CPC5_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
CP_CPC_DSM_CNTL2__CPC5_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
CP_CPC_DSM_CNTL2__CPC6_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
CP_CPC_DSM_CNTL2__CPC6_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
CP_CPC_DSM_CNTL2__CPC7_ENABLE_ERROR_INJECT_MASK = 0x00600000 # macro
CP_CPC_DSM_CNTL2__CPC7_SELECT_INJECT_DELAY_MASK = 0x00800000 # macro
CP_CPC_DSM_CNTL2__CPC8_ENABLE_ERROR_INJECT_MASK = 0x03000000 # macro
CP_CPC_DSM_CNTL2__CPC8_SELECT_INJECT_DELAY_MASK = 0x04000000 # macro
CP_CPF_DSM_CNTL2A__CPF_INJECT_DELAY__SHIFT = 0x0 # macro
CP_CPF_DSM_CNTL2A__CPF_INJECT_DELAY_MASK = 0x0000003F # macro
CP_CPG_DSM_CNTL2A__CPG_INJECT_DELAY__SHIFT = 0x0 # macro
CP_CPG_DSM_CNTL2A__CPG_INJECT_DELAY_MASK = 0x0000003F # macro
CP_CPC_DSM_CNTL2A__CPC_INJECT_DELAY__SHIFT = 0x0 # macro
CP_CPC_DSM_CNTL2A__CPC_INJECT_DELAY_MASK = 0x0000003F # macro
CP_EDC_FUE_CNTL__CP_FUE_MASK__SHIFT = 0x0 # macro
CP_EDC_FUE_CNTL__SPI_FUE_MASK__SHIFT = 0x1 # macro
CP_EDC_FUE_CNTL__GDS_FUE_MASK__SHIFT = 0x2 # macro
CP_EDC_FUE_CNTL__TC_RLC_FUE_MASK__SHIFT = 0x3 # macro
CP_EDC_FUE_CNTL__TC_CPG_FUE_MASK__SHIFT = 0x4 # macro
CP_EDC_FUE_CNTL__TCA_FUE_MASK__SHIFT = 0x5 # macro
CP_EDC_FUE_CNTL__TCC_FUE_MASK__SHIFT = 0x6 # macro
CP_EDC_FUE_CNTL__UTCL2_FUE_MASK__SHIFT = 0x7 # macro
CP_EDC_FUE_CNTL__CP_FUE_FLAG__SHIFT = 0x10 # macro
CP_EDC_FUE_CNTL__SPI_FUE_FLAG__SHIFT = 0x11 # macro
CP_EDC_FUE_CNTL__GDS_FUE_FLAG__SHIFT = 0x12 # macro
CP_EDC_FUE_CNTL__TC_RLC_FUE_FLAG__SHIFT = 0x13 # macro
CP_EDC_FUE_CNTL__TC_CPG_FUE_FLAG__SHIFT = 0x14 # macro
CP_EDC_FUE_CNTL__TCA_FUE_FLAG__SHIFT = 0x15 # macro
CP_EDC_FUE_CNTL__TCC_FUE_FLAG__SHIFT = 0x16 # macro
CP_EDC_FUE_CNTL__UTCL2_FUE_FLAG__SHIFT = 0x17 # macro
CP_EDC_FUE_CNTL__CP_FUE_MASK_MASK = 0x00000001 # macro
CP_EDC_FUE_CNTL__SPI_FUE_MASK_MASK = 0x00000002 # macro
CP_EDC_FUE_CNTL__GDS_FUE_MASK_MASK = 0x00000004 # macro
CP_EDC_FUE_CNTL__TC_RLC_FUE_MASK_MASK = 0x00000008 # macro
CP_EDC_FUE_CNTL__TC_CPG_FUE_MASK_MASK = 0x00000010 # macro
CP_EDC_FUE_CNTL__TCA_FUE_MASK_MASK = 0x00000020 # macro
CP_EDC_FUE_CNTL__TCC_FUE_MASK_MASK = 0x00000040 # macro
CP_EDC_FUE_CNTL__UTCL2_FUE_MASK_MASK = 0x00000080 # macro
CP_EDC_FUE_CNTL__CP_FUE_FLAG_MASK = 0x00010000 # macro
CP_EDC_FUE_CNTL__SPI_FUE_FLAG_MASK = 0x00020000 # macro
CP_EDC_FUE_CNTL__GDS_FUE_FLAG_MASK = 0x00040000 # macro
CP_EDC_FUE_CNTL__TC_RLC_FUE_FLAG_MASK = 0x00080000 # macro
CP_EDC_FUE_CNTL__TC_CPG_FUE_FLAG_MASK = 0x00100000 # macro
CP_EDC_FUE_CNTL__TCA_FUE_FLAG_MASK = 0x00200000 # macro
CP_EDC_FUE_CNTL__TCC_FUE_FLAG_MASK = 0x00400000 # macro
CP_EDC_FUE_CNTL__UTCL2_FUE_FLAG_MASK = 0x00800000 # macro
CP_GFX_MQD_CONTROL__VMID__SHIFT = 0x0 # macro
CP_GFX_MQD_CONTROL__PRIV_STATE__SHIFT = 0x8 # macro
CP_GFX_MQD_CONTROL__EXE_DISABLE__SHIFT = 0x17 # macro
CP_GFX_MQD_CONTROL__CACHE_POLICY__SHIFT = 0x18 # macro
CP_GFX_MQD_CONTROL__VMID_MASK = 0x0000000F # macro
CP_GFX_MQD_CONTROL__PRIV_STATE_MASK = 0x00000100 # macro
CP_GFX_MQD_CONTROL__EXE_DISABLE_MASK = 0x00800000 # macro
CP_GFX_MQD_CONTROL__CACHE_POLICY_MASK = 0x01000000 # macro
CP_GFX_MQD_BASE_ADDR__BASE_ADDR__SHIFT = 0x2 # macro
CP_GFX_MQD_BASE_ADDR__BASE_ADDR_MASK = 0xFFFFFFFC # macro
CP_GFX_MQD_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT = 0x0 # macro
CP_GFX_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK = 0x0000FFFF # macro
CP_RB_STATUS__DOORBELL_UPDATED__SHIFT = 0x0 # macro
CP_RB_STATUS__DOORBELL_ENABLE__SHIFT = 0x1 # macro
CP_RB_STATUS__DOORBELL_UPDATED_MASK = 0x00000001 # macro
CP_RB_STATUS__DOORBELL_ENABLE_MASK = 0x00000002 # macro
CPG_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
CPG_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
CPG_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
CPG_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT = 0x8 # macro
CPG_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT = 0x10 # macro
CPG_UTCL1_STATUS__PRT_UTCL1ID__SHIFT = 0x18 # macro
CPG_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
CPG_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
CPG_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
CPG_UTCL1_STATUS__FAULT_UTCL1ID_MASK = 0x00003F00 # macro
CPG_UTCL1_STATUS__RETRY_UTCL1ID_MASK = 0x003F0000 # macro
CPG_UTCL1_STATUS__PRT_UTCL1ID_MASK = 0x3F000000 # macro
CPC_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
CPC_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
CPC_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
CPC_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT = 0x8 # macro
CPC_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT = 0x10 # macro
CPC_UTCL1_STATUS__PRT_UTCL1ID__SHIFT = 0x18 # macro
CPC_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
CPC_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
CPC_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
CPC_UTCL1_STATUS__FAULT_UTCL1ID_MASK = 0x00003F00 # macro
CPC_UTCL1_STATUS__RETRY_UTCL1ID_MASK = 0x003F0000 # macro
CPC_UTCL1_STATUS__PRT_UTCL1ID_MASK = 0x3F000000 # macro
CPF_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
CPF_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
CPF_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
CPF_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT = 0x8 # macro
CPF_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT = 0x10 # macro
CPF_UTCL1_STATUS__PRT_UTCL1ID__SHIFT = 0x18 # macro
CPF_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
CPF_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
CPF_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
CPF_UTCL1_STATUS__FAULT_UTCL1ID_MASK = 0x00003F00 # macro
CPF_UTCL1_STATUS__RETRY_UTCL1ID_MASK = 0x003F0000 # macro
CPF_UTCL1_STATUS__PRT_UTCL1ID_MASK = 0x3F000000 # macro
CP_SD_CNTL__CPF_EN__SHIFT = 0x0 # macro
CP_SD_CNTL__CPG_EN__SHIFT = 0x1 # macro
CP_SD_CNTL__CPC_EN__SHIFT = 0x2 # macro
CP_SD_CNTL__RLC_EN__SHIFT = 0x3 # macro
CP_SD_CNTL__SPI_EN__SHIFT = 0x4 # macro
CP_SD_CNTL__WD_EN__SHIFT = 0x5 # macro
CP_SD_CNTL__IA_EN__SHIFT = 0x6 # macro
CP_SD_CNTL__PA_EN__SHIFT = 0x7 # macro
CP_SD_CNTL__RMI_EN__SHIFT = 0x8 # macro
CP_SD_CNTL__EA_EN__SHIFT = 0x9 # macro
CP_SD_CNTL__CPF_EN_MASK = 0x00000001 # macro
CP_SD_CNTL__CPG_EN_MASK = 0x00000002 # macro
CP_SD_CNTL__CPC_EN_MASK = 0x00000004 # macro
CP_SD_CNTL__RLC_EN_MASK = 0x00000008 # macro
CP_SD_CNTL__SPI_EN_MASK = 0x00000010 # macro
CP_SD_CNTL__WD_EN_MASK = 0x00000020 # macro
CP_SD_CNTL__IA_EN_MASK = 0x00000040 # macro
CP_SD_CNTL__PA_EN_MASK = 0x00000080 # macro
CP_SD_CNTL__RMI_EN_MASK = 0x00000100 # macro
CP_SD_CNTL__EA_EN_MASK = 0x00000200 # macro
CP_SOFT_RESET_CNTL__CMP_ONLY_SOFT_RESET__SHIFT = 0x0 # macro
CP_SOFT_RESET_CNTL__GFX_ONLY_SOFT_RESET__SHIFT = 0x1 # macro
CP_SOFT_RESET_CNTL__CMP_HQD_REG_RESET__SHIFT = 0x2 # macro
CP_SOFT_RESET_CNTL__CMP_INTR_REG_RESET__SHIFT = 0x3 # macro
CP_SOFT_RESET_CNTL__CMP_HQD_QUEUE_DOORBELL_RESET__SHIFT = 0x4 # macro
CP_SOFT_RESET_CNTL__GFX_RB_DOORBELL_RESET__SHIFT = 0x5 # macro
CP_SOFT_RESET_CNTL__GFX_INTR_REG_RESET__SHIFT = 0x6 # macro
CP_SOFT_RESET_CNTL__CMP_ONLY_SOFT_RESET_MASK = 0x00000001 # macro
CP_SOFT_RESET_CNTL__GFX_ONLY_SOFT_RESET_MASK = 0x00000002 # macro
CP_SOFT_RESET_CNTL__CMP_HQD_REG_RESET_MASK = 0x00000004 # macro
CP_SOFT_RESET_CNTL__CMP_INTR_REG_RESET_MASK = 0x00000008 # macro
CP_SOFT_RESET_CNTL__CMP_HQD_QUEUE_DOORBELL_RESET_MASK = 0x00000010 # macro
CP_SOFT_RESET_CNTL__GFX_RB_DOORBELL_RESET_MASK = 0x00000020 # macro
CP_SOFT_RESET_CNTL__GFX_INTR_REG_RESET_MASK = 0x00000040 # macro
CP_CPC_GFX_CNTL__QUEUEID__SHIFT = 0x0 # macro
CP_CPC_GFX_CNTL__PIPEID__SHIFT = 0x3 # macro
CP_CPC_GFX_CNTL__MEID__SHIFT = 0x5 # macro
CP_CPC_GFX_CNTL__VALID__SHIFT = 0x7 # macro
CP_CPC_GFX_CNTL__QUEUEID_MASK = 0x00000007 # macro
CP_CPC_GFX_CNTL__PIPEID_MASK = 0x00000018 # macro
CP_CPC_GFX_CNTL__MEID_MASK = 0x00000060 # macro
CP_CPC_GFX_CNTL__VALID_MASK = 0x00000080 # macro
SPI_ARB_PRIORITY__PIPE_ORDER_TS0__SHIFT = 0x0 # macro
SPI_ARB_PRIORITY__PIPE_ORDER_TS1__SHIFT = 0x3 # macro
SPI_ARB_PRIORITY__PIPE_ORDER_TS2__SHIFT = 0x6 # macro
SPI_ARB_PRIORITY__PIPE_ORDER_TS3__SHIFT = 0x9 # macro
SPI_ARB_PRIORITY__TS0_DUR_MULT__SHIFT = 0xc # macro
SPI_ARB_PRIORITY__TS1_DUR_MULT__SHIFT = 0xe # macro
SPI_ARB_PRIORITY__TS2_DUR_MULT__SHIFT = 0x10 # macro
SPI_ARB_PRIORITY__TS3_DUR_MULT__SHIFT = 0x12 # macro
SPI_ARB_PRIORITY__PIPE_ORDER_TS0_MASK = 0x00000007 # macro
SPI_ARB_PRIORITY__PIPE_ORDER_TS1_MASK = 0x00000038 # macro
SPI_ARB_PRIORITY__PIPE_ORDER_TS2_MASK = 0x000001C0 # macro
SPI_ARB_PRIORITY__PIPE_ORDER_TS3_MASK = 0x00000E00 # macro
SPI_ARB_PRIORITY__TS0_DUR_MULT_MASK = 0x00003000 # macro
SPI_ARB_PRIORITY__TS1_DUR_MULT_MASK = 0x0000C000 # macro
SPI_ARB_PRIORITY__TS2_DUR_MULT_MASK = 0x00030000 # macro
SPI_ARB_PRIORITY__TS3_DUR_MULT_MASK = 0x000C0000 # macro
SPI_ARB_CYCLES_0__TS0_DURATION__SHIFT = 0x0 # macro
SPI_ARB_CYCLES_0__TS1_DURATION__SHIFT = 0x10 # macro
SPI_ARB_CYCLES_0__TS0_DURATION_MASK = 0x0000FFFF # macro
SPI_ARB_CYCLES_0__TS1_DURATION_MASK = 0xFFFF0000 # macro
SPI_ARB_CYCLES_1__TS2_DURATION__SHIFT = 0x0 # macro
SPI_ARB_CYCLES_1__TS3_DURATION__SHIFT = 0x10 # macro
SPI_ARB_CYCLES_1__TS2_DURATION_MASK = 0x0000FFFF # macro
SPI_ARB_CYCLES_1__TS3_DURATION_MASK = 0xFFFF0000 # macro
SPI_CDBG_SYS_GFX__PS_EN__SHIFT = 0x0 # macro
SPI_CDBG_SYS_GFX__VS_EN__SHIFT = 0x1 # macro
SPI_CDBG_SYS_GFX__GS_EN__SHIFT = 0x2 # macro
SPI_CDBG_SYS_GFX__ES_EN__SHIFT = 0x3 # macro
SPI_CDBG_SYS_GFX__HS_EN__SHIFT = 0x4 # macro
SPI_CDBG_SYS_GFX__LS_EN__SHIFT = 0x5 # macro
SPI_CDBG_SYS_GFX__CS_EN__SHIFT = 0x6 # macro
SPI_CDBG_SYS_GFX__PS_EN_MASK = 0x0001 # macro
SPI_CDBG_SYS_GFX__VS_EN_MASK = 0x0002 # macro
SPI_CDBG_SYS_GFX__GS_EN_MASK = 0x0004 # macro
SPI_CDBG_SYS_GFX__ES_EN_MASK = 0x0008 # macro
SPI_CDBG_SYS_GFX__HS_EN_MASK = 0x0010 # macro
SPI_CDBG_SYS_GFX__LS_EN_MASK = 0x0020 # macro
SPI_CDBG_SYS_GFX__CS_EN_MASK = 0x0040 # macro
SPI_CDBG_SYS_HP3D__PS_EN__SHIFT = 0x0 # macro
SPI_CDBG_SYS_HP3D__VS_EN__SHIFT = 0x1 # macro
SPI_CDBG_SYS_HP3D__GS_EN__SHIFT = 0x2 # macro
SPI_CDBG_SYS_HP3D__ES_EN__SHIFT = 0x3 # macro
SPI_CDBG_SYS_HP3D__HS_EN__SHIFT = 0x4 # macro
SPI_CDBG_SYS_HP3D__LS_EN__SHIFT = 0x5 # macro
SPI_CDBG_SYS_HP3D__PS_EN_MASK = 0x0001 # macro
SPI_CDBG_SYS_HP3D__VS_EN_MASK = 0x0002 # macro
SPI_CDBG_SYS_HP3D__GS_EN_MASK = 0x0004 # macro
SPI_CDBG_SYS_HP3D__ES_EN_MASK = 0x0008 # macro
SPI_CDBG_SYS_HP3D__HS_EN_MASK = 0x0010 # macro
SPI_CDBG_SYS_HP3D__LS_EN_MASK = 0x0020 # macro
SPI_CDBG_SYS_CS0__PIPE0__SHIFT = 0x0 # macro
SPI_CDBG_SYS_CS0__PIPE1__SHIFT = 0x8 # macro
SPI_CDBG_SYS_CS0__PIPE2__SHIFT = 0x10 # macro
SPI_CDBG_SYS_CS0__PIPE3__SHIFT = 0x18 # macro
SPI_CDBG_SYS_CS0__PIPE0_MASK = 0x000000FF # macro
SPI_CDBG_SYS_CS0__PIPE1_MASK = 0x0000FF00 # macro
SPI_CDBG_SYS_CS0__PIPE2_MASK = 0x00FF0000 # macro
SPI_CDBG_SYS_CS0__PIPE3_MASK = 0xFF000000 # macro
SPI_CDBG_SYS_CS1__PIPE0__SHIFT = 0x0 # macro
SPI_CDBG_SYS_CS1__PIPE1__SHIFT = 0x8 # macro
SPI_CDBG_SYS_CS1__PIPE2__SHIFT = 0x10 # macro
SPI_CDBG_SYS_CS1__PIPE3__SHIFT = 0x18 # macro
SPI_CDBG_SYS_CS1__PIPE0_MASK = 0x000000FF # macro
SPI_CDBG_SYS_CS1__PIPE1_MASK = 0x0000FF00 # macro
SPI_CDBG_SYS_CS1__PIPE2_MASK = 0x00FF0000 # macro
SPI_CDBG_SYS_CS1__PIPE3_MASK = 0xFF000000 # macro
SPI_WCL_PIPE_PERCENT_GFX__VALUE__SHIFT = 0x0 # macro
SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE__SHIFT = 0x7 # macro
SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE__SHIFT = 0xc # macro
SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE__SHIFT = 0x11 # macro
SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE__SHIFT = 0x16 # macro
SPI_WCL_PIPE_PERCENT_GFX__VALUE_MASK = 0x0000007F # macro
SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE_MASK = 0x00000F80 # macro
SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE_MASK = 0x0001F000 # macro
SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE_MASK = 0x003E0000 # macro
SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE_MASK = 0x07C00000 # macro
SPI_WCL_PIPE_PERCENT_HP3D__VALUE__SHIFT = 0x0 # macro
SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE__SHIFT = 0xc # macro
SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE__SHIFT = 0x16 # macro
SPI_WCL_PIPE_PERCENT_HP3D__VALUE_MASK = 0x0000007F # macro
SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE_MASK = 0x0001F000 # macro
SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE_MASK = 0x07C00000 # macro
SPI_WCL_PIPE_PERCENT_CS0__VALUE__SHIFT = 0x0 # macro
SPI_WCL_PIPE_PERCENT_CS0__VALUE_MASK = 0x7F # macro
SPI_WCL_PIPE_PERCENT_CS1__VALUE__SHIFT = 0x0 # macro
SPI_WCL_PIPE_PERCENT_CS1__VALUE_MASK = 0x7F # macro
SPI_WCL_PIPE_PERCENT_CS2__VALUE__SHIFT = 0x0 # macro
SPI_WCL_PIPE_PERCENT_CS2__VALUE_MASK = 0x7F # macro
SPI_WCL_PIPE_PERCENT_CS3__VALUE__SHIFT = 0x0 # macro
SPI_WCL_PIPE_PERCENT_CS3__VALUE_MASK = 0x7F # macro
SPI_WCL_PIPE_PERCENT_CS4__VALUE__SHIFT = 0x0 # macro
SPI_WCL_PIPE_PERCENT_CS4__VALUE_MASK = 0x7F # macro
SPI_WCL_PIPE_PERCENT_CS5__VALUE__SHIFT = 0x0 # macro
SPI_WCL_PIPE_PERCENT_CS5__VALUE_MASK = 0x7F # macro
SPI_WCL_PIPE_PERCENT_CS6__VALUE__SHIFT = 0x0 # macro
SPI_WCL_PIPE_PERCENT_CS6__VALUE_MASK = 0x7F # macro
SPI_WCL_PIPE_PERCENT_CS7__VALUE__SHIFT = 0x0 # macro
SPI_WCL_PIPE_PERCENT_CS7__VALUE_MASK = 0x7F # macro
SPI_GDBG_WAVE_CNTL__STALL_RA__SHIFT = 0x0 # macro
SPI_GDBG_WAVE_CNTL__STALL_RA_MASK = 0x01 # macro
SPI_GDBG_TRAP_CONFIG__PIPE0_EN__SHIFT = 0x0 # macro
SPI_GDBG_TRAP_CONFIG__PIPE1_EN__SHIFT = 0x8 # macro
SPI_GDBG_TRAP_CONFIG__PIPE2_EN__SHIFT = 0x10 # macro
SPI_GDBG_TRAP_CONFIG__PIPE3_EN__SHIFT = 0x18 # macro
SPI_GDBG_TRAP_CONFIG__PIPE0_EN_MASK = 0x000000FF # macro
SPI_GDBG_TRAP_CONFIG__PIPE1_EN_MASK = 0x0000FF00 # macro
SPI_GDBG_TRAP_CONFIG__PIPE2_EN_MASK = 0x00FF0000 # macro
SPI_GDBG_TRAP_CONFIG__PIPE3_EN_MASK = 0xFF000000 # macro
SPI_GDBG_PER_VMID_CNTL__STALL_VMID__SHIFT = 0x0 # macro
SPI_GDBG_PER_VMID_CNTL__LAUNCH_MODE__SHIFT = 0x1 # macro
SPI_GDBG_PER_VMID_CNTL__TRAP_EN__SHIFT = 0x3 # macro
SPI_GDBG_PER_VMID_CNTL__EXCP_EN__SHIFT = 0x4 # macro
SPI_GDBG_PER_VMID_CNTL__EXCP_REPLACE__SHIFT = 0xd # macro
SPI_GDBG_PER_VMID_CNTL__TRAP_ON_START__SHIFT = 0xe # macro
SPI_GDBG_PER_VMID_CNTL__TRAP_ON_END__SHIFT = 0xf # macro
SPI_GDBG_PER_VMID_CNTL__STALL_VMID_MASK = 0x0001 # macro
SPI_GDBG_PER_VMID_CNTL__LAUNCH_MODE_MASK = 0x0006 # macro
SPI_GDBG_PER_VMID_CNTL__TRAP_EN_MASK = 0x0008 # macro
SPI_GDBG_PER_VMID_CNTL__EXCP_EN_MASK = 0x1FF0 # macro
SPI_GDBG_PER_VMID_CNTL__EXCP_REPLACE_MASK = 0x2000 # macro
SPI_GDBG_PER_VMID_CNTL__TRAP_ON_START_MASK = 0x4000 # macro
SPI_GDBG_PER_VMID_CNTL__TRAP_ON_END_MASK = 0x8000 # macro
SPI_GDBG_WAVE_CNTL3__STALL_PS__SHIFT = 0x0 # macro
SPI_GDBG_WAVE_CNTL3__STALL_VS__SHIFT = 0x1 # macro
SPI_GDBG_WAVE_CNTL3__STALL_GS__SHIFT = 0x2 # macro
SPI_GDBG_WAVE_CNTL3__STALL_HS__SHIFT = 0x3 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CSG__SHIFT = 0x4 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS0__SHIFT = 0x5 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS1__SHIFT = 0x6 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS2__SHIFT = 0x7 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS3__SHIFT = 0x8 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS4__SHIFT = 0x9 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS5__SHIFT = 0xa # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS6__SHIFT = 0xb # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS7__SHIFT = 0xc # macro
SPI_GDBG_WAVE_CNTL3__STALL_DURATION__SHIFT = 0xd # macro
SPI_GDBG_WAVE_CNTL3__STALL_MULT__SHIFT = 0x1c # macro
SPI_GDBG_WAVE_CNTL3__STALL_PS_MASK = 0x00000001 # macro
SPI_GDBG_WAVE_CNTL3__STALL_VS_MASK = 0x00000002 # macro
SPI_GDBG_WAVE_CNTL3__STALL_GS_MASK = 0x00000004 # macro
SPI_GDBG_WAVE_CNTL3__STALL_HS_MASK = 0x00000008 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CSG_MASK = 0x00000010 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS0_MASK = 0x00000020 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS1_MASK = 0x00000040 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS2_MASK = 0x00000080 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS3_MASK = 0x00000100 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS4_MASK = 0x00000200 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS5_MASK = 0x00000400 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS6_MASK = 0x00000800 # macro
SPI_GDBG_WAVE_CNTL3__STALL_CS7_MASK = 0x00001000 # macro
SPI_GDBG_WAVE_CNTL3__STALL_DURATION_MASK = 0x0FFFE000 # macro
SPI_GDBG_WAVE_CNTL3__STALL_MULT_MASK = 0x10000000 # macro
SPI_SCRATCH_ADDR_CHECK__RESERVED__SHIFT = 0x0 # macro
SPI_SCRATCH_ADDR_CHECK__RESERVED_MASK = 0x0F # macro
SPI_SCRATCH_ADDR_STATUS__WRITE_DIS__SHIFT = 0x0 # macro
SPI_SCRATCH_ADDR_STATUS__OVERFLOW_DETECTED__SHIFT = 0x1 # macro
SPI_SCRATCH_ADDR_STATUS__ME_ID__SHIFT = 0x2 # macro
SPI_SCRATCH_ADDR_STATUS__PIPE_ID__SHIFT = 0x4 # macro
SPI_SCRATCH_ADDR_STATUS__WRITE_DIS_MASK = 0x01 # macro
SPI_SCRATCH_ADDR_STATUS__OVERFLOW_DETECTED_MASK = 0x02 # macro
SPI_SCRATCH_ADDR_STATUS__ME_ID_MASK = 0x0C # macro
SPI_SCRATCH_ADDR_STATUS__PIPE_ID_MASK = 0x30 # macro
SPI_RESET_DEBUG__DISABLE_GFX_RESET__SHIFT = 0x0 # macro
SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID__SHIFT = 0x1 # macro
SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID__SHIFT = 0x2 # macro
SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE__SHIFT = 0x3 # macro
SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY__SHIFT = 0x4 # macro
SPI_RESET_DEBUG__DISABLE_GFX_RESET_MASK = 0x01 # macro
SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID_MASK = 0x02 # macro
SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID_MASK = 0x04 # macro
SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE_MASK = 0x08 # macro
SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY_MASK = 0x10 # macro
SPI_COMPUTE_QUEUE_RESET__RESET__SHIFT = 0x0 # macro
SPI_COMPUTE_QUEUE_RESET__RESET_MASK = 0x01 # macro
SPI_RESOURCE_RESERVE_CU_0__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_0__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_0__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_0__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_0__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_0__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_0__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_0__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_0__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_0__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_1__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_1__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_1__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_1__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_1__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_1__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_1__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_1__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_1__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_1__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_2__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_2__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_2__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_2__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_2__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_2__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_2__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_2__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_2__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_2__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_3__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_3__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_3__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_3__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_3__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_3__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_3__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_3__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_3__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_3__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_4__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_4__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_4__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_4__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_4__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_4__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_4__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_4__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_4__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_4__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_5__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_5__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_5__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_5__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_5__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_5__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_5__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_5__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_6__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_6__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_6__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_6__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_6__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_6__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_6__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_6__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_6__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_6__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_7__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_7__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_7__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_7__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_7__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_7__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_7__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_7__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_7__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_7__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_8__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_8__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_8__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_8__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_8__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_8__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_8__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_8__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_8__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_9__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_9__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_9__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_9__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_9__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_9__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_9__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_9__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_9__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_9__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_EN_CU_0__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_0__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_1__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_1__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_2__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_2__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_3__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_3__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_4__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_4__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_5__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_5__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_6__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_6__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_7__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_7__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_8__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_8__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_9__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_9__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_CU_10__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_10__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_10__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_10__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_10__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_10__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_10__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_10__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_10__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_10__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_11__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_11__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_11__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_11__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_11__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_11__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_11__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_11__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_11__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_11__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_EN_CU_10__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_10__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_11__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_11__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_CU_12__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_12__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_12__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_12__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_12__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_12__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_12__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_12__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_12__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_12__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_13__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_13__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_13__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_13__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_13__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_13__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_13__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_13__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_13__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_13__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_14__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_14__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_14__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_14__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_14__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_14__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_14__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_14__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_14__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_14__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_CU_15__VGPR__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_CU_15__SGPR__SHIFT = 0x4 # macro
SPI_RESOURCE_RESERVE_CU_15__LDS__SHIFT = 0x8 # macro
SPI_RESOURCE_RESERVE_CU_15__WAVES__SHIFT = 0xc # macro
SPI_RESOURCE_RESERVE_CU_15__BARRIERS__SHIFT = 0xf # macro
SPI_RESOURCE_RESERVE_CU_15__VGPR_MASK = 0x0000000F # macro
SPI_RESOURCE_RESERVE_CU_15__SGPR_MASK = 0x000000F0 # macro
SPI_RESOURCE_RESERVE_CU_15__LDS_MASK = 0x00000F00 # macro
SPI_RESOURCE_RESERVE_CU_15__WAVES_MASK = 0x00007000 # macro
SPI_RESOURCE_RESERVE_CU_15__BARRIERS_MASK = 0x00078000 # macro
SPI_RESOURCE_RESERVE_EN_CU_12__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_12__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_13__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_13__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_14__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_14__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_RESOURCE_RESERVE_EN_CU_15__EN__SHIFT = 0x0 # macro
SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK__SHIFT = 0x1 # macro
SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK__SHIFT = 0x10 # macro
SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY__SHIFT = 0x18 # macro
SPI_RESOURCE_RESERVE_EN_CU_15__EN_MASK = 0x00000001 # macro
SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK_MASK = 0x0000FFFE # macro
SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK_MASK = 0x00FF0000 # macro
SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY_MASK = 0x01000000 # macro
SPI_COMPUTE_WF_CTX_SAVE__INITIATE__SHIFT = 0x0 # macro
SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN__SHIFT = 0x1 # macro
SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN__SHIFT = 0x2 # macro
SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY__SHIFT = 0x1e # macro
SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY__SHIFT = 0x1f # macro
SPI_COMPUTE_WF_CTX_SAVE__INITIATE_MASK = 0x00000001 # macro
SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN_MASK = 0x00000002 # macro
SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN_MASK = 0x00000004 # macro
SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY_MASK = 0x40000000 # macro
SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY_MASK = 0x80000000 # macro
SPI_ARB_CNTL_0__EXP_ARB_COL_WT__SHIFT = 0x0 # macro
SPI_ARB_CNTL_0__EXP_ARB_POS_WT__SHIFT = 0x4 # macro
SPI_ARB_CNTL_0__EXP_ARB_GDS_WT__SHIFT = 0x8 # macro
SPI_ARB_CNTL_0__EXP_ARB_COL_WT_MASK = 0x0000000F # macro
SPI_ARB_CNTL_0__EXP_ARB_POS_WT_MASK = 0x000000F0 # macro
SPI_ARB_CNTL_0__EXP_ARB_GDS_WT_MASK = 0x00000F00 # macro
CP_HQD_GFX_CONTROL__MESSAGE__SHIFT = 0x0 # macro
CP_HQD_GFX_CONTROL__MISC__SHIFT = 0x4 # macro
CP_HQD_GFX_CONTROL__DB_UPDATED_MSG_EN__SHIFT = 0xf # macro
CP_HQD_GFX_CONTROL__MESSAGE_MASK = 0x0000000F # macro
CP_HQD_GFX_CONTROL__MISC_MASK = 0x00007FF0 # macro
CP_HQD_GFX_CONTROL__DB_UPDATED_MSG_EN_MASK = 0x00008000 # macro
CP_HQD_GFX_STATUS__STATUS__SHIFT = 0x0 # macro
CP_HQD_GFX_STATUS__STATUS_MASK = 0x0000FFFF # macro
CP_HPD_ROQ_OFFSETS__IQ_OFFSET__SHIFT = 0x0 # macro
CP_HPD_ROQ_OFFSETS__PQ_OFFSET__SHIFT = 0x8 # macro
CP_HPD_ROQ_OFFSETS__IB_OFFSET__SHIFT = 0x10 # macro
CP_HPD_ROQ_OFFSETS__IQ_OFFSET_MASK = 0x00000007 # macro
CP_HPD_ROQ_OFFSETS__PQ_OFFSET_MASK = 0x00003F00 # macro
CP_HPD_ROQ_OFFSETS__IB_OFFSET_MASK = 0x003F0000 # macro
CP_HPD_STATUS0__QUEUE_STATE__SHIFT = 0x0 # macro
CP_HPD_STATUS0__MAPPED_QUEUE__SHIFT = 0x5 # macro
CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT = 0x8 # macro
CP_HPD_STATUS0__FETCHING_MQD__SHIFT = 0x10 # macro
CP_HPD_STATUS0__PEND_TXFER_SIZE_PQIB__SHIFT = 0x11 # macro
CP_HPD_STATUS0__PEND_TXFER_SIZE_IQ__SHIFT = 0x12 # macro
CP_HPD_STATUS0__FORCE_QUEUE_STATE__SHIFT = 0x14 # macro
CP_HPD_STATUS0__ENABLE_OFFLOAD_CHECK__SHIFT = 0x1d # macro
CP_HPD_STATUS0__FORCE_QUEUE__SHIFT = 0x1f # macro
CP_HPD_STATUS0__QUEUE_STATE_MASK = 0x0000001F # macro
CP_HPD_STATUS0__MAPPED_QUEUE_MASK = 0x000000E0 # macro
CP_HPD_STATUS0__QUEUE_AVAILABLE_MASK = 0x0000FF00 # macro
CP_HPD_STATUS0__FETCHING_MQD_MASK = 0x00010000 # macro
CP_HPD_STATUS0__PEND_TXFER_SIZE_PQIB_MASK = 0x00020000 # macro
CP_HPD_STATUS0__PEND_TXFER_SIZE_IQ_MASK = 0x00040000 # macro
CP_HPD_STATUS0__FORCE_QUEUE_STATE_MASK = 0x01F00000 # macro
CP_HPD_STATUS0__ENABLE_OFFLOAD_CHECK_MASK = 0x20000000 # macro
CP_HPD_STATUS0__FORCE_QUEUE_MASK = 0x80000000 # macro
CP_HPD_UTCL1_CNTL__SELECT__SHIFT = 0x0 # macro
CP_HPD_UTCL1_CNTL__SELECT_MASK = 0x0000000F # macro
CP_HPD_UTCL1_ERROR__ADDR_HI__SHIFT = 0x0 # macro
CP_HPD_UTCL1_ERROR__TYPE__SHIFT = 0x10 # macro
CP_HPD_UTCL1_ERROR__VMID__SHIFT = 0x14 # macro
CP_HPD_UTCL1_ERROR__ADDR_HI_MASK = 0x0000FFFF # macro
CP_HPD_UTCL1_ERROR__TYPE_MASK = 0x00010000 # macro
CP_HPD_UTCL1_ERROR__VMID_MASK = 0x00F00000 # macro
CP_HPD_UTCL1_ERROR_ADDR__ADDR__SHIFT = 0xc # macro
CP_HPD_UTCL1_ERROR_ADDR__ADDR_MASK = 0xFFFFF000 # macro
CP_MQD_BASE_ADDR__BASE_ADDR__SHIFT = 0x2 # macro
CP_MQD_BASE_ADDR__BASE_ADDR_MASK = 0xFFFFFFFC # macro
CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT = 0x0 # macro
CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK = 0x0000FFFF # macro
CP_HQD_ACTIVE__ACTIVE__SHIFT = 0x0 # macro
CP_HQD_ACTIVE__BUSY_GATE__SHIFT = 0x1 # macro
CP_HQD_ACTIVE__ACTIVE_MASK = 0x00000001 # macro
CP_HQD_ACTIVE__BUSY_GATE_MASK = 0x00000002 # macro
CP_HQD_VMID__VMID__SHIFT = 0x0 # macro
CP_HQD_VMID__IB_VMID__SHIFT = 0x8 # macro
CP_HQD_VMID__VQID__SHIFT = 0x10 # macro
CP_HQD_VMID__VMID_MASK = 0x0000000F # macro
CP_HQD_VMID__IB_VMID_MASK = 0x00000F00 # macro
CP_HQD_VMID__VQID_MASK = 0x03FF0000 # macro
CP_HQD_PERSISTENT_STATE__PRELOAD_REQ__SHIFT = 0x0 # macro
CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE__SHIFT = 0x8 # macro
CP_HQD_PERSISTENT_STATE__WPP_SWITCH_QOS_EN__SHIFT = 0x15 # macro
CP_HQD_PERSISTENT_STATE__IQ_SWITCH_QOS_EN__SHIFT = 0x16 # macro
CP_HQD_PERSISTENT_STATE__IB_SWITCH_QOS_EN__SHIFT = 0x17 # macro
CP_HQD_PERSISTENT_STATE__EOP_SWITCH_QOS_EN__SHIFT = 0x18 # macro
CP_HQD_PERSISTENT_STATE__PQ_SWITCH_QOS_EN__SHIFT = 0x19 # macro
CP_HQD_PERSISTENT_STATE__TC_OFFLOAD_QOS_EN__SHIFT = 0x1a # macro
CP_HQD_PERSISTENT_STATE__CACHE_FULL_PACKET_EN__SHIFT = 0x1b # macro
CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE__SHIFT = 0x1c # macro
CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES__SHIFT = 0x1d # macro
CP_HQD_PERSISTENT_STATE__QSWITCH_MODE__SHIFT = 0x1e # macro
CP_HQD_PERSISTENT_STATE__DISP_ACTIVE__SHIFT = 0x1f # macro
CP_HQD_PERSISTENT_STATE__PRELOAD_REQ_MASK = 0x00000001 # macro
CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE_MASK = 0x0003FF00 # macro
CP_HQD_PERSISTENT_STATE__WPP_SWITCH_QOS_EN_MASK = 0x00200000 # macro
CP_HQD_PERSISTENT_STATE__IQ_SWITCH_QOS_EN_MASK = 0x00400000 # macro
CP_HQD_PERSISTENT_STATE__IB_SWITCH_QOS_EN_MASK = 0x00800000 # macro
CP_HQD_PERSISTENT_STATE__EOP_SWITCH_QOS_EN_MASK = 0x01000000 # macro
CP_HQD_PERSISTENT_STATE__PQ_SWITCH_QOS_EN_MASK = 0x02000000 # macro
CP_HQD_PERSISTENT_STATE__TC_OFFLOAD_QOS_EN_MASK = 0x04000000 # macro
CP_HQD_PERSISTENT_STATE__CACHE_FULL_PACKET_EN_MASK = 0x08000000 # macro
CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE_MASK = 0x10000000 # macro
CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES_MASK = 0x20000000 # macro
CP_HQD_PERSISTENT_STATE__QSWITCH_MODE_MASK = 0x40000000 # macro
CP_HQD_PERSISTENT_STATE__DISP_ACTIVE_MASK = 0x80000000 # macro
CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY__SHIFT = 0x0 # macro
CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY_MASK = 0x00000003 # macro
CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL__SHIFT = 0x0 # macro
CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL_MASK = 0x0000000F # macro
CP_HQD_QUANTUM__QUANTUM_EN__SHIFT = 0x0 # macro
CP_HQD_QUANTUM__QUANTUM_SCALE__SHIFT = 0x4 # macro
CP_HQD_QUANTUM__QUANTUM_DURATION__SHIFT = 0x8 # macro
CP_HQD_QUANTUM__QUANTUM_ACTIVE__SHIFT = 0x1f # macro
CP_HQD_QUANTUM__QUANTUM_EN_MASK = 0x00000001 # macro
CP_HQD_QUANTUM__QUANTUM_SCALE_MASK = 0x00000010 # macro
CP_HQD_QUANTUM__QUANTUM_DURATION_MASK = 0x00003F00 # macro
CP_HQD_QUANTUM__QUANTUM_ACTIVE_MASK = 0x80000000 # macro
CP_HQD_PQ_BASE__ADDR__SHIFT = 0x0 # macro
CP_HQD_PQ_BASE__ADDR_MASK = 0xFFFFFFFF # macro
CP_HQD_PQ_BASE_HI__ADDR_HI__SHIFT = 0x0 # macro
CP_HQD_PQ_BASE_HI__ADDR_HI_MASK = 0x000000FF # macro
CP_HQD_PQ_RPTR__CONSUMED_OFFSET__SHIFT = 0x0 # macro
CP_HQD_PQ_RPTR__CONSUMED_OFFSET_MASK = 0xFFFFFFFF # macro
CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR__SHIFT = 0x2 # macro
CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR_MASK = 0xFFFFFFFC # macro
CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI__SHIFT = 0x0 # macro
CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI_MASK = 0x0000FFFF # macro
CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR__SHIFT = 0x3 # macro
CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR_MASK = 0xFFFFFFF8 # macro
CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI__SHIFT = 0x0 # macro
CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI_MASK = 0x0000FFFF # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE__SHIFT = 0x0 # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP__SHIFT = 0x1 # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT = 0x2 # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE__SHIFT = 0x1c # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT__SHIFT = 0x1d # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN__SHIFT = 0x1e # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT__SHIFT = 0x1f # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE_MASK = 0x00000001 # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK = 0x00000002 # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK = 0x0FFFFFFC # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE_MASK = 0x10000000 # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT_MASK = 0x20000000 # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN_MASK = 0x40000000 # macro
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT_MASK = 0x80000000 # macro
CP_HQD_PQ_CONTROL__QUEUE_SIZE__SHIFT = 0x0 # macro
CP_HQD_PQ_CONTROL__WPTR_CARRY__SHIFT = 0x6 # macro
CP_HQD_PQ_CONTROL__RPTR_CARRY__SHIFT = 0x7 # macro
CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE__SHIFT = 0x8 # macro
CP_HQD_PQ_CONTROL__QUEUE_FULL_EN__SHIFT = 0xe # macro
CP_HQD_PQ_CONTROL__PQ_EMPTY__SHIFT = 0xf # macro
CP_HQD_PQ_CONTROL__WPP_CLAMP_EN__SHIFT = 0x10 # macro
CP_HQD_PQ_CONTROL__ENDIAN_SWAP__SHIFT = 0x11 # macro
CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE__SHIFT = 0x14 # macro
CP_HQD_PQ_CONTROL__TMZ__SHIFT = 0x16 # macro
CP_HQD_PQ_CONTROL__EXE_DISABLE__SHIFT = 0x17 # macro
CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT = 0x18 # macro
CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR__SHIFT = 0x19 # macro
CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR__SHIFT = 0x1b # macro
CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT = 0x1c # macro
CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP__SHIFT = 0x1d # macro
CP_HQD_PQ_CONTROL__PRIV_STATE__SHIFT = 0x1e # macro
CP_HQD_PQ_CONTROL__KMD_QUEUE__SHIFT = 0x1f # macro
CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK = 0x0000003F # macro
CP_HQD_PQ_CONTROL__WPTR_CARRY_MASK = 0x00000040 # macro
CP_HQD_PQ_CONTROL__RPTR_CARRY_MASK = 0x00000080 # macro
CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE_MASK = 0x00003F00 # macro
CP_HQD_PQ_CONTROL__QUEUE_FULL_EN_MASK = 0x00004000 # macro
CP_HQD_PQ_CONTROL__PQ_EMPTY_MASK = 0x00008000 # macro
CP_HQD_PQ_CONTROL__WPP_CLAMP_EN_MASK = 0x00010000 # macro
CP_HQD_PQ_CONTROL__ENDIAN_SWAP_MASK = 0x00060000 # macro
CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE_MASK = 0x00300000 # macro
CP_HQD_PQ_CONTROL__TMZ_MASK = 0x00400000 # macro
CP_HQD_PQ_CONTROL__EXE_DISABLE_MASK = 0x00800000 # macro
CP_HQD_PQ_CONTROL__CACHE_POLICY_MASK = 0x01000000 # macro
CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK = 0x06000000 # macro
CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR_MASK = 0x08000000 # macro
CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK = 0x10000000 # macro
CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP_MASK = 0x20000000 # macro
CP_HQD_PQ_CONTROL__PRIV_STATE_MASK = 0x40000000 # macro
CP_HQD_PQ_CONTROL__KMD_QUEUE_MASK = 0x80000000 # macro
CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR__SHIFT = 0x2 # macro
CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR_MASK = 0xFFFFFFFC # macro
CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI__SHIFT = 0x0 # macro
CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI_MASK = 0x0000FFFF # macro
CP_HQD_IB_RPTR__CONSUMED_OFFSET__SHIFT = 0x0 # macro
CP_HQD_IB_RPTR__CONSUMED_OFFSET_MASK = 0x000FFFFF # macro
CP_HQD_IB_CONTROL__IB_SIZE__SHIFT = 0x0 # macro
CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE__SHIFT = 0x14 # macro
CP_HQD_IB_CONTROL__IB_EXE_DISABLE__SHIFT = 0x17 # macro
CP_HQD_IB_CONTROL__IB_CACHE_POLICY__SHIFT = 0x18 # macro
CP_HQD_IB_CONTROL__IB_PRIV_STATE__SHIFT = 0x1e # macro
CP_HQD_IB_CONTROL__PROCESSING_IB__SHIFT = 0x1f # macro
CP_HQD_IB_CONTROL__IB_SIZE_MASK = 0x000FFFFF # macro
CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE_MASK = 0x00300000 # macro
CP_HQD_IB_CONTROL__IB_EXE_DISABLE_MASK = 0x00800000 # macro
CP_HQD_IB_CONTROL__IB_CACHE_POLICY_MASK = 0x01000000 # macro
CP_HQD_IB_CONTROL__IB_PRIV_STATE_MASK = 0x40000000 # macro
CP_HQD_IB_CONTROL__PROCESSING_IB_MASK = 0x80000000 # macro
CP_HQD_IQ_TIMER__WAIT_TIME__SHIFT = 0x0 # macro
CP_HQD_IQ_TIMER__RETRY_TYPE__SHIFT = 0x8 # macro
CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE__SHIFT = 0xb # macro
CP_HQD_IQ_TIMER__INTERRUPT_TYPE__SHIFT = 0xc # macro
CP_HQD_IQ_TIMER__CLOCK_COUNT__SHIFT = 0xe # macro
CP_HQD_IQ_TIMER__INTERRUPT_SIZE__SHIFT = 0x10 # macro
CP_HQD_IQ_TIMER__QUANTUM_TIMER__SHIFT = 0x16 # macro
CP_HQD_IQ_TIMER__EXE_DISABLE__SHIFT = 0x17 # macro
CP_HQD_IQ_TIMER__CACHE_POLICY__SHIFT = 0x18 # macro
CP_HQD_IQ_TIMER__QUEUE_TYPE__SHIFT = 0x19 # macro
CP_HQD_IQ_TIMER__REARM_TIMER__SHIFT = 0x1c # macro
CP_HQD_IQ_TIMER__PROCESS_IQ_EN__SHIFT = 0x1d # macro
CP_HQD_IQ_TIMER__PROCESSING_IQ__SHIFT = 0x1e # macro
CP_HQD_IQ_TIMER__ACTIVE__SHIFT = 0x1f # macro
CP_HQD_IQ_TIMER__WAIT_TIME_MASK = 0x000000FF # macro
CP_HQD_IQ_TIMER__RETRY_TYPE_MASK = 0x00000700 # macro
CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE_MASK = 0x00000800 # macro
CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK = 0x00003000 # macro
CP_HQD_IQ_TIMER__CLOCK_COUNT_MASK = 0x0000C000 # macro
CP_HQD_IQ_TIMER__INTERRUPT_SIZE_MASK = 0x003F0000 # macro
CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK = 0x00400000 # macro
CP_HQD_IQ_TIMER__EXE_DISABLE_MASK = 0x00800000 # macro
CP_HQD_IQ_TIMER__CACHE_POLICY_MASK = 0x01000000 # macro
CP_HQD_IQ_TIMER__QUEUE_TYPE_MASK = 0x02000000 # macro
CP_HQD_IQ_TIMER__REARM_TIMER_MASK = 0x10000000 # macro
CP_HQD_IQ_TIMER__PROCESS_IQ_EN_MASK = 0x20000000 # macro
CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK = 0x40000000 # macro
CP_HQD_IQ_TIMER__ACTIVE_MASK = 0x80000000 # macro
CP_HQD_IQ_RPTR__OFFSET__SHIFT = 0x0 # macro
CP_HQD_IQ_RPTR__OFFSET_MASK = 0x0000003F # macro
CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ__SHIFT = 0x0 # macro
CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND__SHIFT = 0x4 # macro
CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT__SHIFT = 0x8 # macro
CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN__SHIFT = 0x9 # macro
CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN__SHIFT = 0xa # macro
CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_MASK = 0x00000007 # macro
CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_MASK = 0x00000010 # macro
CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT_MASK = 0x00000100 # macro
CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK = 0x00000200 # macro
CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN_MASK = 0x00000400 # macro
CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD__SHIFT = 0x0 # macro
CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD_MASK = 0x00000001 # macro
CP_HQD_OFFLOAD__DMA_OFFLOAD__SHIFT = 0x0 # macro
CP_HQD_OFFLOAD__DMA_OFFLOAD_EN__SHIFT = 0x1 # macro
CP_HQD_OFFLOAD__AQL_OFFLOAD__SHIFT = 0x2 # macro
CP_HQD_OFFLOAD__AQL_OFFLOAD_EN__SHIFT = 0x3 # macro
CP_HQD_OFFLOAD__EOP_OFFLOAD__SHIFT = 0x4 # macro
CP_HQD_OFFLOAD__EOP_OFFLOAD_EN__SHIFT = 0x5 # macro
CP_HQD_OFFLOAD__DMA_OFFLOAD_MASK = 0x00000001 # macro
CP_HQD_OFFLOAD__DMA_OFFLOAD_EN_MASK = 0x00000002 # macro
CP_HQD_OFFLOAD__AQL_OFFLOAD_MASK = 0x00000004 # macro
CP_HQD_OFFLOAD__AQL_OFFLOAD_EN_MASK = 0x00000008 # macro
CP_HQD_OFFLOAD__EOP_OFFLOAD_MASK = 0x00000010 # macro
CP_HQD_OFFLOAD__EOP_OFFLOAD_EN_MASK = 0x00000020 # macro
CP_HQD_SEMA_CMD__RETRY__SHIFT = 0x0 # macro
CP_HQD_SEMA_CMD__RESULT__SHIFT = 0x1 # macro
CP_HQD_SEMA_CMD__RETRY_MASK = 0x00000001 # macro
CP_HQD_SEMA_CMD__RESULT_MASK = 0x00000006 # macro
CP_HQD_MSG_TYPE__ACTION__SHIFT = 0x0 # macro
CP_HQD_MSG_TYPE__SAVE_STATE__SHIFT = 0x4 # macro
CP_HQD_MSG_TYPE__ACTION_MASK = 0x00000007 # macro
CP_HQD_MSG_TYPE__SAVE_STATE_MASK = 0x00000070 # macro
CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO__SHIFT = 0x0 # macro
CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI__SHIFT = 0x0 # macro
CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO__SHIFT = 0x0 # macro
CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI__SHIFT = 0x0 # macro
CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_HQD_HQ_SCHEDULER0__SCHEDULER__SHIFT = 0x0 # macro
CP_HQD_HQ_SCHEDULER0__SCHEDULER_MASK = 0xFFFFFFFF # macro
CP_HQD_HQ_STATUS0__DEQUEUE_STATUS__SHIFT = 0x0 # macro
CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT__SHIFT = 0x2 # macro
CP_HQD_HQ_STATUS0__RSV_6_4__SHIFT = 0x4 # macro
CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT__SHIFT = 0x7 # macro
CP_HQD_HQ_STATUS0__TCL2_DIRTY__SHIFT = 0x8 # macro
CP_HQD_HQ_STATUS0__PG_ACTIVATED__SHIFT = 0x9 # macro
CP_HQD_HQ_STATUS0__RSVR_29_10__SHIFT = 0xa # macro
CP_HQD_HQ_STATUS0__QUEUE_IDLE__SHIFT = 0x1e # macro
CP_HQD_HQ_STATUS0__DB_UPDATED_MSG_EN__SHIFT = 0x1f # macro
CP_HQD_HQ_STATUS0__DEQUEUE_STATUS_MASK = 0x00000003 # macro
CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT_MASK = 0x0000000C # macro
CP_HQD_HQ_STATUS0__RSV_6_4_MASK = 0x00000070 # macro
CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT_MASK = 0x00000080 # macro
CP_HQD_HQ_STATUS0__TCL2_DIRTY_MASK = 0x00000100 # macro
CP_HQD_HQ_STATUS0__PG_ACTIVATED_MASK = 0x00000200 # macro
CP_HQD_HQ_STATUS0__RSVR_29_10_MASK = 0x3FFFFC00 # macro
CP_HQD_HQ_STATUS0__QUEUE_IDLE_MASK = 0x40000000 # macro
CP_HQD_HQ_STATUS0__DB_UPDATED_MSG_EN_MASK = 0x80000000 # macro
CP_HQD_HQ_CONTROL0__CONTROL__SHIFT = 0x0 # macro
CP_HQD_HQ_CONTROL0__CONTROL_MASK = 0xFFFFFFFF # macro
CP_HQD_HQ_SCHEDULER1__SCHEDULER__SHIFT = 0x0 # macro
CP_HQD_HQ_SCHEDULER1__SCHEDULER_MASK = 0xFFFFFFFF # macro
CP_MQD_CONTROL__VMID__SHIFT = 0x0 # macro
CP_MQD_CONTROL__PRIV_STATE__SHIFT = 0x8 # macro
CP_MQD_CONTROL__PROCESSING_MQD__SHIFT = 0xc # macro
CP_MQD_CONTROL__PROCESSING_MQD_EN__SHIFT = 0xd # macro
CP_MQD_CONTROL__EXE_DISABLE__SHIFT = 0x17 # macro
CP_MQD_CONTROL__CACHE_POLICY__SHIFT = 0x18 # macro
CP_MQD_CONTROL__VMID_MASK = 0x0000000F # macro
CP_MQD_CONTROL__PRIV_STATE_MASK = 0x00000100 # macro
CP_MQD_CONTROL__PROCESSING_MQD_MASK = 0x00001000 # macro
CP_MQD_CONTROL__PROCESSING_MQD_EN_MASK = 0x00002000 # macro
CP_MQD_CONTROL__EXE_DISABLE_MASK = 0x00800000 # macro
CP_MQD_CONTROL__CACHE_POLICY_MASK = 0x01000000 # macro
CP_HQD_HQ_STATUS1__STATUS__SHIFT = 0x0 # macro
CP_HQD_HQ_STATUS1__STATUS_MASK = 0xFFFFFFFF # macro
CP_HQD_HQ_CONTROL1__CONTROL__SHIFT = 0x0 # macro
CP_HQD_HQ_CONTROL1__CONTROL_MASK = 0xFFFFFFFF # macro
CP_HQD_EOP_BASE_ADDR__BASE_ADDR__SHIFT = 0x0 # macro
CP_HQD_EOP_BASE_ADDR__BASE_ADDR_MASK = 0xFFFFFFFF # macro
CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT = 0x0 # macro
CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI_MASK = 0x000000FF # macro
CP_HQD_EOP_CONTROL__EOP_SIZE__SHIFT = 0x0 # macro
CP_HQD_EOP_CONTROL__PROCESSING_EOP__SHIFT = 0x8 # macro
CP_HQD_EOP_CONTROL__PROCESS_EOP_EN__SHIFT = 0xc # macro
CP_HQD_EOP_CONTROL__PROCESSING_EOPIB__SHIFT = 0xd # macro
CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN__SHIFT = 0xe # macro
CP_HQD_EOP_CONTROL__HALT_FETCHER__SHIFT = 0x15 # macro
CP_HQD_EOP_CONTROL__HALT_FETCHER_EN__SHIFT = 0x16 # macro
CP_HQD_EOP_CONTROL__EXE_DISABLE__SHIFT = 0x17 # macro
CP_HQD_EOP_CONTROL__CACHE_POLICY__SHIFT = 0x18 # macro
CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT = 0x1d # macro
CP_HQD_EOP_CONTROL__PEND_SIG_SEM__SHIFT = 0x1f # macro
CP_HQD_EOP_CONTROL__EOP_SIZE_MASK = 0x0000003F # macro
CP_HQD_EOP_CONTROL__PROCESSING_EOP_MASK = 0x00000100 # macro
CP_HQD_EOP_CONTROL__PROCESS_EOP_EN_MASK = 0x00001000 # macro
CP_HQD_EOP_CONTROL__PROCESSING_EOPIB_MASK = 0x00002000 # macro
CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN_MASK = 0x00004000 # macro
CP_HQD_EOP_CONTROL__HALT_FETCHER_MASK = 0x00200000 # macro
CP_HQD_EOP_CONTROL__HALT_FETCHER_EN_MASK = 0x00400000 # macro
CP_HQD_EOP_CONTROL__EXE_DISABLE_MASK = 0x00800000 # macro
CP_HQD_EOP_CONTROL__CACHE_POLICY_MASK = 0x01000000 # macro
CP_HQD_EOP_CONTROL__SIG_SEM_RESULT_MASK = 0x60000000 # macro
CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK = 0x80000000 # macro
CP_HQD_EOP_RPTR__RPTR__SHIFT = 0x0 # macro
CP_HQD_EOP_RPTR__RESET_FETCHER__SHIFT = 0x1c # macro
CP_HQD_EOP_RPTR__DEQUEUE_PEND__SHIFT = 0x1d # macro
CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR__SHIFT = 0x1e # macro
CP_HQD_EOP_RPTR__INIT_FETCHER__SHIFT = 0x1f # macro
CP_HQD_EOP_RPTR__RPTR_MASK = 0x00001FFF # macro
CP_HQD_EOP_RPTR__RESET_FETCHER_MASK = 0x10000000 # macro
CP_HQD_EOP_RPTR__DEQUEUE_PEND_MASK = 0x20000000 # macro
CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR_MASK = 0x40000000 # macro
CP_HQD_EOP_RPTR__INIT_FETCHER_MASK = 0x80000000 # macro
CP_HQD_EOP_WPTR__WPTR__SHIFT = 0x0 # macro
CP_HQD_EOP_WPTR__EOP_EMPTY__SHIFT = 0xf # macro
CP_HQD_EOP_WPTR__EOP_AVAIL__SHIFT = 0x10 # macro
CP_HQD_EOP_WPTR__WPTR_MASK = 0x00001FFF # macro
CP_HQD_EOP_WPTR__EOP_EMPTY_MASK = 0x00008000 # macro
CP_HQD_EOP_WPTR__EOP_AVAIL_MASK = 0x1FFF0000 # macro
CP_HQD_EOP_EVENTS__EVENT_COUNT__SHIFT = 0x0 # macro
CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND__SHIFT = 0x10 # macro
CP_HQD_EOP_EVENTS__EVENT_COUNT_MASK = 0x00000FFF # macro
CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND_MASK = 0x00010000 # macro
CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR__SHIFT = 0xc # macro
CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR_MASK = 0xFFFFF000 # macro
CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI__SHIFT = 0x0 # macro
CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI_MASK = 0x0000FFFF # macro
CP_HQD_CTX_SAVE_CONTROL__POLICY__SHIFT = 0x3 # macro
CP_HQD_CTX_SAVE_CONTROL__EXE_DISABLE__SHIFT = 0x17 # macro
CP_HQD_CTX_SAVE_CONTROL__POLICY_MASK = 0x00000008 # macro
CP_HQD_CTX_SAVE_CONTROL__EXE_DISABLE_MASK = 0x00800000 # macro
CP_HQD_CNTL_STACK_OFFSET__OFFSET__SHIFT = 0x2 # macro
CP_HQD_CNTL_STACK_OFFSET__OFFSET_MASK = 0x0000FFFC # macro
CP_HQD_CNTL_STACK_SIZE__SIZE__SHIFT = 0xc # macro
CP_HQD_CNTL_STACK_SIZE__SIZE_MASK = 0x0000F000 # macro
CP_HQD_WG_STATE_OFFSET__OFFSET__SHIFT = 0x2 # macro
CP_HQD_WG_STATE_OFFSET__OFFSET_MASK = 0x07FFFFFC # macro
CP_HQD_CTX_SAVE_SIZE__SIZE__SHIFT = 0xc # macro
CP_HQD_CTX_SAVE_SIZE__SIZE_MASK = 0x07FFF000 # macro
CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED__SHIFT = 0x0 # macro
CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED__SHIFT = 0x1 # macro
CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE__SHIFT = 0x4 # macro
CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR__SHIFT = 0xc # macro
CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED_MASK = 0x00000001 # macro
CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED_MASK = 0x00000002 # macro
CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE_MASK = 0x000003F0 # macro
CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR_MASK = 0x0003F000 # macro
CP_HQD_ERROR__EDC_ERROR_ID__SHIFT = 0x0 # macro
CP_HQD_ERROR__SUA_ERROR__SHIFT = 0x4 # macro
CP_HQD_ERROR__AQL_ERROR__SHIFT = 0x5 # macro
CP_HQD_ERROR__PQ_UTCL1_ERROR__SHIFT = 0x8 # macro
CP_HQD_ERROR__IB_UTCL1_ERROR__SHIFT = 0x9 # macro
CP_HQD_ERROR__EOP_UTCL1_ERROR__SHIFT = 0xa # macro
CP_HQD_ERROR__IQ_UTCL1_ERROR__SHIFT = 0xb # macro
CP_HQD_ERROR__RRPT_UTCL1_ERROR__SHIFT = 0xc # macro
CP_HQD_ERROR__WPP_UTCL1_ERROR__SHIFT = 0xd # macro
CP_HQD_ERROR__SEM_UTCL1_ERROR__SHIFT = 0xe # macro
CP_HQD_ERROR__DMA_SRC_UTCL1_ERROR__SHIFT = 0xf # macro
CP_HQD_ERROR__DMA_DST_UTCL1_ERROR__SHIFT = 0x10 # macro
CP_HQD_ERROR__SR_UTCL1_ERROR__SHIFT = 0x11 # macro
CP_HQD_ERROR__QU_UTCL1_ERROR__SHIFT = 0x12 # macro
CP_HQD_ERROR__TC_UTCL1_ERROR__SHIFT = 0x13 # macro
CP_HQD_ERROR__EDC_ERROR_ID_MASK = 0x0000000F # macro
CP_HQD_ERROR__SUA_ERROR_MASK = 0x00000010 # macro
CP_HQD_ERROR__AQL_ERROR_MASK = 0x00000020 # macro
CP_HQD_ERROR__PQ_UTCL1_ERROR_MASK = 0x00000100 # macro
CP_HQD_ERROR__IB_UTCL1_ERROR_MASK = 0x00000200 # macro
CP_HQD_ERROR__EOP_UTCL1_ERROR_MASK = 0x00000400 # macro
CP_HQD_ERROR__IQ_UTCL1_ERROR_MASK = 0x00000800 # macro
CP_HQD_ERROR__RRPT_UTCL1_ERROR_MASK = 0x00001000 # macro
CP_HQD_ERROR__WPP_UTCL1_ERROR_MASK = 0x00002000 # macro
CP_HQD_ERROR__SEM_UTCL1_ERROR_MASK = 0x00004000 # macro
CP_HQD_ERROR__DMA_SRC_UTCL1_ERROR_MASK = 0x00008000 # macro
CP_HQD_ERROR__DMA_DST_UTCL1_ERROR_MASK = 0x00010000 # macro
CP_HQD_ERROR__SR_UTCL1_ERROR_MASK = 0x00020000 # macro
CP_HQD_ERROR__QU_UTCL1_ERROR_MASK = 0x00040000 # macro
CP_HQD_ERROR__TC_UTCL1_ERROR_MASK = 0x00080000 # macro
CP_HQD_EOP_WPTR_MEM__WPTR__SHIFT = 0x0 # macro
CP_HQD_EOP_WPTR_MEM__WPTR_MASK = 0x00001FFF # macro
CP_HQD_AQL_CONTROL__CONTROL0__SHIFT = 0x0 # macro
CP_HQD_AQL_CONTROL__CONTROL0_EN__SHIFT = 0xf # macro
CP_HQD_AQL_CONTROL__CONTROL1__SHIFT = 0x10 # macro
CP_HQD_AQL_CONTROL__CONTROL1_EN__SHIFT = 0x1f # macro
CP_HQD_AQL_CONTROL__CONTROL0_MASK = 0x00007FFF # macro
CP_HQD_AQL_CONTROL__CONTROL0_EN_MASK = 0x00008000 # macro
CP_HQD_AQL_CONTROL__CONTROL1_MASK = 0x7FFF0000 # macro
CP_HQD_AQL_CONTROL__CONTROL1_EN_MASK = 0x80000000 # macro
CP_HQD_PQ_WPTR_LO__OFFSET__SHIFT = 0x0 # macro
CP_HQD_PQ_WPTR_LO__OFFSET_MASK = 0xFFFFFFFF # macro
CP_HQD_PQ_WPTR_HI__DATA__SHIFT = 0x0 # macro
CP_HQD_PQ_WPTR_HI__DATA_MASK = 0xFFFFFFFF # macro
CP_HQD_AQL_CONTROL_1__RESERVED__SHIFT = 0x0 # macro
CP_HQD_AQL_CONTROL_1__RESERVED_MASK = 0xFFFFFFFF # macro
CP_HQD_AQL_DISPATCH_ID__CONSUMED_OFFSET__SHIFT = 0x0 # macro
CP_HQD_AQL_DISPATCH_ID__CONSUMED_OFFSET_MASK = 0xFFFFFFFF # macro
CP_HQD_AQL_DISPATCH_ID_HI__CONSUMED_OFFSET__SHIFT = 0x0 # macro
CP_HQD_AQL_DISPATCH_ID_HI__CONSUMED_OFFSET_MASK = 0xFFFFFFFF # macro
TCP_WATCH0_ADDR_H__ADDR__SHIFT = 0x0 # macro
TCP_WATCH0_ADDR_H__ADDR_MASK = 0x0000FFFF # macro
TCP_WATCH0_ADDR_L__ADDR__SHIFT = 0x7 # macro
TCP_WATCH0_ADDR_L__ADDR_MASK = 0xFFFFFF80 # macro
TCP_WATCH0_CNTL__MASK__SHIFT = 0x0 # macro
TCP_WATCH0_CNTL__VMID__SHIFT = 0x18 # macro
TCP_WATCH0_CNTL__ATC__SHIFT = 0x1c # macro
TCP_WATCH0_CNTL__MODE__SHIFT = 0x1d # macro
TCP_WATCH0_CNTL__VALID__SHIFT = 0x1f # macro
TCP_WATCH0_CNTL__MASK_MASK = 0x00FFFFFF # macro
TCP_WATCH0_CNTL__VMID_MASK = 0x0F000000 # macro
TCP_WATCH0_CNTL__ATC_MASK = 0x10000000 # macro
TCP_WATCH0_CNTL__MODE_MASK = 0x60000000 # macro
TCP_WATCH0_CNTL__VALID_MASK = 0x80000000 # macro
TCP_WATCH1_ADDR_H__ADDR__SHIFT = 0x0 # macro
TCP_WATCH1_ADDR_H__ADDR_MASK = 0x0000FFFF # macro
TCP_WATCH1_ADDR_L__ADDR__SHIFT = 0x7 # macro
TCP_WATCH1_ADDR_L__ADDR_MASK = 0xFFFFFF80 # macro
TCP_WATCH1_CNTL__MASK__SHIFT = 0x0 # macro
TCP_WATCH1_CNTL__VMID__SHIFT = 0x18 # macro
TCP_WATCH1_CNTL__ATC__SHIFT = 0x1c # macro
TCP_WATCH1_CNTL__MODE__SHIFT = 0x1d # macro
TCP_WATCH1_CNTL__VALID__SHIFT = 0x1f # macro
TCP_WATCH1_CNTL__MASK_MASK = 0x00FFFFFF # macro
TCP_WATCH1_CNTL__VMID_MASK = 0x0F000000 # macro
TCP_WATCH1_CNTL__ATC_MASK = 0x10000000 # macro
TCP_WATCH1_CNTL__MODE_MASK = 0x60000000 # macro
TCP_WATCH1_CNTL__VALID_MASK = 0x80000000 # macro
TCP_WATCH2_ADDR_H__ADDR__SHIFT = 0x0 # macro
TCP_WATCH2_ADDR_H__ADDR_MASK = 0x0000FFFF # macro
TCP_WATCH2_ADDR_L__ADDR__SHIFT = 0x7 # macro
TCP_WATCH2_ADDR_L__ADDR_MASK = 0xFFFFFF80 # macro
TCP_WATCH2_CNTL__MASK__SHIFT = 0x0 # macro
TCP_WATCH2_CNTL__VMID__SHIFT = 0x18 # macro
TCP_WATCH2_CNTL__ATC__SHIFT = 0x1c # macro
TCP_WATCH2_CNTL__MODE__SHIFT = 0x1d # macro
TCP_WATCH2_CNTL__VALID__SHIFT = 0x1f # macro
TCP_WATCH2_CNTL__MASK_MASK = 0x00FFFFFF # macro
TCP_WATCH2_CNTL__VMID_MASK = 0x0F000000 # macro
TCP_WATCH2_CNTL__ATC_MASK = 0x10000000 # macro
TCP_WATCH2_CNTL__MODE_MASK = 0x60000000 # macro
TCP_WATCH2_CNTL__VALID_MASK = 0x80000000 # macro
TCP_WATCH3_ADDR_H__ADDR__SHIFT = 0x0 # macro
TCP_WATCH3_ADDR_H__ADDR_MASK = 0x0000FFFF # macro
TCP_WATCH3_ADDR_L__ADDR__SHIFT = 0x7 # macro
TCP_WATCH3_ADDR_L__ADDR_MASK = 0xFFFFFF80 # macro
TCP_WATCH3_CNTL__MASK__SHIFT = 0x0 # macro
TCP_WATCH3_CNTL__VMID__SHIFT = 0x18 # macro
TCP_WATCH3_CNTL__ATC__SHIFT = 0x1c # macro
TCP_WATCH3_CNTL__MODE__SHIFT = 0x1d # macro
TCP_WATCH3_CNTL__VALID__SHIFT = 0x1f # macro
TCP_WATCH3_CNTL__MASK_MASK = 0x00FFFFFF # macro
TCP_WATCH3_CNTL__VMID_MASK = 0x0F000000 # macro
TCP_WATCH3_CNTL__ATC_MASK = 0x10000000 # macro
TCP_WATCH3_CNTL__MODE_MASK = 0x60000000 # macro
TCP_WATCH3_CNTL__VALID_MASK = 0x80000000 # macro
TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID__SHIFT = 0x19 # macro
TCP_GATCL1_CNTL__FORCE_MISS__SHIFT = 0x1a # macro
TCP_GATCL1_CNTL__FORCE_IN_ORDER__SHIFT = 0x1b # macro
TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2__SHIFT = 0x1c # macro
TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2__SHIFT = 0x1e # macro
TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID_MASK = 0x02000000 # macro
TCP_GATCL1_CNTL__FORCE_MISS_MASK = 0x04000000 # macro
TCP_GATCL1_CNTL__FORCE_IN_ORDER_MASK = 0x08000000 # macro
TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2_MASK = 0x30000000 # macro
TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2_MASK = 0xC0000000 # macro
TCP_ATC_EDC_GATCL1_CNT__DATA_SEC__SHIFT = 0x0 # macro
TCP_ATC_EDC_GATCL1_CNT__DATA_SEC_MASK = 0x000000FF # macro
TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0__SHIFT = 0x0 # macro
TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1__SHIFT = 0x1 # macro
TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A__SHIFT = 0x2 # macro
TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0_MASK = 0x00000001 # macro
TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1_MASK = 0x00000002 # macro
TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A_MASK = 0x00000004 # macro
TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x0 # macro
TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x2 # macro
TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x3 # macro
TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x5 # macro
TCP_DSM_CNTL__CMD_FIFO_IRRITATOR_DATA_SEL__SHIFT = 0x6 # macro
TCP_DSM_CNTL__CMD_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT = 0x8 # macro
TCP_DSM_CNTL__VM_FIFO_IRRITATOR_DATA_SEL__SHIFT = 0x9 # macro
TCP_DSM_CNTL__VM_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT = 0xb # macro
TCP_DSM_CNTL__DB_RAM_IRRITATOR_DATA_SEL__SHIFT = 0xc # macro
TCP_DSM_CNTL__DB_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0xe # macro
TCP_DSM_CNTL__UTCL1_LFIFO0_IRRITATOR_DATA_SEL__SHIFT = 0xf # macro
TCP_DSM_CNTL__UTCL1_LFIFO0_IRRITATOR_SINGLE_WRITE__SHIFT = 0x11 # macro
TCP_DSM_CNTL__UTCL1_LFIFO1_IRRITATOR_DATA_SEL__SHIFT = 0x12 # macro
TCP_DSM_CNTL__UTCL1_LFIFO1_IRRITATOR_SINGLE_WRITE__SHIFT = 0x14 # macro
TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL_MASK = 0x00000003 # macro
TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000004 # macro
TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_DATA_SEL_MASK = 0x00000018 # macro
TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000020 # macro
TCP_DSM_CNTL__CMD_FIFO_IRRITATOR_DATA_SEL_MASK = 0x000000C0 # macro
TCP_DSM_CNTL__CMD_FIFO_IRRITATOR_SINGLE_WRITE_MASK = 0x00000100 # macro
TCP_DSM_CNTL__VM_FIFO_IRRITATOR_DATA_SEL_MASK = 0x00000600 # macro
TCP_DSM_CNTL__VM_FIFO_IRRITATOR_SINGLE_WRITE_MASK = 0x00000800 # macro
TCP_DSM_CNTL__DB_RAM_IRRITATOR_DATA_SEL_MASK = 0x00003000 # macro
TCP_DSM_CNTL__DB_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00004000 # macro
TCP_DSM_CNTL__UTCL1_LFIFO0_IRRITATOR_DATA_SEL_MASK = 0x00018000 # macro
TCP_DSM_CNTL__UTCL1_LFIFO0_IRRITATOR_SINGLE_WRITE_MASK = 0x00020000 # macro
TCP_DSM_CNTL__UTCL1_LFIFO1_IRRITATOR_DATA_SEL_MASK = 0x000C0000 # macro
TCP_DSM_CNTL__UTCL1_LFIFO1_IRRITATOR_SINGLE_WRITE_MASK = 0x00100000 # macro
TCP_CNTL2__LS_DISABLE_CLOCKS__SHIFT = 0x0 # macro
TCP_CNTL2__TCPF_FMT_MGCG_DISABLE__SHIFT = 0x8 # macro
TCP_CNTL2__TCPI_NEW_MGCG_CTRL_BIT__SHIFT = 0xa # macro
TCP_CNTL2__MISS_CLK_DISABLE__SHIFT = 0xb # macro
TCP_CNTL2__ADRS_CLK_DISABLE__SHIFT = 0xc # macro
TCP_CNTL2__VM_CLK_DISABLE__SHIFT = 0xd # macro
TCP_CNTL2__TAGRAM_CLK_DISABLE__SHIFT = 0xe # macro
TCP_CNTL2__LEGACY_MGCG_DISABLE__SHIFT = 0xf # macro
TCP_CNTL2__MEM_MID_GATE_MGCG_DISABLE__SHIFT = 0x13 # macro
TCP_CNTL2__UTCL1_MID_GATE_MGCG_DISABLE__SHIFT = 0x14 # macro
TCP_CNTL2__LS_DISABLE_CLOCKS_MASK = 0x000000FF # macro
TCP_CNTL2__TCPF_FMT_MGCG_DISABLE_MASK = 0x00000100 # macro
TCP_CNTL2__TCPI_NEW_MGCG_CTRL_BIT_MASK = 0x00000400 # macro
TCP_CNTL2__MISS_CLK_DISABLE_MASK = 0x00000800 # macro
TCP_CNTL2__ADRS_CLK_DISABLE_MASK = 0x00001000 # macro
TCP_CNTL2__VM_CLK_DISABLE_MASK = 0x00002000 # macro
TCP_CNTL2__TAGRAM_CLK_DISABLE_MASK = 0x00004000 # macro
TCP_CNTL2__LEGACY_MGCG_DISABLE_MASK = 0x00008000 # macro
TCP_CNTL2__MEM_MID_GATE_MGCG_DISABLE_MASK = 0x00080000 # macro
TCP_CNTL2__UTCL1_MID_GATE_MGCG_DISABLE_MASK = 0x00100000 # macro
TCP_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT = 0x0 # macro
TCP_UTCL1_CNTL1__GPUVM_64K_DEFAULT__SHIFT = 0x1 # macro
TCP_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT = 0x2 # macro
TCP_UTCL1_CNTL1__RESP_MODE__SHIFT = 0x3 # macro
TCP_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT = 0x5 # macro
TCP_UTCL1_CNTL1__CLIENTID__SHIFT = 0x7 # macro
TCP_UTCL1_CNTL1__UTCL1_FGCG_REPEATER_DISABLE__SHIFT = 0x10 # macro
TCP_UTCL1_CNTL1__REG_INV_VMID__SHIFT = 0x13 # macro
TCP_UTCL1_CNTL1__REG_INV_ALL_VMID__SHIFT = 0x17 # macro
TCP_UTCL1_CNTL1__REG_INV_TOGGLE__SHIFT = 0x18 # macro
TCP_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT = 0x19 # macro
TCP_UTCL1_CNTL1__FORCE_MISS__SHIFT = 0x1a # macro
TCP_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT = 0x1c # macro
TCP_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT = 0x1e # macro
TCP_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK = 0x00000001 # macro
TCP_UTCL1_CNTL1__GPUVM_64K_DEFAULT_MASK = 0x00000002 # macro
TCP_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK = 0x00000004 # macro
TCP_UTCL1_CNTL1__RESP_MODE_MASK = 0x00000018 # macro
TCP_UTCL1_CNTL1__RESP_FAULT_MODE_MASK = 0x00000060 # macro
TCP_UTCL1_CNTL1__CLIENTID_MASK = 0x0000FF80 # macro
TCP_UTCL1_CNTL1__UTCL1_FGCG_REPEATER_DISABLE_MASK = 0x00010000 # macro
TCP_UTCL1_CNTL1__REG_INV_VMID_MASK = 0x00780000 # macro
TCP_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK = 0x00800000 # macro
TCP_UTCL1_CNTL1__REG_INV_TOGGLE_MASK = 0x01000000 # macro
TCP_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK = 0x02000000 # macro
TCP_UTCL1_CNTL1__FORCE_MISS_MASK = 0x04000000 # macro
TCP_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK = 0x30000000 # macro
TCP_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK = 0xC0000000 # macro
TCP_UTCL1_CNTL2__SPARE__SHIFT = 0x0 # macro
TCP_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT = 0x9 # macro
TCP_UTCL1_CNTL2__ANY_LINE_VALID__SHIFT = 0xa # macro
TCP_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT = 0xc # macro
TCP_UTCL1_CNTL2__FORCE_SNOOP__SHIFT = 0xe # macro
TCP_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT = 0xf # macro
TCP_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT = 0x1a # macro
TCP_UTCL1_CNTL2__THRASHING_TIMEOUT_PROTECT_ENABLE__SHIFT = 0x1b # macro
TCP_UTCL1_CNTL2__THRASHING_ENABLE__SHIFT = 0x1c # macro
TCP_UTCL1_CNTL2__SPARE_MASK = 0x000000FF # macro
TCP_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK = 0x00000200 # macro
TCP_UTCL1_CNTL2__ANY_LINE_VALID_MASK = 0x00000400 # macro
TCP_UTCL1_CNTL2__GPUVM_INV_MODE_MASK = 0x00001000 # macro
TCP_UTCL1_CNTL2__FORCE_SNOOP_MASK = 0x00004000 # macro
TCP_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK = 0x00008000 # macro
TCP_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK = 0x04000000 # macro
TCP_UTCL1_CNTL2__THRASHING_TIMEOUT_PROTECT_ENABLE_MASK = 0x08000000 # macro
TCP_UTCL1_CNTL2__THRASHING_ENABLE_MASK = 0x10000000 # macro
TCP_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
TCP_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
TCP_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
TCP_UTCL1_STATUS__TIMEOUT_DETECTED__SHIFT = 0x3 # macro
TCP_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
TCP_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
TCP_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
TCP_UTCL1_STATUS__TIMEOUT_DETECTED_MASK = 0x00000008 # macro
TCP_DSM_CNTL2__CACHE_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
TCP_DSM_CNTL2__CACHE_RAM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
TCP_DSM_CNTL2__LFIFO_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
TCP_DSM_CNTL2__LFIFO_RAM_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
TCP_DSM_CNTL2__CMD_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
TCP_DSM_CNTL2__CMD_FIFO_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
TCP_DSM_CNTL2__VM_FIFO_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
TCP_DSM_CNTL2__VM_FIFO_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
TCP_DSM_CNTL2__DB_RAM_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
TCP_DSM_CNTL2__DB_RAM_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
TCP_DSM_CNTL2__UTCL1_LFIFO0_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
TCP_DSM_CNTL2__UTCL1_LFIFO0_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
TCP_DSM_CNTL2__UTCL1_LFIFO1_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
TCP_DSM_CNTL2__UTCL1_LFIFO1_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
TCP_DSM_CNTL2__TCP_INJECT_DELAY__SHIFT = 0x1a # macro
TCP_DSM_CNTL2__CACHE_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
TCP_DSM_CNTL2__CACHE_RAM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
TCP_DSM_CNTL2__LFIFO_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
TCP_DSM_CNTL2__LFIFO_RAM_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
TCP_DSM_CNTL2__CMD_FIFO_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
TCP_DSM_CNTL2__CMD_FIFO_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
TCP_DSM_CNTL2__VM_FIFO_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
TCP_DSM_CNTL2__VM_FIFO_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
TCP_DSM_CNTL2__DB_RAM_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
TCP_DSM_CNTL2__DB_RAM_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
TCP_DSM_CNTL2__UTCL1_LFIFO0_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
TCP_DSM_CNTL2__UTCL1_LFIFO0_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
TCP_DSM_CNTL2__UTCL1_LFIFO1_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
TCP_DSM_CNTL2__UTCL1_LFIFO1_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
TCP_DSM_CNTL2__TCP_INJECT_DELAY_MASK = 0xFC000000 # macro
TCP_PERFCOUNTER_FILTER__BUFFER__SHIFT = 0x0 # macro
TCP_PERFCOUNTER_FILTER__FLAT__SHIFT = 0x1 # macro
TCP_PERFCOUNTER_FILTER__DIM__SHIFT = 0x2 # macro
TCP_PERFCOUNTER_FILTER__DATA_FORMAT__SHIFT = 0x5 # macro
TCP_PERFCOUNTER_FILTER__NUM_FORMAT__SHIFT = 0xb # macro
TCP_PERFCOUNTER_FILTER__SW_MODE__SHIFT = 0xf # macro
TCP_PERFCOUNTER_FILTER__NUM_SAMPLES__SHIFT = 0x14 # macro
TCP_PERFCOUNTER_FILTER__OPCODE_TYPE__SHIFT = 0x16 # macro
TCP_PERFCOUNTER_FILTER__GLC__SHIFT = 0x19 # macro
TCP_PERFCOUNTER_FILTER__SLC__SHIFT = 0x1a # macro
TCP_PERFCOUNTER_FILTER__COMPRESSION_ENABLE__SHIFT = 0x1b # macro
TCP_PERFCOUNTER_FILTER__ADDR_MODE__SHIFT = 0x1c # macro
TCP_PERFCOUNTER_FILTER__BUFFER_MASK = 0x00000001 # macro
TCP_PERFCOUNTER_FILTER__FLAT_MASK = 0x00000002 # macro
TCP_PERFCOUNTER_FILTER__DIM_MASK = 0x0000001C # macro
TCP_PERFCOUNTER_FILTER__DATA_FORMAT_MASK = 0x000007E0 # macro
TCP_PERFCOUNTER_FILTER__NUM_FORMAT_MASK = 0x00007800 # macro
TCP_PERFCOUNTER_FILTER__SW_MODE_MASK = 0x000F8000 # macro
TCP_PERFCOUNTER_FILTER__NUM_SAMPLES_MASK = 0x00300000 # macro
TCP_PERFCOUNTER_FILTER__OPCODE_TYPE_MASK = 0x01C00000 # macro
TCP_PERFCOUNTER_FILTER__GLC_MASK = 0x02000000 # macro
TCP_PERFCOUNTER_FILTER__SLC_MASK = 0x04000000 # macro
TCP_PERFCOUNTER_FILTER__COMPRESSION_ENABLE_MASK = 0x08000000 # macro
TCP_PERFCOUNTER_FILTER__ADDR_MODE_MASK = 0x70000000 # macro
TCP_PERFCOUNTER_FILTER_EN__BUFFER__SHIFT = 0x0 # macro
TCP_PERFCOUNTER_FILTER_EN__FLAT__SHIFT = 0x1 # macro
TCP_PERFCOUNTER_FILTER_EN__DIM__SHIFT = 0x2 # macro
TCP_PERFCOUNTER_FILTER_EN__DATA_FORMAT__SHIFT = 0x3 # macro
TCP_PERFCOUNTER_FILTER_EN__NUM_FORMAT__SHIFT = 0x4 # macro
TCP_PERFCOUNTER_FILTER_EN__SW_MODE__SHIFT = 0x5 # macro
TCP_PERFCOUNTER_FILTER_EN__NUM_SAMPLES__SHIFT = 0x6 # macro
TCP_PERFCOUNTER_FILTER_EN__OPCODE_TYPE__SHIFT = 0x7 # macro
TCP_PERFCOUNTER_FILTER_EN__GLC__SHIFT = 0x8 # macro
TCP_PERFCOUNTER_FILTER_EN__SLC__SHIFT = 0x9 # macro
TCP_PERFCOUNTER_FILTER_EN__COMPRESSION_ENABLE__SHIFT = 0xa # macro
TCP_PERFCOUNTER_FILTER_EN__ADDR_MODE__SHIFT = 0xb # macro
TCP_PERFCOUNTER_FILTER_EN__BUFFER_MASK = 0x00000001 # macro
TCP_PERFCOUNTER_FILTER_EN__FLAT_MASK = 0x00000002 # macro
TCP_PERFCOUNTER_FILTER_EN__DIM_MASK = 0x00000004 # macro
TCP_PERFCOUNTER_FILTER_EN__DATA_FORMAT_MASK = 0x00000008 # macro
TCP_PERFCOUNTER_FILTER_EN__NUM_FORMAT_MASK = 0x00000010 # macro
TCP_PERFCOUNTER_FILTER_EN__SW_MODE_MASK = 0x00000020 # macro
TCP_PERFCOUNTER_FILTER_EN__NUM_SAMPLES_MASK = 0x00000040 # macro
TCP_PERFCOUNTER_FILTER_EN__OPCODE_TYPE_MASK = 0x00000080 # macro
TCP_PERFCOUNTER_FILTER_EN__GLC_MASK = 0x00000100 # macro
TCP_PERFCOUNTER_FILTER_EN__SLC_MASK = 0x00000200 # macro
TCP_PERFCOUNTER_FILTER_EN__COMPRESSION_ENABLE_MASK = 0x00000400 # macro
TCP_PERFCOUNTER_FILTER_EN__ADDR_MODE_MASK = 0x00000800 # macro
GDS_VMID0_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID0_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID0_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID0_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID1_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID1_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID1_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID1_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID2_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID2_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID2_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID2_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID3_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID3_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID3_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID3_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID4_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID4_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID4_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID4_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID5_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID5_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID5_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID5_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID6_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID6_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID6_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID6_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID7_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID7_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID7_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID7_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID8_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID8_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID8_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID8_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID9_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID9_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID9_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID9_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID10_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID10_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID10_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID10_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID11_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID11_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID11_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID11_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID12_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID12_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID12_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID12_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID13_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID13_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID13_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID13_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID14_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID14_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID14_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID14_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_VMID15_BASE__BASE__SHIFT = 0x0 # macro
GDS_VMID15_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_VMID15_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_VMID15_SIZE__SIZE_MASK = 0x0001FFFF # macro
GDS_GWS_VMID0__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID0__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID0__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID0__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID1__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID1__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID1__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID1__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID2__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID2__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID2__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID2__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID3__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID3__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID3__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID3__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID4__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID4__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID4__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID4__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID5__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID5__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID5__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID5__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID6__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID6__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID6__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID6__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID7__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID7__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID7__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID7__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID8__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID8__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID8__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID8__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID9__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID9__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID9__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID9__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID10__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID10__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID10__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID10__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID11__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID11__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID11__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID11__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID12__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID12__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID12__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID12__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID13__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID13__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID13__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID13__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID14__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID14__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID14__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID14__SIZE_MASK = 0x007F0000 # macro
GDS_GWS_VMID15__BASE__SHIFT = 0x0 # macro
GDS_GWS_VMID15__SIZE__SHIFT = 0x10 # macro
GDS_GWS_VMID15__BASE_MASK = 0x0000003F # macro
GDS_GWS_VMID15__SIZE_MASK = 0x007F0000 # macro
GDS_OA_VMID0__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID0__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID0__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID0__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID1__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID1__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID1__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID1__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID2__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID2__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID2__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID2__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID3__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID3__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID3__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID3__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID4__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID4__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID4__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID4__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID5__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID5__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID5__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID5__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID6__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID6__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID6__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID6__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID7__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID7__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID7__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID7__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID8__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID8__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID8__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID8__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID9__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID9__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID9__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID9__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID10__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID10__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID10__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID10__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID11__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID11__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID11__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID11__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID12__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID12__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID12__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID12__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID13__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID13__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID13__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID13__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID14__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID14__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID14__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID14__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_VMID15__MASK__SHIFT = 0x0 # macro
GDS_OA_VMID15__UNUSED__SHIFT = 0x10 # macro
GDS_OA_VMID15__MASK_MASK = 0x0000FFFF # macro
GDS_OA_VMID15__UNUSED_MASK = 0xFFFF0000 # macro
GDS_GWS_RESET0__RESOURCE0_RESET__SHIFT = 0x0 # macro
GDS_GWS_RESET0__RESOURCE1_RESET__SHIFT = 0x1 # macro
GDS_GWS_RESET0__RESOURCE2_RESET__SHIFT = 0x2 # macro
GDS_GWS_RESET0__RESOURCE3_RESET__SHIFT = 0x3 # macro
GDS_GWS_RESET0__RESOURCE4_RESET__SHIFT = 0x4 # macro
GDS_GWS_RESET0__RESOURCE5_RESET__SHIFT = 0x5 # macro
GDS_GWS_RESET0__RESOURCE6_RESET__SHIFT = 0x6 # macro
GDS_GWS_RESET0__RESOURCE7_RESET__SHIFT = 0x7 # macro
GDS_GWS_RESET0__RESOURCE8_RESET__SHIFT = 0x8 # macro
GDS_GWS_RESET0__RESOURCE9_RESET__SHIFT = 0x9 # macro
GDS_GWS_RESET0__RESOURCE10_RESET__SHIFT = 0xa # macro
GDS_GWS_RESET0__RESOURCE11_RESET__SHIFT = 0xb # macro
GDS_GWS_RESET0__RESOURCE12_RESET__SHIFT = 0xc # macro
GDS_GWS_RESET0__RESOURCE13_RESET__SHIFT = 0xd # macro
GDS_GWS_RESET0__RESOURCE14_RESET__SHIFT = 0xe # macro
GDS_GWS_RESET0__RESOURCE15_RESET__SHIFT = 0xf # macro
GDS_GWS_RESET0__RESOURCE16_RESET__SHIFT = 0x10 # macro
GDS_GWS_RESET0__RESOURCE17_RESET__SHIFT = 0x11 # macro
GDS_GWS_RESET0__RESOURCE18_RESET__SHIFT = 0x12 # macro
GDS_GWS_RESET0__RESOURCE19_RESET__SHIFT = 0x13 # macro
GDS_GWS_RESET0__RESOURCE20_RESET__SHIFT = 0x14 # macro
GDS_GWS_RESET0__RESOURCE21_RESET__SHIFT = 0x15 # macro
GDS_GWS_RESET0__RESOURCE22_RESET__SHIFT = 0x16 # macro
GDS_GWS_RESET0__RESOURCE23_RESET__SHIFT = 0x17 # macro
GDS_GWS_RESET0__RESOURCE24_RESET__SHIFT = 0x18 # macro
GDS_GWS_RESET0__RESOURCE25_RESET__SHIFT = 0x19 # macro
GDS_GWS_RESET0__RESOURCE26_RESET__SHIFT = 0x1a # macro
GDS_GWS_RESET0__RESOURCE27_RESET__SHIFT = 0x1b # macro
GDS_GWS_RESET0__RESOURCE28_RESET__SHIFT = 0x1c # macro
GDS_GWS_RESET0__RESOURCE29_RESET__SHIFT = 0x1d # macro
GDS_GWS_RESET0__RESOURCE30_RESET__SHIFT = 0x1e # macro
GDS_GWS_RESET0__RESOURCE31_RESET__SHIFT = 0x1f # macro
GDS_GWS_RESET0__RESOURCE0_RESET_MASK = 0x00000001 # macro
GDS_GWS_RESET0__RESOURCE1_RESET_MASK = 0x00000002 # macro
GDS_GWS_RESET0__RESOURCE2_RESET_MASK = 0x00000004 # macro
GDS_GWS_RESET0__RESOURCE3_RESET_MASK = 0x00000008 # macro
GDS_GWS_RESET0__RESOURCE4_RESET_MASK = 0x00000010 # macro
GDS_GWS_RESET0__RESOURCE5_RESET_MASK = 0x00000020 # macro
GDS_GWS_RESET0__RESOURCE6_RESET_MASK = 0x00000040 # macro
GDS_GWS_RESET0__RESOURCE7_RESET_MASK = 0x00000080 # macro
GDS_GWS_RESET0__RESOURCE8_RESET_MASK = 0x00000100 # macro
GDS_GWS_RESET0__RESOURCE9_RESET_MASK = 0x00000200 # macro
GDS_GWS_RESET0__RESOURCE10_RESET_MASK = 0x00000400 # macro
GDS_GWS_RESET0__RESOURCE11_RESET_MASK = 0x00000800 # macro
GDS_GWS_RESET0__RESOURCE12_RESET_MASK = 0x00001000 # macro
GDS_GWS_RESET0__RESOURCE13_RESET_MASK = 0x00002000 # macro
GDS_GWS_RESET0__RESOURCE14_RESET_MASK = 0x00004000 # macro
GDS_GWS_RESET0__RESOURCE15_RESET_MASK = 0x00008000 # macro
GDS_GWS_RESET0__RESOURCE16_RESET_MASK = 0x00010000 # macro
GDS_GWS_RESET0__RESOURCE17_RESET_MASK = 0x00020000 # macro
GDS_GWS_RESET0__RESOURCE18_RESET_MASK = 0x00040000 # macro
GDS_GWS_RESET0__RESOURCE19_RESET_MASK = 0x00080000 # macro
GDS_GWS_RESET0__RESOURCE20_RESET_MASK = 0x00100000 # macro
GDS_GWS_RESET0__RESOURCE21_RESET_MASK = 0x00200000 # macro
GDS_GWS_RESET0__RESOURCE22_RESET_MASK = 0x00400000 # macro
GDS_GWS_RESET0__RESOURCE23_RESET_MASK = 0x00800000 # macro
GDS_GWS_RESET0__RESOURCE24_RESET_MASK = 0x01000000 # macro
GDS_GWS_RESET0__RESOURCE25_RESET_MASK = 0x02000000 # macro
GDS_GWS_RESET0__RESOURCE26_RESET_MASK = 0x04000000 # macro
GDS_GWS_RESET0__RESOURCE27_RESET_MASK = 0x08000000 # macro
GDS_GWS_RESET0__RESOURCE28_RESET_MASK = 0x10000000 # macro
GDS_GWS_RESET0__RESOURCE29_RESET_MASK = 0x20000000 # macro
GDS_GWS_RESET0__RESOURCE30_RESET_MASK = 0x40000000 # macro
GDS_GWS_RESET0__RESOURCE31_RESET_MASK = 0x80000000 # macro
GDS_GWS_RESET1__RESOURCE32_RESET__SHIFT = 0x0 # macro
GDS_GWS_RESET1__RESOURCE33_RESET__SHIFT = 0x1 # macro
GDS_GWS_RESET1__RESOURCE34_RESET__SHIFT = 0x2 # macro
GDS_GWS_RESET1__RESOURCE35_RESET__SHIFT = 0x3 # macro
GDS_GWS_RESET1__RESOURCE36_RESET__SHIFT = 0x4 # macro
GDS_GWS_RESET1__RESOURCE37_RESET__SHIFT = 0x5 # macro
GDS_GWS_RESET1__RESOURCE38_RESET__SHIFT = 0x6 # macro
GDS_GWS_RESET1__RESOURCE39_RESET__SHIFT = 0x7 # macro
GDS_GWS_RESET1__RESOURCE40_RESET__SHIFT = 0x8 # macro
GDS_GWS_RESET1__RESOURCE41_RESET__SHIFT = 0x9 # macro
GDS_GWS_RESET1__RESOURCE42_RESET__SHIFT = 0xa # macro
GDS_GWS_RESET1__RESOURCE43_RESET__SHIFT = 0xb # macro
GDS_GWS_RESET1__RESOURCE44_RESET__SHIFT = 0xc # macro
GDS_GWS_RESET1__RESOURCE45_RESET__SHIFT = 0xd # macro
GDS_GWS_RESET1__RESOURCE46_RESET__SHIFT = 0xe # macro
GDS_GWS_RESET1__RESOURCE47_RESET__SHIFT = 0xf # macro
GDS_GWS_RESET1__RESOURCE48_RESET__SHIFT = 0x10 # macro
GDS_GWS_RESET1__RESOURCE49_RESET__SHIFT = 0x11 # macro
GDS_GWS_RESET1__RESOURCE50_RESET__SHIFT = 0x12 # macro
GDS_GWS_RESET1__RESOURCE51_RESET__SHIFT = 0x13 # macro
GDS_GWS_RESET1__RESOURCE52_RESET__SHIFT = 0x14 # macro
GDS_GWS_RESET1__RESOURCE53_RESET__SHIFT = 0x15 # macro
GDS_GWS_RESET1__RESOURCE54_RESET__SHIFT = 0x16 # macro
GDS_GWS_RESET1__RESOURCE55_RESET__SHIFT = 0x17 # macro
GDS_GWS_RESET1__RESOURCE56_RESET__SHIFT = 0x18 # macro
GDS_GWS_RESET1__RESOURCE57_RESET__SHIFT = 0x19 # macro
GDS_GWS_RESET1__RESOURCE58_RESET__SHIFT = 0x1a # macro
GDS_GWS_RESET1__RESOURCE59_RESET__SHIFT = 0x1b # macro
GDS_GWS_RESET1__RESOURCE60_RESET__SHIFT = 0x1c # macro
GDS_GWS_RESET1__RESOURCE61_RESET__SHIFT = 0x1d # macro
GDS_GWS_RESET1__RESOURCE62_RESET__SHIFT = 0x1e # macro
GDS_GWS_RESET1__RESOURCE63_RESET__SHIFT = 0x1f # macro
GDS_GWS_RESET1__RESOURCE32_RESET_MASK = 0x00000001 # macro
GDS_GWS_RESET1__RESOURCE33_RESET_MASK = 0x00000002 # macro
GDS_GWS_RESET1__RESOURCE34_RESET_MASK = 0x00000004 # macro
GDS_GWS_RESET1__RESOURCE35_RESET_MASK = 0x00000008 # macro
GDS_GWS_RESET1__RESOURCE36_RESET_MASK = 0x00000010 # macro
GDS_GWS_RESET1__RESOURCE37_RESET_MASK = 0x00000020 # macro
GDS_GWS_RESET1__RESOURCE38_RESET_MASK = 0x00000040 # macro
GDS_GWS_RESET1__RESOURCE39_RESET_MASK = 0x00000080 # macro
GDS_GWS_RESET1__RESOURCE40_RESET_MASK = 0x00000100 # macro
GDS_GWS_RESET1__RESOURCE41_RESET_MASK = 0x00000200 # macro
GDS_GWS_RESET1__RESOURCE42_RESET_MASK = 0x00000400 # macro
GDS_GWS_RESET1__RESOURCE43_RESET_MASK = 0x00000800 # macro
GDS_GWS_RESET1__RESOURCE44_RESET_MASK = 0x00001000 # macro
GDS_GWS_RESET1__RESOURCE45_RESET_MASK = 0x00002000 # macro
GDS_GWS_RESET1__RESOURCE46_RESET_MASK = 0x00004000 # macro
GDS_GWS_RESET1__RESOURCE47_RESET_MASK = 0x00008000 # macro
GDS_GWS_RESET1__RESOURCE48_RESET_MASK = 0x00010000 # macro
GDS_GWS_RESET1__RESOURCE49_RESET_MASK = 0x00020000 # macro
GDS_GWS_RESET1__RESOURCE50_RESET_MASK = 0x00040000 # macro
GDS_GWS_RESET1__RESOURCE51_RESET_MASK = 0x00080000 # macro
GDS_GWS_RESET1__RESOURCE52_RESET_MASK = 0x00100000 # macro
GDS_GWS_RESET1__RESOURCE53_RESET_MASK = 0x00200000 # macro
GDS_GWS_RESET1__RESOURCE54_RESET_MASK = 0x00400000 # macro
GDS_GWS_RESET1__RESOURCE55_RESET_MASK = 0x00800000 # macro
GDS_GWS_RESET1__RESOURCE56_RESET_MASK = 0x01000000 # macro
GDS_GWS_RESET1__RESOURCE57_RESET_MASK = 0x02000000 # macro
GDS_GWS_RESET1__RESOURCE58_RESET_MASK = 0x04000000 # macro
GDS_GWS_RESET1__RESOURCE59_RESET_MASK = 0x08000000 # macro
GDS_GWS_RESET1__RESOURCE60_RESET_MASK = 0x10000000 # macro
GDS_GWS_RESET1__RESOURCE61_RESET_MASK = 0x20000000 # macro
GDS_GWS_RESET1__RESOURCE62_RESET_MASK = 0x40000000 # macro
GDS_GWS_RESET1__RESOURCE63_RESET_MASK = 0x80000000 # macro
GDS_GWS_RESOURCE_RESET__RESET__SHIFT = 0x0 # macro
GDS_GWS_RESOURCE_RESET__RESOURCE_ID__SHIFT = 0x8 # macro
GDS_GWS_RESOURCE_RESET__RESET_MASK = 0x00000001 # macro
GDS_GWS_RESOURCE_RESET__RESOURCE_ID_MASK = 0x0000FF00 # macro
GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT = 0x0 # macro
GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID_MASK = 0x00000FFF # macro
GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET__SHIFT = 0x0 # macro
GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET__SHIFT = 0x1 # macro
GDS_OA_RESET_MASK__ME0_CS_RESET__SHIFT = 0x2 # macro
GDS_OA_RESET_MASK__ME0_GFXHP3D_GS_RESET__SHIFT = 0x3 # macro
GDS_OA_RESET_MASK__ME1_PIPE0_RESET__SHIFT = 0x4 # macro
GDS_OA_RESET_MASK__ME1_PIPE1_RESET__SHIFT = 0x5 # macro
GDS_OA_RESET_MASK__ME1_PIPE2_RESET__SHIFT = 0x6 # macro
GDS_OA_RESET_MASK__ME1_PIPE3_RESET__SHIFT = 0x7 # macro
GDS_OA_RESET_MASK__ME2_PIPE0_RESET__SHIFT = 0x8 # macro
GDS_OA_RESET_MASK__ME2_PIPE1_RESET__SHIFT = 0x9 # macro
GDS_OA_RESET_MASK__ME2_PIPE2_RESET__SHIFT = 0xa # macro
GDS_OA_RESET_MASK__ME2_PIPE3_RESET__SHIFT = 0xb # macro
GDS_OA_RESET_MASK__UNUSED1__SHIFT = 0xc # macro
GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET_MASK = 0x00000001 # macro
GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET_MASK = 0x00000002 # macro
GDS_OA_RESET_MASK__ME0_CS_RESET_MASK = 0x00000004 # macro
GDS_OA_RESET_MASK__ME0_GFXHP3D_GS_RESET_MASK = 0x00000008 # macro
GDS_OA_RESET_MASK__ME1_PIPE0_RESET_MASK = 0x00000010 # macro
GDS_OA_RESET_MASK__ME1_PIPE1_RESET_MASK = 0x00000020 # macro
GDS_OA_RESET_MASK__ME1_PIPE2_RESET_MASK = 0x00000040 # macro
GDS_OA_RESET_MASK__ME1_PIPE3_RESET_MASK = 0x00000080 # macro
GDS_OA_RESET_MASK__ME2_PIPE0_RESET_MASK = 0x00000100 # macro
GDS_OA_RESET_MASK__ME2_PIPE1_RESET_MASK = 0x00000200 # macro
GDS_OA_RESET_MASK__ME2_PIPE2_RESET_MASK = 0x00000400 # macro
GDS_OA_RESET_MASK__ME2_PIPE3_RESET_MASK = 0x00000800 # macro
GDS_OA_RESET_MASK__UNUSED1_MASK = 0xFFFFF000 # macro
GDS_OA_RESET__RESET__SHIFT = 0x0 # macro
GDS_OA_RESET__PIPE_ID__SHIFT = 0x8 # macro
GDS_OA_RESET__RESET_MASK = 0x00000001 # macro
GDS_OA_RESET__PIPE_ID_MASK = 0x0000FF00 # macro
GDS_ENHANCE__MISC__SHIFT = 0x0 # macro
GDS_ENHANCE__AUTO_INC_INDEX__SHIFT = 0x10 # macro
GDS_ENHANCE__CGPG_RESTORE__SHIFT = 0x11 # macro
GDS_ENHANCE__RD_BUF_TAG_MISS__SHIFT = 0x12 # macro
GDS_ENHANCE__GDSA_PC_CGTS_DIS__SHIFT = 0x13 # macro
GDS_ENHANCE__GDSO_PC_CGTS_DIS__SHIFT = 0x14 # macro
GDS_ENHANCE__WD_GDS_CSB_OVERRIDE__SHIFT = 0x15 # macro
GDS_ENHANCE__GDS_CLK_ENHANCE_DIS__SHIFT = 0x16 # macro
GDS_ENHANCE__DS_MEM_CLK_GATE_DIS__SHIFT = 0x17 # macro
GDS_ENHANCE__UNUSED__SHIFT = 0x18 # macro
GDS_ENHANCE__MISC_MASK = 0x0000FFFF # macro
GDS_ENHANCE__AUTO_INC_INDEX_MASK = 0x00010000 # macro
GDS_ENHANCE__CGPG_RESTORE_MASK = 0x00020000 # macro
GDS_ENHANCE__RD_BUF_TAG_MISS_MASK = 0x00040000 # macro
GDS_ENHANCE__GDSA_PC_CGTS_DIS_MASK = 0x00080000 # macro
GDS_ENHANCE__GDSO_PC_CGTS_DIS_MASK = 0x00100000 # macro
GDS_ENHANCE__WD_GDS_CSB_OVERRIDE_MASK = 0x00200000 # macro
GDS_ENHANCE__GDS_CLK_ENHANCE_DIS_MASK = 0x00400000 # macro
GDS_ENHANCE__DS_MEM_CLK_GATE_DIS_MASK = 0x00800000 # macro
GDS_ENHANCE__UNUSED_MASK = 0xFF000000 # macro
GDS_OA_CGPG_RESTORE__VMID__SHIFT = 0x0 # macro
GDS_OA_CGPG_RESTORE__MEID__SHIFT = 0x8 # macro
GDS_OA_CGPG_RESTORE__PIPEID__SHIFT = 0xc # macro
GDS_OA_CGPG_RESTORE__QUEUEID__SHIFT = 0x10 # macro
GDS_OA_CGPG_RESTORE__UNUSED__SHIFT = 0x14 # macro
GDS_OA_CGPG_RESTORE__VMID_MASK = 0x000000FF # macro
GDS_OA_CGPG_RESTORE__MEID_MASK = 0x00000F00 # macro
GDS_OA_CGPG_RESTORE__PIPEID_MASK = 0x0000F000 # macro
GDS_OA_CGPG_RESTORE__QUEUEID_MASK = 0x000F0000 # macro
GDS_OA_CGPG_RESTORE__UNUSED_MASK = 0xFFF00000 # macro
GDS_CS_CTXSW_STATUS__R__SHIFT = 0x0 # macro
GDS_CS_CTXSW_STATUS__W__SHIFT = 0x1 # macro
GDS_CS_CTXSW_STATUS__UNUSED__SHIFT = 0x2 # macro
GDS_CS_CTXSW_STATUS__R_MASK = 0x00000001 # macro
GDS_CS_CTXSW_STATUS__W_MASK = 0x00000002 # macro
GDS_CS_CTXSW_STATUS__UNUSED_MASK = 0xFFFFFFFC # macro
GDS_CS_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_CS_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_CS_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_CS_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_CS_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_CS_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_CS_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_CS_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_CS_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_CS_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_CS_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_CS_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_CS_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_CS_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_CS_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_CS_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
GDS_GFX_CTXSW_STATUS__R__SHIFT = 0x0 # macro
GDS_GFX_CTXSW_STATUS__W__SHIFT = 0x1 # macro
GDS_GFX_CTXSW_STATUS__UNUSED__SHIFT = 0x2 # macro
GDS_GFX_CTXSW_STATUS__R_MASK = 0x00000001 # macro
GDS_GFX_CTXSW_STATUS__W_MASK = 0x00000002 # macro
GDS_GFX_CTXSW_STATUS__UNUSED_MASK = 0xFFFFFFFC # macro
GDS_VS_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_VS_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_VS_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_VS_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_VS_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_VS_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_VS_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_VS_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_VS_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_VS_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_VS_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_VS_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_VS_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_VS_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_VS_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_VS_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
GDS_PS0_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_PS0_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_PS0_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_PS0_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_PS0_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_PS0_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_PS0_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_PS0_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_PS0_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_PS0_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_PS0_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_PS0_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_PS0_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_PS0_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_PS0_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_PS0_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
GDS_PS1_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_PS1_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_PS1_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_PS1_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_PS1_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_PS1_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_PS1_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_PS1_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_PS1_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_PS1_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_PS1_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_PS1_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_PS1_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_PS1_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_PS1_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_PS1_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
GDS_PS2_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_PS2_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_PS2_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_PS2_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_PS2_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_PS2_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_PS2_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_PS2_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_PS2_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_PS2_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_PS2_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_PS2_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_PS2_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_PS2_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_PS2_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_PS2_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
GDS_PS3_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_PS3_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_PS3_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_PS3_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_PS3_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_PS3_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_PS3_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_PS3_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_PS3_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_PS3_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_PS3_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_PS3_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_PS3_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_PS3_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_PS3_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_PS3_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
GDS_PS4_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_PS4_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_PS4_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_PS4_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_PS4_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_PS4_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_PS4_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_PS4_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_PS4_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_PS4_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_PS4_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_PS4_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_PS4_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_PS4_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_PS4_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_PS4_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
GDS_PS5_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_PS5_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_PS5_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_PS5_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_PS5_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_PS5_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_PS5_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_PS5_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_PS5_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_PS5_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_PS5_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_PS5_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_PS5_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_PS5_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_PS5_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_PS5_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
GDS_PS6_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_PS6_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_PS6_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_PS6_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_PS6_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_PS6_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_PS6_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_PS6_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_PS6_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_PS6_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_PS6_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_PS6_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_PS6_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_PS6_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_PS6_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_PS6_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
GDS_PS7_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_PS7_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_PS7_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_PS7_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_PS7_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_PS7_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_PS7_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_PS7_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_PS7_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_PS7_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_PS7_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_PS7_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_PS7_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_PS7_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_PS7_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_PS7_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
GDS_GS_CTXSW_CNT0__UPDN__SHIFT = 0x0 # macro
GDS_GS_CTXSW_CNT0__PTR__SHIFT = 0x10 # macro
GDS_GS_CTXSW_CNT0__UPDN_MASK = 0x0000FFFF # macro
GDS_GS_CTXSW_CNT0__PTR_MASK = 0xFFFF0000 # macro
GDS_GS_CTXSW_CNT1__UPDN__SHIFT = 0x0 # macro
GDS_GS_CTXSW_CNT1__PTR__SHIFT = 0x10 # macro
GDS_GS_CTXSW_CNT1__UPDN_MASK = 0x0000FFFF # macro
GDS_GS_CTXSW_CNT1__PTR_MASK = 0xFFFF0000 # macro
GDS_GS_CTXSW_CNT2__UPDN__SHIFT = 0x0 # macro
GDS_GS_CTXSW_CNT2__PTR__SHIFT = 0x10 # macro
GDS_GS_CTXSW_CNT2__UPDN_MASK = 0x0000FFFF # macro
GDS_GS_CTXSW_CNT2__PTR_MASK = 0xFFFF0000 # macro
GDS_GS_CTXSW_CNT3__UPDN__SHIFT = 0x0 # macro
GDS_GS_CTXSW_CNT3__PTR__SHIFT = 0x10 # macro
GDS_GS_CTXSW_CNT3__UPDN_MASK = 0x0000FFFF # macro
GDS_GS_CTXSW_CNT3__PTR_MASK = 0xFFFF0000 # macro
RAS_SIGNATURE_CONTROL__ENABLE__SHIFT = 0x0 # macro
RAS_SIGNATURE_CONTROL__ENABLE_MASK = 0x00000001 # macro
RAS_SIGNATURE_MASK__INPUT_BUS_MASK__SHIFT = 0x0 # macro
RAS_SIGNATURE_MASK__INPUT_BUS_MASK_MASK = 0xFFFFFFFF # macro
RAS_SX_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_SX_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SX_SIGNATURE1__SIGNATURE__SHIFT = 0x0 # macro
RAS_SX_SIGNATURE1__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SX_SIGNATURE2__SIGNATURE__SHIFT = 0x0 # macro
RAS_SX_SIGNATURE2__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SX_SIGNATURE3__SIGNATURE__SHIFT = 0x0 # macro
RAS_SX_SIGNATURE3__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_DB_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_DB_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_PA_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_PA_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_VGT_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_VGT_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SQ_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_SQ_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SC_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_SC_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SC_SIGNATURE1__SIGNATURE__SHIFT = 0x0 # macro
RAS_SC_SIGNATURE1__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SC_SIGNATURE2__SIGNATURE__SHIFT = 0x0 # macro
RAS_SC_SIGNATURE2__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SC_SIGNATURE3__SIGNATURE__SHIFT = 0x0 # macro
RAS_SC_SIGNATURE3__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SC_SIGNATURE4__SIGNATURE__SHIFT = 0x0 # macro
RAS_SC_SIGNATURE4__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SC_SIGNATURE5__SIGNATURE__SHIFT = 0x0 # macro
RAS_SC_SIGNATURE5__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SC_SIGNATURE6__SIGNATURE__SHIFT = 0x0 # macro
RAS_SC_SIGNATURE6__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SC_SIGNATURE7__SIGNATURE__SHIFT = 0x0 # macro
RAS_SC_SIGNATURE7__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_IA_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_IA_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_IA_SIGNATURE1__SIGNATURE__SHIFT = 0x0 # macro
RAS_IA_SIGNATURE1__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SPI_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_SPI_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_SPI_SIGNATURE1__SIGNATURE__SHIFT = 0x0 # macro
RAS_SPI_SIGNATURE1__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_TA_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_TA_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_TD_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_TD_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_CB_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_CB_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_BCI_SIGNATURE0__SIGNATURE__SHIFT = 0x0 # macro
RAS_BCI_SIGNATURE0__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_BCI_SIGNATURE1__SIGNATURE__SHIFT = 0x0 # macro
RAS_BCI_SIGNATURE1__SIGNATURE_MASK = 0xFFFFFFFF # macro
RAS_TA_SIGNATURE1__SIGNATURE__SHIFT = 0x0 # macro
RAS_TA_SIGNATURE1__SIGNATURE_MASK = 0xFFFFFFFF # macro
DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE__SHIFT = 0x0 # macro
DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE__SHIFT = 0x1 # macro
DB_RENDER_CONTROL__DEPTH_COPY__SHIFT = 0x2 # macro
DB_RENDER_CONTROL__STENCIL_COPY__SHIFT = 0x3 # macro
DB_RENDER_CONTROL__RESUMMARIZE_ENABLE__SHIFT = 0x4 # macro
DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE__SHIFT = 0x5 # macro
DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE__SHIFT = 0x6 # macro
DB_RENDER_CONTROL__COPY_CENTROID__SHIFT = 0x7 # macro
DB_RENDER_CONTROL__COPY_SAMPLE__SHIFT = 0x8 # macro
DB_RENDER_CONTROL__DECOMPRESS_ENABLE__SHIFT = 0xc # macro
DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE_MASK = 0x00000001 # macro
DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE_MASK = 0x00000002 # macro
DB_RENDER_CONTROL__DEPTH_COPY_MASK = 0x00000004 # macro
DB_RENDER_CONTROL__STENCIL_COPY_MASK = 0x00000008 # macro
DB_RENDER_CONTROL__RESUMMARIZE_ENABLE_MASK = 0x00000010 # macro
DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE_MASK = 0x00000020 # macro
DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE_MASK = 0x00000040 # macro
DB_RENDER_CONTROL__COPY_CENTROID_MASK = 0x00000080 # macro
DB_RENDER_CONTROL__COPY_SAMPLE_MASK = 0x00000F00 # macro
DB_RENDER_CONTROL__DECOMPRESS_ENABLE_MASK = 0x00001000 # macro
DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE__SHIFT = 0x0 # macro
DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS__SHIFT = 0x1 # macro
DB_COUNT_CONTROL__SAMPLE_RATE__SHIFT = 0x4 # macro
DB_COUNT_CONTROL__ZPASS_ENABLE__SHIFT = 0x8 # macro
DB_COUNT_CONTROL__ZFAIL_ENABLE__SHIFT = 0xc # macro
DB_COUNT_CONTROL__SFAIL_ENABLE__SHIFT = 0x10 # macro
DB_COUNT_CONTROL__DBFAIL_ENABLE__SHIFT = 0x14 # macro
DB_COUNT_CONTROL__SLICE_EVEN_ENABLE__SHIFT = 0x18 # macro
DB_COUNT_CONTROL__SLICE_ODD_ENABLE__SHIFT = 0x1c # macro
DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK = 0x00000001 # macro
DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS_MASK = 0x00000002 # macro
DB_COUNT_CONTROL__SAMPLE_RATE_MASK = 0x00000070 # macro
DB_COUNT_CONTROL__ZPASS_ENABLE_MASK = 0x00000F00 # macro
DB_COUNT_CONTROL__ZFAIL_ENABLE_MASK = 0x0000F000 # macro
DB_COUNT_CONTROL__SFAIL_ENABLE_MASK = 0x000F0000 # macro
DB_COUNT_CONTROL__DBFAIL_ENABLE_MASK = 0x00F00000 # macro
DB_COUNT_CONTROL__SLICE_EVEN_ENABLE_MASK = 0x0F000000 # macro
DB_COUNT_CONTROL__SLICE_ODD_ENABLE_MASK = 0xF0000000 # macro
DB_DEPTH_VIEW__SLICE_START__SHIFT = 0x0 # macro
DB_DEPTH_VIEW__SLICE_MAX__SHIFT = 0xd # macro
DB_DEPTH_VIEW__Z_READ_ONLY__SHIFT = 0x18 # macro
DB_DEPTH_VIEW__STENCIL_READ_ONLY__SHIFT = 0x19 # macro
DB_DEPTH_VIEW__MIPID__SHIFT = 0x1a # macro
DB_DEPTH_VIEW__SLICE_START_MASK = 0x000007FF # macro
DB_DEPTH_VIEW__SLICE_MAX_MASK = 0x00FFE000 # macro
DB_DEPTH_VIEW__Z_READ_ONLY_MASK = 0x01000000 # macro
DB_DEPTH_VIEW__STENCIL_READ_ONLY_MASK = 0x02000000 # macro
DB_DEPTH_VIEW__MIPID_MASK = 0x3C000000 # macro
DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE__SHIFT = 0x0 # macro
DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0__SHIFT = 0x2 # macro
DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1__SHIFT = 0x4 # macro
DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER__SHIFT = 0x6 # macro
DB_RENDER_OVERRIDE__FAST_Z_DISABLE__SHIFT = 0x7 # macro
DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE__SHIFT = 0x8 # macro
DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE__SHIFT = 0x9 # macro
DB_RENDER_OVERRIDE__FORCE_COLOR_KILL__SHIFT = 0xa # macro
DB_RENDER_OVERRIDE__FORCE_Z_READ__SHIFT = 0xb # macro
DB_RENDER_OVERRIDE__FORCE_STENCIL_READ__SHIFT = 0xc # macro
DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE__SHIFT = 0xd # macro
DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT__SHIFT = 0xf # macro
DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP__SHIFT = 0x10 # macro
DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE__SHIFT = 0x11 # macro
DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED__SHIFT = 0x12 # macro
DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM__SHIFT = 0x13 # macro
DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT__SHIFT = 0x15 # macro
DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES__SHIFT = 0x1a # macro
DB_RENDER_OVERRIDE__FORCE_Z_DIRTY__SHIFT = 0x1b # macro
DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY__SHIFT = 0x1c # macro
DB_RENDER_OVERRIDE__FORCE_Z_VALID__SHIFT = 0x1d # macro
DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID__SHIFT = 0x1e # macro
DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION__SHIFT = 0x1f # macro
DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE_MASK = 0x00000003 # macro
DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0_MASK = 0x0000000C # macro
DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1_MASK = 0x00000030 # macro
DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER_MASK = 0x00000040 # macro
DB_RENDER_OVERRIDE__FAST_Z_DISABLE_MASK = 0x00000080 # macro
DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE_MASK = 0x00000100 # macro
DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE_MASK = 0x00000200 # macro
DB_RENDER_OVERRIDE__FORCE_COLOR_KILL_MASK = 0x00000400 # macro
DB_RENDER_OVERRIDE__FORCE_Z_READ_MASK = 0x00000800 # macro
DB_RENDER_OVERRIDE__FORCE_STENCIL_READ_MASK = 0x00001000 # macro
DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE_MASK = 0x00006000 # macro
DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT_MASK = 0x00008000 # macro
DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP_MASK = 0x00010000 # macro
DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE_MASK = 0x00020000 # macro
DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED_MASK = 0x00040000 # macro
DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM_MASK = 0x00180000 # macro
DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT_MASK = 0x03E00000 # macro
DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES_MASK = 0x04000000 # macro
DB_RENDER_OVERRIDE__FORCE_Z_DIRTY_MASK = 0x08000000 # macro
DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY_MASK = 0x10000000 # macro
DB_RENDER_OVERRIDE__FORCE_Z_VALID_MASK = 0x20000000 # macro
DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID_MASK = 0x40000000 # macro
DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION_MASK = 0x80000000 # macro
DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL__SHIFT = 0x0 # macro
DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN__SHIFT = 0x2 # macro
DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION__SHIFT = 0x5 # macro
DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION__SHIFT = 0x6 # macro
DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION__SHIFT = 0x7 # macro
DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH__SHIFT = 0x8 # macro
DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP__SHIFT = 0x9 # macro
DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE__SHIFT = 0xa # macro
DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE__SHIFT = 0xb # macro
DB_RENDER_OVERRIDE2__HIZ_ZFUNC__SHIFT = 0xc # macro
DB_RENDER_OVERRIDE2__HIS_SFUNC_FF__SHIFT = 0xf # macro
DB_RENDER_OVERRIDE2__HIS_SFUNC_BF__SHIFT = 0x12 # macro
DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE__SHIFT = 0x15 # macro
DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS__SHIFT = 0x16 # macro
DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS__SHIFT = 0x17 # macro
DB_RENDER_OVERRIDE2__ALLOW_PARTIAL_RES_HIER_KILL__SHIFT = 0x19 # macro
DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL_MASK = 0x00000003 # macro
DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN_MASK = 0x0000001C # macro
DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION_MASK = 0x00000020 # macro
DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION_MASK = 0x00000040 # macro
DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION_MASK = 0x00000080 # macro
DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH_MASK = 0x00000100 # macro
DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP_MASK = 0x00000200 # macro
DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE_MASK = 0x00000400 # macro
DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE_MASK = 0x00000800 # macro
DB_RENDER_OVERRIDE2__HIZ_ZFUNC_MASK = 0x00007000 # macro
DB_RENDER_OVERRIDE2__HIS_SFUNC_FF_MASK = 0x00038000 # macro
DB_RENDER_OVERRIDE2__HIS_SFUNC_BF_MASK = 0x001C0000 # macro
DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE_MASK = 0x00200000 # macro
DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS_MASK = 0x00400000 # macro
DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS_MASK = 0x00800000 # macro
DB_RENDER_OVERRIDE2__ALLOW_PARTIAL_RES_HIER_KILL_MASK = 0x02000000 # macro
DB_HTILE_DATA_BASE__BASE_256B__SHIFT = 0x0 # macro
DB_HTILE_DATA_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
DB_HTILE_DATA_BASE_HI__BASE_HI__SHIFT = 0x0 # macro
DB_HTILE_DATA_BASE_HI__BASE_HI_MASK = 0x000000FF # macro
DB_DEPTH_SIZE__X_MAX__SHIFT = 0x0 # macro
DB_DEPTH_SIZE__Y_MAX__SHIFT = 0x10 # macro
DB_DEPTH_SIZE__X_MAX_MASK = 0x00003FFF # macro
DB_DEPTH_SIZE__Y_MAX_MASK = 0x3FFF0000 # macro
DB_DEPTH_BOUNDS_MIN__MIN__SHIFT = 0x0 # macro
DB_DEPTH_BOUNDS_MIN__MIN_MASK = 0xFFFFFFFF # macro
DB_DEPTH_BOUNDS_MAX__MAX__SHIFT = 0x0 # macro
DB_DEPTH_BOUNDS_MAX__MAX_MASK = 0xFFFFFFFF # macro
DB_STENCIL_CLEAR__CLEAR__SHIFT = 0x0 # macro
DB_STENCIL_CLEAR__CLEAR_MASK = 0x000000FF # macro
DB_DEPTH_CLEAR__DEPTH_CLEAR__SHIFT = 0x0 # macro
DB_DEPTH_CLEAR__DEPTH_CLEAR_MASK = 0xFFFFFFFF # macro
PA_SC_SCREEN_SCISSOR_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_SCREEN_SCISSOR_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_SCREEN_SCISSOR_TL__TL_X_MASK = 0x0000FFFF # macro
PA_SC_SCREEN_SCISSOR_TL__TL_Y_MASK = 0xFFFF0000 # macro
PA_SC_SCREEN_SCISSOR_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_SCREEN_SCISSOR_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_SCREEN_SCISSOR_BR__BR_X_MASK = 0x0000FFFF # macro
PA_SC_SCREEN_SCISSOR_BR__BR_Y_MASK = 0xFFFF0000 # macro
DB_Z_INFO__FORMAT__SHIFT = 0x0 # macro
DB_Z_INFO__NUM_SAMPLES__SHIFT = 0x2 # macro
DB_Z_INFO__SW_MODE__SHIFT = 0x4 # macro
DB_Z_INFO__PARTIALLY_RESIDENT__SHIFT = 0xc # macro
DB_Z_INFO__FAULT_BEHAVIOR__SHIFT = 0xd # macro
DB_Z_INFO__ITERATE_FLUSH__SHIFT = 0xf # macro
DB_Z_INFO__MAXMIP__SHIFT = 0x10 # macro
DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES__SHIFT = 0x17 # macro
DB_Z_INFO__ALLOW_EXPCLEAR__SHIFT = 0x1b # macro
DB_Z_INFO__READ_SIZE__SHIFT = 0x1c # macro
DB_Z_INFO__TILE_SURFACE_ENABLE__SHIFT = 0x1d # macro
DB_Z_INFO__CLEAR_DISALLOWED__SHIFT = 0x1e # macro
DB_Z_INFO__ZRANGE_PRECISION__SHIFT = 0x1f # macro
DB_Z_INFO__FORMAT_MASK = 0x00000003 # macro
DB_Z_INFO__NUM_SAMPLES_MASK = 0x0000000C # macro
DB_Z_INFO__SW_MODE_MASK = 0x000001F0 # macro
DB_Z_INFO__PARTIALLY_RESIDENT_MASK = 0x00001000 # macro
DB_Z_INFO__FAULT_BEHAVIOR_MASK = 0x00006000 # macro
DB_Z_INFO__ITERATE_FLUSH_MASK = 0x00008000 # macro
DB_Z_INFO__MAXMIP_MASK = 0x000F0000 # macro
DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES_MASK = 0x07800000 # macro
DB_Z_INFO__ALLOW_EXPCLEAR_MASK = 0x08000000 # macro
DB_Z_INFO__READ_SIZE_MASK = 0x10000000 # macro
DB_Z_INFO__TILE_SURFACE_ENABLE_MASK = 0x20000000 # macro
DB_Z_INFO__CLEAR_DISALLOWED_MASK = 0x40000000 # macro
DB_Z_INFO__ZRANGE_PRECISION_MASK = 0x80000000 # macro
DB_STENCIL_INFO__FORMAT__SHIFT = 0x0 # macro
DB_STENCIL_INFO__SW_MODE__SHIFT = 0x4 # macro
DB_STENCIL_INFO__PARTIALLY_RESIDENT__SHIFT = 0xc # macro
DB_STENCIL_INFO__FAULT_BEHAVIOR__SHIFT = 0xd # macro
DB_STENCIL_INFO__ITERATE_FLUSH__SHIFT = 0xf # macro
DB_STENCIL_INFO__ALLOW_EXPCLEAR__SHIFT = 0x1b # macro
DB_STENCIL_INFO__TILE_STENCIL_DISABLE__SHIFT = 0x1d # macro
DB_STENCIL_INFO__CLEAR_DISALLOWED__SHIFT = 0x1e # macro
DB_STENCIL_INFO__FORMAT_MASK = 0x00000001 # macro
DB_STENCIL_INFO__SW_MODE_MASK = 0x000001F0 # macro
DB_STENCIL_INFO__PARTIALLY_RESIDENT_MASK = 0x00001000 # macro
DB_STENCIL_INFO__FAULT_BEHAVIOR_MASK = 0x00006000 # macro
DB_STENCIL_INFO__ITERATE_FLUSH_MASK = 0x00008000 # macro
DB_STENCIL_INFO__ALLOW_EXPCLEAR_MASK = 0x08000000 # macro
DB_STENCIL_INFO__TILE_STENCIL_DISABLE_MASK = 0x20000000 # macro
DB_STENCIL_INFO__CLEAR_DISALLOWED_MASK = 0x40000000 # macro
DB_Z_READ_BASE__BASE_256B__SHIFT = 0x0 # macro
DB_Z_READ_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
DB_Z_READ_BASE_HI__BASE_HI__SHIFT = 0x0 # macro
DB_Z_READ_BASE_HI__BASE_HI_MASK = 0x000000FF # macro
DB_STENCIL_READ_BASE__BASE_256B__SHIFT = 0x0 # macro
DB_STENCIL_READ_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
DB_STENCIL_READ_BASE_HI__BASE_HI__SHIFT = 0x0 # macro
DB_STENCIL_READ_BASE_HI__BASE_HI_MASK = 0x000000FF # macro
DB_Z_WRITE_BASE__BASE_256B__SHIFT = 0x0 # macro
DB_Z_WRITE_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
DB_Z_WRITE_BASE_HI__BASE_HI__SHIFT = 0x0 # macro
DB_Z_WRITE_BASE_HI__BASE_HI_MASK = 0x000000FF # macro
DB_STENCIL_WRITE_BASE__BASE_256B__SHIFT = 0x0 # macro
DB_STENCIL_WRITE_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
DB_STENCIL_WRITE_BASE_HI__BASE_HI__SHIFT = 0x0 # macro
DB_STENCIL_WRITE_BASE_HI__BASE_HI_MASK = 0x000000FF # macro
DB_DFSM_CONTROL__PUNCHOUT_MODE__SHIFT = 0x0 # macro
DB_DFSM_CONTROL__POPS_DRAIN_PS_ON_OVERLAP__SHIFT = 0x2 # macro
DB_DFSM_CONTROL__DISALLOW_OVERFLOW__SHIFT = 0x3 # macro
DB_DFSM_CONTROL__PUNCHOUT_MODE_MASK = 0x00000003 # macro
DB_DFSM_CONTROL__POPS_DRAIN_PS_ON_OVERLAP_MASK = 0x00000004 # macro
DB_DFSM_CONTROL__DISALLOW_OVERFLOW_MASK = 0x00000008 # macro
DB_Z_INFO2__EPITCH__SHIFT = 0x0 # macro
DB_Z_INFO2__EPITCH_MASK = 0x0000FFFF # macro
DB_STENCIL_INFO2__EPITCH__SHIFT = 0x0 # macro
DB_STENCIL_INFO2__EPITCH_MASK = 0x0000FFFF # macro
COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B__SHIFT = 0x0 # macro
COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B_MASK = 0x000000FF # macro
COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B__SHIFT = 0x0 # macro
COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B_MASK = 0x000000FF # macro
COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B__SHIFT = 0x0 # macro
COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B_MASK = 0x000000FF # macro
COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B__SHIFT = 0x0 # macro
COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B_MASK = 0x000000FF # macro
COHER_DEST_BASE_2__DEST_BASE_256B__SHIFT = 0x0 # macro
COHER_DEST_BASE_2__DEST_BASE_256B_MASK = 0xFFFFFFFF # macro
COHER_DEST_BASE_3__DEST_BASE_256B__SHIFT = 0x0 # macro
COHER_DEST_BASE_3__DEST_BASE_256B_MASK = 0xFFFFFFFF # macro
PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET__SHIFT = 0x0 # macro
PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET__SHIFT = 0x10 # macro
PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET_MASK = 0x0000FFFF # macro
PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET_MASK = 0xFFFF0000 # macro
PA_SC_WINDOW_SCISSOR_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_WINDOW_SCISSOR_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_WINDOW_SCISSOR_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_WINDOW_SCISSOR_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_WINDOW_SCISSOR_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_WINDOW_SCISSOR_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_WINDOW_SCISSOR_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_WINDOW_SCISSOR_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_CLIPRECT_RULE__CLIP_RULE__SHIFT = 0x0 # macro
PA_SC_CLIPRECT_RULE__CLIP_RULE_MASK = 0x0000FFFF # macro
PA_SC_CLIPRECT_0_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_CLIPRECT_0_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_CLIPRECT_0_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_CLIPRECT_0_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_CLIPRECT_0_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_CLIPRECT_0_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_CLIPRECT_0_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_CLIPRECT_0_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_CLIPRECT_1_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_CLIPRECT_1_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_CLIPRECT_1_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_CLIPRECT_1_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_CLIPRECT_1_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_CLIPRECT_1_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_CLIPRECT_1_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_CLIPRECT_1_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_CLIPRECT_2_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_CLIPRECT_2_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_CLIPRECT_2_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_CLIPRECT_2_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_CLIPRECT_2_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_CLIPRECT_2_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_CLIPRECT_2_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_CLIPRECT_2_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_CLIPRECT_3_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_CLIPRECT_3_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_CLIPRECT_3_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_CLIPRECT_3_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_CLIPRECT_3_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_CLIPRECT_3_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_CLIPRECT_3_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_CLIPRECT_3_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_EDGERULE__ER_TRI__SHIFT = 0x0 # macro
PA_SC_EDGERULE__ER_POINT__SHIFT = 0x4 # macro
PA_SC_EDGERULE__ER_RECT__SHIFT = 0x8 # macro
PA_SC_EDGERULE__ER_LINE_LR__SHIFT = 0xc # macro
PA_SC_EDGERULE__ER_LINE_RL__SHIFT = 0x12 # macro
PA_SC_EDGERULE__ER_LINE_TB__SHIFT = 0x18 # macro
PA_SC_EDGERULE__ER_LINE_BT__SHIFT = 0x1c # macro
PA_SC_EDGERULE__ER_TRI_MASK = 0x0000000F # macro
PA_SC_EDGERULE__ER_POINT_MASK = 0x000000F0 # macro
PA_SC_EDGERULE__ER_RECT_MASK = 0x00000F00 # macro
PA_SC_EDGERULE__ER_LINE_LR_MASK = 0x0003F000 # macro
PA_SC_EDGERULE__ER_LINE_RL_MASK = 0x00FC0000 # macro
PA_SC_EDGERULE__ER_LINE_TB_MASK = 0x0F000000 # macro
PA_SC_EDGERULE__ER_LINE_BT_MASK = 0xF0000000 # macro
PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X__SHIFT = 0x0 # macro
PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y__SHIFT = 0x10 # macro
PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X_MASK = 0x000001FF # macro
PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y_MASK = 0x01FF0000 # macro
CB_TARGET_MASK__TARGET0_ENABLE__SHIFT = 0x0 # macro
CB_TARGET_MASK__TARGET1_ENABLE__SHIFT = 0x4 # macro
CB_TARGET_MASK__TARGET2_ENABLE__SHIFT = 0x8 # macro
CB_TARGET_MASK__TARGET3_ENABLE__SHIFT = 0xc # macro
CB_TARGET_MASK__TARGET4_ENABLE__SHIFT = 0x10 # macro
CB_TARGET_MASK__TARGET5_ENABLE__SHIFT = 0x14 # macro
CB_TARGET_MASK__TARGET6_ENABLE__SHIFT = 0x18 # macro
CB_TARGET_MASK__TARGET7_ENABLE__SHIFT = 0x1c # macro
CB_TARGET_MASK__TARGET0_ENABLE_MASK = 0x0000000F # macro
CB_TARGET_MASK__TARGET1_ENABLE_MASK = 0x000000F0 # macro
CB_TARGET_MASK__TARGET2_ENABLE_MASK = 0x00000F00 # macro
CB_TARGET_MASK__TARGET3_ENABLE_MASK = 0x0000F000 # macro
CB_TARGET_MASK__TARGET4_ENABLE_MASK = 0x000F0000 # macro
CB_TARGET_MASK__TARGET5_ENABLE_MASK = 0x00F00000 # macro
CB_TARGET_MASK__TARGET6_ENABLE_MASK = 0x0F000000 # macro
CB_TARGET_MASK__TARGET7_ENABLE_MASK = 0xF0000000 # macro
CB_SHADER_MASK__OUTPUT0_ENABLE__SHIFT = 0x0 # macro
CB_SHADER_MASK__OUTPUT1_ENABLE__SHIFT = 0x4 # macro
CB_SHADER_MASK__OUTPUT2_ENABLE__SHIFT = 0x8 # macro
CB_SHADER_MASK__OUTPUT3_ENABLE__SHIFT = 0xc # macro
CB_SHADER_MASK__OUTPUT4_ENABLE__SHIFT = 0x10 # macro
CB_SHADER_MASK__OUTPUT5_ENABLE__SHIFT = 0x14 # macro
CB_SHADER_MASK__OUTPUT6_ENABLE__SHIFT = 0x18 # macro
CB_SHADER_MASK__OUTPUT7_ENABLE__SHIFT = 0x1c # macro
CB_SHADER_MASK__OUTPUT0_ENABLE_MASK = 0x0000000F # macro
CB_SHADER_MASK__OUTPUT1_ENABLE_MASK = 0x000000F0 # macro
CB_SHADER_MASK__OUTPUT2_ENABLE_MASK = 0x00000F00 # macro
CB_SHADER_MASK__OUTPUT3_ENABLE_MASK = 0x0000F000 # macro
CB_SHADER_MASK__OUTPUT4_ENABLE_MASK = 0x000F0000 # macro
CB_SHADER_MASK__OUTPUT5_ENABLE_MASK = 0x00F00000 # macro
CB_SHADER_MASK__OUTPUT6_ENABLE_MASK = 0x0F000000 # macro
CB_SHADER_MASK__OUTPUT7_ENABLE_MASK = 0xF0000000 # macro
PA_SC_GENERIC_SCISSOR_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_GENERIC_SCISSOR_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_GENERIC_SCISSOR_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_GENERIC_SCISSOR_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_GENERIC_SCISSOR_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_GENERIC_SCISSOR_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_GENERIC_SCISSOR_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_GENERIC_SCISSOR_BR__BR_Y_MASK = 0x7FFF0000 # macro
COHER_DEST_BASE_0__DEST_BASE_256B__SHIFT = 0x0 # macro
COHER_DEST_BASE_0__DEST_BASE_256B_MASK = 0xFFFFFFFF # macro
COHER_DEST_BASE_1__DEST_BASE_256B__SHIFT = 0x0 # macro
COHER_DEST_BASE_1__DEST_BASE_256B_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_SCISSOR_0_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_0_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_0_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_0_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_0_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_0_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_0_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_0_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_1_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_1_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_1_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_1_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_1_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_1_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_1_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_1_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_2_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_2_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_2_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_2_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_2_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_2_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_2_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_2_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_3_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_3_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_3_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_3_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_3_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_3_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_3_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_3_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_4_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_4_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_4_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_4_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_4_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_4_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_4_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_4_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_5_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_5_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_5_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_5_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_5_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_5_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_5_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_5_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_6_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_6_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_6_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_6_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_6_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_6_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_6_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_6_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_7_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_7_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_7_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_7_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_7_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_7_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_7_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_7_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_8_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_8_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_8_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_8_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_8_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_8_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_8_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_8_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_9_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_9_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_9_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_9_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_9_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_9_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_9_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_9_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_10_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_10_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_10_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_10_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_10_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_10_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_10_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_10_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_11_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_11_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_11_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_11_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_11_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_11_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_11_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_11_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_12_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_12_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_12_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_12_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_12_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_12_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_12_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_12_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_13_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_13_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_13_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_13_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_13_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_13_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_13_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_13_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_14_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_14_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_14_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_14_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_14_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_14_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_14_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_14_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_15_TL__TL_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_15_TL__TL_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE__SHIFT = 0x1f # macro
PA_SC_VPORT_SCISSOR_15_TL__TL_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_15_TL__TL_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE_MASK = 0x80000000 # macro
PA_SC_VPORT_SCISSOR_15_BR__BR_X__SHIFT = 0x0 # macro
PA_SC_VPORT_SCISSOR_15_BR__BR_Y__SHIFT = 0x10 # macro
PA_SC_VPORT_SCISSOR_15_BR__BR_X_MASK = 0x00007FFF # macro
PA_SC_VPORT_SCISSOR_15_BR__BR_Y_MASK = 0x7FFF0000 # macro
PA_SC_VPORT_ZMIN_0__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_0__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_0__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_0__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_1__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_1__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_1__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_1__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_2__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_2__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_2__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_2__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_3__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_3__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_3__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_3__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_4__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_4__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_4__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_4__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_5__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_5__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_5__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_5__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_6__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_6__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_6__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_6__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_7__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_7__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_7__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_7__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_8__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_8__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_8__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_8__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_9__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_9__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_9__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_9__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_10__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_10__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_10__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_10__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_11__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_11__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_11__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_11__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_12__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_12__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_12__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_12__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_13__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_13__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_13__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_13__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_14__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_14__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_14__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_14__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMIN_15__VPORT_ZMIN__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMIN_15__VPORT_ZMIN_MASK = 0xFFFFFFFF # macro
PA_SC_VPORT_ZMAX_15__VPORT_ZMAX__SHIFT = 0x0 # macro
PA_SC_VPORT_ZMAX_15__VPORT_ZMAX_MASK = 0xFFFFFFFF # macro
PA_SC_RASTER_CONFIG__RB_MAP_PKR0__SHIFT = 0x0 # macro
PA_SC_RASTER_CONFIG__RB_MAP_PKR1__SHIFT = 0x2 # macro
PA_SC_RASTER_CONFIG__RB_XSEL2__SHIFT = 0x4 # macro
PA_SC_RASTER_CONFIG__RB_XSEL__SHIFT = 0x6 # macro
PA_SC_RASTER_CONFIG__RB_YSEL__SHIFT = 0x7 # macro
PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT = 0x8 # macro
PA_SC_RASTER_CONFIG__PKR_XSEL__SHIFT = 0xa # macro
PA_SC_RASTER_CONFIG__PKR_YSEL__SHIFT = 0xc # macro
PA_SC_RASTER_CONFIG__PKR_XSEL2__SHIFT = 0xe # macro
PA_SC_RASTER_CONFIG__SC_MAP__SHIFT = 0x10 # macro
PA_SC_RASTER_CONFIG__SC_XSEL__SHIFT = 0x12 # macro
PA_SC_RASTER_CONFIG__SC_YSEL__SHIFT = 0x14 # macro
PA_SC_RASTER_CONFIG__SE_MAP__SHIFT = 0x18 # macro
PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT = 0x1a # macro
PA_SC_RASTER_CONFIG__SE_YSEL__SHIFT = 0x1d # macro
PA_SC_RASTER_CONFIG__RB_MAP_PKR0_MASK = 0x00000003 # macro
PA_SC_RASTER_CONFIG__RB_MAP_PKR1_MASK = 0x0000000C # macro
PA_SC_RASTER_CONFIG__RB_XSEL2_MASK = 0x00000030 # macro
PA_SC_RASTER_CONFIG__RB_XSEL_MASK = 0x00000040 # macro
PA_SC_RASTER_CONFIG__RB_YSEL_MASK = 0x00000080 # macro
PA_SC_RASTER_CONFIG__PKR_MAP_MASK = 0x00000300 # macro
PA_SC_RASTER_CONFIG__PKR_XSEL_MASK = 0x00000C00 # macro
PA_SC_RASTER_CONFIG__PKR_YSEL_MASK = 0x00003000 # macro
PA_SC_RASTER_CONFIG__PKR_XSEL2_MASK = 0x0000C000 # macro
PA_SC_RASTER_CONFIG__SC_MAP_MASK = 0x00030000 # macro
PA_SC_RASTER_CONFIG__SC_XSEL_MASK = 0x000C0000 # macro
PA_SC_RASTER_CONFIG__SC_YSEL_MASK = 0x00300000 # macro
PA_SC_RASTER_CONFIG__SE_MAP_MASK = 0x03000000 # macro
PA_SC_RASTER_CONFIG__SE_XSEL_MASK = 0x1C000000 # macro
PA_SC_RASTER_CONFIG__SE_YSEL_MASK = 0xE0000000 # macro
PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP__SHIFT = 0x0 # macro
PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL__SHIFT = 0x2 # macro
PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL__SHIFT = 0x5 # macro
PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP_MASK = 0x00000003 # macro
PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL_MASK = 0x0000001C # macro
PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL_MASK = 0x000000E0 # macro
PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE__SHIFT = 0x0 # macro
PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE__SHIFT = 0x2 # macro
PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE_MASK = 0x00000003 # macro
PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE_MASK = 0x0000000C # macro
PA_SC_TILE_STEERING_OVERRIDE__ENABLE__SHIFT = 0x0 # macro
PA_SC_TILE_STEERING_OVERRIDE__NUM_SE__SHIFT = 0x1 # macro
PA_SC_TILE_STEERING_OVERRIDE__NUM_RB_PER_SE__SHIFT = 0x5 # macro
PA_SC_TILE_STEERING_OVERRIDE__DISABLE_SRBSL_DB_OPTIMIZED_PACKING__SHIFT = 0x8 # macro
PA_SC_TILE_STEERING_OVERRIDE__ENABLE_MASK = 0x00000001 # macro
PA_SC_TILE_STEERING_OVERRIDE__NUM_SE_MASK = 0x00000006 # macro
PA_SC_TILE_STEERING_OVERRIDE__NUM_RB_PER_SE_MASK = 0x00000060 # macro
PA_SC_TILE_STEERING_OVERRIDE__DISABLE_SRBSL_DB_OPTIMIZED_PACKING_MASK = 0x00000100 # macro
CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE__SHIFT = 0x1f # macro
CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE_MASK = 0x80000000 # macro
CP_PIPEID__PIPE_ID__SHIFT = 0x0 # macro
CP_PIPEID__PIPE_ID_MASK = 0x00000003 # macro
CP_RINGID__RINGID__SHIFT = 0x0 # macro
CP_RINGID__RINGID_MASK = 0x00000003 # macro
CP_VMID__VMID__SHIFT = 0x0 # macro
CP_VMID__VMID_MASK = 0x0000000F # macro
PA_SC_RIGHT_VERT_GRID__LEFT_QTR__SHIFT = 0x0 # macro
PA_SC_RIGHT_VERT_GRID__LEFT_HALF__SHIFT = 0x8 # macro
PA_SC_RIGHT_VERT_GRID__RIGHT_HALF__SHIFT = 0x10 # macro
PA_SC_RIGHT_VERT_GRID__RIGHT_QTR__SHIFT = 0x18 # macro
PA_SC_RIGHT_VERT_GRID__LEFT_QTR_MASK = 0x000000FF # macro
PA_SC_RIGHT_VERT_GRID__LEFT_HALF_MASK = 0x0000FF00 # macro
PA_SC_RIGHT_VERT_GRID__RIGHT_HALF_MASK = 0x00FF0000 # macro
PA_SC_RIGHT_VERT_GRID__RIGHT_QTR_MASK = 0xFF000000 # macro
PA_SC_LEFT_VERT_GRID__LEFT_QTR__SHIFT = 0x0 # macro
PA_SC_LEFT_VERT_GRID__LEFT_HALF__SHIFT = 0x8 # macro
PA_SC_LEFT_VERT_GRID__RIGHT_HALF__SHIFT = 0x10 # macro
PA_SC_LEFT_VERT_GRID__RIGHT_QTR__SHIFT = 0x18 # macro
PA_SC_LEFT_VERT_GRID__LEFT_QTR_MASK = 0x000000FF # macro
PA_SC_LEFT_VERT_GRID__LEFT_HALF_MASK = 0x0000FF00 # macro
PA_SC_LEFT_VERT_GRID__RIGHT_HALF_MASK = 0x00FF0000 # macro
PA_SC_LEFT_VERT_GRID__RIGHT_QTR_MASK = 0xFF000000 # macro
PA_SC_HORIZ_GRID__TOP_QTR__SHIFT = 0x0 # macro
PA_SC_HORIZ_GRID__TOP_HALF__SHIFT = 0x8 # macro
PA_SC_HORIZ_GRID__BOT_HALF__SHIFT = 0x10 # macro
PA_SC_HORIZ_GRID__BOT_QTR__SHIFT = 0x18 # macro
PA_SC_HORIZ_GRID__TOP_QTR_MASK = 0x000000FF # macro
PA_SC_HORIZ_GRID__TOP_HALF_MASK = 0x0000FF00 # macro
PA_SC_HORIZ_GRID__BOT_HALF_MASK = 0x00FF0000 # macro
PA_SC_HORIZ_GRID__BOT_QTR_MASK = 0xFF000000 # macro
VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX__SHIFT = 0x0 # macro
VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX_MASK = 0xFFFFFFFF # macro
CB_BLEND_RED__BLEND_RED__SHIFT = 0x0 # macro
CB_BLEND_RED__BLEND_RED_MASK = 0xFFFFFFFF # macro
CB_BLEND_GREEN__BLEND_GREEN__SHIFT = 0x0 # macro
CB_BLEND_GREEN__BLEND_GREEN_MASK = 0xFFFFFFFF # macro
CB_BLEND_BLUE__BLEND_BLUE__SHIFT = 0x0 # macro
CB_BLEND_BLUE__BLEND_BLUE_MASK = 0xFFFFFFFF # macro
CB_BLEND_ALPHA__BLEND_ALPHA__SHIFT = 0x0 # macro
CB_BLEND_ALPHA__BLEND_ALPHA_MASK = 0xFFFFFFFF # macro
CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT = 0x0 # macro
CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE__SHIFT = 0x1 # macro
CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK__SHIFT = 0x2 # macro
CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_AC01__SHIFT = 0x8 # macro
CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_SINGLE__SHIFT = 0x9 # macro
CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT = 0xa # macro
CB_DCC_CONTROL__DISABLE_ELIMFC_SKIP_OF_AC01__SHIFT = 0xc # macro
CB_DCC_CONTROL__DISABLE_ELIMFC_SKIP_OF_SINGLE__SHIFT = 0xd # macro
CB_DCC_CONTROL__ENABLE_ELIMFC_SKIP_OF_REG__SHIFT = 0xe # macro
CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK = 0x00000001 # macro
CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE_MASK = 0x00000002 # macro
CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK_MASK = 0x0000007C # macro
CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_AC01_MASK = 0x00000100 # macro
CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_SINGLE_MASK = 0x00000200 # macro
CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK = 0x00000400 # macro
CB_DCC_CONTROL__DISABLE_ELIMFC_SKIP_OF_AC01_MASK = 0x00001000 # macro
CB_DCC_CONTROL__DISABLE_ELIMFC_SKIP_OF_SINGLE_MASK = 0x00002000 # macro
CB_DCC_CONTROL__ENABLE_ELIMFC_SKIP_OF_REG_MASK = 0x00004000 # macro
DB_STENCIL_CONTROL__STENCILFAIL__SHIFT = 0x0 # macro
DB_STENCIL_CONTROL__STENCILZPASS__SHIFT = 0x4 # macro
DB_STENCIL_CONTROL__STENCILZFAIL__SHIFT = 0x8 # macro
DB_STENCIL_CONTROL__STENCILFAIL_BF__SHIFT = 0xc # macro
DB_STENCIL_CONTROL__STENCILZPASS_BF__SHIFT = 0x10 # macro
DB_STENCIL_CONTROL__STENCILZFAIL_BF__SHIFT = 0x14 # macro
DB_STENCIL_CONTROL__STENCILFAIL_MASK = 0x0000000F # macro
DB_STENCIL_CONTROL__STENCILZPASS_MASK = 0x000000F0 # macro
DB_STENCIL_CONTROL__STENCILZFAIL_MASK = 0x00000F00 # macro
DB_STENCIL_CONTROL__STENCILFAIL_BF_MASK = 0x0000F000 # macro
DB_STENCIL_CONTROL__STENCILZPASS_BF_MASK = 0x000F0000 # macro
DB_STENCIL_CONTROL__STENCILZFAIL_BF_MASK = 0x00F00000 # macro
DB_STENCILREFMASK__STENCILTESTVAL__SHIFT = 0x0 # macro
DB_STENCILREFMASK__STENCILMASK__SHIFT = 0x8 # macro
DB_STENCILREFMASK__STENCILWRITEMASK__SHIFT = 0x10 # macro
DB_STENCILREFMASK__STENCILOPVAL__SHIFT = 0x18 # macro
DB_STENCILREFMASK__STENCILTESTVAL_MASK = 0x000000FF # macro
DB_STENCILREFMASK__STENCILMASK_MASK = 0x0000FF00 # macro
DB_STENCILREFMASK__STENCILWRITEMASK_MASK = 0x00FF0000 # macro
DB_STENCILREFMASK__STENCILOPVAL_MASK = 0xFF000000 # macro
DB_STENCILREFMASK_BF__STENCILTESTVAL_BF__SHIFT = 0x0 # macro
DB_STENCILREFMASK_BF__STENCILMASK_BF__SHIFT = 0x8 # macro
DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF__SHIFT = 0x10 # macro
DB_STENCILREFMASK_BF__STENCILOPVAL_BF__SHIFT = 0x18 # macro
DB_STENCILREFMASK_BF__STENCILTESTVAL_BF_MASK = 0x000000FF # macro
DB_STENCILREFMASK_BF__STENCILMASK_BF_MASK = 0x0000FF00 # macro
DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF_MASK = 0x00FF0000 # macro
DB_STENCILREFMASK_BF__STENCILOPVAL_BF_MASK = 0xFF000000 # macro
PA_CL_VPORT_XSCALE__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_1__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_1__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_1__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_1__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_2__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_2__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_2__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_2__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_3__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_3__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_3__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_3__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_4__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_4__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_4__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_4__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_5__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_5__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_5__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_5__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_6__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_6__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_6__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_6__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_7__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_7__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_7__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_7__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_8__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_8__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_8__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_8__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_9__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_9__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_9__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_9__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_10__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_10__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_10__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_10__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_11__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_11__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_11__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_11__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_12__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_12__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_12__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_12__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_13__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_13__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_13__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_13__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_14__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_14__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_14__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_14__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XSCALE_15__VPORT_XSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_XSCALE_15__VPORT_XSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YSCALE_15__VPORT_YSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_YSCALE_15__VPORT_YSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE__SHIFT = 0x0 # macro
PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE_MASK = 0xFFFFFFFF # macro
PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET__SHIFT = 0x0 # macro
PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_0_X__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_0_X__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_0_Y__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_0_Y__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_0_Z__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_0_Z__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_0_W__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_0_W__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_1_X__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_1_X__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_1_Y__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_1_Y__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_1_Z__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_1_Z__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_1_W__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_1_W__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_2_X__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_2_X__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_2_Y__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_2_Y__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_2_Z__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_2_Z__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_2_W__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_2_W__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_3_X__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_3_X__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_3_Y__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_3_Y__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_3_Z__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_3_Z__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_3_W__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_3_W__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_4_X__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_4_X__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_4_Y__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_4_Y__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_4_Z__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_4_Z__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_4_W__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_4_W__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_5_X__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_5_X__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_5_Y__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_5_Y__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_5_Z__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_5_Z__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_UCP_5_W__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_UCP_5_W__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_PROG_NEAR_CLIP_Z__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_PROG_NEAR_CLIP_Z__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_0__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_0__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_0__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_0__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_0__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_0__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_0__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_0__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_0__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_0__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_0__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_1__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_1__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_1__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_1__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_1__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_1__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_1__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_1__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_1__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_1__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_1__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_1__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_2__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_2__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_2__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_2__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_2__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_2__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_2__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_2__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_2__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_2__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_2__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_2__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_2__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_3__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_3__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_3__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_3__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_3__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_3__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_3__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_3__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_3__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_3__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_3__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_3__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_3__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_4__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_4__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_4__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_4__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_4__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_4__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_4__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_4__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_4__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_4__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_4__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_4__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_4__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_5__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_5__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_5__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_5__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_5__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_5__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_5__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_5__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_5__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_5__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_5__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_5__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_6__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_6__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_6__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_6__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_6__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_6__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_6__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_6__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_6__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_6__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_6__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_6__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_6__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_7__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_7__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_7__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_7__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_7__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_7__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_7__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_7__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_7__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_7__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_7__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_7__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_7__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_8__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_8__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_8__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_8__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_8__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_8__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_8__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_8__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_8__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_8__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_8__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_8__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_8__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_9__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_9__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_9__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_9__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_9__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_9__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_9__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_9__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_9__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_9__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_9__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_9__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_9__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_10__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_10__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_10__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_10__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_10__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_10__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_10__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_10__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_10__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_10__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_10__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_10__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_10__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_11__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_11__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_11__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_11__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_11__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_11__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_11__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_11__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_11__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_11__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_11__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_11__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_11__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_12__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_12__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_12__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_12__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_12__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_12__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_12__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_12__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_12__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_12__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_12__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_12__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_12__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_13__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_13__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_13__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_13__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_13__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_13__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_13__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_13__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_13__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_13__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_13__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_14__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_14__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_14__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_14__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_14__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_14__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_14__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_14__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_14__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_14__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_14__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_14__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_14__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_15__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_15__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_15__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_15__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_15__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_15__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_15__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_15__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_15__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_15__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_15__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_15__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_15__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_16__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_16__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_16__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_16__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_16__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_16__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_16__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_16__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_16__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_16__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_16__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_16__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_17__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_17__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_17__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_17__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_17__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_17__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_17__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_17__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_17__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_17__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_17__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_17__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_17__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_18__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_18__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_18__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_18__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_18__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_18__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_18__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_18__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_18__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_18__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_18__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_18__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_18__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_19__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_19__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_19__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_19__CYL_WRAP__SHIFT = 0xd # macro
SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX__SHIFT = 0x11 # macro
SPI_PS_INPUT_CNTL_19__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1__SHIFT = 0x17 # macro
SPI_PS_INPUT_CNTL_19__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_19__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_19__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_19__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_19__CYL_WRAP_MASK = 0x0001E000 # macro
SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_MASK = 0x00020000 # macro
SPI_PS_INPUT_CNTL_19__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1_MASK = 0x00800000 # macro
SPI_PS_INPUT_CNTL_19__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_19__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_20__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_20__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_20__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_20__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_20__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_20__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_20__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_20__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_20__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_20__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_20__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_21__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_21__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_21__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_21__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_21__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_21__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_21__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_21__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_21__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_21__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_21__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_22__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_22__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_22__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_22__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_22__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_22__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_22__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_22__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_22__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_22__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_22__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_23__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_23__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_23__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_23__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_23__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_23__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_23__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_23__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_23__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_23__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_23__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_24__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_24__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_24__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_24__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_24__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_24__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_24__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_24__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_24__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_24__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_24__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_25__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_25__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_25__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_25__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_25__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_25__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_25__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_25__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_25__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_25__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_25__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_26__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_26__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_26__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_26__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_26__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_26__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_26__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_26__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_26__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_26__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_26__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_27__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_27__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_27__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_27__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_27__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_27__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_27__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_27__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_27__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_27__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_27__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_28__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_28__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_28__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_28__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_28__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_28__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_28__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_28__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_28__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_28__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_28__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_29__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_29__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_29__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_29__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_29__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_29__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_29__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_29__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_29__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_29__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_29__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_30__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_30__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_30__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_30__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_30__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_30__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_30__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_30__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_30__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_30__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_30__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_PS_INPUT_CNTL_31__OFFSET__SHIFT = 0x0 # macro
SPI_PS_INPUT_CNTL_31__DEFAULT_VAL__SHIFT = 0x8 # macro
SPI_PS_INPUT_CNTL_31__FLAT_SHADE__SHIFT = 0xa # macro
SPI_PS_INPUT_CNTL_31__DUP__SHIFT = 0x12 # macro
SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE__SHIFT = 0x13 # macro
SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1__SHIFT = 0x14 # macro
SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1__SHIFT = 0x15 # macro
SPI_PS_INPUT_CNTL_31__ATTR0_VALID__SHIFT = 0x18 # macro
SPI_PS_INPUT_CNTL_31__ATTR1_VALID__SHIFT = 0x19 # macro
SPI_PS_INPUT_CNTL_31__OFFSET_MASK = 0x0000003F # macro
SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK = 0x00000300 # macro
SPI_PS_INPUT_CNTL_31__FLAT_SHADE_MASK = 0x00000400 # macro
SPI_PS_INPUT_CNTL_31__DUP_MASK = 0x00040000 # macro
SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE_MASK = 0x00080000 # macro
SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1_MASK = 0x00100000 # macro
SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1_MASK = 0x00600000 # macro
SPI_PS_INPUT_CNTL_31__ATTR0_VALID_MASK = 0x01000000 # macro
SPI_PS_INPUT_CNTL_31__ATTR1_VALID_MASK = 0x02000000 # macro
SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT__SHIFT = 0x1 # macro
SPI_VS_OUT_CONFIG__VS_HALF_PACK__SHIFT = 0x6 # macro
SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT_MASK = 0x0000003E # macro
SPI_VS_OUT_CONFIG__VS_HALF_PACK_MASK = 0x00000040 # macro
SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA__SHIFT = 0x0 # macro
SPI_PS_INPUT_ENA__PERSP_CENTER_ENA__SHIFT = 0x1 # macro
SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA__SHIFT = 0x2 # macro
SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA__SHIFT = 0x3 # macro
SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA__SHIFT = 0x4 # macro
SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA__SHIFT = 0x5 # macro
SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA__SHIFT = 0x6 # macro
SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA__SHIFT = 0x7 # macro
SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA__SHIFT = 0x8 # macro
SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA__SHIFT = 0x9 # macro
SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA__SHIFT = 0xa # macro
SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA__SHIFT = 0xb # macro
SPI_PS_INPUT_ENA__FRONT_FACE_ENA__SHIFT = 0xc # macro
SPI_PS_INPUT_ENA__ANCILLARY_ENA__SHIFT = 0xd # macro
SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA__SHIFT = 0xe # macro
SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA__SHIFT = 0xf # macro
SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA_MASK = 0x00000001 # macro
SPI_PS_INPUT_ENA__PERSP_CENTER_ENA_MASK = 0x00000002 # macro
SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA_MASK = 0x00000004 # macro
SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA_MASK = 0x00000008 # macro
SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA_MASK = 0x00000010 # macro
SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA_MASK = 0x00000020 # macro
SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA_MASK = 0x00000040 # macro
SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA_MASK = 0x00000080 # macro
SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA_MASK = 0x00000100 # macro
SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA_MASK = 0x00000200 # macro
SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA_MASK = 0x00000400 # macro
SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA_MASK = 0x00000800 # macro
SPI_PS_INPUT_ENA__FRONT_FACE_ENA_MASK = 0x00001000 # macro
SPI_PS_INPUT_ENA__ANCILLARY_ENA_MASK = 0x00002000 # macro
SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA_MASK = 0x00004000 # macro
SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA_MASK = 0x00008000 # macro
SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA__SHIFT = 0x0 # macro
SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA__SHIFT = 0x1 # macro
SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA__SHIFT = 0x2 # macro
SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA__SHIFT = 0x3 # macro
SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA__SHIFT = 0x4 # macro
SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA__SHIFT = 0x5 # macro
SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA__SHIFT = 0x6 # macro
SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA__SHIFT = 0x7 # macro
SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA__SHIFT = 0x8 # macro
SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA__SHIFT = 0x9 # macro
SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA__SHIFT = 0xa # macro
SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA__SHIFT = 0xb # macro
SPI_PS_INPUT_ADDR__FRONT_FACE_ENA__SHIFT = 0xc # macro
SPI_PS_INPUT_ADDR__ANCILLARY_ENA__SHIFT = 0xd # macro
SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA__SHIFT = 0xe # macro
SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA__SHIFT = 0xf # macro
SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA_MASK = 0x00000001 # macro
SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA_MASK = 0x00000002 # macro
SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA_MASK = 0x00000004 # macro
SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA_MASK = 0x00000008 # macro
SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA_MASK = 0x00000010 # macro
SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA_MASK = 0x00000020 # macro
SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA_MASK = 0x00000040 # macro
SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA_MASK = 0x00000080 # macro
SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA_MASK = 0x00000100 # macro
SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA_MASK = 0x00000200 # macro
SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA_MASK = 0x00000400 # macro
SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA_MASK = 0x00000800 # macro
SPI_PS_INPUT_ADDR__FRONT_FACE_ENA_MASK = 0x00001000 # macro
SPI_PS_INPUT_ADDR__ANCILLARY_ENA_MASK = 0x00002000 # macro
SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA_MASK = 0x00004000 # macro
SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA_MASK = 0x00008000 # macro
SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA__SHIFT = 0x0 # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA__SHIFT = 0x1 # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X__SHIFT = 0x2 # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y__SHIFT = 0x5 # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z__SHIFT = 0x8 # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W__SHIFT = 0xb # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1__SHIFT = 0xe # macro
SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA_MASK = 0x00000001 # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA_MASK = 0x00000002 # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X_MASK = 0x0000001C # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y_MASK = 0x000000E0 # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z_MASK = 0x00000700 # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W_MASK = 0x00003800 # macro
SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1_MASK = 0x00004000 # macro
SPI_PS_IN_CONTROL__NUM_INTERP__SHIFT = 0x0 # macro
SPI_PS_IN_CONTROL__PARAM_GEN__SHIFT = 0x6 # macro
SPI_PS_IN_CONTROL__OFFCHIP_PARAM_EN__SHIFT = 0x7 # macro
SPI_PS_IN_CONTROL__LATE_PC_DEALLOC__SHIFT = 0x8 # macro
SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE__SHIFT = 0xe # macro
SPI_PS_IN_CONTROL__NUM_INTERP_MASK = 0x0000003F # macro
SPI_PS_IN_CONTROL__PARAM_GEN_MASK = 0x00000040 # macro
SPI_PS_IN_CONTROL__OFFCHIP_PARAM_EN_MASK = 0x00000080 # macro
SPI_PS_IN_CONTROL__LATE_PC_DEALLOC_MASK = 0x00000100 # macro
SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE_MASK = 0x00004000 # macro
SPI_BARYC_CNTL__PERSP_CENTER_CNTL__SHIFT = 0x0 # macro
SPI_BARYC_CNTL__PERSP_CENTROID_CNTL__SHIFT = 0x4 # macro
SPI_BARYC_CNTL__LINEAR_CENTER_CNTL__SHIFT = 0x8 # macro
SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL__SHIFT = 0xc # macro
SPI_BARYC_CNTL__POS_FLOAT_LOCATION__SHIFT = 0x10 # macro
SPI_BARYC_CNTL__POS_FLOAT_ULC__SHIFT = 0x14 # macro
SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS__SHIFT = 0x18 # macro
SPI_BARYC_CNTL__PERSP_CENTER_CNTL_MASK = 0x00000001 # macro
SPI_BARYC_CNTL__PERSP_CENTROID_CNTL_MASK = 0x00000010 # macro
SPI_BARYC_CNTL__LINEAR_CENTER_CNTL_MASK = 0x00000100 # macro
SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL_MASK = 0x00001000 # macro
SPI_BARYC_CNTL__POS_FLOAT_LOCATION_MASK = 0x00030000 # macro
SPI_BARYC_CNTL__POS_FLOAT_ULC_MASK = 0x00100000 # macro
SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS_MASK = 0x01000000 # macro
SPI_TMPRING_SIZE__WAVES__SHIFT = 0x0 # macro
SPI_TMPRING_SIZE__WAVESIZE__SHIFT = 0xc # macro
SPI_TMPRING_SIZE__WAVES_MASK = 0x00000FFF # macro
SPI_TMPRING_SIZE__WAVESIZE_MASK = 0x01FFF000 # macro
SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT__SHIFT = 0x0 # macro
SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT__SHIFT = 0x4 # macro
SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT__SHIFT = 0x8 # macro
SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT__SHIFT = 0xc # macro
SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT_MASK = 0x0000000F # macro
SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT_MASK = 0x000000F0 # macro
SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT_MASK = 0x00000F00 # macro
SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT_MASK = 0x0000F000 # macro
SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT__SHIFT = 0x0 # macro
SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT_MASK = 0x0000000F # macro
SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT__SHIFT = 0x0 # macro
SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT__SHIFT = 0x4 # macro
SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT__SHIFT = 0x8 # macro
SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT__SHIFT = 0xc # macro
SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT__SHIFT = 0x10 # macro
SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT__SHIFT = 0x14 # macro
SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT__SHIFT = 0x18 # macro
SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT__SHIFT = 0x1c # macro
SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT_MASK = 0x0000000F # macro
SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT_MASK = 0x000000F0 # macro
SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT_MASK = 0x00000F00 # macro
SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT_MASK = 0x0000F000 # macro
SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT_MASK = 0x000F0000 # macro
SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT_MASK = 0x00F00000 # macro
SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT_MASK = 0x0F000000 # macro
SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT_MASK = 0xF0000000 # macro
CB_BLEND0_CONTROL__COLOR_SRCBLEND__SHIFT = 0x0 # macro
CB_BLEND0_CONTROL__COLOR_COMB_FCN__SHIFT = 0x5 # macro
CB_BLEND0_CONTROL__COLOR_DESTBLEND__SHIFT = 0x8 # macro
CB_BLEND0_CONTROL__ALPHA_SRCBLEND__SHIFT = 0x10 # macro
CB_BLEND0_CONTROL__ALPHA_COMB_FCN__SHIFT = 0x15 # macro
CB_BLEND0_CONTROL__ALPHA_DESTBLEND__SHIFT = 0x18 # macro
CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT = 0x1d # macro
CB_BLEND0_CONTROL__ENABLE__SHIFT = 0x1e # macro
CB_BLEND0_CONTROL__DISABLE_ROP3__SHIFT = 0x1f # macro
CB_BLEND0_CONTROL__COLOR_SRCBLEND_MASK = 0x0000001F # macro
CB_BLEND0_CONTROL__COLOR_COMB_FCN_MASK = 0x000000E0 # macro
CB_BLEND0_CONTROL__COLOR_DESTBLEND_MASK = 0x00001F00 # macro
CB_BLEND0_CONTROL__ALPHA_SRCBLEND_MASK = 0x001F0000 # macro
CB_BLEND0_CONTROL__ALPHA_COMB_FCN_MASK = 0x00E00000 # macro
CB_BLEND0_CONTROL__ALPHA_DESTBLEND_MASK = 0x1F000000 # macro
CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND_MASK = 0x20000000 # macro
CB_BLEND0_CONTROL__ENABLE_MASK = 0x40000000 # macro
CB_BLEND0_CONTROL__DISABLE_ROP3_MASK = 0x80000000 # macro
CB_BLEND1_CONTROL__COLOR_SRCBLEND__SHIFT = 0x0 # macro
CB_BLEND1_CONTROL__COLOR_COMB_FCN__SHIFT = 0x5 # macro
CB_BLEND1_CONTROL__COLOR_DESTBLEND__SHIFT = 0x8 # macro
CB_BLEND1_CONTROL__ALPHA_SRCBLEND__SHIFT = 0x10 # macro
CB_BLEND1_CONTROL__ALPHA_COMB_FCN__SHIFT = 0x15 # macro
CB_BLEND1_CONTROL__ALPHA_DESTBLEND__SHIFT = 0x18 # macro
CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT = 0x1d # macro
CB_BLEND1_CONTROL__ENABLE__SHIFT = 0x1e # macro
CB_BLEND1_CONTROL__DISABLE_ROP3__SHIFT = 0x1f # macro
CB_BLEND1_CONTROL__COLOR_SRCBLEND_MASK = 0x0000001F # macro
CB_BLEND1_CONTROL__COLOR_COMB_FCN_MASK = 0x000000E0 # macro
CB_BLEND1_CONTROL__COLOR_DESTBLEND_MASK = 0x00001F00 # macro
CB_BLEND1_CONTROL__ALPHA_SRCBLEND_MASK = 0x001F0000 # macro
CB_BLEND1_CONTROL__ALPHA_COMB_FCN_MASK = 0x00E00000 # macro
CB_BLEND1_CONTROL__ALPHA_DESTBLEND_MASK = 0x1F000000 # macro
CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND_MASK = 0x20000000 # macro
CB_BLEND1_CONTROL__ENABLE_MASK = 0x40000000 # macro
CB_BLEND1_CONTROL__DISABLE_ROP3_MASK = 0x80000000 # macro
CB_BLEND2_CONTROL__COLOR_SRCBLEND__SHIFT = 0x0 # macro
CB_BLEND2_CONTROL__COLOR_COMB_FCN__SHIFT = 0x5 # macro
CB_BLEND2_CONTROL__COLOR_DESTBLEND__SHIFT = 0x8 # macro
CB_BLEND2_CONTROL__ALPHA_SRCBLEND__SHIFT = 0x10 # macro
CB_BLEND2_CONTROL__ALPHA_COMB_FCN__SHIFT = 0x15 # macro
CB_BLEND2_CONTROL__ALPHA_DESTBLEND__SHIFT = 0x18 # macro
CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT = 0x1d # macro
CB_BLEND2_CONTROL__ENABLE__SHIFT = 0x1e # macro
CB_BLEND2_CONTROL__DISABLE_ROP3__SHIFT = 0x1f # macro
CB_BLEND2_CONTROL__COLOR_SRCBLEND_MASK = 0x0000001F # macro
CB_BLEND2_CONTROL__COLOR_COMB_FCN_MASK = 0x000000E0 # macro
CB_BLEND2_CONTROL__COLOR_DESTBLEND_MASK = 0x00001F00 # macro
CB_BLEND2_CONTROL__ALPHA_SRCBLEND_MASK = 0x001F0000 # macro
CB_BLEND2_CONTROL__ALPHA_COMB_FCN_MASK = 0x00E00000 # macro
CB_BLEND2_CONTROL__ALPHA_DESTBLEND_MASK = 0x1F000000 # macro
CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND_MASK = 0x20000000 # macro
CB_BLEND2_CONTROL__ENABLE_MASK = 0x40000000 # macro
CB_BLEND2_CONTROL__DISABLE_ROP3_MASK = 0x80000000 # macro
CB_BLEND3_CONTROL__COLOR_SRCBLEND__SHIFT = 0x0 # macro
CB_BLEND3_CONTROL__COLOR_COMB_FCN__SHIFT = 0x5 # macro
CB_BLEND3_CONTROL__COLOR_DESTBLEND__SHIFT = 0x8 # macro
CB_BLEND3_CONTROL__ALPHA_SRCBLEND__SHIFT = 0x10 # macro
CB_BLEND3_CONTROL__ALPHA_COMB_FCN__SHIFT = 0x15 # macro
CB_BLEND3_CONTROL__ALPHA_DESTBLEND__SHIFT = 0x18 # macro
CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT = 0x1d # macro
CB_BLEND3_CONTROL__ENABLE__SHIFT = 0x1e # macro
CB_BLEND3_CONTROL__DISABLE_ROP3__SHIFT = 0x1f # macro
CB_BLEND3_CONTROL__COLOR_SRCBLEND_MASK = 0x0000001F # macro
CB_BLEND3_CONTROL__COLOR_COMB_FCN_MASK = 0x000000E0 # macro
CB_BLEND3_CONTROL__COLOR_DESTBLEND_MASK = 0x00001F00 # macro
CB_BLEND3_CONTROL__ALPHA_SRCBLEND_MASK = 0x001F0000 # macro
CB_BLEND3_CONTROL__ALPHA_COMB_FCN_MASK = 0x00E00000 # macro
CB_BLEND3_CONTROL__ALPHA_DESTBLEND_MASK = 0x1F000000 # macro
CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND_MASK = 0x20000000 # macro
CB_BLEND3_CONTROL__ENABLE_MASK = 0x40000000 # macro
CB_BLEND3_CONTROL__DISABLE_ROP3_MASK = 0x80000000 # macro
CB_BLEND4_CONTROL__COLOR_SRCBLEND__SHIFT = 0x0 # macro
CB_BLEND4_CONTROL__COLOR_COMB_FCN__SHIFT = 0x5 # macro
CB_BLEND4_CONTROL__COLOR_DESTBLEND__SHIFT = 0x8 # macro
CB_BLEND4_CONTROL__ALPHA_SRCBLEND__SHIFT = 0x10 # macro
CB_BLEND4_CONTROL__ALPHA_COMB_FCN__SHIFT = 0x15 # macro
CB_BLEND4_CONTROL__ALPHA_DESTBLEND__SHIFT = 0x18 # macro
CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT = 0x1d # macro
CB_BLEND4_CONTROL__ENABLE__SHIFT = 0x1e # macro
CB_BLEND4_CONTROL__DISABLE_ROP3__SHIFT = 0x1f # macro
CB_BLEND4_CONTROL__COLOR_SRCBLEND_MASK = 0x0000001F # macro
CB_BLEND4_CONTROL__COLOR_COMB_FCN_MASK = 0x000000E0 # macro
CB_BLEND4_CONTROL__COLOR_DESTBLEND_MASK = 0x00001F00 # macro
CB_BLEND4_CONTROL__ALPHA_SRCBLEND_MASK = 0x001F0000 # macro
CB_BLEND4_CONTROL__ALPHA_COMB_FCN_MASK = 0x00E00000 # macro
CB_BLEND4_CONTROL__ALPHA_DESTBLEND_MASK = 0x1F000000 # macro
CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND_MASK = 0x20000000 # macro
CB_BLEND4_CONTROL__ENABLE_MASK = 0x40000000 # macro
CB_BLEND4_CONTROL__DISABLE_ROP3_MASK = 0x80000000 # macro
CB_BLEND5_CONTROL__COLOR_SRCBLEND__SHIFT = 0x0 # macro
CB_BLEND5_CONTROL__COLOR_COMB_FCN__SHIFT = 0x5 # macro
CB_BLEND5_CONTROL__COLOR_DESTBLEND__SHIFT = 0x8 # macro
CB_BLEND5_CONTROL__ALPHA_SRCBLEND__SHIFT = 0x10 # macro
CB_BLEND5_CONTROL__ALPHA_COMB_FCN__SHIFT = 0x15 # macro
CB_BLEND5_CONTROL__ALPHA_DESTBLEND__SHIFT = 0x18 # macro
CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT = 0x1d # macro
CB_BLEND5_CONTROL__ENABLE__SHIFT = 0x1e # macro
CB_BLEND5_CONTROL__DISABLE_ROP3__SHIFT = 0x1f # macro
CB_BLEND5_CONTROL__COLOR_SRCBLEND_MASK = 0x0000001F # macro
CB_BLEND5_CONTROL__COLOR_COMB_FCN_MASK = 0x000000E0 # macro
CB_BLEND5_CONTROL__COLOR_DESTBLEND_MASK = 0x00001F00 # macro
CB_BLEND5_CONTROL__ALPHA_SRCBLEND_MASK = 0x001F0000 # macro
CB_BLEND5_CONTROL__ALPHA_COMB_FCN_MASK = 0x00E00000 # macro
CB_BLEND5_CONTROL__ALPHA_DESTBLEND_MASK = 0x1F000000 # macro
CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND_MASK = 0x20000000 # macro
CB_BLEND5_CONTROL__ENABLE_MASK = 0x40000000 # macro
CB_BLEND5_CONTROL__DISABLE_ROP3_MASK = 0x80000000 # macro
CB_BLEND6_CONTROL__COLOR_SRCBLEND__SHIFT = 0x0 # macro
CB_BLEND6_CONTROL__COLOR_COMB_FCN__SHIFT = 0x5 # macro
CB_BLEND6_CONTROL__COLOR_DESTBLEND__SHIFT = 0x8 # macro
CB_BLEND6_CONTROL__ALPHA_SRCBLEND__SHIFT = 0x10 # macro
CB_BLEND6_CONTROL__ALPHA_COMB_FCN__SHIFT = 0x15 # macro
CB_BLEND6_CONTROL__ALPHA_DESTBLEND__SHIFT = 0x18 # macro
CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT = 0x1d # macro
CB_BLEND6_CONTROL__ENABLE__SHIFT = 0x1e # macro
CB_BLEND6_CONTROL__DISABLE_ROP3__SHIFT = 0x1f # macro
CB_BLEND6_CONTROL__COLOR_SRCBLEND_MASK = 0x0000001F # macro
CB_BLEND6_CONTROL__COLOR_COMB_FCN_MASK = 0x000000E0 # macro
CB_BLEND6_CONTROL__COLOR_DESTBLEND_MASK = 0x00001F00 # macro
CB_BLEND6_CONTROL__ALPHA_SRCBLEND_MASK = 0x001F0000 # macro
CB_BLEND6_CONTROL__ALPHA_COMB_FCN_MASK = 0x00E00000 # macro
CB_BLEND6_CONTROL__ALPHA_DESTBLEND_MASK = 0x1F000000 # macro
CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND_MASK = 0x20000000 # macro
CB_BLEND6_CONTROL__ENABLE_MASK = 0x40000000 # macro
CB_BLEND6_CONTROL__DISABLE_ROP3_MASK = 0x80000000 # macro
CB_BLEND7_CONTROL__COLOR_SRCBLEND__SHIFT = 0x0 # macro
CB_BLEND7_CONTROL__COLOR_COMB_FCN__SHIFT = 0x5 # macro
CB_BLEND7_CONTROL__COLOR_DESTBLEND__SHIFT = 0x8 # macro
CB_BLEND7_CONTROL__ALPHA_SRCBLEND__SHIFT = 0x10 # macro
CB_BLEND7_CONTROL__ALPHA_COMB_FCN__SHIFT = 0x15 # macro
CB_BLEND7_CONTROL__ALPHA_DESTBLEND__SHIFT = 0x18 # macro
CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT = 0x1d # macro
CB_BLEND7_CONTROL__ENABLE__SHIFT = 0x1e # macro
CB_BLEND7_CONTROL__DISABLE_ROP3__SHIFT = 0x1f # macro
CB_BLEND7_CONTROL__COLOR_SRCBLEND_MASK = 0x0000001F # macro
CB_BLEND7_CONTROL__COLOR_COMB_FCN_MASK = 0x000000E0 # macro
CB_BLEND7_CONTROL__COLOR_DESTBLEND_MASK = 0x00001F00 # macro
CB_BLEND7_CONTROL__ALPHA_SRCBLEND_MASK = 0x001F0000 # macro
CB_BLEND7_CONTROL__ALPHA_COMB_FCN_MASK = 0x00E00000 # macro
CB_BLEND7_CONTROL__ALPHA_DESTBLEND_MASK = 0x1F000000 # macro
CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND_MASK = 0x20000000 # macro
CB_BLEND7_CONTROL__ENABLE_MASK = 0x40000000 # macro
CB_BLEND7_CONTROL__DISABLE_ROP3_MASK = 0x80000000 # macro
CB_MRT0_EPITCH__EPITCH__SHIFT = 0x0 # macro
CB_MRT0_EPITCH__EPITCH_MASK = 0x0000FFFF # macro
CB_MRT1_EPITCH__EPITCH__SHIFT = 0x0 # macro
CB_MRT1_EPITCH__EPITCH_MASK = 0x0000FFFF # macro
CB_MRT2_EPITCH__EPITCH__SHIFT = 0x0 # macro
CB_MRT2_EPITCH__EPITCH_MASK = 0x0000FFFF # macro
CB_MRT3_EPITCH__EPITCH__SHIFT = 0x0 # macro
CB_MRT3_EPITCH__EPITCH_MASK = 0x0000FFFF # macro
CB_MRT4_EPITCH__EPITCH__SHIFT = 0x0 # macro
CB_MRT4_EPITCH__EPITCH_MASK = 0x0000FFFF # macro
CB_MRT5_EPITCH__EPITCH__SHIFT = 0x0 # macro
CB_MRT5_EPITCH__EPITCH_MASK = 0x0000FFFF # macro
CB_MRT6_EPITCH__EPITCH__SHIFT = 0x0 # macro
CB_MRT6_EPITCH__EPITCH_MASK = 0x0000FFFF # macro
CB_MRT7_EPITCH__EPITCH__SHIFT = 0x0 # macro
CB_MRT7_EPITCH__EPITCH_MASK = 0x0000FFFF # macro
CS_COPY_STATE__SRC_STATE_ID__SHIFT = 0x0 # macro
CS_COPY_STATE__SRC_STATE_ID_MASK = 0x00000007 # macro
GFX_COPY_STATE__SRC_STATE_ID__SHIFT = 0x0 # macro
GFX_COPY_STATE__SRC_STATE_ID_MASK = 0x00000007 # macro
PA_CL_POINT_X_RAD__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_POINT_X_RAD__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_POINT_Y_RAD__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_POINT_Y_RAD__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_POINT_SIZE__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_POINT_SIZE__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_POINT_CULL_RAD__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_POINT_CULL_RAD__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
VGT_DMA_BASE_HI__BASE_ADDR__SHIFT = 0x0 # macro
VGT_DMA_BASE_HI__BASE_ADDR_MASK = 0x0000FFFF # macro
VGT_DMA_BASE__BASE_ADDR__SHIFT = 0x0 # macro
VGT_DMA_BASE__BASE_ADDR_MASK = 0xFFFFFFFF # macro
VGT_DRAW_INITIATOR__SOURCE_SELECT__SHIFT = 0x0 # macro
VGT_DRAW_INITIATOR__MAJOR_MODE__SHIFT = 0x2 # macro
VGT_DRAW_INITIATOR__SPRITE_EN_R6XX__SHIFT = 0x4 # macro
VGT_DRAW_INITIATOR__NOT_EOP__SHIFT = 0x5 # macro
VGT_DRAW_INITIATOR__USE_OPAQUE__SHIFT = 0x6 # macro
VGT_DRAW_INITIATOR__UNROLLED_INST__SHIFT = 0x7 # macro
VGT_DRAW_INITIATOR__GRBM_SKEW_NO_DEC__SHIFT = 0x8 # macro
VGT_DRAW_INITIATOR__REG_RT_INDEX__SHIFT = 0x1d # macro
VGT_DRAW_INITIATOR__SOURCE_SELECT_MASK = 0x00000003 # macro
VGT_DRAW_INITIATOR__MAJOR_MODE_MASK = 0x0000000C # macro
VGT_DRAW_INITIATOR__SPRITE_EN_R6XX_MASK = 0x00000010 # macro
VGT_DRAW_INITIATOR__NOT_EOP_MASK = 0x00000020 # macro
VGT_DRAW_INITIATOR__USE_OPAQUE_MASK = 0x00000040 # macro
VGT_DRAW_INITIATOR__UNROLLED_INST_MASK = 0x00000080 # macro
VGT_DRAW_INITIATOR__GRBM_SKEW_NO_DEC_MASK = 0x00000100 # macro
VGT_DRAW_INITIATOR__REG_RT_INDEX_MASK = 0xE0000000 # macro
VGT_IMMED_DATA__DATA__SHIFT = 0x0 # macro
VGT_IMMED_DATA__DATA_MASK = 0xFFFFFFFF # macro
VGT_EVENT_ADDRESS_REG__ADDRESS_LOW__SHIFT = 0x0 # macro
VGT_EVENT_ADDRESS_REG__ADDRESS_LOW_MASK = 0x0FFFFFFF # macro
DB_DEPTH_CONTROL__STENCIL_ENABLE__SHIFT = 0x0 # macro
DB_DEPTH_CONTROL__Z_ENABLE__SHIFT = 0x1 # macro
DB_DEPTH_CONTROL__Z_WRITE_ENABLE__SHIFT = 0x2 # macro
DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE__SHIFT = 0x3 # macro
DB_DEPTH_CONTROL__ZFUNC__SHIFT = 0x4 # macro
DB_DEPTH_CONTROL__BACKFACE_ENABLE__SHIFT = 0x7 # macro
DB_DEPTH_CONTROL__STENCILFUNC__SHIFT = 0x8 # macro
DB_DEPTH_CONTROL__STENCILFUNC_BF__SHIFT = 0x14 # macro
DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL__SHIFT = 0x1e # macro
DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS__SHIFT = 0x1f # macro
DB_DEPTH_CONTROL__STENCIL_ENABLE_MASK = 0x00000001 # macro
DB_DEPTH_CONTROL__Z_ENABLE_MASK = 0x00000002 # macro
DB_DEPTH_CONTROL__Z_WRITE_ENABLE_MASK = 0x00000004 # macro
DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE_MASK = 0x00000008 # macro
DB_DEPTH_CONTROL__ZFUNC_MASK = 0x00000070 # macro
DB_DEPTH_CONTROL__BACKFACE_ENABLE_MASK = 0x00000080 # macro
DB_DEPTH_CONTROL__STENCILFUNC_MASK = 0x00000700 # macro
DB_DEPTH_CONTROL__STENCILFUNC_BF_MASK = 0x00700000 # macro
DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL_MASK = 0x40000000 # macro
DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS_MASK = 0x80000000 # macro
DB_EQAA__MAX_ANCHOR_SAMPLES__SHIFT = 0x0 # macro
DB_EQAA__PS_ITER_SAMPLES__SHIFT = 0x4 # macro
DB_EQAA__MASK_EXPORT_NUM_SAMPLES__SHIFT = 0x8 # macro
DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES__SHIFT = 0xc # macro
DB_EQAA__HIGH_QUALITY_INTERSECTIONS__SHIFT = 0x10 # macro
DB_EQAA__INCOHERENT_EQAA_READS__SHIFT = 0x11 # macro
DB_EQAA__INTERPOLATE_COMP_Z__SHIFT = 0x12 # macro
DB_EQAA__INTERPOLATE_SRC_Z__SHIFT = 0x13 # macro
DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS__SHIFT = 0x14 # macro
DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE__SHIFT = 0x15 # macro
DB_EQAA__OVERRASTERIZATION_AMOUNT__SHIFT = 0x18 # macro
DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION__SHIFT = 0x1b # macro
DB_EQAA__MAX_ANCHOR_SAMPLES_MASK = 0x00000007 # macro
DB_EQAA__PS_ITER_SAMPLES_MASK = 0x00000070 # macro
DB_EQAA__MASK_EXPORT_NUM_SAMPLES_MASK = 0x00000700 # macro
DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES_MASK = 0x00007000 # macro
DB_EQAA__HIGH_QUALITY_INTERSECTIONS_MASK = 0x00010000 # macro
DB_EQAA__INCOHERENT_EQAA_READS_MASK = 0x00020000 # macro
DB_EQAA__INTERPOLATE_COMP_Z_MASK = 0x00040000 # macro
DB_EQAA__INTERPOLATE_SRC_Z_MASK = 0x00080000 # macro
DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS_MASK = 0x00100000 # macro
DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE_MASK = 0x00200000 # macro
DB_EQAA__OVERRASTERIZATION_AMOUNT_MASK = 0x07000000 # macro
DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION_MASK = 0x08000000 # macro
CB_COLOR_CONTROL__DISABLE_DUAL_QUAD__SHIFT = 0x0 # macro
CB_COLOR_CONTROL__DEGAMMA_ENABLE__SHIFT = 0x3 # macro
CB_COLOR_CONTROL__MODE__SHIFT = 0x4 # macro
CB_COLOR_CONTROL__ROP3__SHIFT = 0x10 # macro
CB_COLOR_CONTROL__DISABLE_DUAL_QUAD_MASK = 0x00000001 # macro
CB_COLOR_CONTROL__DEGAMMA_ENABLE_MASK = 0x00000008 # macro
CB_COLOR_CONTROL__MODE_MASK = 0x00000070 # macro
CB_COLOR_CONTROL__ROP3_MASK = 0x00FF0000 # macro
DB_SHADER_CONTROL__Z_EXPORT_ENABLE__SHIFT = 0x0 # macro
DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE__SHIFT = 0x1 # macro
DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE__SHIFT = 0x2 # macro
DB_SHADER_CONTROL__Z_ORDER__SHIFT = 0x4 # macro
DB_SHADER_CONTROL__KILL_ENABLE__SHIFT = 0x6 # macro
DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE__SHIFT = 0x7 # macro
DB_SHADER_CONTROL__MASK_EXPORT_ENABLE__SHIFT = 0x8 # macro
DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL__SHIFT = 0x9 # macro
DB_SHADER_CONTROL__EXEC_ON_NOOP__SHIFT = 0xa # macro
DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE__SHIFT = 0xb # macro
DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER__SHIFT = 0xc # macro
DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT__SHIFT = 0xd # macro
DB_SHADER_CONTROL__DUAL_QUAD_DISABLE__SHIFT = 0xf # macro
DB_SHADER_CONTROL__PRIMITIVE_ORDERED_PIXEL_SHADER__SHIFT = 0x10 # macro
DB_SHADER_CONTROL__EXEC_IF_OVERLAPPED__SHIFT = 0x11 # macro
DB_SHADER_CONTROL__POPS_OVERLAP_NUM_SAMPLES__SHIFT = 0x14 # macro
DB_SHADER_CONTROL__Z_EXPORT_ENABLE_MASK = 0x00000001 # macro
DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE_MASK = 0x00000002 # macro
DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE_MASK = 0x00000004 # macro
DB_SHADER_CONTROL__Z_ORDER_MASK = 0x00000030 # macro
DB_SHADER_CONTROL__KILL_ENABLE_MASK = 0x00000040 # macro
DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE_MASK = 0x00000080 # macro
DB_SHADER_CONTROL__MASK_EXPORT_ENABLE_MASK = 0x00000100 # macro
DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL_MASK = 0x00000200 # macro
DB_SHADER_CONTROL__EXEC_ON_NOOP_MASK = 0x00000400 # macro
DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE_MASK = 0x00000800 # macro
DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER_MASK = 0x00001000 # macro
DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT_MASK = 0x00006000 # macro
DB_SHADER_CONTROL__DUAL_QUAD_DISABLE_MASK = 0x00008000 # macro
DB_SHADER_CONTROL__PRIMITIVE_ORDERED_PIXEL_SHADER_MASK = 0x00010000 # macro
DB_SHADER_CONTROL__EXEC_IF_OVERLAPPED_MASK = 0x00020000 # macro
DB_SHADER_CONTROL__POPS_OVERLAP_NUM_SAMPLES_MASK = 0x00700000 # macro
PA_CL_CLIP_CNTL__UCP_ENA_0__SHIFT = 0x0 # macro
PA_CL_CLIP_CNTL__UCP_ENA_1__SHIFT = 0x1 # macro
PA_CL_CLIP_CNTL__UCP_ENA_2__SHIFT = 0x2 # macro
PA_CL_CLIP_CNTL__UCP_ENA_3__SHIFT = 0x3 # macro
PA_CL_CLIP_CNTL__UCP_ENA_4__SHIFT = 0x4 # macro
PA_CL_CLIP_CNTL__UCP_ENA_5__SHIFT = 0x5 # macro
PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG__SHIFT = 0xd # macro
PA_CL_CLIP_CNTL__PS_UCP_MODE__SHIFT = 0xe # macro
PA_CL_CLIP_CNTL__CLIP_DISABLE__SHIFT = 0x10 # macro
PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA__SHIFT = 0x11 # macro
PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA__SHIFT = 0x12 # macro
PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF__SHIFT = 0x13 # macro
PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT__SHIFT = 0x14 # macro
PA_CL_CLIP_CNTL__VTX_KILL_OR__SHIFT = 0x15 # macro
PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL__SHIFT = 0x16 # macro
PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA__SHIFT = 0x18 # macro
PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE__SHIFT = 0x19 # macro
PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE__SHIFT = 0x1a # macro
PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE__SHIFT = 0x1b # macro
PA_CL_CLIP_CNTL__ZCLIP_PROG_NEAR_ENA__SHIFT = 0x1c # macro
PA_CL_CLIP_CNTL__UCP_ENA_0_MASK = 0x00000001 # macro
PA_CL_CLIP_CNTL__UCP_ENA_1_MASK = 0x00000002 # macro
PA_CL_CLIP_CNTL__UCP_ENA_2_MASK = 0x00000004 # macro
PA_CL_CLIP_CNTL__UCP_ENA_3_MASK = 0x00000008 # macro
PA_CL_CLIP_CNTL__UCP_ENA_4_MASK = 0x00000010 # macro
PA_CL_CLIP_CNTL__UCP_ENA_5_MASK = 0x00000020 # macro
PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG_MASK = 0x00002000 # macro
PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK = 0x0000C000 # macro
PA_CL_CLIP_CNTL__CLIP_DISABLE_MASK = 0x00010000 # macro
PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA_MASK = 0x00020000 # macro
PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA_MASK = 0x00040000 # macro
PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF_MASK = 0x00080000 # macro
PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT_MASK = 0x00100000 # macro
PA_CL_CLIP_CNTL__VTX_KILL_OR_MASK = 0x00200000 # macro
PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL_MASK = 0x00400000 # macro
PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA_MASK = 0x01000000 # macro
PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE_MASK = 0x02000000 # macro
PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE_MASK = 0x04000000 # macro
PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE_MASK = 0x08000000 # macro
PA_CL_CLIP_CNTL__ZCLIP_PROG_NEAR_ENA_MASK = 0x10000000 # macro
PA_SU_SC_MODE_CNTL__CULL_FRONT__SHIFT = 0x0 # macro
PA_SU_SC_MODE_CNTL__CULL_BACK__SHIFT = 0x1 # macro
PA_SU_SC_MODE_CNTL__FACE__SHIFT = 0x2 # macro
PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT = 0x3 # macro
PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE__SHIFT = 0x5 # macro
PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE__SHIFT = 0x8 # macro
PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE__SHIFT = 0xb # macro
PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE__SHIFT = 0xc # macro
PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE__SHIFT = 0xd # macro
PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE__SHIFT = 0x10 # macro
PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST__SHIFT = 0x13 # macro
PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS__SHIFT = 0x14 # macro
PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA__SHIFT = 0x15 # macro
PA_SU_SC_MODE_CNTL__RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF__SHIFT = 0x16 # macro
PA_SU_SC_MODE_CNTL__NEW_QUAD_DECOMPOSITION__SHIFT = 0x17 # macro
PA_SU_SC_MODE_CNTL__CULL_FRONT_MASK = 0x00000001 # macro
PA_SU_SC_MODE_CNTL__CULL_BACK_MASK = 0x00000002 # macro
PA_SU_SC_MODE_CNTL__FACE_MASK = 0x00000004 # macro
PA_SU_SC_MODE_CNTL__POLY_MODE_MASK = 0x00000018 # macro
PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE_MASK = 0x000000E0 # macro
PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE_MASK = 0x00000700 # macro
PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE_MASK = 0x00000800 # macro
PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE_MASK = 0x00001000 # macro
PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE_MASK = 0x00002000 # macro
PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE_MASK = 0x00010000 # macro
PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST_MASK = 0x00080000 # macro
PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS_MASK = 0x00100000 # macro
PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA_MASK = 0x00200000 # macro
PA_SU_SC_MODE_CNTL__RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF_MASK = 0x00400000 # macro
PA_SU_SC_MODE_CNTL__NEW_QUAD_DECOMPOSITION_MASK = 0x00800000 # macro
PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA__SHIFT = 0x0 # macro
PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA__SHIFT = 0x1 # macro
PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA__SHIFT = 0x2 # macro
PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA__SHIFT = 0x3 # macro
PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA__SHIFT = 0x4 # macro
PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA__SHIFT = 0x5 # macro
PA_CL_VTE_CNTL__VTX_XY_FMT__SHIFT = 0x8 # macro
PA_CL_VTE_CNTL__VTX_Z_FMT__SHIFT = 0x9 # macro
PA_CL_VTE_CNTL__VTX_W0_FMT__SHIFT = 0xa # macro
PA_CL_VTE_CNTL__PERFCOUNTER_REF__SHIFT = 0xb # macro
PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA_MASK = 0x00000001 # macro
PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA_MASK = 0x00000002 # macro
PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA_MASK = 0x00000004 # macro
PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA_MASK = 0x00000008 # macro
PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA_MASK = 0x00000010 # macro
PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA_MASK = 0x00000020 # macro
PA_CL_VTE_CNTL__VTX_XY_FMT_MASK = 0x00000100 # macro
PA_CL_VTE_CNTL__VTX_Z_FMT_MASK = 0x00000200 # macro
PA_CL_VTE_CNTL__VTX_W0_FMT_MASK = 0x00000400 # macro
PA_CL_VTE_CNTL__PERFCOUNTER_REF_MASK = 0x00000800 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0__SHIFT = 0x0 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1__SHIFT = 0x1 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2__SHIFT = 0x2 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3__SHIFT = 0x3 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4__SHIFT = 0x4 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5__SHIFT = 0x5 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6__SHIFT = 0x6 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7__SHIFT = 0x7 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0__SHIFT = 0x8 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1__SHIFT = 0x9 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2__SHIFT = 0xa # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3__SHIFT = 0xb # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4__SHIFT = 0xc # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5__SHIFT = 0xd # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6__SHIFT = 0xe # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7__SHIFT = 0xf # macro
PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE__SHIFT = 0x10 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG__SHIFT = 0x11 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX__SHIFT = 0x12 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX__SHIFT = 0x13 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG__SHIFT = 0x14 # macro
PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA__SHIFT = 0x15 # macro
PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA__SHIFT = 0x16 # macro
PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA__SHIFT = 0x17 # macro
PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA__SHIFT = 0x18 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG__SHIFT = 0x19 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH__SHIFT = 0x1a # macro
PA_CL_VS_OUT_CNTL__USE_VTX_SHD_OBJPRIM_ID__SHIFT = 0x1b # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0_MASK = 0x00000001 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1_MASK = 0x00000002 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2_MASK = 0x00000004 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3_MASK = 0x00000008 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4_MASK = 0x00000010 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5_MASK = 0x00000020 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6_MASK = 0x00000040 # macro
PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7_MASK = 0x00000080 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0_MASK = 0x00000100 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1_MASK = 0x00000200 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2_MASK = 0x00000400 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3_MASK = 0x00000800 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4_MASK = 0x00001000 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5_MASK = 0x00002000 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6_MASK = 0x00004000 # macro
PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7_MASK = 0x00008000 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE_MASK = 0x00010000 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG_MASK = 0x00020000 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX_MASK = 0x00040000 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX_MASK = 0x00080000 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG_MASK = 0x00100000 # macro
PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA_MASK = 0x00200000 # macro
PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA_MASK = 0x00400000 # macro
PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA_MASK = 0x00800000 # macro
PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA_MASK = 0x01000000 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG_MASK = 0x02000000 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH_MASK = 0x04000000 # macro
PA_CL_VS_OUT_CNTL__USE_VTX_SHD_OBJPRIM_ID_MASK = 0x08000000 # macro
PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD__SHIFT = 0x0 # macro
PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD__SHIFT = 0x1 # macro
PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD__SHIFT = 0x2 # macro
PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0__SHIFT = 0x3 # macro
PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN__SHIFT = 0x4 # macro
PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN__SHIFT = 0x5 # macro
PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN__SHIFT = 0x6 # macro
PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0__SHIFT = 0x7 # macro
PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF__SHIFT = 0x8 # macro
PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN__SHIFT = 0x9 # macro
PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF__SHIFT = 0xa # macro
PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN__SHIFT = 0xb # macro
PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF__SHIFT = 0xc # macro
PA_CL_NANINF_CNTL__VS_W_INF_RETAIN__SHIFT = 0xd # macro
PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD__SHIFT = 0xe # macro
PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0__SHIFT = 0x14 # macro
PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD_MASK = 0x00000001 # macro
PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK = 0x00000002 # macro
PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD_MASK = 0x00000004 # macro
PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0_MASK = 0x00000008 # macro
PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN_MASK = 0x00000010 # macro
PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN_MASK = 0x00000020 # macro
PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN_MASK = 0x00000040 # macro
PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0_MASK = 0x00000080 # macro
PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF_MASK = 0x00000100 # macro
PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN_MASK = 0x00000200 # macro
PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF_MASK = 0x00000400 # macro
PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN_MASK = 0x00000800 # macro
PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF_MASK = 0x00001000 # macro
PA_CL_NANINF_CNTL__VS_W_INF_RETAIN_MASK = 0x00002000 # macro
PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD_MASK = 0x00004000 # macro
PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0_MASK = 0x00100000 # macro
PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET__SHIFT = 0x0 # macro
PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH__SHIFT = 0x2 # macro
PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM__SHIFT = 0x3 # macro
PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST__SHIFT = 0x4 # macro
PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET_MASK = 0x00000003 # macro
PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH_MASK = 0x00000004 # macro
PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM_MASK = 0x00000008 # macro
PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST_MASK = 0x00000010 # macro
PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE__SHIFT = 0x0 # macro
PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE_MASK = 0xFFFFFFFF # macro
PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE__SHIFT = 0x0 # macro
PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE__SHIFT = 0x1 # macro
PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE__SHIFT = 0x2 # macro
PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE__SHIFT = 0x3 # macro
PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA__SHIFT = 0x4 # macro
PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA__SHIFT = 0x5 # macro
PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA__SHIFT = 0x6 # macro
PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA__SHIFT = 0x7 # macro
PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT__SHIFT = 0x8 # macro
PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION__SHIFT = 0x1e # macro
PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION__SHIFT = 0x1f # macro
PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK = 0x00000001 # macro
PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK = 0x00000002 # macro
PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK = 0x00000004 # macro
PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK = 0x00000008 # macro
PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA_MASK = 0x00000010 # macro
PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA_MASK = 0x00000020 # macro
PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA_MASK = 0x00000040 # macro
PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA_MASK = 0x00000080 # macro
PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT_MASK = 0x0000FF00 # macro
PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION_MASK = 0x40000000 # macro
PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION_MASK = 0x80000000 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__SMALL_PRIM_FILTER_ENABLE__SHIFT = 0x0 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE__SHIFT = 0x1 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE__SHIFT = 0x2 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE__SHIFT = 0x3 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE__SHIFT = 0x4 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__SRBSL_ENABLE__SHIFT = 0x5 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__SC_1XMSAA_COMPATIBLE_DISABLE__SHIFT = 0x6 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__SMALL_PRIM_FILTER_ENABLE_MASK = 0x00000001 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK = 0x00000002 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK = 0x00000004 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK = 0x00000008 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK = 0x00000010 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__SRBSL_ENABLE_MASK = 0x00000020 # macro
PA_SU_SMALL_PRIM_FILTER_CNTL__SC_1XMSAA_COMPATIBLE_DISABLE_MASK = 0x00000040 # macro
PA_CL_OBJPRIM_ID_CNTL__OBJ_ID_SEL__SHIFT = 0x0 # macro
PA_CL_OBJPRIM_ID_CNTL__ADD_PIPED_PRIM_ID__SHIFT = 0x1 # macro
PA_CL_OBJPRIM_ID_CNTL__EN_32BIT_OBJPRIMID__SHIFT = 0x2 # macro
PA_CL_OBJPRIM_ID_CNTL__OBJ_ID_SEL_MASK = 0x00000001 # macro
PA_CL_OBJPRIM_ID_CNTL__ADD_PIPED_PRIM_ID_MASK = 0x00000002 # macro
PA_CL_OBJPRIM_ID_CNTL__EN_32BIT_OBJPRIMID_MASK = 0x00000004 # macro
PA_CL_NGG_CNTL__VERTEX_REUSE_OFF__SHIFT = 0x0 # macro
PA_CL_NGG_CNTL__INDEX_BUF_EDGE_FLAG_ENA__SHIFT = 0x1 # macro
PA_CL_NGG_CNTL__VERTEX_REUSE_OFF_MASK = 0x00000001 # macro
PA_CL_NGG_CNTL__INDEX_BUF_EDGE_FLAG_ENA_MASK = 0x00000002 # macro
PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_TRIANGLES__SHIFT = 0x0 # macro
PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_LINES__SHIFT = 0x1 # macro
PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_POINTS__SHIFT = 0x2 # macro
PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_RECTANGLES__SHIFT = 0x3 # macro
PA_SU_OVER_RASTERIZATION_CNTL__USE_PROVOKING_ZW__SHIFT = 0x4 # macro
PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_TRIANGLES_MASK = 0x00000001 # macro
PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_LINES_MASK = 0x00000002 # macro
PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_POINTS_MASK = 0x00000004 # macro
PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_RECTANGLES_MASK = 0x00000008 # macro
PA_SU_OVER_RASTERIZATION_CNTL__USE_PROVOKING_ZW_MASK = 0x00000010 # macro
PA_STEREO_CNTL__EN_STEREO__SHIFT = 0x0 # macro
PA_STEREO_CNTL__STEREO_MODE__SHIFT = 0x1 # macro
PA_STEREO_CNTL__RT_SLICE_MODE__SHIFT = 0x5 # macro
PA_STEREO_CNTL__RT_SLICE_OFFSET__SHIFT = 0x8 # macro
PA_STEREO_CNTL__VP_ID_MODE__SHIFT = 0xa # macro
PA_STEREO_CNTL__VP_ID_OFFSET__SHIFT = 0xd # macro
PA_STEREO_CNTL__EN_STEREO_MASK = 0x00000001 # macro
PA_STEREO_CNTL__STEREO_MODE_MASK = 0x0000001E # macro
PA_STEREO_CNTL__RT_SLICE_MODE_MASK = 0x000000E0 # macro
PA_STEREO_CNTL__RT_SLICE_OFFSET_MASK = 0x00000300 # macro
PA_STEREO_CNTL__VP_ID_MODE_MASK = 0x00001C00 # macro
PA_STEREO_CNTL__VP_ID_OFFSET_MASK = 0x0001E000 # macro
PA_SU_POINT_SIZE__HEIGHT__SHIFT = 0x0 # macro
PA_SU_POINT_SIZE__WIDTH__SHIFT = 0x10 # macro
PA_SU_POINT_SIZE__HEIGHT_MASK = 0x0000FFFF # macro
PA_SU_POINT_SIZE__WIDTH_MASK = 0xFFFF0000 # macro
PA_SU_POINT_MINMAX__MIN_SIZE__SHIFT = 0x0 # macro
PA_SU_POINT_MINMAX__MAX_SIZE__SHIFT = 0x10 # macro
PA_SU_POINT_MINMAX__MIN_SIZE_MASK = 0x0000FFFF # macro
PA_SU_POINT_MINMAX__MAX_SIZE_MASK = 0xFFFF0000 # macro
PA_SU_LINE_CNTL__WIDTH__SHIFT = 0x0 # macro
PA_SU_LINE_CNTL__WIDTH_MASK = 0x0000FFFF # macro
PA_SC_LINE_STIPPLE__LINE_PATTERN__SHIFT = 0x0 # macro
PA_SC_LINE_STIPPLE__REPEAT_COUNT__SHIFT = 0x10 # macro
PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER__SHIFT = 0x1c # macro
PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL__SHIFT = 0x1d # macro
PA_SC_LINE_STIPPLE__LINE_PATTERN_MASK = 0x0000FFFF # macro
PA_SC_LINE_STIPPLE__REPEAT_COUNT_MASK = 0x00FF0000 # macro
PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER_MASK = 0x10000000 # macro
PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL_MASK = 0x60000000 # macro
VGT_OUTPUT_PATH_CNTL__PATH_SELECT__SHIFT = 0x0 # macro
VGT_OUTPUT_PATH_CNTL__PATH_SELECT_MASK = 0x00000007 # macro
VGT_HOS_CNTL__TESS_MODE__SHIFT = 0x0 # macro
VGT_HOS_CNTL__TESS_MODE_MASK = 0x00000003 # macro
VGT_HOS_MAX_TESS_LEVEL__MAX_TESS__SHIFT = 0x0 # macro
VGT_HOS_MAX_TESS_LEVEL__MAX_TESS_MASK = 0xFFFFFFFF # macro
VGT_HOS_MIN_TESS_LEVEL__MIN_TESS__SHIFT = 0x0 # macro
VGT_HOS_MIN_TESS_LEVEL__MIN_TESS_MASK = 0xFFFFFFFF # macro
VGT_HOS_REUSE_DEPTH__REUSE_DEPTH__SHIFT = 0x0 # macro
VGT_HOS_REUSE_DEPTH__REUSE_DEPTH_MASK = 0x000000FF # macro
VGT_GROUP_PRIM_TYPE__PRIM_TYPE__SHIFT = 0x0 # macro
VGT_GROUP_PRIM_TYPE__RETAIN_ORDER__SHIFT = 0xe # macro
VGT_GROUP_PRIM_TYPE__RETAIN_QUADS__SHIFT = 0xf # macro
VGT_GROUP_PRIM_TYPE__PRIM_ORDER__SHIFT = 0x10 # macro
VGT_GROUP_PRIM_TYPE__PRIM_TYPE_MASK = 0x0000001F # macro
VGT_GROUP_PRIM_TYPE__RETAIN_ORDER_MASK = 0x00004000 # macro
VGT_GROUP_PRIM_TYPE__RETAIN_QUADS_MASK = 0x00008000 # macro
VGT_GROUP_PRIM_TYPE__PRIM_ORDER_MASK = 0x00070000 # macro
VGT_GROUP_FIRST_DECR__FIRST_DECR__SHIFT = 0x0 # macro
VGT_GROUP_FIRST_DECR__FIRST_DECR_MASK = 0x0000000F # macro
VGT_GROUP_DECR__DECR__SHIFT = 0x0 # macro
VGT_GROUP_DECR__DECR_MASK = 0x0000000F # macro
VGT_GROUP_VECT_0_CNTL__COMP_X_EN__SHIFT = 0x0 # macro
VGT_GROUP_VECT_0_CNTL__COMP_Y_EN__SHIFT = 0x1 # macro
VGT_GROUP_VECT_0_CNTL__COMP_Z_EN__SHIFT = 0x2 # macro
VGT_GROUP_VECT_0_CNTL__COMP_W_EN__SHIFT = 0x3 # macro
VGT_GROUP_VECT_0_CNTL__STRIDE__SHIFT = 0x8 # macro
VGT_GROUP_VECT_0_CNTL__SHIFT__SHIFT = 0x10 # macro
VGT_GROUP_VECT_0_CNTL__COMP_X_EN_MASK = 0x00000001 # macro
VGT_GROUP_VECT_0_CNTL__COMP_Y_EN_MASK = 0x00000002 # macro
VGT_GROUP_VECT_0_CNTL__COMP_Z_EN_MASK = 0x00000004 # macro
VGT_GROUP_VECT_0_CNTL__COMP_W_EN_MASK = 0x00000008 # macro
VGT_GROUP_VECT_0_CNTL__STRIDE_MASK = 0x0000FF00 # macro
VGT_GROUP_VECT_0_CNTL__SHIFT_MASK = 0x00FF0000 # macro
VGT_GROUP_VECT_1_CNTL__COMP_X_EN__SHIFT = 0x0 # macro
VGT_GROUP_VECT_1_CNTL__COMP_Y_EN__SHIFT = 0x1 # macro
VGT_GROUP_VECT_1_CNTL__COMP_Z_EN__SHIFT = 0x2 # macro
VGT_GROUP_VECT_1_CNTL__COMP_W_EN__SHIFT = 0x3 # macro
VGT_GROUP_VECT_1_CNTL__STRIDE__SHIFT = 0x8 # macro
VGT_GROUP_VECT_1_CNTL__SHIFT__SHIFT = 0x10 # macro
VGT_GROUP_VECT_1_CNTL__COMP_X_EN_MASK = 0x00000001 # macro
VGT_GROUP_VECT_1_CNTL__COMP_Y_EN_MASK = 0x00000002 # macro
VGT_GROUP_VECT_1_CNTL__COMP_Z_EN_MASK = 0x00000004 # macro
VGT_GROUP_VECT_1_CNTL__COMP_W_EN_MASK = 0x00000008 # macro
VGT_GROUP_VECT_1_CNTL__STRIDE_MASK = 0x0000FF00 # macro
VGT_GROUP_VECT_1_CNTL__SHIFT_MASK = 0x00FF0000 # macro
VGT_GROUP_VECT_0_FMT_CNTL__X_CONV__SHIFT = 0x0 # macro
VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET__SHIFT = 0x4 # macro
VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV__SHIFT = 0x8 # macro
VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET__SHIFT = 0xc # macro
VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV__SHIFT = 0x10 # macro
VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET__SHIFT = 0x14 # macro
VGT_GROUP_VECT_0_FMT_CNTL__W_CONV__SHIFT = 0x18 # macro
VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET__SHIFT = 0x1c # macro
VGT_GROUP_VECT_0_FMT_CNTL__X_CONV_MASK = 0x0000000F # macro
VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET_MASK = 0x000000F0 # macro
VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV_MASK = 0x00000F00 # macro
VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET_MASK = 0x0000F000 # macro
VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV_MASK = 0x000F0000 # macro
VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET_MASK = 0x00F00000 # macro
VGT_GROUP_VECT_0_FMT_CNTL__W_CONV_MASK = 0x0F000000 # macro
VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET_MASK = 0xF0000000 # macro
VGT_GROUP_VECT_1_FMT_CNTL__X_CONV__SHIFT = 0x0 # macro
VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET__SHIFT = 0x4 # macro
VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV__SHIFT = 0x8 # macro
VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET__SHIFT = 0xc # macro
VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV__SHIFT = 0x10 # macro
VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET__SHIFT = 0x14 # macro
VGT_GROUP_VECT_1_FMT_CNTL__W_CONV__SHIFT = 0x18 # macro
VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET__SHIFT = 0x1c # macro
VGT_GROUP_VECT_1_FMT_CNTL__X_CONV_MASK = 0x0000000F # macro
VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET_MASK = 0x000000F0 # macro
VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV_MASK = 0x00000F00 # macro
VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET_MASK = 0x0000F000 # macro
VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV_MASK = 0x000F0000 # macro
VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET_MASK = 0x00F00000 # macro
VGT_GROUP_VECT_1_FMT_CNTL__W_CONV_MASK = 0x0F000000 # macro
VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET_MASK = 0xF0000000 # macro
VGT_GS_MODE__MODE__SHIFT = 0x0 # macro
VGT_GS_MODE__RESERVED_0__SHIFT = 0x3 # macro
VGT_GS_MODE__CUT_MODE__SHIFT = 0x4 # macro
VGT_GS_MODE__RESERVED_1__SHIFT = 0x6 # macro
VGT_GS_MODE__GS_C_PACK_EN__SHIFT = 0xb # macro
VGT_GS_MODE__RESERVED_2__SHIFT = 0xc # macro
VGT_GS_MODE__ES_PASSTHRU__SHIFT = 0xd # macro
VGT_GS_MODE__RESERVED_3__SHIFT = 0xe # macro
VGT_GS_MODE__RESERVED_4__SHIFT = 0xf # macro
VGT_GS_MODE__RESERVED_5__SHIFT = 0x10 # macro
VGT_GS_MODE__PARTIAL_THD_AT_EOI__SHIFT = 0x11 # macro
VGT_GS_MODE__SUPPRESS_CUTS__SHIFT = 0x12 # macro
VGT_GS_MODE__ES_WRITE_OPTIMIZE__SHIFT = 0x13 # macro
VGT_GS_MODE__GS_WRITE_OPTIMIZE__SHIFT = 0x14 # macro
VGT_GS_MODE__ONCHIP__SHIFT = 0x15 # macro
VGT_GS_MODE__MODE_MASK = 0x00000007 # macro
VGT_GS_MODE__RESERVED_0_MASK = 0x00000008 # macro
VGT_GS_MODE__CUT_MODE_MASK = 0x00000030 # macro
VGT_GS_MODE__RESERVED_1_MASK = 0x000007C0 # macro
VGT_GS_MODE__GS_C_PACK_EN_MASK = 0x00000800 # macro
VGT_GS_MODE__RESERVED_2_MASK = 0x00001000 # macro
VGT_GS_MODE__ES_PASSTHRU_MASK = 0x00002000 # macro
VGT_GS_MODE__RESERVED_3_MASK = 0x00004000 # macro
VGT_GS_MODE__RESERVED_4_MASK = 0x00008000 # macro
VGT_GS_MODE__RESERVED_5_MASK = 0x00010000 # macro
VGT_GS_MODE__PARTIAL_THD_AT_EOI_MASK = 0x00020000 # macro
VGT_GS_MODE__SUPPRESS_CUTS_MASK = 0x00040000 # macro
VGT_GS_MODE__ES_WRITE_OPTIMIZE_MASK = 0x00080000 # macro
VGT_GS_MODE__GS_WRITE_OPTIMIZE_MASK = 0x00100000 # macro
VGT_GS_MODE__ONCHIP_MASK = 0x00600000 # macro
VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP__SHIFT = 0x0 # macro
VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP__SHIFT = 0xb # macro
VGT_GS_ONCHIP_CNTL__GS_INST_PRIMS_IN_SUBGRP__SHIFT = 0x16 # macro
VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP_MASK = 0x000007FF # macro
VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP_MASK = 0x003FF800 # macro
VGT_GS_ONCHIP_CNTL__GS_INST_PRIMS_IN_SUBGRP_MASK = 0xFFC00000 # macro
PA_SC_MODE_CNTL_0__MSAA_ENABLE__SHIFT = 0x0 # macro
PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE__SHIFT = 0x1 # macro
PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE__SHIFT = 0x2 # macro
PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR__SHIFT = 0x3 # macro
PA_SC_MODE_CNTL_0__SCALE_LINE_WIDTH_PAD__SHIFT = 0x4 # macro
PA_SC_MODE_CNTL_0__ALTERNATE_RBS_PER_TILE__SHIFT = 0x5 # macro
PA_SC_MODE_CNTL_0__COARSE_TILE_STARTS_ON_EVEN_RB__SHIFT = 0x6 # macro
PA_SC_MODE_CNTL_0__MSAA_ENABLE_MASK = 0x00000001 # macro
PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE_MASK = 0x00000002 # macro
PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE_MASK = 0x00000004 # macro
PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR_MASK = 0x00000008 # macro
PA_SC_MODE_CNTL_0__SCALE_LINE_WIDTH_PAD_MASK = 0x00000010 # macro
PA_SC_MODE_CNTL_0__ALTERNATE_RBS_PER_TILE_MASK = 0x00000020 # macro
PA_SC_MODE_CNTL_0__COARSE_TILE_STARTS_ON_EVEN_RB_MASK = 0x00000040 # macro
PA_SC_MODE_CNTL_1__WALK_SIZE__SHIFT = 0x0 # macro
PA_SC_MODE_CNTL_1__WALK_ALIGNMENT__SHIFT = 0x1 # macro
PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST__SHIFT = 0x2 # macro
PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE__SHIFT = 0x3 # macro
PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE__SHIFT = 0x4 # macro
PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE__SHIFT = 0x7 # macro
PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE__SHIFT = 0x8 # macro
PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE__SHIFT = 0x9 # macro
PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR__SHIFT = 0xa # macro
PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT__SHIFT = 0xb # macro
PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET__SHIFT = 0xc # macro
PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT__SHIFT = 0xd # macro
PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z__SHIFT = 0xe # macro
PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK__SHIFT = 0xf # macro
PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE__SHIFT = 0x10 # macro
PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE__SHIFT = 0x11 # macro
PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE__SHIFT = 0x12 # macro
PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE__SHIFT = 0x13 # macro
PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE__SHIFT = 0x14 # macro
PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE__SHIFT = 0x18 # macro
PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE__SHIFT = 0x19 # macro
PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE__SHIFT = 0x1a # macro
PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE__SHIFT = 0x1b # macro
PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK__SHIFT = 0x1c # macro
PA_SC_MODE_CNTL_1__WALK_SIZE_MASK = 0x00000001 # macro
PA_SC_MODE_CNTL_1__WALK_ALIGNMENT_MASK = 0x00000002 # macro
PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST_MASK = 0x00000004 # macro
PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE_MASK = 0x00000008 # macro
PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE_MASK = 0x00000070 # macro
PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE_MASK = 0x00000080 # macro
PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE_MASK = 0x00000100 # macro
PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE_MASK = 0x00000200 # macro
PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR_MASK = 0x00000400 # macro
PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT_MASK = 0x00000800 # macro
PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET_MASK = 0x00001000 # macro
PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT_MASK = 0x00002000 # macro
PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z_MASK = 0x00004000 # macro
PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK_MASK = 0x00008000 # macro
PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE_MASK = 0x00010000 # macro
PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE_MASK = 0x00020000 # macro
PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE_MASK = 0x00040000 # macro
PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE_MASK = 0x00080000 # macro
PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_MASK = 0x00F00000 # macro
PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE_MASK = 0x01000000 # macro
PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE_MASK = 0x02000000 # macro
PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE_MASK = 0x04000000 # macro
PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE_MASK = 0x08000000 # macro
PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK_MASK = 0x70000000 # macro
VGT_ENHANCE__MISC__SHIFT = 0x0 # macro
VGT_ENHANCE__MISC_MASK = 0xFFFFFFFF # macro
VGT_GS_PER_ES__GS_PER_ES__SHIFT = 0x0 # macro
VGT_GS_PER_ES__GS_PER_ES_MASK = 0x000007FF # macro
VGT_ES_PER_GS__ES_PER_GS__SHIFT = 0x0 # macro
VGT_ES_PER_GS__ES_PER_GS_MASK = 0x000007FF # macro
VGT_GS_PER_VS__GS_PER_VS__SHIFT = 0x0 # macro
VGT_GS_PER_VS__GS_PER_VS_MASK = 0x0000000F # macro
VGT_GSVS_RING_OFFSET_1__OFFSET__SHIFT = 0x0 # macro
VGT_GSVS_RING_OFFSET_1__OFFSET_MASK = 0x00007FFF # macro
VGT_GSVS_RING_OFFSET_2__OFFSET__SHIFT = 0x0 # macro
VGT_GSVS_RING_OFFSET_2__OFFSET_MASK = 0x00007FFF # macro
VGT_GSVS_RING_OFFSET_3__OFFSET__SHIFT = 0x0 # macro
VGT_GSVS_RING_OFFSET_3__OFFSET_MASK = 0x00007FFF # macro
VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE__SHIFT = 0x0 # macro
VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1__SHIFT = 0x8 # macro
VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2__SHIFT = 0x10 # macro
VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3__SHIFT = 0x16 # macro
VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM__SHIFT = 0x1f # macro
VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_MASK = 0x0000003F # macro
VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1_MASK = 0x00003F00 # macro
VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2_MASK = 0x003F0000 # macro
VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3_MASK = 0x0FC00000 # macro
VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM_MASK = 0x80000000 # macro
IA_ENHANCE__MISC__SHIFT = 0x0 # macro
IA_ENHANCE__MISC_MASK = 0xFFFFFFFF # macro
VGT_DMA_SIZE__NUM_INDICES__SHIFT = 0x0 # macro
VGT_DMA_SIZE__NUM_INDICES_MASK = 0xFFFFFFFF # macro
VGT_DMA_MAX_SIZE__MAX_SIZE__SHIFT = 0x0 # macro
VGT_DMA_MAX_SIZE__MAX_SIZE_MASK = 0xFFFFFFFF # macro
VGT_DMA_INDEX_TYPE__INDEX_TYPE__SHIFT = 0x0 # macro
VGT_DMA_INDEX_TYPE__SWAP_MODE__SHIFT = 0x2 # macro
VGT_DMA_INDEX_TYPE__BUF_TYPE__SHIFT = 0x4 # macro
VGT_DMA_INDEX_TYPE__RDREQ_POLICY__SHIFT = 0x6 # macro
VGT_DMA_INDEX_TYPE__PRIMGEN_EN__SHIFT = 0x8 # macro
VGT_DMA_INDEX_TYPE__NOT_EOP__SHIFT = 0x9 # macro
VGT_DMA_INDEX_TYPE__REQ_PATH__SHIFT = 0xa # macro
VGT_DMA_INDEX_TYPE__INDEX_TYPE_MASK = 0x00000003 # macro
VGT_DMA_INDEX_TYPE__SWAP_MODE_MASK = 0x0000000C # macro
VGT_DMA_INDEX_TYPE__BUF_TYPE_MASK = 0x00000030 # macro
VGT_DMA_INDEX_TYPE__RDREQ_POLICY_MASK = 0x00000040 # macro
VGT_DMA_INDEX_TYPE__PRIMGEN_EN_MASK = 0x00000100 # macro
VGT_DMA_INDEX_TYPE__NOT_EOP_MASK = 0x00000200 # macro
VGT_DMA_INDEX_TYPE__REQ_PATH_MASK = 0x00000400 # macro
WD_ENHANCE__MISC__SHIFT = 0x0 # macro
WD_ENHANCE__MISC_MASK = 0xFFFFFFFF # macro
VGT_PRIMITIVEID_EN__PRIMITIVEID_EN__SHIFT = 0x0 # macro
VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI__SHIFT = 0x1 # macro
VGT_PRIMITIVEID_EN__NGG_DISABLE_PROVOK_REUSE__SHIFT = 0x2 # macro
VGT_PRIMITIVEID_EN__PRIMITIVEID_EN_MASK = 0x00000001 # macro
VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI_MASK = 0x00000002 # macro
VGT_PRIMITIVEID_EN__NGG_DISABLE_PROVOK_REUSE_MASK = 0x00000004 # macro
VGT_DMA_NUM_INSTANCES__NUM_INSTANCES__SHIFT = 0x0 # macro
VGT_DMA_NUM_INSTANCES__NUM_INSTANCES_MASK = 0xFFFFFFFF # macro
VGT_PRIMITIVEID_RESET__VALUE__SHIFT = 0x0 # macro
VGT_PRIMITIVEID_RESET__VALUE_MASK = 0xFFFFFFFF # macro
VGT_EVENT_INITIATOR__EVENT_TYPE__SHIFT = 0x0 # macro
VGT_EVENT_INITIATOR__ADDRESS_HI__SHIFT = 0xa # macro
VGT_EVENT_INITIATOR__EXTENDED_EVENT__SHIFT = 0x1b # macro
VGT_EVENT_INITIATOR__EVENT_TYPE_MASK = 0x0000003F # macro
VGT_EVENT_INITIATOR__ADDRESS_HI_MASK = 0x07FFFC00 # macro
VGT_EVENT_INITIATOR__EXTENDED_EVENT_MASK = 0x08000000 # macro
VGT_GS_MAX_PRIMS_PER_SUBGROUP__MAX_PRIMS_PER_SUBGROUP__SHIFT = 0x0 # macro
VGT_GS_MAX_PRIMS_PER_SUBGROUP__MAX_PRIMS_PER_SUBGROUP_MASK = 0x0000FFFF # macro
VGT_DRAW_PAYLOAD_CNTL__OBJPRIM_ID_EN__SHIFT = 0x0 # macro
VGT_DRAW_PAYLOAD_CNTL__EN_REG_RT_INDEX__SHIFT = 0x1 # macro
VGT_DRAW_PAYLOAD_CNTL__EN_PIPELINE_PRIMID__SHIFT = 0x2 # macro
VGT_DRAW_PAYLOAD_CNTL__OBJECT_ID_INST_EN__SHIFT = 0x3 # macro
VGT_DRAW_PAYLOAD_CNTL__OBJPRIM_ID_EN_MASK = 0x00000001 # macro
VGT_DRAW_PAYLOAD_CNTL__EN_REG_RT_INDEX_MASK = 0x00000002 # macro
VGT_DRAW_PAYLOAD_CNTL__EN_PIPELINE_PRIMID_MASK = 0x00000004 # macro
VGT_DRAW_PAYLOAD_CNTL__OBJECT_ID_INST_EN_MASK = 0x00000008 # macro
VGT_INSTANCE_STEP_RATE_0__STEP_RATE__SHIFT = 0x0 # macro
VGT_INSTANCE_STEP_RATE_0__STEP_RATE_MASK = 0xFFFFFFFF # macro
VGT_INSTANCE_STEP_RATE_1__STEP_RATE__SHIFT = 0x0 # macro
VGT_INSTANCE_STEP_RATE_1__STEP_RATE_MASK = 0xFFFFFFFF # macro
VGT_ESGS_RING_ITEMSIZE__ITEMSIZE__SHIFT = 0x0 # macro
VGT_ESGS_RING_ITEMSIZE__ITEMSIZE_MASK = 0x00007FFF # macro
VGT_GSVS_RING_ITEMSIZE__ITEMSIZE__SHIFT = 0x0 # macro
VGT_GSVS_RING_ITEMSIZE__ITEMSIZE_MASK = 0x00007FFF # macro
VGT_REUSE_OFF__REUSE_OFF__SHIFT = 0x0 # macro
VGT_REUSE_OFF__REUSE_OFF_MASK = 0x00000001 # macro
VGT_VTX_CNT_EN__VTX_CNT_EN__SHIFT = 0x0 # macro
VGT_VTX_CNT_EN__VTX_CNT_EN_MASK = 0x00000001 # macro
DB_HTILE_SURFACE__FULL_CACHE__SHIFT = 0x1 # macro
DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN__SHIFT = 0x2 # macro
DB_HTILE_SURFACE__PRELOAD__SHIFT = 0x3 # macro
DB_HTILE_SURFACE__PREFETCH_WIDTH__SHIFT = 0x4 # macro
DB_HTILE_SURFACE__PREFETCH_HEIGHT__SHIFT = 0xa # macro
DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE__SHIFT = 0x10 # macro
DB_HTILE_SURFACE__PIPE_ALIGNED__SHIFT = 0x12 # macro
DB_HTILE_SURFACE__RB_ALIGNED__SHIFT = 0x13 # macro
DB_HTILE_SURFACE__FULL_CACHE_MASK = 0x00000002 # macro
DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN_MASK = 0x00000004 # macro
DB_HTILE_SURFACE__PRELOAD_MASK = 0x00000008 # macro
DB_HTILE_SURFACE__PREFETCH_WIDTH_MASK = 0x000003F0 # macro
DB_HTILE_SURFACE__PREFETCH_HEIGHT_MASK = 0x0000FC00 # macro
DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE_MASK = 0x00010000 # macro
DB_HTILE_SURFACE__PIPE_ALIGNED_MASK = 0x00040000 # macro
DB_HTILE_SURFACE__RB_ALIGNED_MASK = 0x00080000 # macro
DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0__SHIFT = 0x0 # macro
DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0__SHIFT = 0x4 # macro
DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0__SHIFT = 0xc # macro
DB_SRESULTS_COMPARE_STATE0__ENABLE0__SHIFT = 0x18 # macro
DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0_MASK = 0x00000007 # macro
DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0_MASK = 0x00000FF0 # macro
DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0_MASK = 0x000FF000 # macro
DB_SRESULTS_COMPARE_STATE0__ENABLE0_MASK = 0x01000000 # macro
DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1__SHIFT = 0x0 # macro
DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1__SHIFT = 0x4 # macro
DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1__SHIFT = 0xc # macro
DB_SRESULTS_COMPARE_STATE1__ENABLE1__SHIFT = 0x18 # macro
DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1_MASK = 0x00000007 # macro
DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1_MASK = 0x00000FF0 # macro
DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1_MASK = 0x000FF000 # macro
DB_SRESULTS_COMPARE_STATE1__ENABLE1_MASK = 0x01000000 # macro
DB_PRELOAD_CONTROL__START_X__SHIFT = 0x0 # macro
DB_PRELOAD_CONTROL__START_Y__SHIFT = 0x8 # macro
DB_PRELOAD_CONTROL__MAX_X__SHIFT = 0x10 # macro
DB_PRELOAD_CONTROL__MAX_Y__SHIFT = 0x18 # macro
DB_PRELOAD_CONTROL__START_X_MASK = 0x000000FF # macro
DB_PRELOAD_CONTROL__START_Y_MASK = 0x0000FF00 # macro
DB_PRELOAD_CONTROL__MAX_X_MASK = 0x00FF0000 # macro
DB_PRELOAD_CONTROL__MAX_Y_MASK = 0xFF000000 # macro
VGT_STRMOUT_BUFFER_SIZE_0__SIZE__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_SIZE_0__SIZE_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_VTX_STRIDE_0__STRIDE__SHIFT = 0x0 # macro
VGT_STRMOUT_VTX_STRIDE_0__STRIDE_MASK = 0x000003FF # macro
VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_BUFFER_SIZE_1__SIZE__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_SIZE_1__SIZE_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_VTX_STRIDE_1__STRIDE__SHIFT = 0x0 # macro
VGT_STRMOUT_VTX_STRIDE_1__STRIDE_MASK = 0x000003FF # macro
VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_BUFFER_SIZE_2__SIZE__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_SIZE_2__SIZE_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_VTX_STRIDE_2__STRIDE__SHIFT = 0x0 # macro
VGT_STRMOUT_VTX_STRIDE_2__STRIDE_MASK = 0x000003FF # macro
VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_BUFFER_SIZE_3__SIZE__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_SIZE_3__SIZE_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_VTX_STRIDE_3__STRIDE__SHIFT = 0x0 # macro
VGT_STRMOUT_VTX_STRIDE_3__STRIDE_MASK = 0x000003FF # macro
VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET__SHIFT = 0x0 # macro
VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE__SHIFT = 0x0 # macro
VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE__SHIFT = 0x0 # macro
VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE_MASK = 0x000001FF # macro
VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT__SHIFT = 0x0 # macro
VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT_MASK = 0x000007FF # macro
VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE__SHIFT = 0x0 # macro
VGT_TESS_DISTRIBUTION__ACCUM_TRI__SHIFT = 0x8 # macro
VGT_TESS_DISTRIBUTION__ACCUM_QUAD__SHIFT = 0x10 # macro
VGT_TESS_DISTRIBUTION__DONUT_SPLIT__SHIFT = 0x18 # macro
VGT_TESS_DISTRIBUTION__TRAP_SPLIT__SHIFT = 0x1d # macro
VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE_MASK = 0x000000FF # macro
VGT_TESS_DISTRIBUTION__ACCUM_TRI_MASK = 0x0000FF00 # macro
VGT_TESS_DISTRIBUTION__ACCUM_QUAD_MASK = 0x00FF0000 # macro
VGT_TESS_DISTRIBUTION__DONUT_SPLIT_MASK = 0x1F000000 # macro
VGT_TESS_DISTRIBUTION__TRAP_SPLIT_MASK = 0xE0000000 # macro
VGT_SHADER_STAGES_EN__LS_EN__SHIFT = 0x0 # macro
VGT_SHADER_STAGES_EN__HS_EN__SHIFT = 0x2 # macro
VGT_SHADER_STAGES_EN__ES_EN__SHIFT = 0x3 # macro
VGT_SHADER_STAGES_EN__GS_EN__SHIFT = 0x5 # macro
VGT_SHADER_STAGES_EN__VS_EN__SHIFT = 0x6 # macro
VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN__SHIFT = 0x9 # macro
VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0__SHIFT = 0xa # macro
VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1__SHIFT = 0xb # macro
VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN__SHIFT = 0xc # macro
VGT_SHADER_STAGES_EN__PRIMGEN_EN__SHIFT = 0xd # macro
VGT_SHADER_STAGES_EN__ORDERED_ID_MODE__SHIFT = 0xe # macro
VGT_SHADER_STAGES_EN__MAX_PRIMGRP_IN_WAVE__SHIFT = 0xf # macro
VGT_SHADER_STAGES_EN__GS_FAST_LAUNCH__SHIFT = 0x13 # macro
VGT_SHADER_STAGES_EN__LS_EN_MASK = 0x00000003 # macro
VGT_SHADER_STAGES_EN__HS_EN_MASK = 0x00000004 # macro
VGT_SHADER_STAGES_EN__ES_EN_MASK = 0x00000018 # macro
VGT_SHADER_STAGES_EN__GS_EN_MASK = 0x00000020 # macro
VGT_SHADER_STAGES_EN__VS_EN_MASK = 0x000000C0 # macro
VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN_MASK = 0x00000200 # macro
VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0_MASK = 0x00000400 # macro
VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1_MASK = 0x00000800 # macro
VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN_MASK = 0x00001000 # macro
VGT_SHADER_STAGES_EN__PRIMGEN_EN_MASK = 0x00002000 # macro
VGT_SHADER_STAGES_EN__ORDERED_ID_MODE_MASK = 0x00004000 # macro
VGT_SHADER_STAGES_EN__MAX_PRIMGRP_IN_WAVE_MASK = 0x00078000 # macro
VGT_SHADER_STAGES_EN__GS_FAST_LAUNCH_MASK = 0x00180000 # macro
VGT_LS_HS_CONFIG__NUM_PATCHES__SHIFT = 0x0 # macro
VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP__SHIFT = 0x8 # macro
VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP__SHIFT = 0xe # macro
VGT_LS_HS_CONFIG__NUM_PATCHES_MASK = 0x000000FF # macro
VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK = 0x00003F00 # macro
VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP_MASK = 0x000FC000 # macro
VGT_GS_VERT_ITEMSIZE__ITEMSIZE__SHIFT = 0x0 # macro
VGT_GS_VERT_ITEMSIZE__ITEMSIZE_MASK = 0x00007FFF # macro
VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE__SHIFT = 0x0 # macro
VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE_MASK = 0x00007FFF # macro
VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE__SHIFT = 0x0 # macro
VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE_MASK = 0x00007FFF # macro
VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE__SHIFT = 0x0 # macro
VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE_MASK = 0x00007FFF # macro
VGT_TF_PARAM__TYPE__SHIFT = 0x0 # macro
VGT_TF_PARAM__PARTITIONING__SHIFT = 0x2 # macro
VGT_TF_PARAM__TOPOLOGY__SHIFT = 0x5 # macro
VGT_TF_PARAM__RESERVED_REDUC_AXIS__SHIFT = 0x8 # macro
VGT_TF_PARAM__DEPRECATED__SHIFT = 0x9 # macro
VGT_TF_PARAM__DISABLE_DONUTS__SHIFT = 0xe # macro
VGT_TF_PARAM__RDREQ_POLICY__SHIFT = 0xf # macro
VGT_TF_PARAM__DISTRIBUTION_MODE__SHIFT = 0x11 # macro
VGT_TF_PARAM__TYPE_MASK = 0x00000003 # macro
VGT_TF_PARAM__PARTITIONING_MASK = 0x0000001C # macro
VGT_TF_PARAM__TOPOLOGY_MASK = 0x000000E0 # macro
VGT_TF_PARAM__RESERVED_REDUC_AXIS_MASK = 0x00000100 # macro
VGT_TF_PARAM__DEPRECATED_MASK = 0x00000200 # macro
VGT_TF_PARAM__DISABLE_DONUTS_MASK = 0x00004000 # macro
VGT_TF_PARAM__RDREQ_POLICY_MASK = 0x00008000 # macro
VGT_TF_PARAM__DISTRIBUTION_MODE_MASK = 0x00060000 # macro
DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE__SHIFT = 0x0 # macro
DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0__SHIFT = 0x8 # macro
DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1__SHIFT = 0xa # macro
DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2__SHIFT = 0xc # macro
DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3__SHIFT = 0xe # macro
DB_ALPHA_TO_MASK__OFFSET_ROUND__SHIFT = 0x10 # macro
DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE_MASK = 0x00000001 # macro
DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0_MASK = 0x00000300 # macro
DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1_MASK = 0x00000C00 # macro
DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2_MASK = 0x00003000 # macro
DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3_MASK = 0x0000C000 # macro
DB_ALPHA_TO_MASK__OFFSET_ROUND_MASK = 0x00010000 # macro
VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX__SHIFT = 0x0 # macro
VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX_MASK = 0xFFFFFFFF # macro
PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS__SHIFT = 0x0 # macro
PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT__SHIFT = 0x8 # macro
PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS_MASK = 0x000000FF # macro
PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT_MASK = 0x00000100 # macro
PA_SU_POLY_OFFSET_CLAMP__CLAMP__SHIFT = 0x0 # macro
PA_SU_POLY_OFFSET_CLAMP__CLAMP_MASK = 0xFFFFFFFF # macro
PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE__SHIFT = 0x0 # macro
PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE_MASK = 0xFFFFFFFF # macro
PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET__SHIFT = 0x0 # macro
PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET_MASK = 0xFFFFFFFF # macro
PA_SU_POLY_OFFSET_BACK_SCALE__SCALE__SHIFT = 0x0 # macro
PA_SU_POLY_OFFSET_BACK_SCALE__SCALE_MASK = 0xFFFFFFFF # macro
PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET__SHIFT = 0x0 # macro
PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET_MASK = 0xFFFFFFFF # macro
VGT_GS_INSTANCE_CNT__ENABLE__SHIFT = 0x0 # macro
VGT_GS_INSTANCE_CNT__CNT__SHIFT = 0x2 # macro
VGT_GS_INSTANCE_CNT__ENABLE_MASK = 0x00000001 # macro
VGT_GS_INSTANCE_CNT__CNT_MASK = 0x000001FC # macro
VGT_STRMOUT_CONFIG__STREAMOUT_0_EN__SHIFT = 0x0 # macro
VGT_STRMOUT_CONFIG__STREAMOUT_1_EN__SHIFT = 0x1 # macro
VGT_STRMOUT_CONFIG__STREAMOUT_2_EN__SHIFT = 0x2 # macro
VGT_STRMOUT_CONFIG__STREAMOUT_3_EN__SHIFT = 0x3 # macro
VGT_STRMOUT_CONFIG__RAST_STREAM__SHIFT = 0x4 # macro
VGT_STRMOUT_CONFIG__EN_PRIMS_NEEDED_CNT__SHIFT = 0x7 # macro
VGT_STRMOUT_CONFIG__RAST_STREAM_MASK__SHIFT = 0x8 # macro
VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK__SHIFT = 0x1f # macro
VGT_STRMOUT_CONFIG__STREAMOUT_0_EN_MASK = 0x00000001 # macro
VGT_STRMOUT_CONFIG__STREAMOUT_1_EN_MASK = 0x00000002 # macro
VGT_STRMOUT_CONFIG__STREAMOUT_2_EN_MASK = 0x00000004 # macro
VGT_STRMOUT_CONFIG__STREAMOUT_3_EN_MASK = 0x00000008 # macro
VGT_STRMOUT_CONFIG__RAST_STREAM_MASK = 0x00000070 # macro
VGT_STRMOUT_CONFIG__EN_PRIMS_NEEDED_CNT_MASK = 0x00000080 # macro
VGT_STRMOUT_CONFIG__RAST_STREAM_MASK_MASK = 0x00000F00 # macro
VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK_MASK = 0x80000000 # macro
VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN__SHIFT = 0x4 # macro
VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN__SHIFT = 0x8 # macro
VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN__SHIFT = 0xc # macro
VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN_MASK = 0x0000000F # macro
VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN_MASK = 0x000000F0 # macro
VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN_MASK = 0x00000F00 # macro
VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN_MASK = 0x0000F000 # macro
VGT_DMA_EVENT_INITIATOR__EVENT_TYPE__SHIFT = 0x0 # macro
VGT_DMA_EVENT_INITIATOR__ADDRESS_HI__SHIFT = 0xa # macro
VGT_DMA_EVENT_INITIATOR__EXTENDED_EVENT__SHIFT = 0x1b # macro
VGT_DMA_EVENT_INITIATOR__EVENT_TYPE_MASK = 0x0000003F # macro
VGT_DMA_EVENT_INITIATOR__ADDRESS_HI_MASK = 0x07FFFC00 # macro
VGT_DMA_EVENT_INITIATOR__EXTENDED_EVENT_MASK = 0x08000000 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_0__SHIFT = 0x0 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_1__SHIFT = 0x4 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_2__SHIFT = 0x8 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_3__SHIFT = 0xc # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_4__SHIFT = 0x10 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_5__SHIFT = 0x14 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_6__SHIFT = 0x18 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_7__SHIFT = 0x1c # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_0_MASK = 0x0000000F # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_1_MASK = 0x000000F0 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_2_MASK = 0x00000F00 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_3_MASK = 0x0000F000 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_4_MASK = 0x000F0000 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_5_MASK = 0x00F00000 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_6_MASK = 0x0F000000 # macro
PA_SC_CENTROID_PRIORITY_0__DISTANCE_7_MASK = 0xF0000000 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_8__SHIFT = 0x0 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_9__SHIFT = 0x4 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_10__SHIFT = 0x8 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_11__SHIFT = 0xc # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_12__SHIFT = 0x10 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_13__SHIFT = 0x14 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_14__SHIFT = 0x18 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_15__SHIFT = 0x1c # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_8_MASK = 0x0000000F # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_9_MASK = 0x000000F0 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_10_MASK = 0x00000F00 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_11_MASK = 0x0000F000 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_12_MASK = 0x000F0000 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_13_MASK = 0x00F00000 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_14_MASK = 0x0F000000 # macro
PA_SC_CENTROID_PRIORITY_1__DISTANCE_15_MASK = 0xF0000000 # macro
PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH__SHIFT = 0x9 # macro
PA_SC_LINE_CNTL__LAST_PIXEL__SHIFT = 0xa # macro
PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA__SHIFT = 0xb # macro
PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA__SHIFT = 0xc # macro
PA_SC_LINE_CNTL__EXTRA_DX_DY_PRECISION__SHIFT = 0xd # macro
PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH_MASK = 0x00000200 # macro
PA_SC_LINE_CNTL__LAST_PIXEL_MASK = 0x00000400 # macro
PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA_MASK = 0x00000800 # macro
PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA_MASK = 0x00001000 # macro
PA_SC_LINE_CNTL__EXTRA_DX_DY_PRECISION_MASK = 0x00002000 # macro
PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES__SHIFT = 0x0 # macro
PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN__SHIFT = 0x4 # macro
PA_SC_AA_CONFIG__MAX_SAMPLE_DIST__SHIFT = 0xd # macro
PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES__SHIFT = 0x14 # macro
PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE__SHIFT = 0x18 # macro
PA_SC_AA_CONFIG__COVERAGE_TO_SHADER_SELECT__SHIFT = 0x1a # macro
PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES_MASK = 0x00000007 # macro
PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN_MASK = 0x00000010 # macro
PA_SC_AA_CONFIG__MAX_SAMPLE_DIST_MASK = 0x0001E000 # macro
PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES_MASK = 0x00700000 # macro
PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE_MASK = 0x03000000 # macro
PA_SC_AA_CONFIG__COVERAGE_TO_SHADER_SELECT_MASK = 0x0C000000 # macro
PA_SU_VTX_CNTL__PIX_CENTER__SHIFT = 0x0 # macro
PA_SU_VTX_CNTL__ROUND_MODE__SHIFT = 0x1 # macro
PA_SU_VTX_CNTL__QUANT_MODE__SHIFT = 0x3 # macro
PA_SU_VTX_CNTL__PIX_CENTER_MASK = 0x00000001 # macro
PA_SU_VTX_CNTL__ROUND_MODE_MASK = 0x00000006 # macro
PA_SU_VTX_CNTL__QUANT_MODE_MASK = 0x00000038 # macro
PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER__SHIFT = 0x0 # macro
PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER_MASK = 0xFFFFFFFF # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y_MASK = 0xF0000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X__SHIFT = 0x0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y__SHIFT = 0x4 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X__SHIFT = 0x8 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y__SHIFT = 0xc # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X__SHIFT = 0x10 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y__SHIFT = 0x14 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X__SHIFT = 0x18 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y__SHIFT = 0x1c # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X_MASK = 0x0000000F # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y_MASK = 0x000000F0 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X_MASK = 0x00000F00 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y_MASK = 0x0000F000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X_MASK = 0x000F0000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y_MASK = 0x00F00000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X_MASK = 0x0F000000 # macro
PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y_MASK = 0xF0000000 # macro
PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0__SHIFT = 0x0 # macro
PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0__SHIFT = 0x10 # macro
PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0_MASK = 0x0000FFFF # macro
PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0_MASK = 0xFFFF0000 # macro
PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1__SHIFT = 0x0 # macro
PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1__SHIFT = 0x10 # macro
PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1_MASK = 0x0000FFFF # macro
PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1_MASK = 0xFFFF0000 # macro
PA_SC_SHADER_CONTROL__REALIGN_DQUADS_AFTER_N_WAVES__SHIFT = 0x0 # macro
PA_SC_SHADER_CONTROL__LOAD_COLLISION_WAVEID__SHIFT = 0x2 # macro
PA_SC_SHADER_CONTROL__LOAD_INTRAWAVE_COLLISION__SHIFT = 0x3 # macro
PA_SC_SHADER_CONTROL__REALIGN_DQUADS_AFTER_N_WAVES_MASK = 0x00000003 # macro
PA_SC_SHADER_CONTROL__LOAD_COLLISION_WAVEID_MASK = 0x00000004 # macro
PA_SC_SHADER_CONTROL__LOAD_INTRAWAVE_COLLISION_MASK = 0x00000008 # macro
PA_SC_BINNER_CNTL_0__BINNING_MODE__SHIFT = 0x0 # macro
PA_SC_BINNER_CNTL_0__BIN_SIZE_X__SHIFT = 0x2 # macro
PA_SC_BINNER_CNTL_0__BIN_SIZE_Y__SHIFT = 0x3 # macro
PA_SC_BINNER_CNTL_0__BIN_SIZE_X_EXTEND__SHIFT = 0x4 # macro
PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_EXTEND__SHIFT = 0x7 # macro
PA_SC_BINNER_CNTL_0__CONTEXT_STATES_PER_BIN__SHIFT = 0xa # macro
PA_SC_BINNER_CNTL_0__PERSISTENT_STATES_PER_BIN__SHIFT = 0xd # macro
PA_SC_BINNER_CNTL_0__DISABLE_START_OF_PRIM__SHIFT = 0x12 # macro
PA_SC_BINNER_CNTL_0__FPOVS_PER_BATCH__SHIFT = 0x13 # macro
PA_SC_BINNER_CNTL_0__OPTIMAL_BIN_SELECTION__SHIFT = 0x1b # macro
PA_SC_BINNER_CNTL_0__FLUSH_ON_BINNING_TRANSITION__SHIFT = 0x1c # macro
PA_SC_BINNER_CNTL_0__BINNING_MODE_MASK = 0x00000003 # macro
PA_SC_BINNER_CNTL_0__BIN_SIZE_X_MASK = 0x00000004 # macro
PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_MASK = 0x00000008 # macro
PA_SC_BINNER_CNTL_0__BIN_SIZE_X_EXTEND_MASK = 0x00000070 # macro
PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_EXTEND_MASK = 0x00000380 # macro
PA_SC_BINNER_CNTL_0__CONTEXT_STATES_PER_BIN_MASK = 0x00001C00 # macro
PA_SC_BINNER_CNTL_0__PERSISTENT_STATES_PER_BIN_MASK = 0x0003E000 # macro
PA_SC_BINNER_CNTL_0__DISABLE_START_OF_PRIM_MASK = 0x00040000 # macro
PA_SC_BINNER_CNTL_0__FPOVS_PER_BATCH_MASK = 0x07F80000 # macro
PA_SC_BINNER_CNTL_0__OPTIMAL_BIN_SELECTION_MASK = 0x08000000 # macro
PA_SC_BINNER_CNTL_0__FLUSH_ON_BINNING_TRANSITION_MASK = 0x10000000 # macro
PA_SC_BINNER_CNTL_1__MAX_ALLOC_COUNT__SHIFT = 0x0 # macro
PA_SC_BINNER_CNTL_1__MAX_PRIM_PER_BATCH__SHIFT = 0x10 # macro
PA_SC_BINNER_CNTL_1__MAX_ALLOC_COUNT_MASK = 0x0000FFFF # macro
PA_SC_BINNER_CNTL_1__MAX_PRIM_PER_BATCH_MASK = 0xFFFF0000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_ENABLE__SHIFT = 0x0 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_SAMPLE_SELECT__SHIFT = 0x1 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_ENABLE__SHIFT = 0x5 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_SAMPLE_SELECT__SHIFT = 0x6 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PBB_UNCERTAINTY_REGION_ENABLE__SHIFT = 0xa # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_EXTENT__SHIFT = 0xb # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_OFFSET__SHIFT = 0xc # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_OVER_RAST_INNER_TO_NORMAL__SHIFT = 0xd # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_UNDER_RAST_INNER_TO_NORMAL__SHIFT = 0xe # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE__SHIFT = 0xf # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNCERTAINTY_REGION_MODE__SHIFT = 0x10 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OUTER_UNCERTAINTY_EDGERULE_OVERRIDE__SHIFT = 0x12 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__INNER_UNCERTAINTY_EDGERULE_OVERRIDE__SHIFT = 0x13 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__NULL_SQUAD_AA_MASK_ENABLE__SHIFT = 0x14 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__COVERAGE_AA_MASK_ENABLE__SHIFT = 0x15 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PREZ_AA_MASK_ENABLE__SHIFT = 0x16 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__POSTZ_AA_MASK_ENABLE__SHIFT = 0x17 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__CENTROID_SAMPLE_OVERRIDE__SHIFT = 0x18 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_ENABLE_MASK = 0x00000001 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_SAMPLE_SELECT_MASK = 0x0000001E # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_ENABLE_MASK = 0x00000020 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_SAMPLE_SELECT_MASK = 0x000003C0 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PBB_UNCERTAINTY_REGION_ENABLE_MASK = 0x00000400 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_EXTENT_MASK = 0x00000800 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_OFFSET_MASK = 0x00001000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_OVER_RAST_INNER_TO_NORMAL_MASK = 0x00002000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_UNDER_RAST_INNER_TO_NORMAL_MASK = 0x00004000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE_MASK = 0x00008000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNCERTAINTY_REGION_MODE_MASK = 0x00030000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OUTER_UNCERTAINTY_EDGERULE_OVERRIDE_MASK = 0x00040000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__INNER_UNCERTAINTY_EDGERULE_OVERRIDE_MASK = 0x00080000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__NULL_SQUAD_AA_MASK_ENABLE_MASK = 0x00100000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__COVERAGE_AA_MASK_ENABLE_MASK = 0x00200000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PREZ_AA_MASK_ENABLE_MASK = 0x00400000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__POSTZ_AA_MASK_ENABLE_MASK = 0x00800000 # macro
PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__CENTROID_SAMPLE_OVERRIDE_MASK = 0x01000000 # macro
PA_SC_NGG_MODE_CNTL__MAX_DEALLOCS_IN_WAVE__SHIFT = 0x0 # macro
PA_SC_NGG_MODE_CNTL__MAX_DEALLOCS_IN_WAVE_MASK = 0x000007FF # macro
VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH__SHIFT = 0x0 # macro
VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH_MASK = 0x000000FF # macro
VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST__SHIFT = 0x0 # macro
VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST_MASK = 0x0000007F # macro
CB_COLOR0_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR0_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR0_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR0_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR0_ATTRIB2__MIP0_HEIGHT__SHIFT = 0x0 # macro
CB_COLOR0_ATTRIB2__MIP0_WIDTH__SHIFT = 0xe # macro
CB_COLOR0_ATTRIB2__MAX_MIP__SHIFT = 0x1c # macro
CB_COLOR0_ATTRIB2__MIP0_HEIGHT_MASK = 0x00003FFF # macro
CB_COLOR0_ATTRIB2__MIP0_WIDTH_MASK = 0x0FFFC000 # macro
CB_COLOR0_ATTRIB2__MAX_MIP_MASK = 0xF0000000 # macro
CB_COLOR0_VIEW__SLICE_START__SHIFT = 0x0 # macro
CB_COLOR0_VIEW__SLICE_MAX__SHIFT = 0xd # macro
CB_COLOR0_VIEW__MIP_LEVEL__SHIFT = 0x18 # macro
CB_COLOR0_VIEW__SLICE_START_MASK = 0x000007FF # macro
CB_COLOR0_VIEW__SLICE_MAX_MASK = 0x00FFE000 # macro
CB_COLOR0_VIEW__MIP_LEVEL_MASK = 0x0F000000 # macro
CB_COLOR0_INFO__ENDIAN__SHIFT = 0x0 # macro
CB_COLOR0_INFO__FORMAT__SHIFT = 0x2 # macro
CB_COLOR0_INFO__NUMBER_TYPE__SHIFT = 0x8 # macro
CB_COLOR0_INFO__COMP_SWAP__SHIFT = 0xb # macro
CB_COLOR0_INFO__FAST_CLEAR__SHIFT = 0xd # macro
CB_COLOR0_INFO__COMPRESSION__SHIFT = 0xe # macro
CB_COLOR0_INFO__BLEND_CLAMP__SHIFT = 0xf # macro
CB_COLOR0_INFO__BLEND_BYPASS__SHIFT = 0x10 # macro
CB_COLOR0_INFO__SIMPLE_FLOAT__SHIFT = 0x11 # macro
CB_COLOR0_INFO__ROUND_MODE__SHIFT = 0x12 # macro
CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST__SHIFT = 0x14 # macro
CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT = 0x17 # macro
CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE__SHIFT = 0x1a # macro
CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT = 0x1b # macro
CB_COLOR0_INFO__DCC_ENABLE__SHIFT = 0x1c # macro
CB_COLOR0_INFO__CMASK_ADDR_TYPE__SHIFT = 0x1d # macro
CB_COLOR0_INFO__ENDIAN_MASK = 0x00000003 # macro
CB_COLOR0_INFO__FORMAT_MASK = 0x0000007C # macro
CB_COLOR0_INFO__NUMBER_TYPE_MASK = 0x00000700 # macro
CB_COLOR0_INFO__COMP_SWAP_MASK = 0x00001800 # macro
CB_COLOR0_INFO__FAST_CLEAR_MASK = 0x00002000 # macro
CB_COLOR0_INFO__COMPRESSION_MASK = 0x00004000 # macro
CB_COLOR0_INFO__BLEND_CLAMP_MASK = 0x00008000 # macro
CB_COLOR0_INFO__BLEND_BYPASS_MASK = 0x00010000 # macro
CB_COLOR0_INFO__SIMPLE_FLOAT_MASK = 0x00020000 # macro
CB_COLOR0_INFO__ROUND_MODE_MASK = 0x00040000 # macro
CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST_MASK = 0x00700000 # macro
CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL_MASK = 0x03800000 # macro
CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE_MASK = 0x04000000 # macro
CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK = 0x08000000 # macro
CB_COLOR0_INFO__DCC_ENABLE_MASK = 0x10000000 # macro
CB_COLOR0_INFO__CMASK_ADDR_TYPE_MASK = 0x60000000 # macro
CB_COLOR0_ATTRIB__MIP0_DEPTH__SHIFT = 0x0 # macro
CB_COLOR0_ATTRIB__META_LINEAR__SHIFT = 0xb # macro
CB_COLOR0_ATTRIB__NUM_SAMPLES__SHIFT = 0xc # macro
CB_COLOR0_ATTRIB__NUM_FRAGMENTS__SHIFT = 0xf # macro
CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1__SHIFT = 0x11 # macro
CB_COLOR0_ATTRIB__COLOR_SW_MODE__SHIFT = 0x12 # macro
CB_COLOR0_ATTRIB__FMASK_SW_MODE__SHIFT = 0x17 # macro
CB_COLOR0_ATTRIB__RESOURCE_TYPE__SHIFT = 0x1c # macro
CB_COLOR0_ATTRIB__RB_ALIGNED__SHIFT = 0x1e # macro
CB_COLOR0_ATTRIB__PIPE_ALIGNED__SHIFT = 0x1f # macro
CB_COLOR0_ATTRIB__MIP0_DEPTH_MASK = 0x000007FF # macro
CB_COLOR0_ATTRIB__META_LINEAR_MASK = 0x00000800 # macro
CB_COLOR0_ATTRIB__NUM_SAMPLES_MASK = 0x00007000 # macro
CB_COLOR0_ATTRIB__NUM_FRAGMENTS_MASK = 0x00018000 # macro
CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1_MASK = 0x00020000 # macro
CB_COLOR0_ATTRIB__COLOR_SW_MODE_MASK = 0x007C0000 # macro
CB_COLOR0_ATTRIB__FMASK_SW_MODE_MASK = 0x0F800000 # macro
CB_COLOR0_ATTRIB__RESOURCE_TYPE_MASK = 0x30000000 # macro
CB_COLOR0_ATTRIB__RB_ALIGNED_MASK = 0x40000000 # macro
CB_COLOR0_ATTRIB__PIPE_ALIGNED_MASK = 0x80000000 # macro
CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT = 0x0 # macro
CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT = 0x1 # macro
CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT = 0x2 # macro
CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT = 0x4 # macro
CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT = 0x5 # macro
CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM__SHIFT = 0x7 # macro
CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT = 0x9 # macro
CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT = 0xa # macro
CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT = 0xe # macro
CB_COLOR0_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT = 0x12 # macro
CB_COLOR0_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT = 0x13 # macro
CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK = 0x00000001 # macro
CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK = 0x00000002 # macro
CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK = 0x0000000C # macro
CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK = 0x00000010 # macro
CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK = 0x00000060 # macro
CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM_MASK = 0x00000180 # macro
CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK = 0x00000200 # macro
CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK = 0x00003C00 # macro
CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK = 0x0003C000 # macro
CB_COLOR0_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK = 0x00040000 # macro
CB_COLOR0_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK = 0x00080000 # macro
CB_COLOR0_CMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR0_CMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR0_CMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR0_CMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR0_FMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR0_FMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR0_FMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR0_FMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0__SHIFT = 0x0 # macro
CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0_MASK = 0xFFFFFFFF # macro
CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1__SHIFT = 0x0 # macro
CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1_MASK = 0xFFFFFFFF # macro
CB_COLOR0_DCC_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR0_DCC_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR0_DCC_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR0_DCC_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR1_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR1_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR1_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR1_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR1_ATTRIB2__MIP0_HEIGHT__SHIFT = 0x0 # macro
CB_COLOR1_ATTRIB2__MIP0_WIDTH__SHIFT = 0xe # macro
CB_COLOR1_ATTRIB2__MAX_MIP__SHIFT = 0x1c # macro
CB_COLOR1_ATTRIB2__MIP0_HEIGHT_MASK = 0x00003FFF # macro
CB_COLOR1_ATTRIB2__MIP0_WIDTH_MASK = 0x0FFFC000 # macro
CB_COLOR1_ATTRIB2__MAX_MIP_MASK = 0xF0000000 # macro
CB_COLOR1_VIEW__SLICE_START__SHIFT = 0x0 # macro
CB_COLOR1_VIEW__SLICE_MAX__SHIFT = 0xd # macro
CB_COLOR1_VIEW__MIP_LEVEL__SHIFT = 0x18 # macro
CB_COLOR1_VIEW__SLICE_START_MASK = 0x000007FF # macro
CB_COLOR1_VIEW__SLICE_MAX_MASK = 0x00FFE000 # macro
CB_COLOR1_VIEW__MIP_LEVEL_MASK = 0x0F000000 # macro
CB_COLOR1_INFO__ENDIAN__SHIFT = 0x0 # macro
CB_COLOR1_INFO__FORMAT__SHIFT = 0x2 # macro
CB_COLOR1_INFO__NUMBER_TYPE__SHIFT = 0x8 # macro
CB_COLOR1_INFO__COMP_SWAP__SHIFT = 0xb # macro
CB_COLOR1_INFO__FAST_CLEAR__SHIFT = 0xd # macro
CB_COLOR1_INFO__COMPRESSION__SHIFT = 0xe # macro
CB_COLOR1_INFO__BLEND_CLAMP__SHIFT = 0xf # macro
CB_COLOR1_INFO__BLEND_BYPASS__SHIFT = 0x10 # macro
CB_COLOR1_INFO__SIMPLE_FLOAT__SHIFT = 0x11 # macro
CB_COLOR1_INFO__ROUND_MODE__SHIFT = 0x12 # macro
CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST__SHIFT = 0x14 # macro
CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT = 0x17 # macro
CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE__SHIFT = 0x1a # macro
CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT = 0x1b # macro
CB_COLOR1_INFO__DCC_ENABLE__SHIFT = 0x1c # macro
CB_COLOR1_INFO__CMASK_ADDR_TYPE__SHIFT = 0x1d # macro
CB_COLOR1_INFO__ENDIAN_MASK = 0x00000003 # macro
CB_COLOR1_INFO__FORMAT_MASK = 0x0000007C # macro
CB_COLOR1_INFO__NUMBER_TYPE_MASK = 0x00000700 # macro
CB_COLOR1_INFO__COMP_SWAP_MASK = 0x00001800 # macro
CB_COLOR1_INFO__FAST_CLEAR_MASK = 0x00002000 # macro
CB_COLOR1_INFO__COMPRESSION_MASK = 0x00004000 # macro
CB_COLOR1_INFO__BLEND_CLAMP_MASK = 0x00008000 # macro
CB_COLOR1_INFO__BLEND_BYPASS_MASK = 0x00010000 # macro
CB_COLOR1_INFO__SIMPLE_FLOAT_MASK = 0x00020000 # macro
CB_COLOR1_INFO__ROUND_MODE_MASK = 0x00040000 # macro
CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST_MASK = 0x00700000 # macro
CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL_MASK = 0x03800000 # macro
CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE_MASK = 0x04000000 # macro
CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK = 0x08000000 # macro
CB_COLOR1_INFO__DCC_ENABLE_MASK = 0x10000000 # macro
CB_COLOR1_INFO__CMASK_ADDR_TYPE_MASK = 0x60000000 # macro
CB_COLOR1_ATTRIB__MIP0_DEPTH__SHIFT = 0x0 # macro
CB_COLOR1_ATTRIB__META_LINEAR__SHIFT = 0xb # macro
CB_COLOR1_ATTRIB__NUM_SAMPLES__SHIFT = 0xc # macro
CB_COLOR1_ATTRIB__NUM_FRAGMENTS__SHIFT = 0xf # macro
CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1__SHIFT = 0x11 # macro
CB_COLOR1_ATTRIB__COLOR_SW_MODE__SHIFT = 0x12 # macro
CB_COLOR1_ATTRIB__FMASK_SW_MODE__SHIFT = 0x17 # macro
CB_COLOR1_ATTRIB__RESOURCE_TYPE__SHIFT = 0x1c # macro
CB_COLOR1_ATTRIB__RB_ALIGNED__SHIFT = 0x1e # macro
CB_COLOR1_ATTRIB__PIPE_ALIGNED__SHIFT = 0x1f # macro
CB_COLOR1_ATTRIB__MIP0_DEPTH_MASK = 0x000007FF # macro
CB_COLOR1_ATTRIB__META_LINEAR_MASK = 0x00000800 # macro
CB_COLOR1_ATTRIB__NUM_SAMPLES_MASK = 0x00007000 # macro
CB_COLOR1_ATTRIB__NUM_FRAGMENTS_MASK = 0x00018000 # macro
CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1_MASK = 0x00020000 # macro
CB_COLOR1_ATTRIB__COLOR_SW_MODE_MASK = 0x007C0000 # macro
CB_COLOR1_ATTRIB__FMASK_SW_MODE_MASK = 0x0F800000 # macro
CB_COLOR1_ATTRIB__RESOURCE_TYPE_MASK = 0x30000000 # macro
CB_COLOR1_ATTRIB__RB_ALIGNED_MASK = 0x40000000 # macro
CB_COLOR1_ATTRIB__PIPE_ALIGNED_MASK = 0x80000000 # macro
CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT = 0x0 # macro
CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT = 0x1 # macro
CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT = 0x2 # macro
CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT = 0x4 # macro
CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT = 0x5 # macro
CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM__SHIFT = 0x7 # macro
CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT = 0x9 # macro
CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT = 0xa # macro
CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT = 0xe # macro
CB_COLOR1_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT = 0x12 # macro
CB_COLOR1_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT = 0x13 # macro
CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK = 0x00000001 # macro
CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK = 0x00000002 # macro
CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK = 0x0000000C # macro
CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK = 0x00000010 # macro
CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK = 0x00000060 # macro
CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM_MASK = 0x00000180 # macro
CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK = 0x00000200 # macro
CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK = 0x00003C00 # macro
CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK = 0x0003C000 # macro
CB_COLOR1_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK = 0x00040000 # macro
CB_COLOR1_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK = 0x00080000 # macro
CB_COLOR1_CMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR1_CMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR1_CMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR1_CMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR1_FMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR1_FMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR1_FMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR1_FMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0__SHIFT = 0x0 # macro
CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0_MASK = 0xFFFFFFFF # macro
CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1__SHIFT = 0x0 # macro
CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1_MASK = 0xFFFFFFFF # macro
CB_COLOR1_DCC_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR1_DCC_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR1_DCC_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR1_DCC_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR2_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR2_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR2_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR2_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR2_ATTRIB2__MIP0_HEIGHT__SHIFT = 0x0 # macro
CB_COLOR2_ATTRIB2__MIP0_WIDTH__SHIFT = 0xe # macro
CB_COLOR2_ATTRIB2__MAX_MIP__SHIFT = 0x1c # macro
CB_COLOR2_ATTRIB2__MIP0_HEIGHT_MASK = 0x00003FFF # macro
CB_COLOR2_ATTRIB2__MIP0_WIDTH_MASK = 0x0FFFC000 # macro
CB_COLOR2_ATTRIB2__MAX_MIP_MASK = 0xF0000000 # macro
CB_COLOR2_VIEW__SLICE_START__SHIFT = 0x0 # macro
CB_COLOR2_VIEW__SLICE_MAX__SHIFT = 0xd # macro
CB_COLOR2_VIEW__MIP_LEVEL__SHIFT = 0x18 # macro
CB_COLOR2_VIEW__SLICE_START_MASK = 0x000007FF # macro
CB_COLOR2_VIEW__SLICE_MAX_MASK = 0x00FFE000 # macro
CB_COLOR2_VIEW__MIP_LEVEL_MASK = 0x0F000000 # macro
CB_COLOR2_INFO__ENDIAN__SHIFT = 0x0 # macro
CB_COLOR2_INFO__FORMAT__SHIFT = 0x2 # macro
CB_COLOR2_INFO__NUMBER_TYPE__SHIFT = 0x8 # macro
CB_COLOR2_INFO__COMP_SWAP__SHIFT = 0xb # macro
CB_COLOR2_INFO__FAST_CLEAR__SHIFT = 0xd # macro
CB_COLOR2_INFO__COMPRESSION__SHIFT = 0xe # macro
CB_COLOR2_INFO__BLEND_CLAMP__SHIFT = 0xf # macro
CB_COLOR2_INFO__BLEND_BYPASS__SHIFT = 0x10 # macro
CB_COLOR2_INFO__SIMPLE_FLOAT__SHIFT = 0x11 # macro
CB_COLOR2_INFO__ROUND_MODE__SHIFT = 0x12 # macro
CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST__SHIFT = 0x14 # macro
CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT = 0x17 # macro
CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE__SHIFT = 0x1a # macro
CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT = 0x1b # macro
CB_COLOR2_INFO__DCC_ENABLE__SHIFT = 0x1c # macro
CB_COLOR2_INFO__CMASK_ADDR_TYPE__SHIFT = 0x1d # macro
CB_COLOR2_INFO__ENDIAN_MASK = 0x00000003 # macro
CB_COLOR2_INFO__FORMAT_MASK = 0x0000007C # macro
CB_COLOR2_INFO__NUMBER_TYPE_MASK = 0x00000700 # macro
CB_COLOR2_INFO__COMP_SWAP_MASK = 0x00001800 # macro
CB_COLOR2_INFO__FAST_CLEAR_MASK = 0x00002000 # macro
CB_COLOR2_INFO__COMPRESSION_MASK = 0x00004000 # macro
CB_COLOR2_INFO__BLEND_CLAMP_MASK = 0x00008000 # macro
CB_COLOR2_INFO__BLEND_BYPASS_MASK = 0x00010000 # macro
CB_COLOR2_INFO__SIMPLE_FLOAT_MASK = 0x00020000 # macro
CB_COLOR2_INFO__ROUND_MODE_MASK = 0x00040000 # macro
CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST_MASK = 0x00700000 # macro
CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL_MASK = 0x03800000 # macro
CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE_MASK = 0x04000000 # macro
CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK = 0x08000000 # macro
CB_COLOR2_INFO__DCC_ENABLE_MASK = 0x10000000 # macro
CB_COLOR2_INFO__CMASK_ADDR_TYPE_MASK = 0x60000000 # macro
CB_COLOR2_ATTRIB__MIP0_DEPTH__SHIFT = 0x0 # macro
CB_COLOR2_ATTRIB__META_LINEAR__SHIFT = 0xb # macro
CB_COLOR2_ATTRIB__NUM_SAMPLES__SHIFT = 0xc # macro
CB_COLOR2_ATTRIB__NUM_FRAGMENTS__SHIFT = 0xf # macro
CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1__SHIFT = 0x11 # macro
CB_COLOR2_ATTRIB__COLOR_SW_MODE__SHIFT = 0x12 # macro
CB_COLOR2_ATTRIB__FMASK_SW_MODE__SHIFT = 0x17 # macro
CB_COLOR2_ATTRIB__RESOURCE_TYPE__SHIFT = 0x1c # macro
CB_COLOR2_ATTRIB__RB_ALIGNED__SHIFT = 0x1e # macro
CB_COLOR2_ATTRIB__PIPE_ALIGNED__SHIFT = 0x1f # macro
CB_COLOR2_ATTRIB__MIP0_DEPTH_MASK = 0x000007FF # macro
CB_COLOR2_ATTRIB__META_LINEAR_MASK = 0x00000800 # macro
CB_COLOR2_ATTRIB__NUM_SAMPLES_MASK = 0x00007000 # macro
CB_COLOR2_ATTRIB__NUM_FRAGMENTS_MASK = 0x00018000 # macro
CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1_MASK = 0x00020000 # macro
CB_COLOR2_ATTRIB__COLOR_SW_MODE_MASK = 0x007C0000 # macro
CB_COLOR2_ATTRIB__FMASK_SW_MODE_MASK = 0x0F800000 # macro
CB_COLOR2_ATTRIB__RESOURCE_TYPE_MASK = 0x30000000 # macro
CB_COLOR2_ATTRIB__RB_ALIGNED_MASK = 0x40000000 # macro
CB_COLOR2_ATTRIB__PIPE_ALIGNED_MASK = 0x80000000 # macro
CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT = 0x0 # macro
CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT = 0x1 # macro
CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT = 0x2 # macro
CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT = 0x4 # macro
CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT = 0x5 # macro
CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM__SHIFT = 0x7 # macro
CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT = 0x9 # macro
CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT = 0xa # macro
CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT = 0xe # macro
CB_COLOR2_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT = 0x12 # macro
CB_COLOR2_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT = 0x13 # macro
CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK = 0x00000001 # macro
CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK = 0x00000002 # macro
CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK = 0x0000000C # macro
CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK = 0x00000010 # macro
CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK = 0x00000060 # macro
CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM_MASK = 0x00000180 # macro
CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK = 0x00000200 # macro
CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK = 0x00003C00 # macro
CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK = 0x0003C000 # macro
CB_COLOR2_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK = 0x00040000 # macro
CB_COLOR2_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK = 0x00080000 # macro
CB_COLOR2_CMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR2_CMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR2_CMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR2_CMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR2_FMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR2_FMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR2_FMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR2_FMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0__SHIFT = 0x0 # macro
CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0_MASK = 0xFFFFFFFF # macro
CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1__SHIFT = 0x0 # macro
CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1_MASK = 0xFFFFFFFF # macro
CB_COLOR2_DCC_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR2_DCC_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR2_DCC_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR2_DCC_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR3_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR3_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR3_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR3_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR3_ATTRIB2__MIP0_HEIGHT__SHIFT = 0x0 # macro
CB_COLOR3_ATTRIB2__MIP0_WIDTH__SHIFT = 0xe # macro
CB_COLOR3_ATTRIB2__MAX_MIP__SHIFT = 0x1c # macro
CB_COLOR3_ATTRIB2__MIP0_HEIGHT_MASK = 0x00003FFF # macro
CB_COLOR3_ATTRIB2__MIP0_WIDTH_MASK = 0x0FFFC000 # macro
CB_COLOR3_ATTRIB2__MAX_MIP_MASK = 0xF0000000 # macro
CB_COLOR3_VIEW__SLICE_START__SHIFT = 0x0 # macro
CB_COLOR3_VIEW__SLICE_MAX__SHIFT = 0xd # macro
CB_COLOR3_VIEW__MIP_LEVEL__SHIFT = 0x18 # macro
CB_COLOR3_VIEW__SLICE_START_MASK = 0x000007FF # macro
CB_COLOR3_VIEW__SLICE_MAX_MASK = 0x00FFE000 # macro
CB_COLOR3_VIEW__MIP_LEVEL_MASK = 0x0F000000 # macro
CB_COLOR3_INFO__ENDIAN__SHIFT = 0x0 # macro
CB_COLOR3_INFO__FORMAT__SHIFT = 0x2 # macro
CB_COLOR3_INFO__NUMBER_TYPE__SHIFT = 0x8 # macro
CB_COLOR3_INFO__COMP_SWAP__SHIFT = 0xb # macro
CB_COLOR3_INFO__FAST_CLEAR__SHIFT = 0xd # macro
CB_COLOR3_INFO__COMPRESSION__SHIFT = 0xe # macro
CB_COLOR3_INFO__BLEND_CLAMP__SHIFT = 0xf # macro
CB_COLOR3_INFO__BLEND_BYPASS__SHIFT = 0x10 # macro
CB_COLOR3_INFO__SIMPLE_FLOAT__SHIFT = 0x11 # macro
CB_COLOR3_INFO__ROUND_MODE__SHIFT = 0x12 # macro
CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST__SHIFT = 0x14 # macro
CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT = 0x17 # macro
CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE__SHIFT = 0x1a # macro
CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT = 0x1b # macro
CB_COLOR3_INFO__DCC_ENABLE__SHIFT = 0x1c # macro
CB_COLOR3_INFO__CMASK_ADDR_TYPE__SHIFT = 0x1d # macro
CB_COLOR3_INFO__ENDIAN_MASK = 0x00000003 # macro
CB_COLOR3_INFO__FORMAT_MASK = 0x0000007C # macro
CB_COLOR3_INFO__NUMBER_TYPE_MASK = 0x00000700 # macro
CB_COLOR3_INFO__COMP_SWAP_MASK = 0x00001800 # macro
CB_COLOR3_INFO__FAST_CLEAR_MASK = 0x00002000 # macro
CB_COLOR3_INFO__COMPRESSION_MASK = 0x00004000 # macro
CB_COLOR3_INFO__BLEND_CLAMP_MASK = 0x00008000 # macro
CB_COLOR3_INFO__BLEND_BYPASS_MASK = 0x00010000 # macro
CB_COLOR3_INFO__SIMPLE_FLOAT_MASK = 0x00020000 # macro
CB_COLOR3_INFO__ROUND_MODE_MASK = 0x00040000 # macro
CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST_MASK = 0x00700000 # macro
CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL_MASK = 0x03800000 # macro
CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE_MASK = 0x04000000 # macro
CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK = 0x08000000 # macro
CB_COLOR3_INFO__DCC_ENABLE_MASK = 0x10000000 # macro
CB_COLOR3_INFO__CMASK_ADDR_TYPE_MASK = 0x60000000 # macro
CB_COLOR3_ATTRIB__MIP0_DEPTH__SHIFT = 0x0 # macro
CB_COLOR3_ATTRIB__META_LINEAR__SHIFT = 0xb # macro
CB_COLOR3_ATTRIB__NUM_SAMPLES__SHIFT = 0xc # macro
CB_COLOR3_ATTRIB__NUM_FRAGMENTS__SHIFT = 0xf # macro
CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1__SHIFT = 0x11 # macro
CB_COLOR3_ATTRIB__COLOR_SW_MODE__SHIFT = 0x12 # macro
CB_COLOR3_ATTRIB__FMASK_SW_MODE__SHIFT = 0x17 # macro
CB_COLOR3_ATTRIB__RESOURCE_TYPE__SHIFT = 0x1c # macro
CB_COLOR3_ATTRIB__RB_ALIGNED__SHIFT = 0x1e # macro
CB_COLOR3_ATTRIB__PIPE_ALIGNED__SHIFT = 0x1f # macro
CB_COLOR3_ATTRIB__MIP0_DEPTH_MASK = 0x000007FF # macro
CB_COLOR3_ATTRIB__META_LINEAR_MASK = 0x00000800 # macro
CB_COLOR3_ATTRIB__NUM_SAMPLES_MASK = 0x00007000 # macro
CB_COLOR3_ATTRIB__NUM_FRAGMENTS_MASK = 0x00018000 # macro
CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1_MASK = 0x00020000 # macro
CB_COLOR3_ATTRIB__COLOR_SW_MODE_MASK = 0x007C0000 # macro
CB_COLOR3_ATTRIB__FMASK_SW_MODE_MASK = 0x0F800000 # macro
CB_COLOR3_ATTRIB__RESOURCE_TYPE_MASK = 0x30000000 # macro
CB_COLOR3_ATTRIB__RB_ALIGNED_MASK = 0x40000000 # macro
CB_COLOR3_ATTRIB__PIPE_ALIGNED_MASK = 0x80000000 # macro
CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT = 0x0 # macro
CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT = 0x1 # macro
CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT = 0x2 # macro
CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT = 0x4 # macro
CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT = 0x5 # macro
CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM__SHIFT = 0x7 # macro
CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT = 0x9 # macro
CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT = 0xa # macro
CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT = 0xe # macro
CB_COLOR3_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT = 0x12 # macro
CB_COLOR3_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT = 0x13 # macro
CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK = 0x00000001 # macro
CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK = 0x00000002 # macro
CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK = 0x0000000C # macro
CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK = 0x00000010 # macro
CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK = 0x00000060 # macro
CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM_MASK = 0x00000180 # macro
CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK = 0x00000200 # macro
CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK = 0x00003C00 # macro
CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK = 0x0003C000 # macro
CB_COLOR3_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK = 0x00040000 # macro
CB_COLOR3_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK = 0x00080000 # macro
CB_COLOR3_CMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR3_CMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR3_CMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR3_CMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR3_FMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR3_FMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR3_FMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR3_FMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0__SHIFT = 0x0 # macro
CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0_MASK = 0xFFFFFFFF # macro
CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1__SHIFT = 0x0 # macro
CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1_MASK = 0xFFFFFFFF # macro
CB_COLOR3_DCC_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR3_DCC_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR3_DCC_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR3_DCC_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR4_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR4_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR4_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR4_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR4_ATTRIB2__MIP0_HEIGHT__SHIFT = 0x0 # macro
CB_COLOR4_ATTRIB2__MIP0_WIDTH__SHIFT = 0xe # macro
CB_COLOR4_ATTRIB2__MAX_MIP__SHIFT = 0x1c # macro
CB_COLOR4_ATTRIB2__MIP0_HEIGHT_MASK = 0x00003FFF # macro
CB_COLOR4_ATTRIB2__MIP0_WIDTH_MASK = 0x0FFFC000 # macro
CB_COLOR4_ATTRIB2__MAX_MIP_MASK = 0xF0000000 # macro
CB_COLOR4_VIEW__SLICE_START__SHIFT = 0x0 # macro
CB_COLOR4_VIEW__SLICE_MAX__SHIFT = 0xd # macro
CB_COLOR4_VIEW__MIP_LEVEL__SHIFT = 0x18 # macro
CB_COLOR4_VIEW__SLICE_START_MASK = 0x000007FF # macro
CB_COLOR4_VIEW__SLICE_MAX_MASK = 0x00FFE000 # macro
CB_COLOR4_VIEW__MIP_LEVEL_MASK = 0x0F000000 # macro
CB_COLOR4_INFO__ENDIAN__SHIFT = 0x0 # macro
CB_COLOR4_INFO__FORMAT__SHIFT = 0x2 # macro
CB_COLOR4_INFO__NUMBER_TYPE__SHIFT = 0x8 # macro
CB_COLOR4_INFO__COMP_SWAP__SHIFT = 0xb # macro
CB_COLOR4_INFO__FAST_CLEAR__SHIFT = 0xd # macro
CB_COLOR4_INFO__COMPRESSION__SHIFT = 0xe # macro
CB_COLOR4_INFO__BLEND_CLAMP__SHIFT = 0xf # macro
CB_COLOR4_INFO__BLEND_BYPASS__SHIFT = 0x10 # macro
CB_COLOR4_INFO__SIMPLE_FLOAT__SHIFT = 0x11 # macro
CB_COLOR4_INFO__ROUND_MODE__SHIFT = 0x12 # macro
CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST__SHIFT = 0x14 # macro
CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT = 0x17 # macro
CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE__SHIFT = 0x1a # macro
CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT = 0x1b # macro
CB_COLOR4_INFO__DCC_ENABLE__SHIFT = 0x1c # macro
CB_COLOR4_INFO__CMASK_ADDR_TYPE__SHIFT = 0x1d # macro
CB_COLOR4_INFO__ENDIAN_MASK = 0x00000003 # macro
CB_COLOR4_INFO__FORMAT_MASK = 0x0000007C # macro
CB_COLOR4_INFO__NUMBER_TYPE_MASK = 0x00000700 # macro
CB_COLOR4_INFO__COMP_SWAP_MASK = 0x00001800 # macro
CB_COLOR4_INFO__FAST_CLEAR_MASK = 0x00002000 # macro
CB_COLOR4_INFO__COMPRESSION_MASK = 0x00004000 # macro
CB_COLOR4_INFO__BLEND_CLAMP_MASK = 0x00008000 # macro
CB_COLOR4_INFO__BLEND_BYPASS_MASK = 0x00010000 # macro
CB_COLOR4_INFO__SIMPLE_FLOAT_MASK = 0x00020000 # macro
CB_COLOR4_INFO__ROUND_MODE_MASK = 0x00040000 # macro
CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST_MASK = 0x00700000 # macro
CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL_MASK = 0x03800000 # macro
CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE_MASK = 0x04000000 # macro
CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK = 0x08000000 # macro
CB_COLOR4_INFO__DCC_ENABLE_MASK = 0x10000000 # macro
CB_COLOR4_INFO__CMASK_ADDR_TYPE_MASK = 0x60000000 # macro
CB_COLOR4_ATTRIB__MIP0_DEPTH__SHIFT = 0x0 # macro
CB_COLOR4_ATTRIB__META_LINEAR__SHIFT = 0xb # macro
CB_COLOR4_ATTRIB__NUM_SAMPLES__SHIFT = 0xc # macro
CB_COLOR4_ATTRIB__NUM_FRAGMENTS__SHIFT = 0xf # macro
CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1__SHIFT = 0x11 # macro
CB_COLOR4_ATTRIB__COLOR_SW_MODE__SHIFT = 0x12 # macro
CB_COLOR4_ATTRIB__FMASK_SW_MODE__SHIFT = 0x17 # macro
CB_COLOR4_ATTRIB__RESOURCE_TYPE__SHIFT = 0x1c # macro
CB_COLOR4_ATTRIB__RB_ALIGNED__SHIFT = 0x1e # macro
CB_COLOR4_ATTRIB__PIPE_ALIGNED__SHIFT = 0x1f # macro
CB_COLOR4_ATTRIB__MIP0_DEPTH_MASK = 0x000007FF # macro
CB_COLOR4_ATTRIB__META_LINEAR_MASK = 0x00000800 # macro
CB_COLOR4_ATTRIB__NUM_SAMPLES_MASK = 0x00007000 # macro
CB_COLOR4_ATTRIB__NUM_FRAGMENTS_MASK = 0x00018000 # macro
CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1_MASK = 0x00020000 # macro
CB_COLOR4_ATTRIB__COLOR_SW_MODE_MASK = 0x007C0000 # macro
CB_COLOR4_ATTRIB__FMASK_SW_MODE_MASK = 0x0F800000 # macro
CB_COLOR4_ATTRIB__RESOURCE_TYPE_MASK = 0x30000000 # macro
CB_COLOR4_ATTRIB__RB_ALIGNED_MASK = 0x40000000 # macro
CB_COLOR4_ATTRIB__PIPE_ALIGNED_MASK = 0x80000000 # macro
CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT = 0x0 # macro
CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT = 0x1 # macro
CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT = 0x2 # macro
CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT = 0x4 # macro
CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT = 0x5 # macro
CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM__SHIFT = 0x7 # macro
CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT = 0x9 # macro
CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT = 0xa # macro
CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT = 0xe # macro
CB_COLOR4_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT = 0x12 # macro
CB_COLOR4_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT = 0x13 # macro
CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK = 0x00000001 # macro
CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK = 0x00000002 # macro
CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK = 0x0000000C # macro
CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK = 0x00000010 # macro
CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK = 0x00000060 # macro
CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM_MASK = 0x00000180 # macro
CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK = 0x00000200 # macro
CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK = 0x00003C00 # macro
CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK = 0x0003C000 # macro
CB_COLOR4_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK = 0x00040000 # macro
CB_COLOR4_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK = 0x00080000 # macro
CB_COLOR4_CMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR4_CMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR4_CMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR4_CMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR4_FMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR4_FMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR4_FMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR4_FMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0__SHIFT = 0x0 # macro
CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0_MASK = 0xFFFFFFFF # macro
CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1__SHIFT = 0x0 # macro
CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1_MASK = 0xFFFFFFFF # macro
CB_COLOR4_DCC_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR4_DCC_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR4_DCC_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR4_DCC_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR5_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR5_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR5_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR5_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR5_ATTRIB2__MIP0_HEIGHT__SHIFT = 0x0 # macro
CB_COLOR5_ATTRIB2__MIP0_WIDTH__SHIFT = 0xe # macro
CB_COLOR5_ATTRIB2__MAX_MIP__SHIFT = 0x1c # macro
CB_COLOR5_ATTRIB2__MIP0_HEIGHT_MASK = 0x00003FFF # macro
CB_COLOR5_ATTRIB2__MIP0_WIDTH_MASK = 0x0FFFC000 # macro
CB_COLOR5_ATTRIB2__MAX_MIP_MASK = 0xF0000000 # macro
CB_COLOR5_VIEW__SLICE_START__SHIFT = 0x0 # macro
CB_COLOR5_VIEW__SLICE_MAX__SHIFT = 0xd # macro
CB_COLOR5_VIEW__MIP_LEVEL__SHIFT = 0x18 # macro
CB_COLOR5_VIEW__SLICE_START_MASK = 0x000007FF # macro
CB_COLOR5_VIEW__SLICE_MAX_MASK = 0x00FFE000 # macro
CB_COLOR5_VIEW__MIP_LEVEL_MASK = 0x0F000000 # macro
CB_COLOR5_INFO__ENDIAN__SHIFT = 0x0 # macro
CB_COLOR5_INFO__FORMAT__SHIFT = 0x2 # macro
CB_COLOR5_INFO__NUMBER_TYPE__SHIFT = 0x8 # macro
CB_COLOR5_INFO__COMP_SWAP__SHIFT = 0xb # macro
CB_COLOR5_INFO__FAST_CLEAR__SHIFT = 0xd # macro
CB_COLOR5_INFO__COMPRESSION__SHIFT = 0xe # macro
CB_COLOR5_INFO__BLEND_CLAMP__SHIFT = 0xf # macro
CB_COLOR5_INFO__BLEND_BYPASS__SHIFT = 0x10 # macro
CB_COLOR5_INFO__SIMPLE_FLOAT__SHIFT = 0x11 # macro
CB_COLOR5_INFO__ROUND_MODE__SHIFT = 0x12 # macro
CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST__SHIFT = 0x14 # macro
CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT = 0x17 # macro
CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE__SHIFT = 0x1a # macro
CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT = 0x1b # macro
CB_COLOR5_INFO__DCC_ENABLE__SHIFT = 0x1c # macro
CB_COLOR5_INFO__CMASK_ADDR_TYPE__SHIFT = 0x1d # macro
CB_COLOR5_INFO__ENDIAN_MASK = 0x00000003 # macro
CB_COLOR5_INFO__FORMAT_MASK = 0x0000007C # macro
CB_COLOR5_INFO__NUMBER_TYPE_MASK = 0x00000700 # macro
CB_COLOR5_INFO__COMP_SWAP_MASK = 0x00001800 # macro
CB_COLOR5_INFO__FAST_CLEAR_MASK = 0x00002000 # macro
CB_COLOR5_INFO__COMPRESSION_MASK = 0x00004000 # macro
CB_COLOR5_INFO__BLEND_CLAMP_MASK = 0x00008000 # macro
CB_COLOR5_INFO__BLEND_BYPASS_MASK = 0x00010000 # macro
CB_COLOR5_INFO__SIMPLE_FLOAT_MASK = 0x00020000 # macro
CB_COLOR5_INFO__ROUND_MODE_MASK = 0x00040000 # macro
CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST_MASK = 0x00700000 # macro
CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL_MASK = 0x03800000 # macro
CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE_MASK = 0x04000000 # macro
CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK = 0x08000000 # macro
CB_COLOR5_INFO__DCC_ENABLE_MASK = 0x10000000 # macro
CB_COLOR5_INFO__CMASK_ADDR_TYPE_MASK = 0x60000000 # macro
CB_COLOR5_ATTRIB__MIP0_DEPTH__SHIFT = 0x0 # macro
CB_COLOR5_ATTRIB__META_LINEAR__SHIFT = 0xb # macro
CB_COLOR5_ATTRIB__NUM_SAMPLES__SHIFT = 0xc # macro
CB_COLOR5_ATTRIB__NUM_FRAGMENTS__SHIFT = 0xf # macro
CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1__SHIFT = 0x11 # macro
CB_COLOR5_ATTRIB__COLOR_SW_MODE__SHIFT = 0x12 # macro
CB_COLOR5_ATTRIB__FMASK_SW_MODE__SHIFT = 0x17 # macro
CB_COLOR5_ATTRIB__RESOURCE_TYPE__SHIFT = 0x1c # macro
CB_COLOR5_ATTRIB__RB_ALIGNED__SHIFT = 0x1e # macro
CB_COLOR5_ATTRIB__PIPE_ALIGNED__SHIFT = 0x1f # macro
CB_COLOR5_ATTRIB__MIP0_DEPTH_MASK = 0x000007FF # macro
CB_COLOR5_ATTRIB__META_LINEAR_MASK = 0x00000800 # macro
CB_COLOR5_ATTRIB__NUM_SAMPLES_MASK = 0x00007000 # macro
CB_COLOR5_ATTRIB__NUM_FRAGMENTS_MASK = 0x00018000 # macro
CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1_MASK = 0x00020000 # macro
CB_COLOR5_ATTRIB__COLOR_SW_MODE_MASK = 0x007C0000 # macro
CB_COLOR5_ATTRIB__FMASK_SW_MODE_MASK = 0x0F800000 # macro
CB_COLOR5_ATTRIB__RESOURCE_TYPE_MASK = 0x30000000 # macro
CB_COLOR5_ATTRIB__RB_ALIGNED_MASK = 0x40000000 # macro
CB_COLOR5_ATTRIB__PIPE_ALIGNED_MASK = 0x80000000 # macro
CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT = 0x0 # macro
CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT = 0x1 # macro
CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT = 0x2 # macro
CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT = 0x4 # macro
CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT = 0x5 # macro
CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM__SHIFT = 0x7 # macro
CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT = 0x9 # macro
CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT = 0xa # macro
CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT = 0xe # macro
CB_COLOR5_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT = 0x12 # macro
CB_COLOR5_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT = 0x13 # macro
CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK = 0x00000001 # macro
CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK = 0x00000002 # macro
CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK = 0x0000000C # macro
CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK = 0x00000010 # macro
CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK = 0x00000060 # macro
CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM_MASK = 0x00000180 # macro
CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK = 0x00000200 # macro
CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK = 0x00003C00 # macro
CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK = 0x0003C000 # macro
CB_COLOR5_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK = 0x00040000 # macro
CB_COLOR5_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK = 0x00080000 # macro
CB_COLOR5_CMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR5_CMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR5_CMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR5_CMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR5_FMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR5_FMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR5_FMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR5_FMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0__SHIFT = 0x0 # macro
CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0_MASK = 0xFFFFFFFF # macro
CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1__SHIFT = 0x0 # macro
CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1_MASK = 0xFFFFFFFF # macro
CB_COLOR5_DCC_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR5_DCC_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR5_DCC_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR5_DCC_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR6_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR6_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR6_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR6_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR6_ATTRIB2__MIP0_HEIGHT__SHIFT = 0x0 # macro
CB_COLOR6_ATTRIB2__MIP0_WIDTH__SHIFT = 0xe # macro
CB_COLOR6_ATTRIB2__MAX_MIP__SHIFT = 0x1c # macro
CB_COLOR6_ATTRIB2__MIP0_HEIGHT_MASK = 0x00003FFF # macro
CB_COLOR6_ATTRIB2__MIP0_WIDTH_MASK = 0x0FFFC000 # macro
CB_COLOR6_ATTRIB2__MAX_MIP_MASK = 0xF0000000 # macro
CB_COLOR6_VIEW__SLICE_START__SHIFT = 0x0 # macro
CB_COLOR6_VIEW__SLICE_MAX__SHIFT = 0xd # macro
CB_COLOR6_VIEW__MIP_LEVEL__SHIFT = 0x18 # macro
CB_COLOR6_VIEW__SLICE_START_MASK = 0x000007FF # macro
CB_COLOR6_VIEW__SLICE_MAX_MASK = 0x00FFE000 # macro
CB_COLOR6_VIEW__MIP_LEVEL_MASK = 0x0F000000 # macro
CB_COLOR6_INFO__ENDIAN__SHIFT = 0x0 # macro
CB_COLOR6_INFO__FORMAT__SHIFT = 0x2 # macro
CB_COLOR6_INFO__NUMBER_TYPE__SHIFT = 0x8 # macro
CB_COLOR6_INFO__COMP_SWAP__SHIFT = 0xb # macro
CB_COLOR6_INFO__FAST_CLEAR__SHIFT = 0xd # macro
CB_COLOR6_INFO__COMPRESSION__SHIFT = 0xe # macro
CB_COLOR6_INFO__BLEND_CLAMP__SHIFT = 0xf # macro
CB_COLOR6_INFO__BLEND_BYPASS__SHIFT = 0x10 # macro
CB_COLOR6_INFO__SIMPLE_FLOAT__SHIFT = 0x11 # macro
CB_COLOR6_INFO__ROUND_MODE__SHIFT = 0x12 # macro
CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST__SHIFT = 0x14 # macro
CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT = 0x17 # macro
CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE__SHIFT = 0x1a # macro
CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT = 0x1b # macro
CB_COLOR6_INFO__DCC_ENABLE__SHIFT = 0x1c # macro
CB_COLOR6_INFO__CMASK_ADDR_TYPE__SHIFT = 0x1d # macro
CB_COLOR6_INFO__ENDIAN_MASK = 0x00000003 # macro
CB_COLOR6_INFO__FORMAT_MASK = 0x0000007C # macro
CB_COLOR6_INFO__NUMBER_TYPE_MASK = 0x00000700 # macro
CB_COLOR6_INFO__COMP_SWAP_MASK = 0x00001800 # macro
CB_COLOR6_INFO__FAST_CLEAR_MASK = 0x00002000 # macro
CB_COLOR6_INFO__COMPRESSION_MASK = 0x00004000 # macro
CB_COLOR6_INFO__BLEND_CLAMP_MASK = 0x00008000 # macro
CB_COLOR6_INFO__BLEND_BYPASS_MASK = 0x00010000 # macro
CB_COLOR6_INFO__SIMPLE_FLOAT_MASK = 0x00020000 # macro
CB_COLOR6_INFO__ROUND_MODE_MASK = 0x00040000 # macro
CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST_MASK = 0x00700000 # macro
CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL_MASK = 0x03800000 # macro
CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE_MASK = 0x04000000 # macro
CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK = 0x08000000 # macro
CB_COLOR6_INFO__DCC_ENABLE_MASK = 0x10000000 # macro
CB_COLOR6_INFO__CMASK_ADDR_TYPE_MASK = 0x60000000 # macro
CB_COLOR6_ATTRIB__MIP0_DEPTH__SHIFT = 0x0 # macro
CB_COLOR6_ATTRIB__META_LINEAR__SHIFT = 0xb # macro
CB_COLOR6_ATTRIB__NUM_SAMPLES__SHIFT = 0xc # macro
CB_COLOR6_ATTRIB__NUM_FRAGMENTS__SHIFT = 0xf # macro
CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1__SHIFT = 0x11 # macro
CB_COLOR6_ATTRIB__COLOR_SW_MODE__SHIFT = 0x12 # macro
CB_COLOR6_ATTRIB__FMASK_SW_MODE__SHIFT = 0x17 # macro
CB_COLOR6_ATTRIB__RESOURCE_TYPE__SHIFT = 0x1c # macro
CB_COLOR6_ATTRIB__RB_ALIGNED__SHIFT = 0x1e # macro
CB_COLOR6_ATTRIB__PIPE_ALIGNED__SHIFT = 0x1f # macro
CB_COLOR6_ATTRIB__MIP0_DEPTH_MASK = 0x000007FF # macro
CB_COLOR6_ATTRIB__META_LINEAR_MASK = 0x00000800 # macro
CB_COLOR6_ATTRIB__NUM_SAMPLES_MASK = 0x00007000 # macro
CB_COLOR6_ATTRIB__NUM_FRAGMENTS_MASK = 0x00018000 # macro
CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1_MASK = 0x00020000 # macro
CB_COLOR6_ATTRIB__COLOR_SW_MODE_MASK = 0x007C0000 # macro
CB_COLOR6_ATTRIB__FMASK_SW_MODE_MASK = 0x0F800000 # macro
CB_COLOR6_ATTRIB__RESOURCE_TYPE_MASK = 0x30000000 # macro
CB_COLOR6_ATTRIB__RB_ALIGNED_MASK = 0x40000000 # macro
CB_COLOR6_ATTRIB__PIPE_ALIGNED_MASK = 0x80000000 # macro
CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT = 0x0 # macro
CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT = 0x1 # macro
CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT = 0x2 # macro
CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT = 0x4 # macro
CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT = 0x5 # macro
CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM__SHIFT = 0x7 # macro
CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT = 0x9 # macro
CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT = 0xa # macro
CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT = 0xe # macro
CB_COLOR6_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT = 0x12 # macro
CB_COLOR6_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT = 0x13 # macro
CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK = 0x00000001 # macro
CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK = 0x00000002 # macro
CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK = 0x0000000C # macro
CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK = 0x00000010 # macro
CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK = 0x00000060 # macro
CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM_MASK = 0x00000180 # macro
CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK = 0x00000200 # macro
CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK = 0x00003C00 # macro
CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK = 0x0003C000 # macro
CB_COLOR6_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK = 0x00040000 # macro
CB_COLOR6_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK = 0x00080000 # macro
CB_COLOR6_CMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR6_CMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR6_CMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR6_CMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR6_FMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR6_FMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR6_FMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR6_FMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0__SHIFT = 0x0 # macro
CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0_MASK = 0xFFFFFFFF # macro
CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1__SHIFT = 0x0 # macro
CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1_MASK = 0xFFFFFFFF # macro
CB_COLOR6_DCC_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR6_DCC_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR6_DCC_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR6_DCC_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR7_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR7_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR7_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR7_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR7_ATTRIB2__MIP0_HEIGHT__SHIFT = 0x0 # macro
CB_COLOR7_ATTRIB2__MIP0_WIDTH__SHIFT = 0xe # macro
CB_COLOR7_ATTRIB2__MAX_MIP__SHIFT = 0x1c # macro
CB_COLOR7_ATTRIB2__MIP0_HEIGHT_MASK = 0x00003FFF # macro
CB_COLOR7_ATTRIB2__MIP0_WIDTH_MASK = 0x0FFFC000 # macro
CB_COLOR7_ATTRIB2__MAX_MIP_MASK = 0xF0000000 # macro
CB_COLOR7_VIEW__SLICE_START__SHIFT = 0x0 # macro
CB_COLOR7_VIEW__SLICE_MAX__SHIFT = 0xd # macro
CB_COLOR7_VIEW__MIP_LEVEL__SHIFT = 0x18 # macro
CB_COLOR7_VIEW__SLICE_START_MASK = 0x000007FF # macro
CB_COLOR7_VIEW__SLICE_MAX_MASK = 0x00FFE000 # macro
CB_COLOR7_VIEW__MIP_LEVEL_MASK = 0x0F000000 # macro
CB_COLOR7_INFO__ENDIAN__SHIFT = 0x0 # macro
CB_COLOR7_INFO__FORMAT__SHIFT = 0x2 # macro
CB_COLOR7_INFO__NUMBER_TYPE__SHIFT = 0x8 # macro
CB_COLOR7_INFO__COMP_SWAP__SHIFT = 0xb # macro
CB_COLOR7_INFO__FAST_CLEAR__SHIFT = 0xd # macro
CB_COLOR7_INFO__COMPRESSION__SHIFT = 0xe # macro
CB_COLOR7_INFO__BLEND_CLAMP__SHIFT = 0xf # macro
CB_COLOR7_INFO__BLEND_BYPASS__SHIFT = 0x10 # macro
CB_COLOR7_INFO__SIMPLE_FLOAT__SHIFT = 0x11 # macro
CB_COLOR7_INFO__ROUND_MODE__SHIFT = 0x12 # macro
CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST__SHIFT = 0x14 # macro
CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT = 0x17 # macro
CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE__SHIFT = 0x1a # macro
CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT = 0x1b # macro
CB_COLOR7_INFO__DCC_ENABLE__SHIFT = 0x1c # macro
CB_COLOR7_INFO__CMASK_ADDR_TYPE__SHIFT = 0x1d # macro
CB_COLOR7_INFO__ENDIAN_MASK = 0x00000003 # macro
CB_COLOR7_INFO__FORMAT_MASK = 0x0000007C # macro
CB_COLOR7_INFO__NUMBER_TYPE_MASK = 0x00000700 # macro
CB_COLOR7_INFO__COMP_SWAP_MASK = 0x00001800 # macro
CB_COLOR7_INFO__FAST_CLEAR_MASK = 0x00002000 # macro
CB_COLOR7_INFO__COMPRESSION_MASK = 0x00004000 # macro
CB_COLOR7_INFO__BLEND_CLAMP_MASK = 0x00008000 # macro
CB_COLOR7_INFO__BLEND_BYPASS_MASK = 0x00010000 # macro
CB_COLOR7_INFO__SIMPLE_FLOAT_MASK = 0x00020000 # macro
CB_COLOR7_INFO__ROUND_MODE_MASK = 0x00040000 # macro
CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST_MASK = 0x00700000 # macro
CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL_MASK = 0x03800000 # macro
CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE_MASK = 0x04000000 # macro
CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK = 0x08000000 # macro
CB_COLOR7_INFO__DCC_ENABLE_MASK = 0x10000000 # macro
CB_COLOR7_INFO__CMASK_ADDR_TYPE_MASK = 0x60000000 # macro
CB_COLOR7_ATTRIB__MIP0_DEPTH__SHIFT = 0x0 # macro
CB_COLOR7_ATTRIB__META_LINEAR__SHIFT = 0xb # macro
CB_COLOR7_ATTRIB__NUM_SAMPLES__SHIFT = 0xc # macro
CB_COLOR7_ATTRIB__NUM_FRAGMENTS__SHIFT = 0xf # macro
CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1__SHIFT = 0x11 # macro
CB_COLOR7_ATTRIB__COLOR_SW_MODE__SHIFT = 0x12 # macro
CB_COLOR7_ATTRIB__FMASK_SW_MODE__SHIFT = 0x17 # macro
CB_COLOR7_ATTRIB__RESOURCE_TYPE__SHIFT = 0x1c # macro
CB_COLOR7_ATTRIB__RB_ALIGNED__SHIFT = 0x1e # macro
CB_COLOR7_ATTRIB__PIPE_ALIGNED__SHIFT = 0x1f # macro
CB_COLOR7_ATTRIB__MIP0_DEPTH_MASK = 0x000007FF # macro
CB_COLOR7_ATTRIB__META_LINEAR_MASK = 0x00000800 # macro
CB_COLOR7_ATTRIB__NUM_SAMPLES_MASK = 0x00007000 # macro
CB_COLOR7_ATTRIB__NUM_FRAGMENTS_MASK = 0x00018000 # macro
CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1_MASK = 0x00020000 # macro
CB_COLOR7_ATTRIB__COLOR_SW_MODE_MASK = 0x007C0000 # macro
CB_COLOR7_ATTRIB__FMASK_SW_MODE_MASK = 0x0F800000 # macro
CB_COLOR7_ATTRIB__RESOURCE_TYPE_MASK = 0x30000000 # macro
CB_COLOR7_ATTRIB__RB_ALIGNED_MASK = 0x40000000 # macro
CB_COLOR7_ATTRIB__PIPE_ALIGNED_MASK = 0x80000000 # macro
CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT = 0x0 # macro
CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT = 0x1 # macro
CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT = 0x2 # macro
CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT = 0x4 # macro
CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT = 0x5 # macro
CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM__SHIFT = 0x7 # macro
CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT = 0x9 # macro
CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT = 0xa # macro
CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT = 0xe # macro
CB_COLOR7_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT = 0x12 # macro
CB_COLOR7_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT = 0x13 # macro
CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK = 0x00000001 # macro
CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK = 0x00000002 # macro
CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK = 0x0000000C # macro
CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK = 0x00000010 # macro
CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK = 0x00000060 # macro
CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM_MASK = 0x00000180 # macro
CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK = 0x00000200 # macro
CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK = 0x00003C00 # macro
CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK = 0x0003C000 # macro
CB_COLOR7_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK = 0x00040000 # macro
CB_COLOR7_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK = 0x00080000 # macro
CB_COLOR7_CMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR7_CMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR7_CMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR7_CMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR7_FMASK__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR7_FMASK__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR7_FMASK_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR7_FMASK_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0__SHIFT = 0x0 # macro
CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0_MASK = 0xFFFFFFFF # macro
CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1__SHIFT = 0x0 # macro
CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1_MASK = 0xFFFFFFFF # macro
CB_COLOR7_DCC_BASE__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR7_DCC_BASE__BASE_256B_MASK = 0xFFFFFFFF # macro
CB_COLOR7_DCC_BASE_EXT__BASE_256B__SHIFT = 0x0 # macro
CB_COLOR7_DCC_BASE_EXT__BASE_256B_MASK = 0x000000FF # macro
CP_EOP_DONE_ADDR_LO__ADDR_LO__SHIFT = 0x2 # macro
CP_EOP_DONE_ADDR_LO__ADDR_LO_MASK = 0xFFFFFFFC # macro
CP_EOP_DONE_ADDR_HI__ADDR_HI__SHIFT = 0x0 # macro
CP_EOP_DONE_ADDR_HI__ADDR_HI_MASK = 0x0000FFFF # macro
CP_EOP_DONE_DATA_LO__DATA_LO__SHIFT = 0x0 # macro
CP_EOP_DONE_DATA_LO__DATA_LO_MASK = 0xFFFFFFFF # macro
CP_EOP_DONE_DATA_HI__DATA_HI__SHIFT = 0x0 # macro
CP_EOP_DONE_DATA_HI__DATA_HI_MASK = 0xFFFFFFFF # macro
CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO__SHIFT = 0x0 # macro
CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO_MASK = 0xFFFFFFFF # macro
CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI__SHIFT = 0x0 # macro
CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI_MASK = 0xFFFFFFFF # macro
CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO__SHIFT = 0x2 # macro
CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO_MASK = 0xFFFFFFFC # macro
CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI__SHIFT = 0x0 # macro
CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI_MASK = 0x0000FFFF # macro
CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO__SHIFT = 0x0 # macro
CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI__SHIFT = 0x0 # macro
CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO__SHIFT = 0x0 # macro
CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI__SHIFT = 0x0 # macro
CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO__SHIFT = 0x0 # macro
CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI__SHIFT = 0x0 # macro
CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO__SHIFT = 0x0 # macro
CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI__SHIFT = 0x0 # macro
CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO__SHIFT = 0x0 # macro
CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI__SHIFT = 0x0 # macro
CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO__SHIFT = 0x0 # macro
CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI__SHIFT = 0x0 # macro
CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO__SHIFT = 0x0 # macro
CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI__SHIFT = 0x0 # macro
CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO__SHIFT = 0x0 # macro
CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO_MASK = 0xFFFFFFFF # macro
CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI__SHIFT = 0x0 # macro
CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI_MASK = 0xFFFFFFFF # macro
CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO__SHIFT = 0x2 # macro
CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO_MASK = 0xFFFFFFFC # macro
CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI__SHIFT = 0x0 # macro
CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI_MASK = 0x0000FFFF # macro
CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO__SHIFT = 0x0 # macro
CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO_MASK = 0xFFFFFFFF # macro
CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI__SHIFT = 0x0 # macro
CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI_MASK = 0xFFFFFFFF # macro
CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO__SHIFT = 0x0 # macro
CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO_MASK = 0xFFFFFFFF # macro
CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI__SHIFT = 0x0 # macro
CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI_MASK = 0xFFFFFFFF # macro
CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO__SHIFT = 0x0 # macro
CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO_MASK = 0xFFFFFFFF # macro
CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI__SHIFT = 0x0 # macro
CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI_MASK = 0xFFFFFFFF # macro
CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO__SHIFT = 0x0 # macro
CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO_MASK = 0xFFFFFFFF # macro
CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI__SHIFT = 0x0 # macro
CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI_MASK = 0xFFFFFFFF # macro
CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO__SHIFT = 0x0 # macro
CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO_MASK = 0xFFFFFFFF # macro
CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI__SHIFT = 0x0 # macro
CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI_MASK = 0xFFFFFFFF # macro
CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO__SHIFT = 0x0 # macro
CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO_MASK = 0xFFFFFFFF # macro
CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI__SHIFT = 0x0 # macro
CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI_MASK = 0xFFFFFFFF # macro
CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO__SHIFT = 0x0 # macro
CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO_MASK = 0xFFFFFFFF # macro
CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI__SHIFT = 0x0 # macro
CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI_MASK = 0xFFFFFFFF # macro
CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO__SHIFT = 0x0 # macro
CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO_MASK = 0xFFFFFFFF # macro
CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT = 0x0 # macro
CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI_MASK = 0xFFFFFFFF # macro
CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO__SHIFT = 0x0 # macro
CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO_MASK = 0xFFFFFFFF # macro
CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI__SHIFT = 0x0 # macro
CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI_MASK = 0xFFFFFFFF # macro
CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO__SHIFT = 0x0 # macro
CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO_MASK = 0xFFFFFFFF # macro
CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI__SHIFT = 0x0 # macro
CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI_MASK = 0xFFFFFFFF # macro
CP_SC_PSINVOC_COUNT1_LO__OBSOLETE__SHIFT = 0x0 # macro
CP_SC_PSINVOC_COUNT1_LO__OBSOLETE_MASK = 0xFFFFFFFF # macro
CP_SC_PSINVOC_COUNT1_HI__OBSOLETE__SHIFT = 0x0 # macro
CP_SC_PSINVOC_COUNT1_HI__OBSOLETE_MASK = 0xFFFFFFFF # macro
CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO__SHIFT = 0x0 # macro
CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO_MASK = 0xFFFFFFFF # macro
CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI__SHIFT = 0x0 # macro
CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI_MASK = 0xFFFFFFFF # macro
CP_PIPE_STATS_CONTROL__CACHE_POLICY__SHIFT = 0x19 # macro
CP_PIPE_STATS_CONTROL__CACHE_POLICY_MASK = 0x02000000 # macro
CP_STREAM_OUT_CONTROL__CACHE_POLICY__SHIFT = 0x19 # macro
CP_STREAM_OUT_CONTROL__CACHE_POLICY_MASK = 0x02000000 # macro
CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE__SHIFT = 0x0 # macro
CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE_MASK = 0x00000001 # macro
SCRATCH_REG0__SCRATCH_REG0__SHIFT = 0x0 # macro
SCRATCH_REG0__SCRATCH_REG0_MASK = 0xFFFFFFFF # macro
SCRATCH_REG1__SCRATCH_REG1__SHIFT = 0x0 # macro
SCRATCH_REG1__SCRATCH_REG1_MASK = 0xFFFFFFFF # macro
SCRATCH_REG2__SCRATCH_REG2__SHIFT = 0x0 # macro
SCRATCH_REG2__SCRATCH_REG2_MASK = 0xFFFFFFFF # macro
SCRATCH_REG3__SCRATCH_REG3__SHIFT = 0x0 # macro
SCRATCH_REG3__SCRATCH_REG3_MASK = 0xFFFFFFFF # macro
SCRATCH_REG4__SCRATCH_REG4__SHIFT = 0x0 # macro
SCRATCH_REG4__SCRATCH_REG4_MASK = 0xFFFFFFFF # macro
SCRATCH_REG5__SCRATCH_REG5__SHIFT = 0x0 # macro
SCRATCH_REG5__SCRATCH_REG5_MASK = 0xFFFFFFFF # macro
SCRATCH_REG6__SCRATCH_REG6__SHIFT = 0x0 # macro
SCRATCH_REG6__SCRATCH_REG6_MASK = 0xFFFFFFFF # macro
SCRATCH_REG7__SCRATCH_REG7__SHIFT = 0x0 # macro
SCRATCH_REG7__SCRATCH_REG7_MASK = 0xFFFFFFFF # macro
CP_APPEND_DATA_HI__DATA__SHIFT = 0x0 # macro
CP_APPEND_DATA_HI__DATA_MASK = 0xFFFFFFFF # macro
CP_APPEND_LAST_CS_FENCE_HI__LAST_FENCE__SHIFT = 0x0 # macro
CP_APPEND_LAST_CS_FENCE_HI__LAST_FENCE_MASK = 0xFFFFFFFF # macro
CP_APPEND_LAST_PS_FENCE_HI__LAST_FENCE__SHIFT = 0x0 # macro
CP_APPEND_LAST_PS_FENCE_HI__LAST_FENCE_MASK = 0xFFFFFFFF # macro
SCRATCH_UMSK__OBSOLETE_UMSK__SHIFT = 0x0 # macro
SCRATCH_UMSK__OBSOLETE_SWAP__SHIFT = 0x10 # macro
SCRATCH_UMSK__OBSOLETE_UMSK_MASK = 0x000000FF # macro
SCRATCH_UMSK__OBSOLETE_SWAP_MASK = 0x00030000 # macro
SCRATCH_ADDR__OBSOLETE_ADDR__SHIFT = 0x0 # macro
SCRATCH_ADDR__OBSOLETE_ADDR_MASK = 0xFFFFFFFF # macro
CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT = 0x0 # macro
CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT = 0x0 # macro
CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT = 0x0 # macro
CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT = 0x0 # macro
CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT = 0x0 # macro
CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT = 0x0 # macro
CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_APPEND_ADDR_LO__MEM_ADDR_LO__SHIFT = 0x2 # macro
CP_APPEND_ADDR_LO__MEM_ADDR_LO_MASK = 0xFFFFFFFC # macro
CP_APPEND_ADDR_HI__MEM_ADDR_HI__SHIFT = 0x0 # macro
CP_APPEND_ADDR_HI__CS_PS_SEL__SHIFT = 0x10 # macro
CP_APPEND_ADDR_HI__CACHE_POLICY__SHIFT = 0x19 # macro
CP_APPEND_ADDR_HI__COMMAND__SHIFT = 0x1d # macro
CP_APPEND_ADDR_HI__MEM_ADDR_HI_MASK = 0x0000FFFF # macro
CP_APPEND_ADDR_HI__CS_PS_SEL_MASK = 0x00010000 # macro
CP_APPEND_ADDR_HI__CACHE_POLICY_MASK = 0x02000000 # macro
CP_APPEND_ADDR_HI__COMMAND_MASK = 0xE0000000 # macro
CP_APPEND_DATA_LO__DATA__SHIFT = 0x0 # macro
CP_APPEND_DATA_LO__DATA_MASK = 0xFFFFFFFF # macro
CP_APPEND_LAST_CS_FENCE_LO__LAST_FENCE__SHIFT = 0x0 # macro
CP_APPEND_LAST_CS_FENCE_LO__LAST_FENCE_MASK = 0xFFFFFFFF # macro
CP_APPEND_LAST_PS_FENCE_LO__LAST_FENCE__SHIFT = 0x0 # macro
CP_APPEND_LAST_PS_FENCE_LO__LAST_FENCE_MASK = 0xFFFFFFFF # macro
CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT = 0x0 # macro
CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT = 0x0 # macro
CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT = 0x0 # macro
CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT = 0x0 # macro
CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT = 0x0 # macro
CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT = 0x0 # macro
CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT = 0x0 # macro
CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT = 0x0 # macro
CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT = 0x0 # macro
CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT = 0x0 # macro
CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK = 0xFFFFFFFF # macro
CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT = 0x0 # macro
CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT = 0x0 # macro
CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK = 0xFFFFFFFF # macro
CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO__SHIFT = 0x2 # macro
CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO_MASK = 0xFFFFFFFC # macro
CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI__SHIFT = 0x0 # macro
CP_ME_MC_WADDR_HI__CACHE_POLICY__SHIFT = 0x16 # macro
CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI_MASK = 0x0000FFFF # macro
CP_ME_MC_WADDR_HI__CACHE_POLICY_MASK = 0x00400000 # macro
CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO__SHIFT = 0x0 # macro
CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO_MASK = 0xFFFFFFFF # macro
CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI__SHIFT = 0x0 # macro
CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI_MASK = 0xFFFFFFFF # macro
CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO__SHIFT = 0x2 # macro
CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO_MASK = 0xFFFFFFFC # macro
CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI__SHIFT = 0x0 # macro
CP_ME_MC_RADDR_HI__CACHE_POLICY__SHIFT = 0x16 # macro
CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI_MASK = 0x0000FFFF # macro
CP_ME_MC_RADDR_HI__CACHE_POLICY_MASK = 0x00400000 # macro
CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER__SHIFT = 0x0 # macro
CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER_MASK = 0xFFFFFFFF # macro
CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP__SHIFT = 0x0 # macro
CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT = 0x3 # macro
CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK = 0x00000003 # macro
CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO_MASK = 0xFFFFFFF8 # macro
CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI__SHIFT = 0x0 # macro
CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX__SHIFT = 0x10 # macro
CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE__SHIFT = 0x14 # macro
CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE__SHIFT = 0x18 # macro
CP_SIG_SEM_ADDR_HI__SEM_SELECT__SHIFT = 0x1d # macro
CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI_MASK = 0x0000FFFF # macro
CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK = 0x00010000 # macro
CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK = 0x00100000 # macro
CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK = 0x03000000 # macro
CP_SIG_SEM_ADDR_HI__SEM_SELECT_MASK = 0xE0000000 # macro
CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT__SHIFT = 0x0 # macro
CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT_MASK = 0xFFFFFFFF # macro
CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP__SHIFT = 0x0 # macro
CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT = 0x3 # macro
CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK = 0x00000003 # macro
CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO_MASK = 0xFFFFFFF8 # macro
CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI__SHIFT = 0x0 # macro
CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX__SHIFT = 0x10 # macro
CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE__SHIFT = 0x14 # macro
CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE__SHIFT = 0x18 # macro
CP_WAIT_SEM_ADDR_HI__SEM_SELECT__SHIFT = 0x1d # macro
CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI_MASK = 0x0000FFFF # macro
CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK = 0x00010000 # macro
CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK = 0x00100000 # macro
CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK = 0x03000000 # macro
CP_WAIT_SEM_ADDR_HI__SEM_SELECT_MASK = 0xE0000000 # macro
CP_DMA_PFP_CONTROL__MEMLOG_CLEAR__SHIFT = 0xa # macro
CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT = 0xd # macro
CP_DMA_PFP_CONTROL__DST_SELECT__SHIFT = 0x14 # macro
CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT = 0x19 # macro
CP_DMA_PFP_CONTROL__SRC_SELECT__SHIFT = 0x1d # macro
CP_DMA_PFP_CONTROL__MEMLOG_CLEAR_MASK = 0x00000400 # macro
CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY_MASK = 0x00002000 # macro
CP_DMA_PFP_CONTROL__DST_SELECT_MASK = 0x00300000 # macro
CP_DMA_PFP_CONTROL__DST_CACHE_POLICY_MASK = 0x02000000 # macro
CP_DMA_PFP_CONTROL__SRC_SELECT_MASK = 0x60000000 # macro
CP_DMA_ME_CONTROL__MEMLOG_CLEAR__SHIFT = 0xa # macro
CP_DMA_ME_CONTROL__SRC_CACHE_POLICY__SHIFT = 0xd # macro
CP_DMA_ME_CONTROL__DST_SELECT__SHIFT = 0x14 # macro
CP_DMA_ME_CONTROL__DST_CACHE_POLICY__SHIFT = 0x19 # macro
CP_DMA_ME_CONTROL__SRC_SELECT__SHIFT = 0x1d # macro
CP_DMA_ME_CONTROL__MEMLOG_CLEAR_MASK = 0x00000400 # macro
CP_DMA_ME_CONTROL__SRC_CACHE_POLICY_MASK = 0x00002000 # macro
CP_DMA_ME_CONTROL__DST_SELECT_MASK = 0x00300000 # macro
CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK = 0x02000000 # macro
CP_DMA_ME_CONTROL__SRC_SELECT_MASK = 0x60000000 # macro
CP_COHER_BASE_HI__COHER_BASE_HI_256B__SHIFT = 0x0 # macro
CP_COHER_BASE_HI__COHER_BASE_HI_256B_MASK = 0x000000FF # macro
CP_COHER_START_DELAY__START_DELAY_COUNT__SHIFT = 0x0 # macro
CP_COHER_START_DELAY__START_DELAY_COUNT_MASK = 0x0000003F # macro
CP_COHER_CNTL__TC_NC_ACTION_ENA__SHIFT = 0x3 # macro
CP_COHER_CNTL__TC_WC_ACTION_ENA__SHIFT = 0x4 # macro
CP_COHER_CNTL__TC_INV_METADATA_ACTION_ENA__SHIFT = 0x5 # macro
CP_COHER_CNTL__TCL1_VOL_ACTION_ENA__SHIFT = 0xf # macro
CP_COHER_CNTL__TC_WB_ACTION_ENA__SHIFT = 0x12 # macro
CP_COHER_CNTL__TCL1_ACTION_ENA__SHIFT = 0x16 # macro
CP_COHER_CNTL__TC_ACTION_ENA__SHIFT = 0x17 # macro
CP_COHER_CNTL__CB_ACTION_ENA__SHIFT = 0x19 # macro
CP_COHER_CNTL__DB_ACTION_ENA__SHIFT = 0x1a # macro
CP_COHER_CNTL__SH_KCACHE_ACTION_ENA__SHIFT = 0x1b # macro
CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA__SHIFT = 0x1c # macro
CP_COHER_CNTL__SH_ICACHE_ACTION_ENA__SHIFT = 0x1d # macro
CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA__SHIFT = 0x1e # macro
CP_COHER_CNTL__TC_NC_ACTION_ENA_MASK = 0x00000008 # macro
CP_COHER_CNTL__TC_WC_ACTION_ENA_MASK = 0x00000010 # macro
CP_COHER_CNTL__TC_INV_METADATA_ACTION_ENA_MASK = 0x00000020 # macro
CP_COHER_CNTL__TCL1_VOL_ACTION_ENA_MASK = 0x00008000 # macro
CP_COHER_CNTL__TC_WB_ACTION_ENA_MASK = 0x00040000 # macro
CP_COHER_CNTL__TCL1_ACTION_ENA_MASK = 0x00400000 # macro
CP_COHER_CNTL__TC_ACTION_ENA_MASK = 0x00800000 # macro
CP_COHER_CNTL__CB_ACTION_ENA_MASK = 0x02000000 # macro
CP_COHER_CNTL__DB_ACTION_ENA_MASK = 0x04000000 # macro
CP_COHER_CNTL__SH_KCACHE_ACTION_ENA_MASK = 0x08000000 # macro
CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA_MASK = 0x10000000 # macro
CP_COHER_CNTL__SH_ICACHE_ACTION_ENA_MASK = 0x20000000 # macro
CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA_MASK = 0x40000000 # macro
CP_COHER_SIZE__COHER_SIZE_256B__SHIFT = 0x0 # macro
CP_COHER_SIZE__COHER_SIZE_256B_MASK = 0xFFFFFFFF # macro
CP_COHER_BASE__COHER_BASE_256B__SHIFT = 0x0 # macro
CP_COHER_BASE__COHER_BASE_256B_MASK = 0xFFFFFFFF # macro
CP_COHER_STATUS__MEID__SHIFT = 0x18 # macro
CP_COHER_STATUS__STATUS__SHIFT = 0x1f # macro
CP_COHER_STATUS__MEID_MASK = 0x03000000 # macro
CP_COHER_STATUS__STATUS_MASK = 0x80000000 # macro
CP_DMA_ME_SRC_ADDR__SRC_ADDR__SHIFT = 0x0 # macro
CP_DMA_ME_SRC_ADDR__SRC_ADDR_MASK = 0xFFFFFFFF # macro
CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI__SHIFT = 0x0 # macro
CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI_MASK = 0x0000FFFF # macro
CP_DMA_ME_DST_ADDR__DST_ADDR__SHIFT = 0x0 # macro
CP_DMA_ME_DST_ADDR__DST_ADDR_MASK = 0xFFFFFFFF # macro
CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI__SHIFT = 0x0 # macro
CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI_MASK = 0x0000FFFF # macro
CP_DMA_ME_COMMAND__BYTE_COUNT__SHIFT = 0x0 # macro
CP_DMA_ME_COMMAND__SAS__SHIFT = 0x1a # macro
CP_DMA_ME_COMMAND__DAS__SHIFT = 0x1b # macro
CP_DMA_ME_COMMAND__SAIC__SHIFT = 0x1c # macro
CP_DMA_ME_COMMAND__DAIC__SHIFT = 0x1d # macro
CP_DMA_ME_COMMAND__RAW_WAIT__SHIFT = 0x1e # macro
CP_DMA_ME_COMMAND__DIS_WC__SHIFT = 0x1f # macro
CP_DMA_ME_COMMAND__BYTE_COUNT_MASK = 0x03FFFFFF # macro
CP_DMA_ME_COMMAND__SAS_MASK = 0x04000000 # macro
CP_DMA_ME_COMMAND__DAS_MASK = 0x08000000 # macro
CP_DMA_ME_COMMAND__SAIC_MASK = 0x10000000 # macro
CP_DMA_ME_COMMAND__DAIC_MASK = 0x20000000 # macro
CP_DMA_ME_COMMAND__RAW_WAIT_MASK = 0x40000000 # macro
CP_DMA_ME_COMMAND__DIS_WC_MASK = 0x80000000 # macro
CP_DMA_PFP_SRC_ADDR__SRC_ADDR__SHIFT = 0x0 # macro
CP_DMA_PFP_SRC_ADDR__SRC_ADDR_MASK = 0xFFFFFFFF # macro
CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI__SHIFT = 0x0 # macro
CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI_MASK = 0x0000FFFF # macro
CP_DMA_PFP_DST_ADDR__DST_ADDR__SHIFT = 0x0 # macro
CP_DMA_PFP_DST_ADDR__DST_ADDR_MASK = 0xFFFFFFFF # macro
CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI__SHIFT = 0x0 # macro
CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI_MASK = 0x0000FFFF # macro
CP_DMA_PFP_COMMAND__BYTE_COUNT__SHIFT = 0x0 # macro
CP_DMA_PFP_COMMAND__SAS__SHIFT = 0x1a # macro
CP_DMA_PFP_COMMAND__DAS__SHIFT = 0x1b # macro
CP_DMA_PFP_COMMAND__SAIC__SHIFT = 0x1c # macro
CP_DMA_PFP_COMMAND__DAIC__SHIFT = 0x1d # macro
CP_DMA_PFP_COMMAND__RAW_WAIT__SHIFT = 0x1e # macro
CP_DMA_PFP_COMMAND__DIS_WC__SHIFT = 0x1f # macro
CP_DMA_PFP_COMMAND__BYTE_COUNT_MASK = 0x03FFFFFF # macro
CP_DMA_PFP_COMMAND__SAS_MASK = 0x04000000 # macro
CP_DMA_PFP_COMMAND__DAS_MASK = 0x08000000 # macro
CP_DMA_PFP_COMMAND__SAIC_MASK = 0x10000000 # macro
CP_DMA_PFP_COMMAND__DAIC_MASK = 0x20000000 # macro
CP_DMA_PFP_COMMAND__RAW_WAIT_MASK = 0x40000000 # macro
CP_DMA_PFP_COMMAND__DIS_WC_MASK = 0x80000000 # macro
CP_DMA_CNTL__UTCL1_FAULT_CONTROL__SHIFT = 0x0 # macro
CP_DMA_CNTL__MIN_AVAILSZ__SHIFT = 0x4 # macro
CP_DMA_CNTL__BUFFER_DEPTH__SHIFT = 0x10 # macro
CP_DMA_CNTL__PIO_FIFO_EMPTY__SHIFT = 0x1c # macro
CP_DMA_CNTL__PIO_FIFO_FULL__SHIFT = 0x1d # macro
CP_DMA_CNTL__PIO_COUNT__SHIFT = 0x1e # macro
CP_DMA_CNTL__UTCL1_FAULT_CONTROL_MASK = 0x00000001 # macro
CP_DMA_CNTL__MIN_AVAILSZ_MASK = 0x00000030 # macro
CP_DMA_CNTL__BUFFER_DEPTH_MASK = 0x000F0000 # macro
CP_DMA_CNTL__PIO_FIFO_EMPTY_MASK = 0x10000000 # macro
CP_DMA_CNTL__PIO_FIFO_FULL_MASK = 0x20000000 # macro
CP_DMA_CNTL__PIO_COUNT_MASK = 0xC0000000 # macro
CP_DMA_READ_TAGS__DMA_READ_TAG__SHIFT = 0x0 # macro
CP_DMA_READ_TAGS__DMA_READ_TAG_VALID__SHIFT = 0x1c # macro
CP_DMA_READ_TAGS__DMA_READ_TAG_MASK = 0x03FFFFFF # macro
CP_DMA_READ_TAGS__DMA_READ_TAG_VALID_MASK = 0x10000000 # macro
CP_COHER_SIZE_HI__COHER_SIZE_HI_256B__SHIFT = 0x0 # macro
CP_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK = 0x000000FF # macro
CP_PFP_IB_CONTROL__IB_EN__SHIFT = 0x0 # macro
CP_PFP_IB_CONTROL__IB_EN_MASK = 0x000000FF # macro
CP_PFP_LOAD_CONTROL__CONFIG_REG_EN__SHIFT = 0x0 # macro
CP_PFP_LOAD_CONTROL__CNTX_REG_EN__SHIFT = 0x1 # macro
CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN__SHIFT = 0x10 # macro
CP_PFP_LOAD_CONTROL__SH_CS_REG_EN__SHIFT = 0x18 # macro
CP_PFP_LOAD_CONTROL__CONFIG_REG_EN_MASK = 0x00000001 # macro
CP_PFP_LOAD_CONTROL__CNTX_REG_EN_MASK = 0x00000002 # macro
CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN_MASK = 0x00010000 # macro
CP_PFP_LOAD_CONTROL__SH_CS_REG_EN_MASK = 0x01000000 # macro
CP_SCRATCH_INDEX__SCRATCH_INDEX__SHIFT = 0x0 # macro
CP_SCRATCH_INDEX__SCRATCH_INDEX_MASK = 0x000000FF # macro
CP_SCRATCH_DATA__SCRATCH_DATA__SHIFT = 0x0 # macro
CP_SCRATCH_DATA__SCRATCH_DATA_MASK = 0xFFFFFFFF # macro
CP_RB_OFFSET__RB_OFFSET__SHIFT = 0x0 # macro
CP_RB_OFFSET__RB_OFFSET_MASK = 0x000FFFFF # macro
CP_IB1_OFFSET__IB1_OFFSET__SHIFT = 0x0 # macro
CP_IB1_OFFSET__IB1_OFFSET_MASK = 0x000FFFFF # macro
CP_IB2_OFFSET__IB2_OFFSET__SHIFT = 0x0 # macro
CP_IB2_OFFSET__IB2_OFFSET_MASK = 0x000FFFFF # macro
CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN__SHIFT = 0x0 # macro
CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN_MASK = 0x000FFFFF # macro
CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END__SHIFT = 0x0 # macro
CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END_MASK = 0x000FFFFF # macro
CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN__SHIFT = 0x0 # macro
CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN_MASK = 0x000FFFFF # macro
CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END__SHIFT = 0x0 # macro
CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END_MASK = 0x000FFFFF # macro
CP_CE_IB1_OFFSET__IB1_OFFSET__SHIFT = 0x0 # macro
CP_CE_IB1_OFFSET__IB1_OFFSET_MASK = 0x000FFFFF # macro
CP_CE_IB2_OFFSET__IB2_OFFSET__SHIFT = 0x0 # macro
CP_CE_IB2_OFFSET__IB2_OFFSET_MASK = 0x000FFFFF # macro
CP_CE_COUNTER__CONST_ENGINE_COUNT__SHIFT = 0x0 # macro
CP_CE_COUNTER__CONST_ENGINE_COUNT_MASK = 0xFFFFFFFF # macro
CP_CE_RB_OFFSET__RB_OFFSET__SHIFT = 0x0 # macro
CP_CE_RB_OFFSET__RB_OFFSET_MASK = 0x000FFFFF # macro
CP_CE_INIT_CMD_BUFSZ__INIT_CMD_REQSZ__SHIFT = 0x0 # macro
CP_CE_INIT_CMD_BUFSZ__INIT_CMD_REQSZ_MASK = 0x00000FFF # macro
CP_CE_IB1_CMD_BUFSZ__IB1_CMD_REQSZ__SHIFT = 0x0 # macro
CP_CE_IB1_CMD_BUFSZ__IB1_CMD_REQSZ_MASK = 0x000FFFFF # macro
CP_CE_IB2_CMD_BUFSZ__IB2_CMD_REQSZ__SHIFT = 0x0 # macro
CP_CE_IB2_CMD_BUFSZ__IB2_CMD_REQSZ_MASK = 0x000FFFFF # macro
CP_IB1_CMD_BUFSZ__IB1_CMD_REQSZ__SHIFT = 0x0 # macro
CP_IB1_CMD_BUFSZ__IB1_CMD_REQSZ_MASK = 0x000FFFFF # macro
CP_IB2_CMD_BUFSZ__IB2_CMD_REQSZ__SHIFT = 0x0 # macro
CP_IB2_CMD_BUFSZ__IB2_CMD_REQSZ_MASK = 0x000FFFFF # macro
CP_ST_CMD_BUFSZ__ST_CMD_REQSZ__SHIFT = 0x0 # macro
CP_ST_CMD_BUFSZ__ST_CMD_REQSZ_MASK = 0x000FFFFF # macro
CP_CE_INIT_BASE_LO__INIT_BASE_LO__SHIFT = 0x5 # macro
CP_CE_INIT_BASE_LO__INIT_BASE_LO_MASK = 0xFFFFFFE0 # macro
CP_CE_INIT_BASE_HI__INIT_BASE_HI__SHIFT = 0x0 # macro
CP_CE_INIT_BASE_HI__INIT_BASE_HI_MASK = 0x0000FFFF # macro
CP_CE_INIT_BUFSZ__INIT_BUFSZ__SHIFT = 0x0 # macro
CP_CE_INIT_BUFSZ__INIT_BUFSZ_MASK = 0x00000FFF # macro
CP_CE_IB1_BASE_LO__IB1_BASE_LO__SHIFT = 0x2 # macro
CP_CE_IB1_BASE_LO__IB1_BASE_LO_MASK = 0xFFFFFFFC # macro
CP_CE_IB1_BASE_HI__IB1_BASE_HI__SHIFT = 0x0 # macro
CP_CE_IB1_BASE_HI__IB1_BASE_HI_MASK = 0x0000FFFF # macro
CP_CE_IB1_BUFSZ__IB1_BUFSZ__SHIFT = 0x0 # macro
CP_CE_IB1_BUFSZ__IB1_BUFSZ_MASK = 0x000FFFFF # macro
CP_CE_IB2_BASE_LO__IB2_BASE_LO__SHIFT = 0x2 # macro
CP_CE_IB2_BASE_LO__IB2_BASE_LO_MASK = 0xFFFFFFFC # macro
CP_CE_IB2_BASE_HI__IB2_BASE_HI__SHIFT = 0x0 # macro
CP_CE_IB2_BASE_HI__IB2_BASE_HI_MASK = 0x0000FFFF # macro
CP_CE_IB2_BUFSZ__IB2_BUFSZ__SHIFT = 0x0 # macro
CP_CE_IB2_BUFSZ__IB2_BUFSZ_MASK = 0x000FFFFF # macro
CP_IB1_BASE_LO__IB1_BASE_LO__SHIFT = 0x2 # macro
CP_IB1_BASE_LO__IB1_BASE_LO_MASK = 0xFFFFFFFC # macro
CP_IB1_BASE_HI__IB1_BASE_HI__SHIFT = 0x0 # macro
CP_IB1_BASE_HI__IB1_BASE_HI_MASK = 0x0000FFFF # macro
CP_IB1_BUFSZ__IB1_BUFSZ__SHIFT = 0x0 # macro
CP_IB1_BUFSZ__IB1_BUFSZ_MASK = 0x000FFFFF # macro
CP_IB2_BASE_LO__IB2_BASE_LO__SHIFT = 0x2 # macro
CP_IB2_BASE_LO__IB2_BASE_LO_MASK = 0xFFFFFFFC # macro
CP_IB2_BASE_HI__IB2_BASE_HI__SHIFT = 0x0 # macro
CP_IB2_BASE_HI__IB2_BASE_HI_MASK = 0x0000FFFF # macro
CP_IB2_BUFSZ__IB2_BUFSZ__SHIFT = 0x0 # macro
CP_IB2_BUFSZ__IB2_BUFSZ_MASK = 0x000FFFFF # macro
CP_ST_BASE_LO__ST_BASE_LO__SHIFT = 0x2 # macro
CP_ST_BASE_LO__ST_BASE_LO_MASK = 0xFFFFFFFC # macro
CP_ST_BASE_HI__ST_BASE_HI__SHIFT = 0x0 # macro
CP_ST_BASE_HI__ST_BASE_HI_MASK = 0x0000FFFF # macro
CP_ST_BUFSZ__ST_BUFSZ__SHIFT = 0x0 # macro
CP_ST_BUFSZ__ST_BUFSZ_MASK = 0x000FFFFF # macro
CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP__SHIFT = 0x0 # macro
CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA__SHIFT = 0xc # macro
CP_EOP_DONE_EVENT_CNTL__CACHE_POLICY__SHIFT = 0x19 # macro
CP_EOP_DONE_EVENT_CNTL__EXECUTE__SHIFT = 0x1c # macro
CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP_MASK = 0x0000007F # macro
CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA_MASK = 0x0003F000 # macro
CP_EOP_DONE_EVENT_CNTL__CACHE_POLICY_MASK = 0x02000000 # macro
CP_EOP_DONE_EVENT_CNTL__EXECUTE_MASK = 0x10000000 # macro
CP_EOP_DONE_DATA_CNTL__DST_SEL__SHIFT = 0x10 # macro
CP_EOP_DONE_DATA_CNTL__INT_SEL__SHIFT = 0x18 # macro
CP_EOP_DONE_DATA_CNTL__DATA_SEL__SHIFT = 0x1d # macro
CP_EOP_DONE_DATA_CNTL__DST_SEL_MASK = 0x00030000 # macro
CP_EOP_DONE_DATA_CNTL__INT_SEL_MASK = 0x07000000 # macro
CP_EOP_DONE_DATA_CNTL__DATA_SEL_MASK = 0xE0000000 # macro
CP_EOP_DONE_CNTX_ID__CNTX_ID__SHIFT = 0x0 # macro
CP_EOP_DONE_CNTX_ID__CNTX_ID_MASK = 0xFFFFFFFF # macro
CP_PFP_COMPLETION_STATUS__STATUS__SHIFT = 0x0 # macro
CP_PFP_COMPLETION_STATUS__STATUS_MASK = 0x00000003 # macro
CP_CE_COMPLETION_STATUS__STATUS__SHIFT = 0x0 # macro
CP_CE_COMPLETION_STATUS__STATUS_MASK = 0x00000003 # macro
CP_PRED_NOT_VISIBLE__NOT_VISIBLE__SHIFT = 0x0 # macro
CP_PRED_NOT_VISIBLE__NOT_VISIBLE_MASK = 0x00000001 # macro
CP_PFP_METADATA_BASE_ADDR__ADDR_LO__SHIFT = 0x0 # macro
CP_PFP_METADATA_BASE_ADDR__ADDR_LO_MASK = 0xFFFFFFFF # macro
CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI__SHIFT = 0x0 # macro
CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI_MASK = 0x0000FFFF # macro
CP_CE_METADATA_BASE_ADDR__ADDR_LO__SHIFT = 0x0 # macro
CP_CE_METADATA_BASE_ADDR__ADDR_LO_MASK = 0xFFFFFFFF # macro
CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI__SHIFT = 0x0 # macro
CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI_MASK = 0x0000FFFF # macro
CP_DRAW_INDX_INDR_ADDR__ADDR_LO__SHIFT = 0x0 # macro
CP_DRAW_INDX_INDR_ADDR__ADDR_LO_MASK = 0xFFFFFFFF # macro
CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI__SHIFT = 0x0 # macro
CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI_MASK = 0x0000FFFF # macro
CP_DISPATCH_INDR_ADDR__ADDR_LO__SHIFT = 0x0 # macro
CP_DISPATCH_INDR_ADDR__ADDR_LO_MASK = 0xFFFFFFFF # macro
CP_DISPATCH_INDR_ADDR_HI__ADDR_HI__SHIFT = 0x0 # macro
CP_DISPATCH_INDR_ADDR_HI__ADDR_HI_MASK = 0x0000FFFF # macro
CP_INDEX_BASE_ADDR__ADDR_LO__SHIFT = 0x0 # macro
CP_INDEX_BASE_ADDR__ADDR_LO_MASK = 0xFFFFFFFF # macro
CP_INDEX_BASE_ADDR_HI__ADDR_HI__SHIFT = 0x0 # macro
CP_INDEX_BASE_ADDR_HI__ADDR_HI_MASK = 0x0000FFFF # macro
CP_INDEX_TYPE__INDEX_TYPE__SHIFT = 0x0 # macro
CP_INDEX_TYPE__INDEX_TYPE_MASK = 0x00000003 # macro
CP_GDS_BKUP_ADDR__ADDR_LO__SHIFT = 0x0 # macro
CP_GDS_BKUP_ADDR__ADDR_LO_MASK = 0xFFFFFFFF # macro
CP_GDS_BKUP_ADDR_HI__ADDR_HI__SHIFT = 0x0 # macro
CP_GDS_BKUP_ADDR_HI__ADDR_HI_MASK = 0x0000FFFF # macro
CP_SAMPLE_STATUS__Z_PASS_ACITVE__SHIFT = 0x0 # macro
CP_SAMPLE_STATUS__STREAMOUT_ACTIVE__SHIFT = 0x1 # macro
CP_SAMPLE_STATUS__PIPELINE_ACTIVE__SHIFT = 0x2 # macro
CP_SAMPLE_STATUS__STIPPLE_ACTIVE__SHIFT = 0x3 # macro
CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE__SHIFT = 0x4 # macro
CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE__SHIFT = 0x5 # macro
CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE__SHIFT = 0x6 # macro
CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE__SHIFT = 0x7 # macro
CP_SAMPLE_STATUS__Z_PASS_ACITVE_MASK = 0x00000001 # macro
CP_SAMPLE_STATUS__STREAMOUT_ACTIVE_MASK = 0x00000002 # macro
CP_SAMPLE_STATUS__PIPELINE_ACTIVE_MASK = 0x00000004 # macro
CP_SAMPLE_STATUS__STIPPLE_ACTIVE_MASK = 0x00000008 # macro
CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE_MASK = 0x00000010 # macro
CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE_MASK = 0x00000020 # macro
CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE_MASK = 0x00000040 # macro
CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE_MASK = 0x00000080 # macro
CP_ME_COHER_CNTL__DEST_BASE_0_ENA__SHIFT = 0x0 # macro
CP_ME_COHER_CNTL__DEST_BASE_1_ENA__SHIFT = 0x1 # macro
CP_ME_COHER_CNTL__CB0_DEST_BASE_ENA__SHIFT = 0x6 # macro
CP_ME_COHER_CNTL__CB1_DEST_BASE_ENA__SHIFT = 0x7 # macro
CP_ME_COHER_CNTL__CB2_DEST_BASE_ENA__SHIFT = 0x8 # macro
CP_ME_COHER_CNTL__CB3_DEST_BASE_ENA__SHIFT = 0x9 # macro
CP_ME_COHER_CNTL__CB4_DEST_BASE_ENA__SHIFT = 0xa # macro
CP_ME_COHER_CNTL__CB5_DEST_BASE_ENA__SHIFT = 0xb # macro
CP_ME_COHER_CNTL__CB6_DEST_BASE_ENA__SHIFT = 0xc # macro
CP_ME_COHER_CNTL__CB7_DEST_BASE_ENA__SHIFT = 0xd # macro
CP_ME_COHER_CNTL__DB_DEST_BASE_ENA__SHIFT = 0xe # macro
CP_ME_COHER_CNTL__DEST_BASE_2_ENA__SHIFT = 0x13 # macro
CP_ME_COHER_CNTL__DEST_BASE_3_ENA__SHIFT = 0x15 # macro
CP_ME_COHER_CNTL__DEST_BASE_0_ENA_MASK = 0x00000001 # macro
CP_ME_COHER_CNTL__DEST_BASE_1_ENA_MASK = 0x00000002 # macro
CP_ME_COHER_CNTL__CB0_DEST_BASE_ENA_MASK = 0x00000040 # macro
CP_ME_COHER_CNTL__CB1_DEST_BASE_ENA_MASK = 0x00000080 # macro
CP_ME_COHER_CNTL__CB2_DEST_BASE_ENA_MASK = 0x00000100 # macro
CP_ME_COHER_CNTL__CB3_DEST_BASE_ENA_MASK = 0x00000200 # macro
CP_ME_COHER_CNTL__CB4_DEST_BASE_ENA_MASK = 0x00000400 # macro
CP_ME_COHER_CNTL__CB5_DEST_BASE_ENA_MASK = 0x00000800 # macro
CP_ME_COHER_CNTL__CB6_DEST_BASE_ENA_MASK = 0x00001000 # macro
CP_ME_COHER_CNTL__CB7_DEST_BASE_ENA_MASK = 0x00002000 # macro
CP_ME_COHER_CNTL__DB_DEST_BASE_ENA_MASK = 0x00004000 # macro
CP_ME_COHER_CNTL__DEST_BASE_2_ENA_MASK = 0x00080000 # macro
CP_ME_COHER_CNTL__DEST_BASE_3_ENA_MASK = 0x00200000 # macro
CP_ME_COHER_SIZE__COHER_SIZE_256B__SHIFT = 0x0 # macro
CP_ME_COHER_SIZE__COHER_SIZE_256B_MASK = 0xFFFFFFFF # macro
CP_ME_COHER_SIZE_HI__COHER_SIZE_HI_256B__SHIFT = 0x0 # macro
CP_ME_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK = 0x000000FF # macro
CP_ME_COHER_BASE__COHER_BASE_256B__SHIFT = 0x0 # macro
CP_ME_COHER_BASE__COHER_BASE_256B_MASK = 0xFFFFFFFF # macro
CP_ME_COHER_BASE_HI__COHER_BASE_HI_256B__SHIFT = 0x0 # macro
CP_ME_COHER_BASE_HI__COHER_BASE_HI_256B_MASK = 0x000000FF # macro
CP_ME_COHER_STATUS__MATCHING_GFX_CNTX__SHIFT = 0x0 # macro
CP_ME_COHER_STATUS__STATUS__SHIFT = 0x1f # macro
CP_ME_COHER_STATUS__MATCHING_GFX_CNTX_MASK = 0x000000FF # macro
CP_ME_COHER_STATUS__STATUS_MASK = 0x80000000 # macro
RLC_GPM_PERF_COUNT_0__FEATURE_SEL__SHIFT = 0x0 # macro
RLC_GPM_PERF_COUNT_0__SE_INDEX__SHIFT = 0x4 # macro
RLC_GPM_PERF_COUNT_0__SH_INDEX__SHIFT = 0x8 # macro
RLC_GPM_PERF_COUNT_0__CU_INDEX__SHIFT = 0xc # macro
RLC_GPM_PERF_COUNT_0__EVENT_SEL__SHIFT = 0x10 # macro
RLC_GPM_PERF_COUNT_0__UNUSED__SHIFT = 0x12 # macro
RLC_GPM_PERF_COUNT_0__ENABLE__SHIFT = 0x14 # macro
RLC_GPM_PERF_COUNT_0__RESERVED__SHIFT = 0x15 # macro
RLC_GPM_PERF_COUNT_0__FEATURE_SEL_MASK = 0x0000000F # macro
RLC_GPM_PERF_COUNT_0__SE_INDEX_MASK = 0x000000F0 # macro
RLC_GPM_PERF_COUNT_0__SH_INDEX_MASK = 0x00000F00 # macro
RLC_GPM_PERF_COUNT_0__CU_INDEX_MASK = 0x0000F000 # macro
RLC_GPM_PERF_COUNT_0__EVENT_SEL_MASK = 0x00030000 # macro
RLC_GPM_PERF_COUNT_0__UNUSED_MASK = 0x000C0000 # macro
RLC_GPM_PERF_COUNT_0__ENABLE_MASK = 0x00100000 # macro
RLC_GPM_PERF_COUNT_0__RESERVED_MASK = 0xFFE00000 # macro
RLC_GPM_PERF_COUNT_1__FEATURE_SEL__SHIFT = 0x0 # macro
RLC_GPM_PERF_COUNT_1__SE_INDEX__SHIFT = 0x4 # macro
RLC_GPM_PERF_COUNT_1__SH_INDEX__SHIFT = 0x8 # macro
RLC_GPM_PERF_COUNT_1__CU_INDEX__SHIFT = 0xc # macro
RLC_GPM_PERF_COUNT_1__EVENT_SEL__SHIFT = 0x10 # macro
RLC_GPM_PERF_COUNT_1__UNUSED__SHIFT = 0x12 # macro
RLC_GPM_PERF_COUNT_1__ENABLE__SHIFT = 0x14 # macro
RLC_GPM_PERF_COUNT_1__RESERVED__SHIFT = 0x15 # macro
RLC_GPM_PERF_COUNT_1__FEATURE_SEL_MASK = 0x0000000F # macro
RLC_GPM_PERF_COUNT_1__SE_INDEX_MASK = 0x000000F0 # macro
RLC_GPM_PERF_COUNT_1__SH_INDEX_MASK = 0x00000F00 # macro
RLC_GPM_PERF_COUNT_1__CU_INDEX_MASK = 0x0000F000 # macro
RLC_GPM_PERF_COUNT_1__EVENT_SEL_MASK = 0x00030000 # macro
RLC_GPM_PERF_COUNT_1__UNUSED_MASK = 0x000C0000 # macro
RLC_GPM_PERF_COUNT_1__ENABLE_MASK = 0x00100000 # macro
RLC_GPM_PERF_COUNT_1__RESERVED_MASK = 0xFFE00000 # macro
GRBM_GFX_INDEX__INSTANCE_INDEX__SHIFT = 0x0 # macro
GRBM_GFX_INDEX__SH_INDEX__SHIFT = 0x8 # macro
GRBM_GFX_INDEX__SE_INDEX__SHIFT = 0x10 # macro
GRBM_GFX_INDEX__SH_BROADCAST_WRITES__SHIFT = 0x1d # macro
GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES__SHIFT = 0x1e # macro
GRBM_GFX_INDEX__SE_BROADCAST_WRITES__SHIFT = 0x1f # macro
GRBM_GFX_INDEX__INSTANCE_INDEX_MASK = 0x000000FF # macro
GRBM_GFX_INDEX__SH_INDEX_MASK = 0x0000FF00 # macro
GRBM_GFX_INDEX__SE_INDEX_MASK = 0x00FF0000 # macro
GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK = 0x20000000 # macro
GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK = 0x40000000 # macro
GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK = 0x80000000 # macro
VGT_GSVS_RING_SIZE__MEM_SIZE__SHIFT = 0x0 # macro
VGT_GSVS_RING_SIZE__MEM_SIZE_MASK = 0xFFFFFFFF # macro
VGT_PRIMITIVE_TYPE__PRIM_TYPE__SHIFT = 0x0 # macro
VGT_PRIMITIVE_TYPE__PRIM_TYPE_MASK = 0x0000003F # macro
VGT_INDEX_TYPE__INDEX_TYPE__SHIFT = 0x0 # macro
VGT_INDEX_TYPE__PRIMGEN_EN__SHIFT = 0x8 # macro
VGT_INDEX_TYPE__INDEX_TYPE_MASK = 0x00000003 # macro
VGT_INDEX_TYPE__PRIMGEN_EN_MASK = 0x00000100 # macro
VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE_MASK = 0xFFFFFFFF # macro
VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE__SHIFT = 0x0 # macro
VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE_MASK = 0xFFFFFFFF # macro
VGT_MAX_VTX_INDX__MAX_INDX__SHIFT = 0x0 # macro
VGT_MAX_VTX_INDX__MAX_INDX_MASK = 0xFFFFFFFF # macro
VGT_MIN_VTX_INDX__MIN_INDX__SHIFT = 0x0 # macro
VGT_MIN_VTX_INDX__MIN_INDX_MASK = 0xFFFFFFFF # macro
VGT_INDX_OFFSET__INDX_OFFSET__SHIFT = 0x0 # macro
VGT_INDX_OFFSET__INDX_OFFSET_MASK = 0xFFFFFFFF # macro
VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN__SHIFT = 0x0 # macro
VGT_MULTI_PRIM_IB_RESET_EN__MATCH_ALL_BITS__SHIFT = 0x1 # macro
VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN_MASK = 0x00000001 # macro
VGT_MULTI_PRIM_IB_RESET_EN__MATCH_ALL_BITS_MASK = 0x00000002 # macro
VGT_NUM_INDICES__NUM_INDICES__SHIFT = 0x0 # macro
VGT_NUM_INDICES__NUM_INDICES_MASK = 0xFFFFFFFF # macro
VGT_NUM_INSTANCES__NUM_INSTANCES__SHIFT = 0x0 # macro
VGT_NUM_INSTANCES__NUM_INSTANCES_MASK = 0xFFFFFFFF # macro
VGT_TF_RING_SIZE__SIZE__SHIFT = 0x0 # macro
VGT_TF_RING_SIZE__SIZE_MASK = 0x0000FFFF # macro
VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING__SHIFT = 0x0 # macro
VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY__SHIFT = 0x9 # macro
VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING_MASK = 0x000001FF # macro
VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY_MASK = 0x00000600 # macro
VGT_TF_MEMORY_BASE__BASE__SHIFT = 0x0 # macro
VGT_TF_MEMORY_BASE__BASE_MASK = 0xFFFFFFFF # macro
VGT_TF_MEMORY_BASE_HI__BASE_HI__SHIFT = 0x0 # macro
VGT_TF_MEMORY_BASE_HI__BASE_HI_MASK = 0x000000FF # macro
WD_POS_BUF_BASE__BASE__SHIFT = 0x0 # macro
WD_POS_BUF_BASE__BASE_MASK = 0xFFFFFFFF # macro
WD_POS_BUF_BASE_HI__BASE_HI__SHIFT = 0x0 # macro
WD_POS_BUF_BASE_HI__BASE_HI_MASK = 0x000000FF # macro
WD_CNTL_SB_BUF_BASE__BASE__SHIFT = 0x0 # macro
WD_CNTL_SB_BUF_BASE__BASE_MASK = 0xFFFFFFFF # macro
WD_CNTL_SB_BUF_BASE_HI__BASE_HI__SHIFT = 0x0 # macro
WD_CNTL_SB_BUF_BASE_HI__BASE_HI_MASK = 0x000000FF # macro
WD_INDEX_BUF_BASE__BASE__SHIFT = 0x0 # macro
WD_INDEX_BUF_BASE__BASE_MASK = 0xFFFFFFFF # macro
WD_INDEX_BUF_BASE_HI__BASE_HI__SHIFT = 0x0 # macro
WD_INDEX_BUF_BASE_HI__BASE_HI_MASK = 0x000000FF # macro
IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE__SHIFT = 0x0 # macro
IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON__SHIFT = 0x10 # macro
IA_MULTI_VGT_PARAM__SWITCH_ON_EOP__SHIFT = 0x11 # macro
IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON__SHIFT = 0x12 # macro
IA_MULTI_VGT_PARAM__SWITCH_ON_EOI__SHIFT = 0x13 # macro
IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP__SHIFT = 0x14 # macro
IA_MULTI_VGT_PARAM__EN_INST_OPT_BASIC__SHIFT = 0x15 # macro
IA_MULTI_VGT_PARAM__EN_INST_OPT_ADV__SHIFT = 0x16 # macro
IA_MULTI_VGT_PARAM__HW_USE_ONLY__SHIFT = 0x17 # macro
IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE_MASK = 0x0000FFFF # macro
IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON_MASK = 0x00010000 # macro
IA_MULTI_VGT_PARAM__SWITCH_ON_EOP_MASK = 0x00020000 # macro
IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON_MASK = 0x00040000 # macro
IA_MULTI_VGT_PARAM__SWITCH_ON_EOI_MASK = 0x00080000 # macro
IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP_MASK = 0x00100000 # macro
IA_MULTI_VGT_PARAM__EN_INST_OPT_BASIC_MASK = 0x00200000 # macro
IA_MULTI_VGT_PARAM__EN_INST_OPT_ADV_MASK = 0x00400000 # macro
IA_MULTI_VGT_PARAM__HW_USE_ONLY_MASK = 0x00800000 # macro
VGT_INSTANCE_BASE_ID__INSTANCE_BASE_ID__SHIFT = 0x0 # macro
VGT_INSTANCE_BASE_ID__INSTANCE_BASE_ID_MASK = 0xFFFFFFFF # macro
PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE__SHIFT = 0x0 # macro
PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE_MASK = 0x00FFFFFF # macro
PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR__SHIFT = 0x0 # macro
PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT__SHIFT = 0x8 # macro
PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR_MASK = 0x0000000F # macro
PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT_MASK = 0x0000FF00 # macro
PA_SC_SCREEN_EXTENT_MIN_0__X__SHIFT = 0x0 # macro
PA_SC_SCREEN_EXTENT_MIN_0__Y__SHIFT = 0x10 # macro
PA_SC_SCREEN_EXTENT_MIN_0__X_MASK = 0x0000FFFF # macro
PA_SC_SCREEN_EXTENT_MIN_0__Y_MASK = 0xFFFF0000 # macro
PA_SC_SCREEN_EXTENT_MAX_0__X__SHIFT = 0x0 # macro
PA_SC_SCREEN_EXTENT_MAX_0__Y__SHIFT = 0x10 # macro
PA_SC_SCREEN_EXTENT_MAX_0__X_MASK = 0x0000FFFF # macro
PA_SC_SCREEN_EXTENT_MAX_0__Y_MASK = 0xFFFF0000 # macro
PA_SC_SCREEN_EXTENT_MIN_1__X__SHIFT = 0x0 # macro
PA_SC_SCREEN_EXTENT_MIN_1__Y__SHIFT = 0x10 # macro
PA_SC_SCREEN_EXTENT_MIN_1__X_MASK = 0x0000FFFF # macro
PA_SC_SCREEN_EXTENT_MIN_1__Y_MASK = 0xFFFF0000 # macro
PA_SC_SCREEN_EXTENT_MAX_1__X__SHIFT = 0x0 # macro
PA_SC_SCREEN_EXTENT_MAX_1__Y__SHIFT = 0x10 # macro
PA_SC_SCREEN_EXTENT_MAX_1__X_MASK = 0x0000FFFF # macro
PA_SC_SCREEN_EXTENT_MAX_1__Y_MASK = 0xFFFF0000 # macro
PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT = 0x0 # macro
PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT = 0x1 # macro
PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK = 0x00000001 # macro
PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK = 0x00000002 # macro
PA_SC_P3D_TRAP_SCREEN_H__X_COORD__SHIFT = 0x0 # macro
PA_SC_P3D_TRAP_SCREEN_H__X_COORD_MASK = 0x00003FFF # macro
PA_SC_P3D_TRAP_SCREEN_V__Y_COORD__SHIFT = 0x0 # macro
PA_SC_P3D_TRAP_SCREEN_V__Y_COORD_MASK = 0x00003FFF # macro
PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT = 0x0 # macro
PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK = 0x0000FFFF # macro
PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT__SHIFT = 0x0 # macro
PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT_MASK = 0x0000FFFF # macro
PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT = 0x0 # macro
PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT = 0x1 # macro
PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK = 0x00000001 # macro
PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK = 0x00000002 # macro
PA_SC_HP3D_TRAP_SCREEN_H__X_COORD__SHIFT = 0x0 # macro
PA_SC_HP3D_TRAP_SCREEN_H__X_COORD_MASK = 0x00003FFF # macro
PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD__SHIFT = 0x0 # macro
PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD_MASK = 0x00003FFF # macro
PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT = 0x0 # macro
PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK = 0x0000FFFF # macro
PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT__SHIFT = 0x0 # macro
PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT_MASK = 0x0000FFFF # macro
PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT = 0x0 # macro
PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT = 0x1 # macro
PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK = 0x00000001 # macro
PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK = 0x00000002 # macro
PA_SC_TRAP_SCREEN_H__X_COORD__SHIFT = 0x0 # macro
PA_SC_TRAP_SCREEN_H__X_COORD_MASK = 0x00003FFF # macro
PA_SC_TRAP_SCREEN_V__Y_COORD__SHIFT = 0x0 # macro
PA_SC_TRAP_SCREEN_V__Y_COORD_MASK = 0x00003FFF # macro
PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT = 0x0 # macro
PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT_MASK = 0x0000FFFF # macro
PA_SC_TRAP_SCREEN_COUNT__COUNT__SHIFT = 0x0 # macro
PA_SC_TRAP_SCREEN_COUNT__COUNT_MASK = 0x0000FFFF # macro
PA_STATE_STEREO_X__STEREO_X_OFFSET__SHIFT = 0x0 # macro
PA_STATE_STEREO_X__STEREO_X_OFFSET_MASK = 0xFFFFFFFF # macro
SQ_THREAD_TRACE_BASE__ADDR__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_BASE__ADDR_MASK = 0xFFFFFFFF # macro
SQ_THREAD_TRACE_SIZE__SIZE__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_SIZE__SIZE_MASK = 0x003FFFFF # macro
SQ_THREAD_TRACE_MASK__CU_SEL__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_MASK__SH_SEL__SHIFT = 0x5 # macro
SQ_THREAD_TRACE_MASK__REG_STALL_EN__SHIFT = 0x7 # macro
SQ_THREAD_TRACE_MASK__SIMD_EN__SHIFT = 0x8 # macro
SQ_THREAD_TRACE_MASK__VM_ID_MASK__SHIFT = 0xc # macro
SQ_THREAD_TRACE_MASK__SPI_STALL_EN__SHIFT = 0xe # macro
SQ_THREAD_TRACE_MASK__SQ_STALL_EN__SHIFT = 0xf # macro
SQ_THREAD_TRACE_MASK__CU_SEL_MASK = 0x0000001F # macro
SQ_THREAD_TRACE_MASK__SH_SEL_MASK = 0x00000020 # macro
SQ_THREAD_TRACE_MASK__REG_STALL_EN_MASK = 0x00000080 # macro
SQ_THREAD_TRACE_MASK__SIMD_EN_MASK = 0x00000F00 # macro
SQ_THREAD_TRACE_MASK__VM_ID_MASK_MASK = 0x00003000 # macro
SQ_THREAD_TRACE_MASK__SPI_STALL_EN_MASK = 0x00004000 # macro
SQ_THREAD_TRACE_MASK__SQ_STALL_EN_MASK = 0x00008000 # macro
SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK__SHIFT = 0x10 # macro
SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL__SHIFT = 0x18 # macro
SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK_MASK = 0x0000FFFF # macro
SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK_MASK = 0x00FF0000 # macro
SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL_MASK = 0x01000000 # macro
SQ_THREAD_TRACE_PERF_MASK__SH0_MASK__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_PERF_MASK__SH1_MASK__SHIFT = 0x10 # macro
SQ_THREAD_TRACE_PERF_MASK__SH0_MASK_MASK = 0x0000FFFF # macro
SQ_THREAD_TRACE_PERF_MASK__SH1_MASK_MASK = 0xFFFF0000 # macro
SQ_THREAD_TRACE_CTRL__RESET_BUFFER__SHIFT = 0x1f # macro
SQ_THREAD_TRACE_CTRL__RESET_BUFFER_MASK = 0x80000000 # macro
SQ_THREAD_TRACE_MODE__MASK_PS__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_MODE__MASK_VS__SHIFT = 0x3 # macro
SQ_THREAD_TRACE_MODE__MASK_GS__SHIFT = 0x6 # macro
SQ_THREAD_TRACE_MODE__MASK_ES__SHIFT = 0x9 # macro
SQ_THREAD_TRACE_MODE__MASK_HS__SHIFT = 0xc # macro
SQ_THREAD_TRACE_MODE__MASK_LS__SHIFT = 0xf # macro
SQ_THREAD_TRACE_MODE__MASK_CS__SHIFT = 0x12 # macro
SQ_THREAD_TRACE_MODE__MODE__SHIFT = 0x15 # macro
SQ_THREAD_TRACE_MODE__CAPTURE_MODE__SHIFT = 0x17 # macro
SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN__SHIFT = 0x19 # macro
SQ_THREAD_TRACE_MODE__TC_PERF_EN__SHIFT = 0x1a # macro
SQ_THREAD_TRACE_MODE__ISSUE_MASK__SHIFT = 0x1b # macro
SQ_THREAD_TRACE_MODE__TEST_MODE__SHIFT = 0x1d # macro
SQ_THREAD_TRACE_MODE__INTERRUPT_EN__SHIFT = 0x1e # macro
SQ_THREAD_TRACE_MODE__WRAP__SHIFT = 0x1f # macro
SQ_THREAD_TRACE_MODE__MASK_PS_MASK = 0x00000007 # macro
SQ_THREAD_TRACE_MODE__MASK_VS_MASK = 0x00000038 # macro
SQ_THREAD_TRACE_MODE__MASK_GS_MASK = 0x000001C0 # macro
SQ_THREAD_TRACE_MODE__MASK_ES_MASK = 0x00000E00 # macro
SQ_THREAD_TRACE_MODE__MASK_HS_MASK = 0x00007000 # macro
SQ_THREAD_TRACE_MODE__MASK_LS_MASK = 0x00038000 # macro
SQ_THREAD_TRACE_MODE__MASK_CS_MASK = 0x001C0000 # macro
SQ_THREAD_TRACE_MODE__MODE_MASK = 0x00600000 # macro
SQ_THREAD_TRACE_MODE__CAPTURE_MODE_MASK = 0x01800000 # macro
SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN_MASK = 0x02000000 # macro
SQ_THREAD_TRACE_MODE__TC_PERF_EN_MASK = 0x04000000 # macro
SQ_THREAD_TRACE_MODE__ISSUE_MASK_MASK = 0x18000000 # macro
SQ_THREAD_TRACE_MODE__TEST_MODE_MASK = 0x20000000 # macro
SQ_THREAD_TRACE_MODE__INTERRUPT_EN_MASK = 0x40000000 # macro
SQ_THREAD_TRACE_MODE__WRAP_MASK = 0x80000000 # macro
SQ_THREAD_TRACE_BASE2__ADDR_HI__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_BASE2__ADDR_HI_MASK = 0x0000000F # macro
SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK_MASK = 0xFFFFFFFF # macro
SQ_THREAD_TRACE_WPTR__WPTR__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_WPTR__READ_OFFSET__SHIFT = 0x1e # macro
SQ_THREAD_TRACE_WPTR__WPTR_MASK = 0x3FFFFFFF # macro
SQ_THREAD_TRACE_WPTR__READ_OFFSET_MASK = 0xC0000000 # macro
SQ_THREAD_TRACE_STATUS__FINISH_PENDING__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_STATUS__FINISH_DONE__SHIFT = 0x10 # macro
SQ_THREAD_TRACE_STATUS__UTC_ERROR__SHIFT = 0x1c # macro
SQ_THREAD_TRACE_STATUS__NEW_BUF__SHIFT = 0x1d # macro
SQ_THREAD_TRACE_STATUS__BUSY__SHIFT = 0x1e # macro
SQ_THREAD_TRACE_STATUS__FULL__SHIFT = 0x1f # macro
SQ_THREAD_TRACE_STATUS__FINISH_PENDING_MASK = 0x000003FF # macro
SQ_THREAD_TRACE_STATUS__FINISH_DONE_MASK = 0x03FF0000 # macro
SQ_THREAD_TRACE_STATUS__UTC_ERROR_MASK = 0x10000000 # macro
SQ_THREAD_TRACE_STATUS__NEW_BUF_MASK = 0x20000000 # macro
SQ_THREAD_TRACE_STATUS__BUSY_MASK = 0x40000000 # macro
SQ_THREAD_TRACE_STATUS__FULL_MASK = 0x80000000 # macro
SQ_THREAD_TRACE_HIWATER__HIWATER__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_HIWATER__HIWATER_MASK = 0x00000007 # macro
SQ_THREAD_TRACE_CNTR__CNTR__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_CNTR__CNTR_MASK = 0xFFFFFFFF # macro
SQ_THREAD_TRACE_USERDATA_0__DATA__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_USERDATA_0__DATA_MASK = 0xFFFFFFFF # macro
SQ_THREAD_TRACE_USERDATA_1__DATA__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_USERDATA_1__DATA_MASK = 0xFFFFFFFF # macro
SQ_THREAD_TRACE_USERDATA_2__DATA__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_USERDATA_2__DATA_MASK = 0xFFFFFFFF # macro
SQ_THREAD_TRACE_USERDATA_3__DATA__SHIFT = 0x0 # macro
SQ_THREAD_TRACE_USERDATA_3__DATA_MASK = 0xFFFFFFFF # macro
SQC_CACHES__TARGET_INST__SHIFT = 0x0 # macro
SQC_CACHES__TARGET_DATA__SHIFT = 0x1 # macro
SQC_CACHES__INVALIDATE__SHIFT = 0x2 # macro
SQC_CACHES__WRITEBACK__SHIFT = 0x3 # macro
SQC_CACHES__VOL__SHIFT = 0x4 # macro
SQC_CACHES__COMPLETE__SHIFT = 0x10 # macro
SQC_CACHES__TARGET_INST_MASK = 0x00000001 # macro
SQC_CACHES__TARGET_DATA_MASK = 0x00000002 # macro
SQC_CACHES__INVALIDATE_MASK = 0x00000004 # macro
SQC_CACHES__WRITEBACK_MASK = 0x00000008 # macro
SQC_CACHES__VOL_MASK = 0x00000010 # macro
SQC_CACHES__COMPLETE_MASK = 0x00010000 # macro
SQC_WRITEBACK__DWB__SHIFT = 0x0 # macro
SQC_WRITEBACK__DIRTY__SHIFT = 0x1 # macro
SQC_WRITEBACK__DWB_MASK = 0x00000001 # macro
SQC_WRITEBACK__DIRTY_MASK = 0x00000002 # macro
DB_OCCLUSION_COUNT0_LOW__COUNT_LOW__SHIFT = 0x0 # macro
DB_OCCLUSION_COUNT0_LOW__COUNT_LOW_MASK = 0xFFFFFFFF # macro
DB_OCCLUSION_COUNT0_HI__COUNT_HI__SHIFT = 0x0 # macro
DB_OCCLUSION_COUNT0_HI__COUNT_HI_MASK = 0x7FFFFFFF # macro
DB_OCCLUSION_COUNT1_LOW__COUNT_LOW__SHIFT = 0x0 # macro
DB_OCCLUSION_COUNT1_LOW__COUNT_LOW_MASK = 0xFFFFFFFF # macro
DB_OCCLUSION_COUNT1_HI__COUNT_HI__SHIFT = 0x0 # macro
DB_OCCLUSION_COUNT1_HI__COUNT_HI_MASK = 0x7FFFFFFF # macro
DB_OCCLUSION_COUNT2_LOW__COUNT_LOW__SHIFT = 0x0 # macro
DB_OCCLUSION_COUNT2_LOW__COUNT_LOW_MASK = 0xFFFFFFFF # macro
DB_OCCLUSION_COUNT2_HI__COUNT_HI__SHIFT = 0x0 # macro
DB_OCCLUSION_COUNT2_HI__COUNT_HI_MASK = 0x7FFFFFFF # macro
DB_OCCLUSION_COUNT3_LOW__COUNT_LOW__SHIFT = 0x0 # macro
DB_OCCLUSION_COUNT3_LOW__COUNT_LOW_MASK = 0xFFFFFFFF # macro
DB_OCCLUSION_COUNT3_HI__COUNT_HI__SHIFT = 0x0 # macro
DB_OCCLUSION_COUNT3_HI__COUNT_HI_MASK = 0x7FFFFFFF # macro
DB_ZPASS_COUNT_LOW__COUNT_LOW__SHIFT = 0x0 # macro
DB_ZPASS_COUNT_LOW__COUNT_LOW_MASK = 0xFFFFFFFF # macro
DB_ZPASS_COUNT_HI__COUNT_HI__SHIFT = 0x0 # macro
DB_ZPASS_COUNT_HI__COUNT_HI_MASK = 0x7FFFFFFF # macro
GDS_RD_ADDR__READ_ADDR__SHIFT = 0x0 # macro
GDS_RD_ADDR__READ_ADDR_MASK = 0xFFFFFFFF # macro
GDS_RD_DATA__READ_DATA__SHIFT = 0x0 # macro
GDS_RD_DATA__READ_DATA_MASK = 0xFFFFFFFF # macro
GDS_RD_BURST_ADDR__BURST_ADDR__SHIFT = 0x0 # macro
GDS_RD_BURST_ADDR__BURST_ADDR_MASK = 0xFFFFFFFF # macro
GDS_RD_BURST_COUNT__BURST_COUNT__SHIFT = 0x0 # macro
GDS_RD_BURST_COUNT__BURST_COUNT_MASK = 0xFFFFFFFF # macro
GDS_RD_BURST_DATA__BURST_DATA__SHIFT = 0x0 # macro
GDS_RD_BURST_DATA__BURST_DATA_MASK = 0xFFFFFFFF # macro
GDS_WR_ADDR__WRITE_ADDR__SHIFT = 0x0 # macro
GDS_WR_ADDR__WRITE_ADDR_MASK = 0xFFFFFFFF # macro
GDS_WR_DATA__WRITE_DATA__SHIFT = 0x0 # macro
GDS_WR_DATA__WRITE_DATA_MASK = 0xFFFFFFFF # macro
GDS_WR_BURST_ADDR__WRITE_ADDR__SHIFT = 0x0 # macro
GDS_WR_BURST_ADDR__WRITE_ADDR_MASK = 0xFFFFFFFF # macro
GDS_WR_BURST_DATA__WRITE_DATA__SHIFT = 0x0 # macro
GDS_WR_BURST_DATA__WRITE_DATA_MASK = 0xFFFFFFFF # macro
GDS_WRITE_COMPLETE__WRITE_COMPLETE__SHIFT = 0x0 # macro
GDS_WRITE_COMPLETE__WRITE_COMPLETE_MASK = 0xFFFFFFFF # macro
GDS_ATOM_CNTL__AINC__SHIFT = 0x0 # macro
GDS_ATOM_CNTL__UNUSED1__SHIFT = 0x6 # macro
GDS_ATOM_CNTL__DMODE__SHIFT = 0x8 # macro
GDS_ATOM_CNTL__UNUSED2__SHIFT = 0xa # macro
GDS_ATOM_CNTL__AINC_MASK = 0x0000003F # macro
GDS_ATOM_CNTL__UNUSED1_MASK = 0x000000C0 # macro
GDS_ATOM_CNTL__DMODE_MASK = 0x00000300 # macro
GDS_ATOM_CNTL__UNUSED2_MASK = 0xFFFFFC00 # macro
GDS_ATOM_COMPLETE__COMPLETE__SHIFT = 0x0 # macro
GDS_ATOM_COMPLETE__UNUSED__SHIFT = 0x1 # macro
GDS_ATOM_COMPLETE__COMPLETE_MASK = 0x00000001 # macro
GDS_ATOM_COMPLETE__UNUSED_MASK = 0xFFFFFFFE # macro
GDS_ATOM_BASE__BASE__SHIFT = 0x0 # macro
GDS_ATOM_BASE__UNUSED__SHIFT = 0x10 # macro
GDS_ATOM_BASE__BASE_MASK = 0x0000FFFF # macro
GDS_ATOM_BASE__UNUSED_MASK = 0xFFFF0000 # macro
GDS_ATOM_SIZE__SIZE__SHIFT = 0x0 # macro
GDS_ATOM_SIZE__UNUSED__SHIFT = 0x10 # macro
GDS_ATOM_SIZE__SIZE_MASK = 0x0000FFFF # macro
GDS_ATOM_SIZE__UNUSED_MASK = 0xFFFF0000 # macro
GDS_ATOM_OFFSET0__OFFSET0__SHIFT = 0x0 # macro
GDS_ATOM_OFFSET0__UNUSED__SHIFT = 0x8 # macro
GDS_ATOM_OFFSET0__OFFSET0_MASK = 0x000000FF # macro
GDS_ATOM_OFFSET0__UNUSED_MASK = 0xFFFFFF00 # macro
GDS_ATOM_OFFSET1__OFFSET1__SHIFT = 0x0 # macro
GDS_ATOM_OFFSET1__UNUSED__SHIFT = 0x8 # macro
GDS_ATOM_OFFSET1__OFFSET1_MASK = 0x000000FF # macro
GDS_ATOM_OFFSET1__UNUSED_MASK = 0xFFFFFF00 # macro
GDS_ATOM_DST__DST__SHIFT = 0x0 # macro
GDS_ATOM_DST__DST_MASK = 0xFFFFFFFF # macro
GDS_ATOM_OP__OP__SHIFT = 0x0 # macro
GDS_ATOM_OP__UNUSED__SHIFT = 0x8 # macro
GDS_ATOM_OP__OP_MASK = 0x000000FF # macro
GDS_ATOM_OP__UNUSED_MASK = 0xFFFFFF00 # macro
GDS_ATOM_SRC0__DATA__SHIFT = 0x0 # macro
GDS_ATOM_SRC0__DATA_MASK = 0xFFFFFFFF # macro
GDS_ATOM_SRC0_U__DATA__SHIFT = 0x0 # macro
GDS_ATOM_SRC0_U__DATA_MASK = 0xFFFFFFFF # macro
GDS_ATOM_SRC1__DATA__SHIFT = 0x0 # macro
GDS_ATOM_SRC1__DATA_MASK = 0xFFFFFFFF # macro
GDS_ATOM_SRC1_U__DATA__SHIFT = 0x0 # macro
GDS_ATOM_SRC1_U__DATA_MASK = 0xFFFFFFFF # macro
GDS_ATOM_READ0__DATA__SHIFT = 0x0 # macro
GDS_ATOM_READ0__DATA_MASK = 0xFFFFFFFF # macro
GDS_ATOM_READ0_U__DATA__SHIFT = 0x0 # macro
GDS_ATOM_READ0_U__DATA_MASK = 0xFFFFFFFF # macro
GDS_ATOM_READ1__DATA__SHIFT = 0x0 # macro
GDS_ATOM_READ1__DATA_MASK = 0xFFFFFFFF # macro
GDS_ATOM_READ1_U__DATA__SHIFT = 0x0 # macro
GDS_ATOM_READ1_U__DATA_MASK = 0xFFFFFFFF # macro
GDS_GWS_RESOURCE_CNTL__INDEX__SHIFT = 0x0 # macro
GDS_GWS_RESOURCE_CNTL__UNUSED__SHIFT = 0x6 # macro
GDS_GWS_RESOURCE_CNTL__INDEX_MASK = 0x0000003F # macro
GDS_GWS_RESOURCE_CNTL__UNUSED_MASK = 0xFFFFFFC0 # macro
GDS_GWS_RESOURCE__FLAG__SHIFT = 0x0 # macro
GDS_GWS_RESOURCE__COUNTER__SHIFT = 0x1 # macro
GDS_GWS_RESOURCE__TYPE__SHIFT = 0xe # macro
GDS_GWS_RESOURCE__DED__SHIFT = 0xf # macro
GDS_GWS_RESOURCE__RELEASE_ALL__SHIFT = 0x10 # macro
GDS_GWS_RESOURCE__HEAD_QUEUE__SHIFT = 0x11 # macro
GDS_GWS_RESOURCE__HEAD_VALID__SHIFT = 0x1d # macro
GDS_GWS_RESOURCE__HEAD_FLAG__SHIFT = 0x1e # macro
GDS_GWS_RESOURCE__HALTED__SHIFT = 0x1f # macro
GDS_GWS_RESOURCE__FLAG_MASK = 0x00000001 # macro
GDS_GWS_RESOURCE__COUNTER_MASK = 0x00003FFE # macro
GDS_GWS_RESOURCE__TYPE_MASK = 0x00004000 # macro
GDS_GWS_RESOURCE__DED_MASK = 0x00008000 # macro
GDS_GWS_RESOURCE__RELEASE_ALL_MASK = 0x00010000 # macro
GDS_GWS_RESOURCE__HEAD_QUEUE_MASK = 0x1FFE0000 # macro
GDS_GWS_RESOURCE__HEAD_VALID_MASK = 0x20000000 # macro
GDS_GWS_RESOURCE__HEAD_FLAG_MASK = 0x40000000 # macro
GDS_GWS_RESOURCE__HALTED_MASK = 0x80000000 # macro
GDS_GWS_RESOURCE_CNT__RESOURCE_CNT__SHIFT = 0x0 # macro
GDS_GWS_RESOURCE_CNT__UNUSED__SHIFT = 0x10 # macro
GDS_GWS_RESOURCE_CNT__RESOURCE_CNT_MASK = 0x0000FFFF # macro
GDS_GWS_RESOURCE_CNT__UNUSED_MASK = 0xFFFF0000 # macro
GDS_OA_CNTL__INDEX__SHIFT = 0x0 # macro
GDS_OA_CNTL__UNUSED__SHIFT = 0x4 # macro
GDS_OA_CNTL__INDEX_MASK = 0x0000000F # macro
GDS_OA_CNTL__UNUSED_MASK = 0xFFFFFFF0 # macro
GDS_OA_COUNTER__SPACE_AVAILABLE__SHIFT = 0x0 # macro
GDS_OA_COUNTER__SPACE_AVAILABLE_MASK = 0xFFFFFFFF # macro
GDS_OA_ADDRESS__DS_ADDRESS__SHIFT = 0x0 # macro
GDS_OA_ADDRESS__CRAWLER__SHIFT = 0x10 # macro
GDS_OA_ADDRESS__CRAWLER_TYPE__SHIFT = 0x14 # macro
GDS_OA_ADDRESS__UNUSED__SHIFT = 0x16 # macro
GDS_OA_ADDRESS__NO_ALLOC__SHIFT = 0x1e # macro
GDS_OA_ADDRESS__ENABLE__SHIFT = 0x1f # macro
GDS_OA_ADDRESS__DS_ADDRESS_MASK = 0x0000FFFF # macro
GDS_OA_ADDRESS__CRAWLER_MASK = 0x000F0000 # macro
GDS_OA_ADDRESS__CRAWLER_TYPE_MASK = 0x00300000 # macro
GDS_OA_ADDRESS__UNUSED_MASK = 0x3FC00000 # macro
GDS_OA_ADDRESS__NO_ALLOC_MASK = 0x40000000 # macro
GDS_OA_ADDRESS__ENABLE_MASK = 0x80000000 # macro
GDS_OA_INCDEC__VALUE__SHIFT = 0x0 # macro
GDS_OA_INCDEC__INCDEC__SHIFT = 0x1f # macro
GDS_OA_INCDEC__VALUE_MASK = 0x7FFFFFFF # macro
GDS_OA_INCDEC__INCDEC_MASK = 0x80000000 # macro
GDS_OA_RING_SIZE__RING_SIZE__SHIFT = 0x0 # macro
GDS_OA_RING_SIZE__RING_SIZE_MASK = 0xFFFFFFFF # macro
SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY__SHIFT = 0x0 # macro
SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER__SHIFT = 0x15 # macro
SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS__SHIFT = 0x18 # macro
SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS__SHIFT = 0x19 # macro
SPI_CONFIG_CNTL__RSRC_MGMT_RESET__SHIFT = 0x1a # macro
SPI_CONFIG_CNTL__TTRACE_STALL_ALL__SHIFT = 0x1b # macro
SPI_CONFIG_CNTL__ALLOC_ARB_LRU_ENA__SHIFT = 0x1c # macro
SPI_CONFIG_CNTL__EXP_ARB_LRU_ENA__SHIFT = 0x1d # macro
SPI_CONFIG_CNTL__PS_PKR_PRIORITY_CNTL__SHIFT = 0x1e # macro
SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY_MASK = 0x001FFFFF # macro
SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER_MASK = 0x00E00000 # macro
SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS_MASK = 0x01000000 # macro
SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS_MASK = 0x02000000 # macro
SPI_CONFIG_CNTL__RSRC_MGMT_RESET_MASK = 0x04000000 # macro
SPI_CONFIG_CNTL__TTRACE_STALL_ALL_MASK = 0x08000000 # macro
SPI_CONFIG_CNTL__ALLOC_ARB_LRU_ENA_MASK = 0x10000000 # macro
SPI_CONFIG_CNTL__EXP_ARB_LRU_ENA_MASK = 0x20000000 # macro
SPI_CONFIG_CNTL__PS_PKR_PRIORITY_CNTL_MASK = 0xC0000000 # macro
SPI_CONFIG_CNTL_1__VTX_DONE_DELAY__SHIFT = 0x0 # macro
SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW__SHIFT = 0x4 # macro
SPI_CONFIG_CNTL_1__BATON_RESET_DISABLE__SHIFT = 0x5 # macro
SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE__SHIFT = 0x6 # macro
SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT__SHIFT = 0x7 # macro
SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE__SHIFT = 0x8 # macro
SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE__SHIFT = 0x9 # macro
SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT__SHIFT = 0xa # macro
SPI_CONFIG_CNTL_1__CSC_PWR_SAVE_DISABLE__SHIFT = 0xe # macro
SPI_CONFIG_CNTL_1__CSG_PWR_SAVE_DISABLE__SHIFT = 0xf # macro
SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE__SHIFT = 0x10 # macro
SPI_CONFIG_CNTL_1__VTX_DONE_DELAY_MASK = 0x0000000F # macro
SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW_MASK = 0x00000010 # macro
SPI_CONFIG_CNTL_1__BATON_RESET_DISABLE_MASK = 0x00000020 # macro
SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE_MASK = 0x00000040 # macro
SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT_MASK = 0x00000080 # macro
SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE_MASK = 0x00000100 # macro
SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE_MASK = 0x00000200 # macro
SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT_MASK = 0x00003C00 # macro
SPI_CONFIG_CNTL_1__CSC_PWR_SAVE_DISABLE_MASK = 0x00004000 # macro
SPI_CONFIG_CNTL_1__CSG_PWR_SAVE_DISABLE_MASK = 0x00008000 # macro
SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE_MASK = 0xFFFF0000 # macro
SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD__SHIFT = 0x0 # macro
SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD__SHIFT = 0x4 # macro
SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD_MASK = 0x0000000F # macro
SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD_MASK = 0x000000F0 # macro
SPI_WAVE_LIMIT_CNTL__PS_WAVE_GRAN__SHIFT = 0x0 # macro
SPI_WAVE_LIMIT_CNTL__VS_WAVE_GRAN__SHIFT = 0x2 # macro
SPI_WAVE_LIMIT_CNTL__GS_WAVE_GRAN__SHIFT = 0x4 # macro
SPI_WAVE_LIMIT_CNTL__HS_WAVE_GRAN__SHIFT = 0x6 # macro
SPI_WAVE_LIMIT_CNTL__PS_WAVE_GRAN_MASK = 0x00000003 # macro
SPI_WAVE_LIMIT_CNTL__VS_WAVE_GRAN_MASK = 0x0000000C # macro
SPI_WAVE_LIMIT_CNTL__GS_WAVE_GRAN_MASK = 0x00000030 # macro
SPI_WAVE_LIMIT_CNTL__HS_WAVE_GRAN_MASK = 0x000000C0 # macro
GC_CANE_ERR_STATUS__SDPM_RDRSP_STATUS__SHIFT = 0x0 # macro
GC_CANE_ERR_STATUS__SDPM_WRRSP_STATUS__SHIFT = 0x4 # macro
GC_CANE_ERR_STATUS__SDPM_RDRSP_DATASTATUS__SHIFT = 0x8 # macro
GC_CANE_ERR_STATUS__SDPM_RDRSP_DATAPARITY_ERROR__SHIFT = 0xa # macro
GC_CANE_ERR_STATUS__SDPS_DAT_ERROR__SHIFT = 0xb # macro
GC_CANE_ERR_STATUS__SDPS_DAT_PARITY_ERROR__SHIFT = 0xc # macro
GC_CANE_ERR_STATUS__CLEAR_ERROR_STATUS__SHIFT = 0xd # macro
GC_CANE_ERR_STATUS__BUSY_ON_ERROR__SHIFT = 0xe # macro
GC_CANE_ERR_STATUS__BUSY_ON_UER_ERROR__SHIFT = 0xf # macro
GC_CANE_ERR_STATUS__FUE_FLAG__SHIFT = 0x10 # macro
GC_CANE_ERR_STATUS__INTERRUPT_ON_FATAL__SHIFT = 0x11 # macro
GC_CANE_ERR_STATUS__LEVEL_INTERRUPT__SHIFT = 0x12 # macro
GC_CANE_ERR_STATUS__SDPM_RDRSP_STATUS_MASK = 0x0000000F # macro
GC_CANE_ERR_STATUS__SDPM_WRRSP_STATUS_MASK = 0x000000F0 # macro
GC_CANE_ERR_STATUS__SDPM_RDRSP_DATASTATUS_MASK = 0x00000300 # macro
GC_CANE_ERR_STATUS__SDPM_RDRSP_DATAPARITY_ERROR_MASK = 0x00000400 # macro
GC_CANE_ERR_STATUS__SDPS_DAT_ERROR_MASK = 0x00000800 # macro
GC_CANE_ERR_STATUS__SDPS_DAT_PARITY_ERROR_MASK = 0x00001000 # macro
GC_CANE_ERR_STATUS__CLEAR_ERROR_STATUS_MASK = 0x00002000 # macro
GC_CANE_ERR_STATUS__BUSY_ON_ERROR_MASK = 0x00004000 # macro
GC_CANE_ERR_STATUS__BUSY_ON_UER_ERROR_MASK = 0x00008000 # macro
GC_CANE_ERR_STATUS__FUE_FLAG_MASK = 0x00010000 # macro
GC_CANE_ERR_STATUS__INTERRUPT_ON_FATAL_MASK = 0x00020000 # macro
GC_CANE_ERR_STATUS__LEVEL_INTERRUPT_MASK = 0x00040000 # macro
GC_CANE_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
GC_CANE_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
GC_CANE_UE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
GC_CANE_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
GC_CANE_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
GC_CANE_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
GC_CANE_UE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
GC_CANE_UE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
GC_CANE_UE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
GC_CANE_UE_ERR_STATUS_HI__PARITY__SHIFT = 0x1 # macro
GC_CANE_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
GC_CANE_UE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
GC_CANE_UE_ERR_STATUS_HI__UE_CNT__SHIFT = 0x17 # macro
GC_CANE_UE_ERR_STATUS_HI__FED_CNT__SHIFT = 0x1a # macro
GC_CANE_UE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
GC_CANE_UE_ERR_STATUS_HI__PARITY_MASK = 0x00000002 # macro
GC_CANE_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
GC_CANE_UE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
GC_CANE_UE_ERR_STATUS_HI__UE_CNT_MASK = 0x03800000 # macro
GC_CANE_UE_ERR_STATUS_HI__FED_CNT_MASK = 0x1C000000 # macro
GC_CANE_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
GC_CANE_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
GC_CANE_CE_ERR_STATUS_LO__ADDRESS__SHIFT = 0x2 # macro
GC_CANE_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT = 0x18 # macro
GC_CANE_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
GC_CANE_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
GC_CANE_CE_ERR_STATUS_LO__ADDRESS_MASK = 0x00FFFFFC # macro
GC_CANE_CE_ERR_STATUS_LO__MEMORY_ID_MASK = 0xFF000000 # macro
GC_CANE_CE_ERR_STATUS_HI__ECC__SHIFT = 0x0 # macro
GC_CANE_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
GC_CANE_CE_ERR_STATUS_HI__ERR_INFO__SHIFT = 0x3 # macro
GC_CANE_CE_ERR_STATUS_HI__CE_CNT__SHIFT = 0x17 # macro
GC_CANE_CE_ERR_STATUS_HI__POISON__SHIFT = 0x1a # macro
GC_CANE_CE_ERR_STATUS_HI__ECC_MASK = 0x00000001 # macro
GC_CANE_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
GC_CANE_CE_ERR_STATUS_HI__ERR_INFO_MASK = 0x007FFFF8 # macro
GC_CANE_CE_ERR_STATUS_HI__CE_CNT_MASK = 0x03800000 # macro
GC_CANE_CE_ERR_STATUS_HI__POISON_MASK = 0x04000000 # macro
CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
CPF_LATENCY_STATS_DATA__DATA__SHIFT = 0x0 # macro
CPF_LATENCY_STATS_DATA__DATA_MASK = 0xFFFFFFFF # macro
CPG_LATENCY_STATS_DATA__DATA__SHIFT = 0x0 # macro
CPG_LATENCY_STATS_DATA__DATA_MASK = 0xFFFFFFFF # macro
CPC_LATENCY_STATS_DATA__DATA__SHIFT = 0x0 # macro
CPC_LATENCY_STATS_DATA__DATA_MASK = 0xFFFFFFFF # macro
GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
WD_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
WD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
WD_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
WD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
WD_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
WD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
WD_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
WD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
WD_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
WD_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
WD_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
WD_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
WD_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
WD_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
WD_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
WD_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
IA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
IA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
IA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
IA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
IA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
IA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
IA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
IA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
IA_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
IA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
IA_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
IA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
IA_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
IA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
IA_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
IA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0x0000FFFF # macro
PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0x0000FFFF # macro
PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0x0000FFFF # macro
PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0x0000FFFF # macro
PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SX_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SX_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SX_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SX_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SX_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SX_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SX_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SX_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SX_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SX_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SX_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SX_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
SX_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
SX_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
SX_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
SX_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TD_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TD_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TD_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TD_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
CB_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
CB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
CB_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
CB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
CB_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
CB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
CB_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
CB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
CB_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
CB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
CB_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
CB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
CB_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
CB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
CB_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
CB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
DB_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
DB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
DB_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
DB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
DB_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
DB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
DB_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
DB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
DB_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
DB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
DB_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
DB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
DB_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
DB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
DB_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
DB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
RMI_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
RMI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
RMI_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
RMI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
RMI_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
RMI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
RMI_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
RMI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
RMI_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
RMI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
RMI_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
RMI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
RMI_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT = 0x0 # macro
RMI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK = 0xFFFFFFFF # macro
RMI_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT = 0x0 # macro
RMI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK = 0xFFFFFFFF # macro
ATC_L2_PERFCOUNTER_LO__COUNTER_LO__SHIFT = 0x0 # macro
ATC_L2_PERFCOUNTER_LO__COUNTER_LO_MASK = 0xFFFFFFFF # macro
ATC_L2_PERFCOUNTER_HI__COUNTER_HI__SHIFT = 0x0 # macro
ATC_L2_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT = 0x10 # macro
ATC_L2_PERFCOUNTER_HI__COUNTER_HI_MASK = 0x0000FFFF # macro
ATC_L2_PERFCOUNTER_HI__COMPARE_VALUE_MASK = 0xFFFF0000 # macro
MC_VM_L2_PERFCOUNTER_LO__COUNTER_LO__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER_LO__COUNTER_LO_MASK = 0xFFFFFFFF # macro
MC_VM_L2_PERFCOUNTER_HI__COUNTER_HI__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT = 0x10 # macro
MC_VM_L2_PERFCOUNTER_HI__COUNTER_HI_MASK = 0x0000FFFF # macro
MC_VM_L2_PERFCOUNTER_HI__COMPARE_VALUE_MASK = 0xFFFF0000 # macro
L2TLB_PERFCOUNTER_LO__COUNTER_LO__SHIFT = 0x0 # macro
L2TLB_PERFCOUNTER_LO__COUNTER_LO_MASK = 0xFFFFFFFF # macro
L2TLB_PERFCOUNTER_HI__COUNTER_HI__SHIFT = 0x0 # macro
L2TLB_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT = 0x10 # macro
L2TLB_PERFCOUNTER_HI__COUNTER_HI_MASK = 0x0000FFFF # macro
L2TLB_PERFCOUNTER_HI__COMPARE_VALUE_MASK = 0xFFFF0000 # macro
CPG_PERFCOUNTER1_SELECT__CNTR_SEL0__SHIFT = 0x0 # macro
CPG_PERFCOUNTER1_SELECT__CNTR_SEL1__SHIFT = 0xa # macro
CPG_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT = 0x14 # macro
CPG_PERFCOUNTER1_SELECT__CNTR_MODE1__SHIFT = 0x18 # macro
CPG_PERFCOUNTER1_SELECT__CNTR_MODE0__SHIFT = 0x1c # macro
CPG_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK = 0x000003FF # macro
CPG_PERFCOUNTER1_SELECT__CNTR_SEL1_MASK = 0x000FFC00 # macro
CPG_PERFCOUNTER1_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
CPG_PERFCOUNTER1_SELECT__CNTR_MODE1_MASK = 0x0F000000 # macro
CPG_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK = 0xF0000000 # macro
CPG_PERFCOUNTER0_SELECT1__CNTR_SEL2__SHIFT = 0x0 # macro
CPG_PERFCOUNTER0_SELECT1__CNTR_SEL3__SHIFT = 0xa # macro
CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT = 0x18 # macro
CPG_PERFCOUNTER0_SELECT1__CNTR_MODE2__SHIFT = 0x1c # macro
CPG_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK = 0x000003FF # macro
CPG_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK = 0x000FFC00 # macro
CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK = 0x0F000000 # macro
CPG_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK = 0xF0000000 # macro
CPG_PERFCOUNTER0_SELECT__CNTR_SEL0__SHIFT = 0x0 # macro
CPG_PERFCOUNTER0_SELECT__CNTR_SEL1__SHIFT = 0xa # macro
CPG_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT = 0x14 # macro
CPG_PERFCOUNTER0_SELECT__CNTR_MODE1__SHIFT = 0x18 # macro
CPG_PERFCOUNTER0_SELECT__CNTR_MODE0__SHIFT = 0x1c # macro
CPG_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK = 0x000003FF # macro
CPG_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK = 0x000FFC00 # macro
CPG_PERFCOUNTER0_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
CPG_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK = 0x0F000000 # macro
CPG_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK = 0xF0000000 # macro
CPC_PERFCOUNTER1_SELECT__CNTR_SEL0__SHIFT = 0x0 # macro
CPC_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT = 0x14 # macro
CPC_PERFCOUNTER1_SELECT__CNTR_MODE0__SHIFT = 0x1c # macro
CPC_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK = 0x000003FF # macro
CPC_PERFCOUNTER1_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
CPC_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK = 0xF0000000 # macro
CPC_PERFCOUNTER0_SELECT1__CNTR_SEL2__SHIFT = 0x0 # macro
CPC_PERFCOUNTER0_SELECT1__CNTR_SEL3__SHIFT = 0xa # macro
CPC_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT = 0x18 # macro
CPC_PERFCOUNTER0_SELECT1__CNTR_MODE2__SHIFT = 0x1c # macro
CPC_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK = 0x000003FF # macro
CPC_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK = 0x000FFC00 # macro
CPC_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK = 0x0F000000 # macro
CPC_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK = 0xF0000000 # macro
CPF_PERFCOUNTER1_SELECT__CNTR_SEL0__SHIFT = 0x0 # macro
CPF_PERFCOUNTER1_SELECT__CNTR_SEL1__SHIFT = 0xa # macro
CPF_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT = 0x14 # macro
CPF_PERFCOUNTER1_SELECT__CNTR_MODE1__SHIFT = 0x18 # macro
CPF_PERFCOUNTER1_SELECT__CNTR_MODE0__SHIFT = 0x1c # macro
CPF_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK = 0x000003FF # macro
CPF_PERFCOUNTER1_SELECT__CNTR_SEL1_MASK = 0x000FFC00 # macro
CPF_PERFCOUNTER1_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
CPF_PERFCOUNTER1_SELECT__CNTR_MODE1_MASK = 0x0F000000 # macro
CPF_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK = 0xF0000000 # macro
CPF_PERFCOUNTER0_SELECT1__CNTR_SEL2__SHIFT = 0x0 # macro
CPF_PERFCOUNTER0_SELECT1__CNTR_SEL3__SHIFT = 0xa # macro
CPF_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT = 0x18 # macro
CPF_PERFCOUNTER0_SELECT1__CNTR_MODE2__SHIFT = 0x1c # macro
CPF_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK = 0x000003FF # macro
CPF_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK = 0x000FFC00 # macro
CPF_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK = 0x0F000000 # macro
CPF_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK = 0xF0000000 # macro
CPF_PERFCOUNTER0_SELECT__CNTR_SEL0__SHIFT = 0x0 # macro
CPF_PERFCOUNTER0_SELECT__CNTR_SEL1__SHIFT = 0xa # macro
CPF_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT = 0x14 # macro
CPF_PERFCOUNTER0_SELECT__CNTR_MODE1__SHIFT = 0x18 # macro
CPF_PERFCOUNTER0_SELECT__CNTR_MODE0__SHIFT = 0x1c # macro
CPF_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK = 0x000003FF # macro
CPF_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK = 0x000FFC00 # macro
CPF_PERFCOUNTER0_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
CPF_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK = 0x0F000000 # macro
CPF_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK = 0xF0000000 # macro
CP_PERFMON_CNTL__PERFMON_STATE__SHIFT = 0x0 # macro
CP_PERFMON_CNTL__SPM_PERFMON_STATE__SHIFT = 0x4 # macro
CP_PERFMON_CNTL__PERFMON_ENABLE_MODE__SHIFT = 0x8 # macro
CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT = 0xa # macro
CP_PERFMON_CNTL__PERFMON_STATE_MASK = 0x0000000F # macro
CP_PERFMON_CNTL__SPM_PERFMON_STATE_MASK = 0x000000F0 # macro
CP_PERFMON_CNTL__PERFMON_ENABLE_MODE_MASK = 0x00000300 # macro
CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK = 0x00000400 # macro
CPC_PERFCOUNTER0_SELECT__CNTR_SEL0__SHIFT = 0x0 # macro
CPC_PERFCOUNTER0_SELECT__CNTR_SEL1__SHIFT = 0xa # macro
CPC_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT = 0x14 # macro
CPC_PERFCOUNTER0_SELECT__CNTR_MODE1__SHIFT = 0x18 # macro
CPC_PERFCOUNTER0_SELECT__CNTR_MODE0__SHIFT = 0x1c # macro
CPC_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK = 0x000003FF # macro
CPC_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK = 0x000FFC00 # macro
CPC_PERFCOUNTER0_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
CPC_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK = 0x0F000000 # macro
CPC_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK = 0xF0000000 # macro
CPF_TC_PERF_COUNTER_WINDOW_SELECT__INDEX__SHIFT = 0x0 # macro
CPF_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS__SHIFT = 0x1e # macro
CPF_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE__SHIFT = 0x1f # macro
CPF_TC_PERF_COUNTER_WINDOW_SELECT__INDEX_MASK = 0x00000007 # macro
CPF_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS_MASK = 0x40000000 # macro
CPF_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE_MASK = 0x80000000 # macro
CPG_TC_PERF_COUNTER_WINDOW_SELECT__INDEX__SHIFT = 0x0 # macro
CPG_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS__SHIFT = 0x1e # macro
CPG_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE__SHIFT = 0x1f # macro
CPG_TC_PERF_COUNTER_WINDOW_SELECT__INDEX_MASK = 0x0000001F # macro
CPG_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS_MASK = 0x40000000 # macro
CPG_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE_MASK = 0x80000000 # macro
CPF_LATENCY_STATS_SELECT__INDEX__SHIFT = 0x0 # macro
CPF_LATENCY_STATS_SELECT__CLEAR__SHIFT = 0x1e # macro
CPF_LATENCY_STATS_SELECT__ENABLE__SHIFT = 0x1f # macro
CPF_LATENCY_STATS_SELECT__INDEX_MASK = 0x0000000F # macro
CPF_LATENCY_STATS_SELECT__CLEAR_MASK = 0x40000000 # macro
CPF_LATENCY_STATS_SELECT__ENABLE_MASK = 0x80000000 # macro
CPG_LATENCY_STATS_SELECT__INDEX__SHIFT = 0x0 # macro
CPG_LATENCY_STATS_SELECT__CLEAR__SHIFT = 0x1e # macro
CPG_LATENCY_STATS_SELECT__ENABLE__SHIFT = 0x1f # macro
CPG_LATENCY_STATS_SELECT__INDEX_MASK = 0x0000001F # macro
CPG_LATENCY_STATS_SELECT__CLEAR_MASK = 0x40000000 # macro
CPG_LATENCY_STATS_SELECT__ENABLE_MASK = 0x80000000 # macro
CPC_LATENCY_STATS_SELECT__INDEX__SHIFT = 0x0 # macro
CPC_LATENCY_STATS_SELECT__CLEAR__SHIFT = 0x1e # macro
CPC_LATENCY_STATS_SELECT__ENABLE__SHIFT = 0x1f # macro
CPC_LATENCY_STATS_SELECT__INDEX_MASK = 0x00000007 # macro
CPC_LATENCY_STATS_SELECT__CLEAR_MASK = 0x40000000 # macro
CPC_LATENCY_STATS_SELECT__ENABLE_MASK = 0x80000000 # macro
CP_DRAW_OBJECT__OBJECT__SHIFT = 0x0 # macro
CP_DRAW_OBJECT__OBJECT_MASK = 0xFFFFFFFF # macro
CP_DRAW_OBJECT_COUNTER__COUNT__SHIFT = 0x0 # macro
CP_DRAW_OBJECT_COUNTER__COUNT_MASK = 0x0000FFFF # macro
CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI__SHIFT = 0x0 # macro
CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI_MASK = 0xFFFFFFFF # macro
CP_DRAW_WINDOW_HI__WINDOW_HI__SHIFT = 0x0 # macro
CP_DRAW_WINDOW_HI__WINDOW_HI_MASK = 0xFFFFFFFF # macro
CP_DRAW_WINDOW_LO__MIN__SHIFT = 0x0 # macro
CP_DRAW_WINDOW_LO__MAX__SHIFT = 0x10 # macro
CP_DRAW_WINDOW_LO__MIN_MASK = 0x0000FFFF # macro
CP_DRAW_WINDOW_LO__MAX_MASK = 0xFFFF0000 # macro
CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX__SHIFT = 0x0 # macro
CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN__SHIFT = 0x1 # macro
CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI__SHIFT = 0x2 # macro
CP_DRAW_WINDOW_CNTL__MODE__SHIFT = 0x8 # macro
CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX_MASK = 0x00000001 # macro
CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN_MASK = 0x00000002 # macro
CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI_MASK = 0x00000004 # macro
CP_DRAW_WINDOW_CNTL__MODE_MASK = 0x00000100 # macro
GRBM_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xa # macro
GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xb # macro
GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT = 0xc # macro
GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT = 0xd # macro
GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT = 0xe # macro
GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT = 0x10 # macro
GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT = 0x11 # macro
GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT = 0x12 # macro
GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK__SHIFT = 0x13 # macro
GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT = 0x14 # macro
GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT = 0x15 # macro
GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK__SHIFT = 0x16 # macro
GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK__SHIFT = 0x17 # macro
GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK__SHIFT = 0x18 # macro
GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT = 0x19 # macro
GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK__SHIFT = 0x1a # macro
GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK__SHIFT = 0x1b # macro
GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK__SHIFT = 0x1c # macro
GRBM_PERFCOUNTER0_SELECT__UTCL2_BUSY_USER_DEFINED_MASK__SHIFT = 0x1d # macro
GRBM_PERFCOUNTER0_SELECT__EA_BUSY_USER_DEFINED_MASK__SHIFT = 0x1e # macro
GRBM_PERFCOUNTER0_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT = 0x1f # macro
GRBM_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x0000003F # macro
GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000400 # macro
GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000800 # macro
GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK = 0x00001000 # macro
GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK = 0x00002000 # macro
GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK = 0x00004000 # macro
GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK = 0x00010000 # macro
GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK = 0x00020000 # macro
GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK = 0x00040000 # macro
GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK = 0x00080000 # macro
GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK = 0x00100000 # macro
GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK = 0x00200000 # macro
GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK = 0x00400000 # macro
GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK = 0x00800000 # macro
GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK = 0x01000000 # macro
GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK = 0x02000000 # macro
GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK = 0x04000000 # macro
GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK = 0x08000000 # macro
GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK = 0x10000000 # macro
GRBM_PERFCOUNTER0_SELECT__UTCL2_BUSY_USER_DEFINED_MASK_MASK = 0x20000000 # macro
GRBM_PERFCOUNTER0_SELECT__EA_BUSY_USER_DEFINED_MASK_MASK = 0x40000000 # macro
GRBM_PERFCOUNTER0_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK = 0x80000000 # macro
GRBM_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xa # macro
GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xb # macro
GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT = 0xc # macro
GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT = 0xd # macro
GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT = 0xe # macro
GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT = 0x10 # macro
GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT = 0x11 # macro
GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT = 0x12 # macro
GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK__SHIFT = 0x13 # macro
GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT = 0x14 # macro
GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT = 0x15 # macro
GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK__SHIFT = 0x16 # macro
GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK__SHIFT = 0x17 # macro
GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK__SHIFT = 0x18 # macro
GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT = 0x19 # macro
GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK__SHIFT = 0x1a # macro
GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK__SHIFT = 0x1b # macro
GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK__SHIFT = 0x1c # macro
GRBM_PERFCOUNTER1_SELECT__UTCL2_BUSY_USER_DEFINED_MASK__SHIFT = 0x1d # macro
GRBM_PERFCOUNTER1_SELECT__EA_BUSY_USER_DEFINED_MASK__SHIFT = 0x1e # macro
GRBM_PERFCOUNTER1_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT = 0x1f # macro
GRBM_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x0000003F # macro
GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000400 # macro
GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000800 # macro
GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK = 0x00001000 # macro
GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK = 0x00002000 # macro
GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK = 0x00004000 # macro
GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK = 0x00010000 # macro
GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK = 0x00020000 # macro
GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK = 0x00040000 # macro
GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK = 0x00080000 # macro
GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK = 0x00100000 # macro
GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK = 0x00200000 # macro
GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK = 0x00400000 # macro
GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK = 0x00800000 # macro
GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK = 0x01000000 # macro
GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK = 0x02000000 # macro
GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK = 0x04000000 # macro
GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK = 0x08000000 # macro
GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK = 0x10000000 # macro
GRBM_PERFCOUNTER1_SELECT__UTCL2_BUSY_USER_DEFINED_MASK_MASK = 0x20000000 # macro
GRBM_PERFCOUNTER1_SELECT__EA_BUSY_USER_DEFINED_MASK_MASK = 0x40000000 # macro
GRBM_PERFCOUNTER1_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK = 0x80000000 # macro
GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL__SHIFT = 0x0 # macro
GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xa # macro
GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xb # macro
GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT = 0xc # macro
GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT = 0xd # macro
GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT = 0xf # macro
GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT = 0x10 # macro
GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT = 0x11 # macro
GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT = 0x12 # macro
GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT = 0x13 # macro
GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT = 0x14 # macro
GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT = 0x15 # macro
GRBM_SE0_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT = 0x16 # macro
GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL_MASK = 0x0000003F # macro
GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000400 # macro
GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000800 # macro
GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK = 0x00001000 # macro
GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK = 0x00002000 # macro
GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK = 0x00008000 # macro
GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK = 0x00010000 # macro
GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK = 0x00020000 # macro
GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK = 0x00040000 # macro
GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK = 0x00080000 # macro
GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK = 0x00100000 # macro
GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK = 0x00200000 # macro
GRBM_SE0_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK = 0x00400000 # macro
GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL__SHIFT = 0x0 # macro
GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xa # macro
GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xb # macro
GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT = 0xc # macro
GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT = 0xd # macro
GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT = 0xf # macro
GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT = 0x10 # macro
GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT = 0x11 # macro
GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT = 0x12 # macro
GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT = 0x13 # macro
GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT = 0x14 # macro
GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT = 0x15 # macro
GRBM_SE1_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT = 0x16 # macro
GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL_MASK = 0x0000003F # macro
GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000400 # macro
GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000800 # macro
GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK = 0x00001000 # macro
GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK = 0x00002000 # macro
GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK = 0x00008000 # macro
GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK = 0x00010000 # macro
GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK = 0x00020000 # macro
GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK = 0x00040000 # macro
GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK = 0x00080000 # macro
GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK = 0x00100000 # macro
GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK = 0x00200000 # macro
GRBM_SE1_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK = 0x00400000 # macro
GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL__SHIFT = 0x0 # macro
GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xa # macro
GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xb # macro
GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT = 0xc # macro
GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT = 0xd # macro
GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT = 0xf # macro
GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT = 0x10 # macro
GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT = 0x11 # macro
GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT = 0x12 # macro
GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT = 0x13 # macro
GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT = 0x14 # macro
GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT = 0x15 # macro
GRBM_SE2_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT = 0x16 # macro
GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL_MASK = 0x0000003F # macro
GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000400 # macro
GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000800 # macro
GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK = 0x00001000 # macro
GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK = 0x00002000 # macro
GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK = 0x00008000 # macro
GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK = 0x00010000 # macro
GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK = 0x00020000 # macro
GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK = 0x00040000 # macro
GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK = 0x00080000 # macro
GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK = 0x00100000 # macro
GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK = 0x00200000 # macro
GRBM_SE2_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK = 0x00400000 # macro
GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL__SHIFT = 0x0 # macro
GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xa # macro
GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT = 0xb # macro
GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT = 0xc # macro
GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT = 0xd # macro
GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT = 0xf # macro
GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT = 0x10 # macro
GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT = 0x11 # macro
GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT = 0x12 # macro
GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT = 0x13 # macro
GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT = 0x14 # macro
GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT = 0x15 # macro
GRBM_SE3_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT = 0x16 # macro
GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL_MASK = 0x0000003F # macro
GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000400 # macro
GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK = 0x00000800 # macro
GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK = 0x00001000 # macro
GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK = 0x00002000 # macro
GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK = 0x00008000 # macro
GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK = 0x00010000 # macro
GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK = 0x00020000 # macro
GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK = 0x00040000 # macro
GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK = 0x00080000 # macro
GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK = 0x00100000 # macro
GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK = 0x00200000 # macro
GRBM_SE3_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK = 0x00400000 # macro
WD_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
WD_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
WD_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000000FF # macro
WD_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
WD_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
WD_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
WD_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000000FF # macro
WD_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
WD_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
WD_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
WD_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000000FF # macro
WD_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
WD_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
WD_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
WD_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000000FF # macro
WD_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
IA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
IA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
IA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
IA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
IA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
IA_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000003FF # macro
IA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
IA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
IA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
IA_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
IA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
IA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
IA_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000000FF # macro
IA_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
IA_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
IA_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
IA_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000000FF # macro
IA_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
IA_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
IA_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
IA_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000000FF # macro
IA_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
IA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
IA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
IA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
IA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
IA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
IA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
IA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
IA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
VGT_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
VGT_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
VGT_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
VGT_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
VGT_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
VGT_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000003FF # macro
VGT_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
VGT_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
VGT_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
VGT_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
VGT_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
VGT_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT = 0xa # macro
VGT_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
VGT_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
VGT_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
VGT_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000003FF # macro
VGT_PERFCOUNTER1_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
VGT_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
VGT_PERFCOUNTER1_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
VGT_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
VGT_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
VGT_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
VGT_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000000FF # macro
VGT_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
VGT_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
VGT_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
VGT_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000000FF # macro
VGT_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
VGT_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
VGT_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
VGT_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
VGT_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
VGT_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
VGT_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
VGT_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
VGT_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
VGT_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
VGT_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
VGT_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
VGT_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
VGT_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
VGT_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
VGT_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK__SHIFT = 0x0 # macro
VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK_MASK = 0x000000FF # macro
PA_SU_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
PA_SU_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
PA_SU_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
PA_SU_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
PA_SU_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
PA_SU_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
PA_SU_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
PA_SU_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
PA_SU_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
PA_SU_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
PA_SU_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT = 0xa # macro
PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
PA_SU_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
PA_SU_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
PA_SU_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
PA_SU_PERFCOUNTER1_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
PA_SU_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
PA_SU_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
PA_SU_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
PA_SU_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
PA_SU_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
PA_SU_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
PA_SU_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
PA_SU_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
PA_SU_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
PA_SU_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
PA_SU_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
PA_SU_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
PA_SU_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
PA_SC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
PA_SC_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
PA_SC_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
PA_SC_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
PA_SC_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
PA_SC_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
PA_SC_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
PA_SC_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
PA_SC_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
PA_SC_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
PA_SC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SC_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SC_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER4_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SC_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER5_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SC_PERFCOUNTER6_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER6_SELECT__PERF_SEL_MASK = 0x000003FF # macro
PA_SC_PERFCOUNTER7_SELECT__PERF_SEL__SHIFT = 0x0 # macro
PA_SC_PERFCOUNTER7_SELECT__PERF_SEL_MASK = 0x000003FF # macro
SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SPI_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
SPI_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
SPI_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
SPI_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SPI_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000003FF # macro
SPI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
SPI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
SPI_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
SPI_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SPI_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SPI_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT = 0xa # macro
SPI_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
SPI_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
SPI_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SPI_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000003FF # macro
SPI_PERFCOUNTER1_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
SPI_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
SPI_PERFCOUNTER1_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
SPI_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SPI_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SPI_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT = 0xa # macro
SPI_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
SPI_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
SPI_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SPI_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000003FF # macro
SPI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
SPI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
SPI_PERFCOUNTER2_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
SPI_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SPI_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SPI_PERFCOUNTER3_SELECT__PERF_SEL1__SHIFT = 0xa # macro
SPI_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
SPI_PERFCOUNTER3_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
SPI_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SPI_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000003FF # macro
SPI_PERFCOUNTER3_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
SPI_PERFCOUNTER3_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
SPI_PERFCOUNTER3_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
SPI_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SPI_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
SPI_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
SPI_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
SPI_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
SPI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
SPI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
SPI_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
SPI_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
SPI_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
SPI_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
SPI_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
SPI_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
SPI_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
SPI_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
SPI_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
SPI_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
SPI_PERFCOUNTER2_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
SPI_PERFCOUNTER2_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
SPI_PERFCOUNTER2_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
SPI_PERFCOUNTER2_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
SPI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
SPI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
SPI_PERFCOUNTER2_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
SPI_PERFCOUNTER2_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
SPI_PERFCOUNTER3_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
SPI_PERFCOUNTER3_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
SPI_PERFCOUNTER3_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
SPI_PERFCOUNTER3_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
SPI_PERFCOUNTER3_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
SPI_PERFCOUNTER3_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
SPI_PERFCOUNTER3_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
SPI_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SPI_PERFCOUNTER4_SELECT__PERF_SEL_MASK = 0x000000FF # macro
SPI_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SPI_PERFCOUNTER5_SELECT__PERF_SEL_MASK = 0x000000FF # macro
SPI_PERFCOUNTER_BINS__BIN0_MIN__SHIFT = 0x0 # macro
SPI_PERFCOUNTER_BINS__BIN0_MAX__SHIFT = 0x4 # macro
SPI_PERFCOUNTER_BINS__BIN1_MIN__SHIFT = 0x8 # macro
SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT = 0xc # macro
SPI_PERFCOUNTER_BINS__BIN2_MIN__SHIFT = 0x10 # macro
SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT = 0x14 # macro
SPI_PERFCOUNTER_BINS__BIN3_MIN__SHIFT = 0x18 # macro
SPI_PERFCOUNTER_BINS__BIN3_MAX__SHIFT = 0x1c # macro
SPI_PERFCOUNTER_BINS__BIN0_MIN_MASK = 0x0000000F # macro
SPI_PERFCOUNTER_BINS__BIN0_MAX_MASK = 0x000000F0 # macro
SPI_PERFCOUNTER_BINS__BIN1_MIN_MASK = 0x00000F00 # macro
SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK = 0x0000F000 # macro
SPI_PERFCOUNTER_BINS__BIN2_MIN_MASK = 0x000F0000 # macro
SPI_PERFCOUNTER_BINS__BIN2_MAX_MASK = 0x00F00000 # macro
SPI_PERFCOUNTER_BINS__BIN3_MIN_MASK = 0x0F000000 # macro
SPI_PERFCOUNTER_BINS__BIN3_MAX_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER0_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER0_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER1_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER1_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER1_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER2_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER2_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER2_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER2_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER3_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER3_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER3_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER3_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER4_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER4_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER4_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER4_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER4_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER4_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER4_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER5_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER5_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER5_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER5_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER5_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER5_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER5_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER6_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER6_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER6_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER6_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER6_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER6_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER6_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER6_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER7_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER7_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER7_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER7_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER7_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER7_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER7_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER7_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER8_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER8_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER8_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER8_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER8_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER8_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER8_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER8_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER9_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER9_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER9_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER9_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER9_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER9_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER9_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER9_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER10_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER10_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER10_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER10_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER10_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER10_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER10_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER10_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER11_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER11_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER11_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER11_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER11_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER11_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER11_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER11_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER12_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER12_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER12_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER12_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER12_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER12_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER12_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER12_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER13_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER13_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER13_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER13_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER13_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER13_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER13_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER13_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER14_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER14_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER14_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER14_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER14_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER14_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER14_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER14_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER15_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK__SHIFT = 0xc # macro
SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER15_SELECT__SPM_MODE__SHIFT = 0x14 # macro
SQ_PERFCOUNTER15_SELECT__SIMD_MASK__SHIFT = 0x18 # macro
SQ_PERFCOUNTER15_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SQ_PERFCOUNTER15_SELECT__PERF_SEL_MASK = 0x000001FF # macro
SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK_MASK = 0x0000F000 # macro
SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK_MASK = 0x000F0000 # macro
SQ_PERFCOUNTER15_SELECT__SPM_MODE_MASK = 0x00F00000 # macro
SQ_PERFCOUNTER15_SELECT__SIMD_MASK_MASK = 0x0F000000 # macro
SQ_PERFCOUNTER15_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SQ_PERFCOUNTER_CTRL__PS_EN__SHIFT = 0x0 # macro
SQ_PERFCOUNTER_CTRL__VS_EN__SHIFT = 0x1 # macro
SQ_PERFCOUNTER_CTRL__GS_EN__SHIFT = 0x2 # macro
SQ_PERFCOUNTER_CTRL__ES_EN__SHIFT = 0x3 # macro
SQ_PERFCOUNTER_CTRL__HS_EN__SHIFT = 0x4 # macro
SQ_PERFCOUNTER_CTRL__LS_EN__SHIFT = 0x5 # macro
SQ_PERFCOUNTER_CTRL__CS_EN__SHIFT = 0x6 # macro
SQ_PERFCOUNTER_CTRL__CNTR_RATE__SHIFT = 0x8 # macro
SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH__SHIFT = 0xd # macro
SQ_PERFCOUNTER_CTRL__VMID_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER_CTRL__PS_EN_MASK = 0x00000001 # macro
SQ_PERFCOUNTER_CTRL__VS_EN_MASK = 0x00000002 # macro
SQ_PERFCOUNTER_CTRL__GS_EN_MASK = 0x00000004 # macro
SQ_PERFCOUNTER_CTRL__ES_EN_MASK = 0x00000008 # macro
SQ_PERFCOUNTER_CTRL__HS_EN_MASK = 0x00000010 # macro
SQ_PERFCOUNTER_CTRL__LS_EN_MASK = 0x00000020 # macro
SQ_PERFCOUNTER_CTRL__CS_EN_MASK = 0x00000040 # macro
SQ_PERFCOUNTER_CTRL__CNTR_RATE_MASK = 0x00001F00 # macro
SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH_MASK = 0x00002000 # macro
SQ_PERFCOUNTER_CTRL__VMID_MASK_MASK = 0xFFFF0000 # macro
SQ_PERFCOUNTER_MASK__SH0_MASK__SHIFT = 0x0 # macro
SQ_PERFCOUNTER_MASK__SH1_MASK__SHIFT = 0x10 # macro
SQ_PERFCOUNTER_MASK__SH0_MASK_MASK = 0x0000FFFF # macro
SQ_PERFCOUNTER_MASK__SH1_MASK_MASK = 0xFFFF0000 # macro
SQ_PERFCOUNTER_CTRL2__FORCE_EN__SHIFT = 0x0 # macro
SQ_PERFCOUNTER_CTRL2__FORCE_EN_MASK = 0x00000001 # macro
SX_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SX_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
SX_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
SX_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
SX_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SX_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000003FF # macro
SX_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
SX_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
SX_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
SX_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SX_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SX_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT = 0xa # macro
SX_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
SX_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
SX_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SX_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000003FF # macro
SX_PERFCOUNTER1_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
SX_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
SX_PERFCOUNTER1_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
SX_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SX_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SX_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
SX_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SX_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000003FF # macro
SX_PERFCOUNTER2_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
SX_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SX_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
SX_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
SX_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
SX_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000003FF # macro
SX_PERFCOUNTER3_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
SX_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
SX_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
SX_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
SX_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
SX_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
SX_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
SX_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
SX_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
SX_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
SX_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
SX_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
SX_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
SX_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
SX_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
SX_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
SX_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
SX_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
GDS_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
GDS_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
GDS_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
GDS_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
GDS_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
GDS_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000003FF # macro
GDS_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
GDS_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
GDS_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
GDS_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
GDS_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
GDS_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
GDS_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
GDS_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000003FF # macro
GDS_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
GDS_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
GDS_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
GDS_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
GDS_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
GDS_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000003FF # macro
GDS_PERFCOUNTER2_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
GDS_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
GDS_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
GDS_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
GDS_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
GDS_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000003FF # macro
GDS_PERFCOUNTER3_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
GDS_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
GDS_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
GDS_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
GDS_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
GDS_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
GDS_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
GDS_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
GDS_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
GDS_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
TA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
TA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
TA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TA_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x0000007F # macro
TA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x0001FC00 # macro
TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
TA_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
TA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
TA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
TA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
TA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x0000007F # macro
TA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x0001FC00 # macro
TA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
TA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
TA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TA_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TA_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x0000007F # macro
TA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TA_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TD_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TD_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
TD_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TD_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
TD_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TD_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x0000003F # macro
TD_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x0000FC00 # macro
TD_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TD_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
TD_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TD_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
TD_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
TD_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
TD_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
TD_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x0000003F # macro
TD_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x0000FC00 # macro
TD_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
TD_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
TD_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TD_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TD_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TD_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x0000003F # macro
TD_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TD_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCP_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCP_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
TCP_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCP_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
TCP_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCP_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x0000007F # macro
TCP_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x0001FC00 # macro
TCP_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCP_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
TCP_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCP_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
TCP_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
TCP_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
TCP_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
TCP_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x0000007F # macro
TCP_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x0001FC00 # macro
TCP_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
TCP_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
TCP_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCP_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT = 0xa # macro
TCP_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCP_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
TCP_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCP_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x0000007F # macro
TCP_PERFCOUNTER1_SELECT__PERF_SEL1_MASK = 0x0001FC00 # macro
TCP_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCP_PERFCOUNTER1_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
TCP_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCP_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
TCP_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
TCP_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
TCP_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
TCP_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK = 0x0000007F # macro
TCP_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK = 0x0001FC00 # macro
TCP_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
TCP_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
TCP_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCP_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCP_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCP_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x0000007F # macro
TCP_PERFCOUNTER2_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCP_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCP_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCP_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCP_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCP_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x0000007F # macro
TCP_PERFCOUNTER3_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCP_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
TCC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCC_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
TCC_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000003FF # macro
TCC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
TCC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCC_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
TCC_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
TCC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
TCC_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x18 # macro
TCC_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x1c # macro
TCC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
TCC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
TCC_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0x0F000000 # macro
TCC_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0xF0000000 # macro
TCC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCC_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT = 0xa # macro
TCC_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCC_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
TCC_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCC_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000003FF # macro
TCC_PERFCOUNTER1_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
TCC_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCC_PERFCOUNTER1_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
TCC_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCC_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
TCC_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
TCC_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT = 0x18 # macro
TCC_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT = 0x1c # macro
TCC_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
TCC_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
TCC_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK = 0x0F000000 # macro
TCC_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK = 0xF0000000 # macro
TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCC_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCC_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCC_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000003FF # macro
TCC_PERFCOUNTER2_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCC_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCC_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCC_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCC_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCC_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000003FF # macro
TCC_PERFCOUNTER3_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCC_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
TCA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
TCA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCA_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000003FF # macro
TCA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
TCA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
TCA_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
TCA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
TCA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x18 # macro
TCA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x1c # macro
TCA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
TCA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
TCA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0x0F000000 # macro
TCA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0xF0000000 # macro
TCA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCA_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT = 0xa # macro
TCA_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCA_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
TCA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCA_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000003FF # macro
TCA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
TCA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
TCA_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCA_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
TCA_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT = 0x18 # macro
TCA_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT = 0x1c # macro
TCA_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
TCA_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
TCA_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK = 0x0F000000 # macro
TCA_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK = 0xF0000000 # macro
TCA_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCA_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCA_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCA_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000003FF # macro
TCA_PERFCOUNTER2_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCA_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
TCA_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
TCA_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
TCA_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
TCA_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000003FF # macro
TCA_PERFCOUNTER3_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
TCA_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE__SHIFT = 0x0 # macro
CB_PERFCOUNTER_FILTER__OP_FILTER_SEL__SHIFT = 0x1 # macro
CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE__SHIFT = 0x4 # macro
CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL__SHIFT = 0x5 # macro
CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE__SHIFT = 0xa # macro
CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL__SHIFT = 0xb # macro
CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE__SHIFT = 0xc # macro
CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL__SHIFT = 0xd # macro
CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE__SHIFT = 0x11 # macro
CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL__SHIFT = 0x12 # macro
CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE__SHIFT = 0x15 # macro
CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL__SHIFT = 0x16 # macro
CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE_MASK = 0x00000001 # macro
CB_PERFCOUNTER_FILTER__OP_FILTER_SEL_MASK = 0x0000000E # macro
CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE_MASK = 0x00000010 # macro
CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL_MASK = 0x000003E0 # macro
CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE_MASK = 0x00000400 # macro
CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL_MASK = 0x00000800 # macro
CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE_MASK = 0x00001000 # macro
CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL_MASK = 0x0000E000 # macro
CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE_MASK = 0x00020000 # macro
CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL_MASK = 0x001C0000 # macro
CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE_MASK = 0x00200000 # macro
CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL_MASK = 0x00C00000 # macro
CB_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
CB_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
CB_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
CB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
CB_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
CB_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000001FF # macro
CB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x0007FC00 # macro
CB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
CB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
CB_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
CB_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
CB_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
CB_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
CB_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
CB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000001FF # macro
CB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x0007FC00 # macro
CB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
CB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
CB_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
CB_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
CB_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000001FF # macro
CB_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
CB_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
CB_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
CB_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000001FF # macro
CB_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
CB_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
CB_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
CB_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000001FF # macro
CB_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
DB_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
DB_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
DB_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
DB_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
DB_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000003FF # macro
DB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
DB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
DB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
DB_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
DB_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
DB_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
DB_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
DB_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
DB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
DB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
DB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
DB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
DB_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
DB_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT = 0xa # macro
DB_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
DB_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
DB_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
DB_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000003FF # macro
DB_PERFCOUNTER1_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
DB_PERFCOUNTER1_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
DB_PERFCOUNTER1_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
DB_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
DB_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
DB_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
DB_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
DB_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
DB_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK = 0x000003FF # macro
DB_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK = 0x000FFC00 # macro
DB_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
DB_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
DB_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
DB_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT = 0xa # macro
DB_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
DB_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
DB_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
DB_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000003FF # macro
DB_PERFCOUNTER2_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
DB_PERFCOUNTER2_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
DB_PERFCOUNTER2_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
DB_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
DB_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
DB_PERFCOUNTER3_SELECT__PERF_SEL1__SHIFT = 0xa # macro
DB_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
DB_PERFCOUNTER3_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
DB_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
DB_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000003FF # macro
DB_PERFCOUNTER3_SELECT__PERF_SEL1_MASK = 0x000FFC00 # macro
DB_PERFCOUNTER3_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
DB_PERFCOUNTER3_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
DB_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
RLC_SPM_PERFMON_CNTL__RESERVED1__SHIFT = 0x0 # macro
RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE__SHIFT = 0xc # macro
RLC_SPM_PERFMON_CNTL__RESERVED__SHIFT = 0xe # macro
RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL__SHIFT = 0x10 # macro
RLC_SPM_PERFMON_CNTL__RESERVED1_MASK = 0x00000FFF # macro
RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE_MASK = 0x00003000 # macro
RLC_SPM_PERFMON_CNTL__RESERVED_MASK = 0x0000C000 # macro
RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL_MASK = 0xFFFF0000 # macro
RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO__SHIFT = 0x0 # macro
RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO_MASK = 0xFFFFFFFF # macro
RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI__SHIFT = 0x0 # macro
RLC_SPM_PERFMON_RING_BASE_HI__RESERVED__SHIFT = 0x10 # macro
RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI_MASK = 0x0000FFFF # macro
RLC_SPM_PERFMON_RING_BASE_HI__RESERVED_MASK = 0xFFFF0000 # macro
RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE__SHIFT = 0x0 # macro
RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE_MASK = 0xFFFFFFFF # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE__SHIFT = 0x0 # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1__SHIFT = 0x8 # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE__SHIFT = 0xb # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE__SHIFT = 0x10 # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE__SHIFT = 0x15 # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE__SHIFT = 0x1a # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED__SHIFT = 0x1f # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE_MASK = 0x000000FF # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1_MASK = 0x00000700 # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE_MASK = 0x0000F800 # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE_MASK = 0x001F0000 # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE_MASK = 0x03E00000 # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE_MASK = 0x7C000000 # macro
RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED_MASK = 0x80000000 # macro
RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR__SHIFT = 0x0 # macro
RLC_SPM_SE_MUXSEL_ADDR__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK = 0x000000FF # macro
RLC_SPM_SE_MUXSEL_ADDR__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA__SHIFT = 0x0 # macro
RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA_MASK = 0xFFFFFFFF # macro
RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR__SHIFT = 0x0 # macro
RLC_SPM_GLOBAL_MUXSEL_ADDR__RESERVED__SHIFT = 0x7 # macro
RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK = 0x0000007F # macro
RLC_SPM_GLOBAL_MUXSEL_ADDR__RESERVED_MASK = 0xFFFFFF80 # macro
RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA__SHIFT = 0x0 # macro
RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA_MASK = 0xFFFFFFFF # macro
RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR__SHIFT = 0x0 # macro
RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR_MASK = 0xFFFFFFFF # macro
RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD__SHIFT = 0x0 # macro
RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD_MASK = 0xFFFFFFFF # macro
RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SPM_PERFMON_SAMPLE_DELAY_MAX__PERFMON_MAX_SAMPLE_DELAY__SHIFT = 0x0 # macro
RLC_SPM_PERFMON_SAMPLE_DELAY_MAX__RESERVED__SHIFT = 0x8 # macro
RLC_SPM_PERFMON_SAMPLE_DELAY_MAX__PERFMON_MAX_SAMPLE_DELAY_MASK = 0x000000FF # macro
RLC_SPM_PERFMON_SAMPLE_DELAY_MAX__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_PERFMON_CNTL__PERFMON_STATE__SHIFT = 0x0 # macro
RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT = 0xa # macro
RLC_PERFMON_CNTL__PERFMON_STATE_MASK = 0x00000007 # macro
RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK = 0x00000400 # macro
RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT = 0x0 # macro
RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK = 0x00FF # macro
RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT = 0x0 # macro
RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK = 0x00FF # macro
RLC_GPU_IOV_PERF_CNT_CNTL__ENABLE__SHIFT = 0x0 # macro
RLC_GPU_IOV_PERF_CNT_CNTL__MODE_SELECT__SHIFT = 0x1 # macro
RLC_GPU_IOV_PERF_CNT_CNTL__RESET__SHIFT = 0x2 # macro
RLC_GPU_IOV_PERF_CNT_CNTL__RESERVED__SHIFT = 0x3 # macro
RLC_GPU_IOV_PERF_CNT_CNTL__ENABLE_MASK = 0x00000001 # macro
RLC_GPU_IOV_PERF_CNT_CNTL__MODE_SELECT_MASK = 0x00000002 # macro
RLC_GPU_IOV_PERF_CNT_CNTL__RESET_MASK = 0x00000004 # macro
RLC_GPU_IOV_PERF_CNT_CNTL__RESERVED_MASK = 0xFFFFFFF8 # macro
RLC_GPU_IOV_PERF_CNT_WR_ADDR__VFID__SHIFT = 0x0 # macro
RLC_GPU_IOV_PERF_CNT_WR_ADDR__CNT_ID__SHIFT = 0x4 # macro
RLC_GPU_IOV_PERF_CNT_WR_ADDR__RESERVED__SHIFT = 0x6 # macro
RLC_GPU_IOV_PERF_CNT_WR_ADDR__VFID_MASK = 0x0000000F # macro
RLC_GPU_IOV_PERF_CNT_WR_ADDR__CNT_ID_MASK = 0x00000030 # macro
RLC_GPU_IOV_PERF_CNT_WR_ADDR__RESERVED_MASK = 0xFFFFFFC0 # macro
RLC_GPU_IOV_PERF_CNT_WR_DATA__DATA__SHIFT = 0x0 # macro
RLC_GPU_IOV_PERF_CNT_WR_DATA__DATA_MASK = 0x0000000F # macro
RLC_GPU_IOV_PERF_CNT_RD_ADDR__VFID__SHIFT = 0x0 # macro
RLC_GPU_IOV_PERF_CNT_RD_ADDR__CNT_ID__SHIFT = 0x4 # macro
RLC_GPU_IOV_PERF_CNT_RD_ADDR__RESERVED__SHIFT = 0x6 # macro
RLC_GPU_IOV_PERF_CNT_RD_ADDR__VFID_MASK = 0x0000000F # macro
RLC_GPU_IOV_PERF_CNT_RD_ADDR__CNT_ID_MASK = 0x00000030 # macro
RLC_GPU_IOV_PERF_CNT_RD_ADDR__RESERVED_MASK = 0xFFFFFFC0 # macro
RLC_GPU_IOV_PERF_CNT_RD_DATA__DATA__SHIFT = 0x0 # macro
RLC_GPU_IOV_PERF_CNT_RD_DATA__DATA_MASK = 0x0000000F # macro
RMI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT = 0x0 # macro
RMI_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT = 0xa # macro
RMI_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
RMI_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
RMI_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT = 0x1c # macro
RMI_PERFCOUNTER0_SELECT__PERF_SEL_MASK = 0x000001FF # macro
RMI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK = 0x0007FC00 # macro
RMI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
RMI_PERFCOUNTER0_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
RMI_PERFCOUNTER0_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
RMI_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
RMI_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
RMI_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
RMI_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
RMI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK = 0x000001FF # macro
RMI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK = 0x0007FC00 # macro
RMI_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
RMI_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
RMI_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT = 0x0 # macro
RMI_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT = 0x1c # macro
RMI_PERFCOUNTER1_SELECT__PERF_SEL_MASK = 0x000001FF # macro
RMI_PERFCOUNTER1_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
RMI_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT = 0x0 # macro
RMI_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT = 0xa # macro
RMI_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT = 0x14 # macro
RMI_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT = 0x18 # macro
RMI_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT = 0x1c # macro
RMI_PERFCOUNTER2_SELECT__PERF_SEL_MASK = 0x000001FF # macro
RMI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK = 0x0007FC00 # macro
RMI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK = 0x00F00000 # macro
RMI_PERFCOUNTER2_SELECT__PERF_MODE1_MASK = 0x0F000000 # macro
RMI_PERFCOUNTER2_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
RMI_PERFCOUNTER2_SELECT1__PERF_SEL2__SHIFT = 0x0 # macro
RMI_PERFCOUNTER2_SELECT1__PERF_SEL3__SHIFT = 0xa # macro
RMI_PERFCOUNTER2_SELECT1__PERF_MODE3__SHIFT = 0x18 # macro
RMI_PERFCOUNTER2_SELECT1__PERF_MODE2__SHIFT = 0x1c # macro
RMI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK = 0x000001FF # macro
RMI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK = 0x0007FC00 # macro
RMI_PERFCOUNTER2_SELECT1__PERF_MODE3_MASK = 0x0F000000 # macro
RMI_PERFCOUNTER2_SELECT1__PERF_MODE2_MASK = 0xF0000000 # macro
RMI_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT = 0x0 # macro
RMI_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT = 0x1c # macro
RMI_PERFCOUNTER3_SELECT__PERF_SEL_MASK = 0x000001FF # macro
RMI_PERFCOUNTER3_SELECT__PERF_MODE_MASK = 0xF0000000 # macro
RMI_PERF_COUNTER_CNTL__TRANS_BASED_PERF_EN_SEL__SHIFT = 0x0 # macro
RMI_PERF_COUNTER_CNTL__EVENT_BASED_PERF_EN_SEL__SHIFT = 0x2 # macro
RMI_PERF_COUNTER_CNTL__TC_PERF_EN_SEL__SHIFT = 0x4 # macro
RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK0__SHIFT = 0x6 # macro
RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK1__SHIFT = 0x8 # macro
RMI_PERF_COUNTER_CNTL__PERF_COUNTER_CID__SHIFT = 0xa # macro
RMI_PERF_COUNTER_CNTL__PERF_COUNTER_VMID__SHIFT = 0xe # macro
RMI_PERF_COUNTER_CNTL__PERF_COUNTER_BURST_LENGTH_THRESHOLD__SHIFT = 0x13 # macro
RMI_PERF_COUNTER_CNTL__PERF_SOFT_RESET__SHIFT = 0x19 # macro
RMI_PERF_COUNTER_CNTL__PERF_CNTR_SPM_SEL__SHIFT = 0x1a # macro
RMI_PERF_COUNTER_CNTL__TRANS_BASED_PERF_EN_SEL_MASK = 0x00000003 # macro
RMI_PERF_COUNTER_CNTL__EVENT_BASED_PERF_EN_SEL_MASK = 0x0000000C # macro
RMI_PERF_COUNTER_CNTL__TC_PERF_EN_SEL_MASK = 0x00000030 # macro
RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK0_MASK = 0x000000C0 # macro
RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK1_MASK = 0x00000300 # macro
RMI_PERF_COUNTER_CNTL__PERF_COUNTER_CID_MASK = 0x00003C00 # macro
RMI_PERF_COUNTER_CNTL__PERF_COUNTER_VMID_MASK = 0x0007C000 # macro
RMI_PERF_COUNTER_CNTL__PERF_COUNTER_BURST_LENGTH_THRESHOLD_MASK = 0x01F80000 # macro
RMI_PERF_COUNTER_CNTL__PERF_SOFT_RESET_MASK = 0x02000000 # macro
RMI_PERF_COUNTER_CNTL__PERF_CNTR_SPM_SEL_MASK = 0x04000000 # macro
ATC_L2_PERFCOUNTER0_CFG__PERF_SEL__SHIFT = 0x0 # macro
ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
ATC_L2_PERFCOUNTER0_CFG__PERF_MODE__SHIFT = 0x18 # macro
ATC_L2_PERFCOUNTER0_CFG__ENABLE__SHIFT = 0x1c # macro
ATC_L2_PERFCOUNTER0_CFG__CLEAR__SHIFT = 0x1d # macro
ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_MASK = 0x000000FF # macro
ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
ATC_L2_PERFCOUNTER0_CFG__PERF_MODE_MASK = 0x0F000000 # macro
ATC_L2_PERFCOUNTER0_CFG__ENABLE_MASK = 0x10000000 # macro
ATC_L2_PERFCOUNTER0_CFG__CLEAR_MASK = 0x20000000 # macro
ATC_L2_PERFCOUNTER1_CFG__PERF_SEL__SHIFT = 0x0 # macro
ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
ATC_L2_PERFCOUNTER1_CFG__PERF_MODE__SHIFT = 0x18 # macro
ATC_L2_PERFCOUNTER1_CFG__ENABLE__SHIFT = 0x1c # macro
ATC_L2_PERFCOUNTER1_CFG__CLEAR__SHIFT = 0x1d # macro
ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_MASK = 0x000000FF # macro
ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
ATC_L2_PERFCOUNTER1_CFG__PERF_MODE_MASK = 0x0F000000 # macro
ATC_L2_PERFCOUNTER1_CFG__ENABLE_MASK = 0x10000000 # macro
ATC_L2_PERFCOUNTER1_CFG__CLEAR_MASK = 0x20000000 # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT = 0x0 # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT = 0x8 # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT = 0x10 # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT = 0x18 # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT = 0x19 # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT = 0x1a # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK = 0x0000000F # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK = 0x0000FF00 # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK = 0x00FF0000 # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK = 0x01000000 # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK = 0x02000000 # macro
ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK = 0x04000000 # macro
MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
MC_VM_L2_PERFCOUNTER0_CFG__PERF_MODE__SHIFT = 0x18 # macro
MC_VM_L2_PERFCOUNTER0_CFG__ENABLE__SHIFT = 0x1c # macro
MC_VM_L2_PERFCOUNTER0_CFG__CLEAR__SHIFT = 0x1d # macro
MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_MASK = 0x000000FF # macro
MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
MC_VM_L2_PERFCOUNTER0_CFG__PERF_MODE_MASK = 0x0F000000 # macro
MC_VM_L2_PERFCOUNTER0_CFG__ENABLE_MASK = 0x10000000 # macro
MC_VM_L2_PERFCOUNTER0_CFG__CLEAR_MASK = 0x20000000 # macro
MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
MC_VM_L2_PERFCOUNTER1_CFG__PERF_MODE__SHIFT = 0x18 # macro
MC_VM_L2_PERFCOUNTER1_CFG__ENABLE__SHIFT = 0x1c # macro
MC_VM_L2_PERFCOUNTER1_CFG__CLEAR__SHIFT = 0x1d # macro
MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_MASK = 0x000000FF # macro
MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
MC_VM_L2_PERFCOUNTER1_CFG__PERF_MODE_MASK = 0x0F000000 # macro
MC_VM_L2_PERFCOUNTER1_CFG__ENABLE_MASK = 0x10000000 # macro
MC_VM_L2_PERFCOUNTER1_CFG__CLEAR_MASK = 0x20000000 # macro
MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
MC_VM_L2_PERFCOUNTER2_CFG__PERF_MODE__SHIFT = 0x18 # macro
MC_VM_L2_PERFCOUNTER2_CFG__ENABLE__SHIFT = 0x1c # macro
MC_VM_L2_PERFCOUNTER2_CFG__CLEAR__SHIFT = 0x1d # macro
MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_MASK = 0x000000FF # macro
MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
MC_VM_L2_PERFCOUNTER2_CFG__PERF_MODE_MASK = 0x0F000000 # macro
MC_VM_L2_PERFCOUNTER2_CFG__ENABLE_MASK = 0x10000000 # macro
MC_VM_L2_PERFCOUNTER2_CFG__CLEAR_MASK = 0x20000000 # macro
MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
MC_VM_L2_PERFCOUNTER3_CFG__PERF_MODE__SHIFT = 0x18 # macro
MC_VM_L2_PERFCOUNTER3_CFG__ENABLE__SHIFT = 0x1c # macro
MC_VM_L2_PERFCOUNTER3_CFG__CLEAR__SHIFT = 0x1d # macro
MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_MASK = 0x000000FF # macro
MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
MC_VM_L2_PERFCOUNTER3_CFG__PERF_MODE_MASK = 0x0F000000 # macro
MC_VM_L2_PERFCOUNTER3_CFG__ENABLE_MASK = 0x10000000 # macro
MC_VM_L2_PERFCOUNTER3_CFG__CLEAR_MASK = 0x20000000 # macro
MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
MC_VM_L2_PERFCOUNTER4_CFG__PERF_MODE__SHIFT = 0x18 # macro
MC_VM_L2_PERFCOUNTER4_CFG__ENABLE__SHIFT = 0x1c # macro
MC_VM_L2_PERFCOUNTER4_CFG__CLEAR__SHIFT = 0x1d # macro
MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_MASK = 0x000000FF # macro
MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
MC_VM_L2_PERFCOUNTER4_CFG__PERF_MODE_MASK = 0x0F000000 # macro
MC_VM_L2_PERFCOUNTER4_CFG__ENABLE_MASK = 0x10000000 # macro
MC_VM_L2_PERFCOUNTER4_CFG__CLEAR_MASK = 0x20000000 # macro
MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
MC_VM_L2_PERFCOUNTER5_CFG__PERF_MODE__SHIFT = 0x18 # macro
MC_VM_L2_PERFCOUNTER5_CFG__ENABLE__SHIFT = 0x1c # macro
MC_VM_L2_PERFCOUNTER5_CFG__CLEAR__SHIFT = 0x1d # macro
MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_MASK = 0x000000FF # macro
MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
MC_VM_L2_PERFCOUNTER5_CFG__PERF_MODE_MASK = 0x0F000000 # macro
MC_VM_L2_PERFCOUNTER5_CFG__ENABLE_MASK = 0x10000000 # macro
MC_VM_L2_PERFCOUNTER5_CFG__CLEAR_MASK = 0x20000000 # macro
MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
MC_VM_L2_PERFCOUNTER6_CFG__PERF_MODE__SHIFT = 0x18 # macro
MC_VM_L2_PERFCOUNTER6_CFG__ENABLE__SHIFT = 0x1c # macro
MC_VM_L2_PERFCOUNTER6_CFG__CLEAR__SHIFT = 0x1d # macro
MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_MASK = 0x000000FF # macro
MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
MC_VM_L2_PERFCOUNTER6_CFG__PERF_MODE_MASK = 0x0F000000 # macro
MC_VM_L2_PERFCOUNTER6_CFG__ENABLE_MASK = 0x10000000 # macro
MC_VM_L2_PERFCOUNTER6_CFG__CLEAR_MASK = 0x20000000 # macro
MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
MC_VM_L2_PERFCOUNTER7_CFG__PERF_MODE__SHIFT = 0x18 # macro
MC_VM_L2_PERFCOUNTER7_CFG__ENABLE__SHIFT = 0x1c # macro
MC_VM_L2_PERFCOUNTER7_CFG__CLEAR__SHIFT = 0x1d # macro
MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_MASK = 0x000000FF # macro
MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
MC_VM_L2_PERFCOUNTER7_CFG__PERF_MODE_MASK = 0x0F000000 # macro
MC_VM_L2_PERFCOUNTER7_CFG__ENABLE_MASK = 0x10000000 # macro
MC_VM_L2_PERFCOUNTER7_CFG__CLEAR_MASK = 0x20000000 # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT = 0x0 # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT = 0x8 # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT = 0x10 # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT = 0x18 # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT = 0x19 # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT = 0x1a # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK = 0x0000000F # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK = 0x0000FF00 # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK = 0x00FF0000 # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK = 0x01000000 # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK = 0x02000000 # macro
MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK = 0x04000000 # macro
L2TLB_PERFCOUNTER0_CFG__PERF_SEL__SHIFT = 0x0 # macro
L2TLB_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
L2TLB_PERFCOUNTER0_CFG__PERF_MODE__SHIFT = 0x18 # macro
L2TLB_PERFCOUNTER0_CFG__ENABLE__SHIFT = 0x1c # macro
L2TLB_PERFCOUNTER0_CFG__CLEAR__SHIFT = 0x1d # macro
L2TLB_PERFCOUNTER0_CFG__PERF_SEL_MASK = 0x000000FF # macro
L2TLB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
L2TLB_PERFCOUNTER0_CFG__PERF_MODE_MASK = 0x0F000000 # macro
L2TLB_PERFCOUNTER0_CFG__ENABLE_MASK = 0x10000000 # macro
L2TLB_PERFCOUNTER0_CFG__CLEAR_MASK = 0x20000000 # macro
L2TLB_PERFCOUNTER1_CFG__PERF_SEL__SHIFT = 0x0 # macro
L2TLB_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
L2TLB_PERFCOUNTER1_CFG__PERF_MODE__SHIFT = 0x18 # macro
L2TLB_PERFCOUNTER1_CFG__ENABLE__SHIFT = 0x1c # macro
L2TLB_PERFCOUNTER1_CFG__CLEAR__SHIFT = 0x1d # macro
L2TLB_PERFCOUNTER1_CFG__PERF_SEL_MASK = 0x000000FF # macro
L2TLB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
L2TLB_PERFCOUNTER1_CFG__PERF_MODE_MASK = 0x0F000000 # macro
L2TLB_PERFCOUNTER1_CFG__ENABLE_MASK = 0x10000000 # macro
L2TLB_PERFCOUNTER1_CFG__CLEAR_MASK = 0x20000000 # macro
L2TLB_PERFCOUNTER2_CFG__PERF_SEL__SHIFT = 0x0 # macro
L2TLB_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
L2TLB_PERFCOUNTER2_CFG__PERF_MODE__SHIFT = 0x18 # macro
L2TLB_PERFCOUNTER2_CFG__ENABLE__SHIFT = 0x1c # macro
L2TLB_PERFCOUNTER2_CFG__CLEAR__SHIFT = 0x1d # macro
L2TLB_PERFCOUNTER2_CFG__PERF_SEL_MASK = 0x000000FF # macro
L2TLB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
L2TLB_PERFCOUNTER2_CFG__PERF_MODE_MASK = 0x0F000000 # macro
L2TLB_PERFCOUNTER2_CFG__ENABLE_MASK = 0x10000000 # macro
L2TLB_PERFCOUNTER2_CFG__CLEAR_MASK = 0x20000000 # macro
L2TLB_PERFCOUNTER3_CFG__PERF_SEL__SHIFT = 0x0 # macro
L2TLB_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT = 0x8 # macro
L2TLB_PERFCOUNTER3_CFG__PERF_MODE__SHIFT = 0x18 # macro
L2TLB_PERFCOUNTER3_CFG__ENABLE__SHIFT = 0x1c # macro
L2TLB_PERFCOUNTER3_CFG__CLEAR__SHIFT = 0x1d # macro
L2TLB_PERFCOUNTER3_CFG__PERF_SEL_MASK = 0x000000FF # macro
L2TLB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK = 0x0000FF00 # macro
L2TLB_PERFCOUNTER3_CFG__PERF_MODE_MASK = 0x0F000000 # macro
L2TLB_PERFCOUNTER3_CFG__ENABLE_MASK = 0x10000000 # macro
L2TLB_PERFCOUNTER3_CFG__CLEAR_MASK = 0x20000000 # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT = 0x0 # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT = 0x8 # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT = 0x10 # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT = 0x18 # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT = 0x19 # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT = 0x1a # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK = 0x0000000F # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK = 0x0000FF00 # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK = 0x00FF0000 # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK = 0x01000000 # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK = 0x02000000 # macro
L2TLB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK = 0x04000000 # macro
GDFLL_EDC_HYSTERESIS_CNTL__MAX_HYSTERESIS__SHIFT = 0x0 # macro
GDFLL_EDC_HYSTERESIS_CNTL__MAX_HYSTERESIS_MASK = 0x000000FF # macro
GDFLL_EDC_HYSTERESIS_STAT__HYSTERESIS_CNT__SHIFT = 0x0 # macro
GDFLL_EDC_HYSTERESIS_STAT__EDC__SHIFT = 0x8 # macro
GDFLL_EDC_HYSTERESIS_STAT__HYSTERESIS_CNT_MASK = 0x000000FF # macro
GDFLL_EDC_HYSTERESIS_STAT__EDC_MASK = 0x00000100 # macro
RLC_CNTL__RLC_ENABLE_F32__SHIFT = 0x0 # macro
RLC_CNTL__FORCE_RETRY__SHIFT = 0x1 # macro
RLC_CNTL__READ_CACHE_DISABLE__SHIFT = 0x2 # macro
RLC_CNTL__RLC_STEP_F32__SHIFT = 0x3 # macro
RLC_CNTL__RESERVED__SHIFT = 0x4 # macro
RLC_CNTL__RLC_ENABLE_F32_MASK = 0x00000001 # macro
RLC_CNTL__FORCE_RETRY_MASK = 0x00000002 # macro
RLC_CNTL__READ_CACHE_DISABLE_MASK = 0x00000004 # macro
RLC_CNTL__RLC_STEP_F32_MASK = 0x00000008 # macro
RLC_CNTL__RESERVED_MASK = 0xFFFFFFF0 # macro
RLC_CGCG_CGLS_CTRL_2__CANE_STAT_BUSY_MASK__SHIFT = 0x0 # macro
RLC_CGCG_CGLS_CTRL_2__RESERVED__SHIFT = 0x1 # macro
RLC_CGCG_CGLS_CTRL_2__CANE_STAT_BUSY_MASK_MASK = 0x00000001 # macro
RLC_CGCG_CGLS_CTRL_2__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_STAT__RLC_BUSY__SHIFT = 0x0 # macro
RLC_STAT__RLC_SRM_BUSY__SHIFT = 0x1 # macro
RLC_STAT__RLC_GPM_BUSY__SHIFT = 0x2 # macro
RLC_STAT__RLC_SPM_BUSY__SHIFT = 0x3 # macro
RLC_STAT__MC_BUSY__SHIFT = 0x4 # macro
RLC_STAT__RLC_THREAD_0_BUSY__SHIFT = 0x5 # macro
RLC_STAT__RLC_THREAD_1_BUSY__SHIFT = 0x6 # macro
RLC_STAT__RLC_THREAD_2_BUSY__SHIFT = 0x7 # macro
RLC_STAT__RESERVED__SHIFT = 0x8 # macro
RLC_STAT__RLC_BUSY_MASK = 0x00000001 # macro
RLC_STAT__RLC_SRM_BUSY_MASK = 0x00000002 # macro
RLC_STAT__RLC_GPM_BUSY_MASK = 0x00000004 # macro
RLC_STAT__RLC_SPM_BUSY_MASK = 0x00000008 # macro
RLC_STAT__MC_BUSY_MASK = 0x00000010 # macro
RLC_STAT__RLC_THREAD_0_BUSY_MASK = 0x00000020 # macro
RLC_STAT__RLC_THREAD_1_BUSY_MASK = 0x00000040 # macro
RLC_STAT__RLC_THREAD_2_BUSY_MASK = 0x00000080 # macro
RLC_STAT__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_SAFE_MODE__CMD__SHIFT = 0x0 # macro
RLC_SAFE_MODE__MESSAGE__SHIFT = 0x1 # macro
RLC_SAFE_MODE__RESERVED1__SHIFT = 0x5 # macro
RLC_SAFE_MODE__RESPONSE__SHIFT = 0x8 # macro
RLC_SAFE_MODE__RESERVED__SHIFT = 0xc # macro
RLC_SAFE_MODE__CMD_MASK = 0x00000001 # macro
RLC_SAFE_MODE__MESSAGE_MASK = 0x0000001E # macro
RLC_SAFE_MODE__RESERVED1_MASK = 0x000000E0 # macro
RLC_SAFE_MODE__RESPONSE_MASK = 0x00000F00 # macro
RLC_SAFE_MODE__RESERVED_MASK = 0xFFFFF000 # macro
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN__SHIFT = 0x0 # macro
RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN__SHIFT = 0x1 # macro
RLC_MEM_SLP_CNTL__RESERVED__SHIFT = 0x2 # macro
RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE__SHIFT = 0x7 # macro
RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY__SHIFT = 0x8 # macro
RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY__SHIFT = 0x10 # macro
RLC_MEM_SLP_CNTL__RESERVED1__SHIFT = 0x18 # macro
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK = 0x00000001 # macro
RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN_MASK = 0x00000002 # macro
RLC_MEM_SLP_CNTL__RESERVED_MASK = 0x0000007C # macro
RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE_MASK = 0x00000080 # macro
RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY_MASK = 0x0000FF00 # macro
RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY_MASK = 0x00FF0000 # macro
RLC_MEM_SLP_CNTL__RESERVED1_MASK = 0xFF000000 # macro
SMU_RLC_RESPONSE__RESP__SHIFT = 0x0 # macro
SMU_RLC_RESPONSE__RESP_MASK = 0xFFFFFFFF # macro
RLC_RLCV_SAFE_MODE__CMD__SHIFT = 0x0 # macro
RLC_RLCV_SAFE_MODE__MESSAGE__SHIFT = 0x1 # macro
RLC_RLCV_SAFE_MODE__RESERVED1__SHIFT = 0x5 # macro
RLC_RLCV_SAFE_MODE__RESPONSE__SHIFT = 0x8 # macro
RLC_RLCV_SAFE_MODE__RESERVED__SHIFT = 0xc # macro
RLC_RLCV_SAFE_MODE__CMD_MASK = 0x00000001 # macro
RLC_RLCV_SAFE_MODE__MESSAGE_MASK = 0x0000001E # macro
RLC_RLCV_SAFE_MODE__RESERVED1_MASK = 0x000000E0 # macro
RLC_RLCV_SAFE_MODE__RESPONSE_MASK = 0x00000F00 # macro
RLC_RLCV_SAFE_MODE__RESERVED_MASK = 0xFFFFF000 # macro
RLC_SMU_SAFE_MODE__CMD__SHIFT = 0x0 # macro
RLC_SMU_SAFE_MODE__MESSAGE__SHIFT = 0x1 # macro
RLC_SMU_SAFE_MODE__RESERVED1__SHIFT = 0x5 # macro
RLC_SMU_SAFE_MODE__RESPONSE__SHIFT = 0x8 # macro
RLC_SMU_SAFE_MODE__RESERVED__SHIFT = 0xc # macro
RLC_SMU_SAFE_MODE__CMD_MASK = 0x00000001 # macro
RLC_SMU_SAFE_MODE__MESSAGE_MASK = 0x0000001E # macro
RLC_SMU_SAFE_MODE__RESERVED1_MASK = 0x000000E0 # macro
RLC_SMU_SAFE_MODE__RESPONSE_MASK = 0x00000F00 # macro
RLC_SMU_SAFE_MODE__RESERVED_MASK = 0xFFFFF000 # macro
RLC_RLCV_COMMAND__CMD__SHIFT = 0x0 # macro
RLC_RLCV_COMMAND__RESERVED__SHIFT = 0x4 # macro
RLC_RLCV_COMMAND__CMD_MASK = 0x0000000F # macro
RLC_RLCV_COMMAND__RESERVED_MASK = 0xFFFFFFF0 # macro
RLC_REFCLOCK_TIMESTAMP_LSB__TIMESTAMP_LSB__SHIFT = 0x0 # macro
RLC_REFCLOCK_TIMESTAMP_LSB__TIMESTAMP_LSB_MASK = 0xFFFFFFFF # macro
RLC_REFCLOCK_TIMESTAMP_MSB__TIMESTAMP_MSB__SHIFT = 0x0 # macro
RLC_REFCLOCK_TIMESTAMP_MSB__TIMESTAMP_MSB_MASK = 0xFFFFFFFF # macro
RLC_GPM_TIMER_INT_0__TIMER__SHIFT = 0x0 # macro
RLC_GPM_TIMER_INT_0__TIMER_MASK = 0xFFFFFFFF # macro
RLC_GPM_TIMER_INT_1__TIMER__SHIFT = 0x0 # macro
RLC_GPM_TIMER_INT_1__TIMER_MASK = 0xFFFFFFFF # macro
RLC_GPM_TIMER_INT_2__TIMER__SHIFT = 0x0 # macro
RLC_GPM_TIMER_INT_2__TIMER_MASK = 0xFFFFFFFF # macro
RLC_GPM_TIMER_CTRL__TIMER_0_EN__SHIFT = 0x0 # macro
RLC_GPM_TIMER_CTRL__TIMER_1_EN__SHIFT = 0x1 # macro
RLC_GPM_TIMER_CTRL__TIMER_2_EN__SHIFT = 0x2 # macro
RLC_GPM_TIMER_CTRL__TIMER_3_EN__SHIFT = 0x3 # macro
RLC_GPM_TIMER_CTRL__RESERVED__SHIFT = 0x4 # macro
RLC_GPM_TIMER_CTRL__TIMER_0_EN_MASK = 0x00000001 # macro
RLC_GPM_TIMER_CTRL__TIMER_1_EN_MASK = 0x00000002 # macro
RLC_GPM_TIMER_CTRL__TIMER_2_EN_MASK = 0x00000004 # macro
RLC_GPM_TIMER_CTRL__TIMER_3_EN_MASK = 0x00000008 # macro
RLC_GPM_TIMER_CTRL__RESERVED_MASK = 0xFFFFFFF0 # macro
RLC_LB_CNTR_MAX__LB_CNTR_MAX__SHIFT = 0x0 # macro
RLC_LB_CNTR_MAX__LB_CNTR_MAX_MASK = 0xFFFFFFFF # macro
RLC_GPM_TIMER_STAT__TIMER_0_STAT__SHIFT = 0x0 # macro
RLC_GPM_TIMER_STAT__TIMER_1_STAT__SHIFT = 0x1 # macro
RLC_GPM_TIMER_STAT__TIMER_2_STAT__SHIFT = 0x2 # macro
RLC_GPM_TIMER_STAT__TIMER_3_STAT__SHIFT = 0x3 # macro
RLC_GPM_TIMER_STAT__TIMER_0_ENABLE_SYNC__SHIFT = 0x8 # macro
RLC_GPM_TIMER_STAT__TIMER_1_ENABLE_SYNC__SHIFT = 0x9 # macro
RLC_GPM_TIMER_STAT__TIMER_2_ENABLE_SYNC__SHIFT = 0xa # macro
RLC_GPM_TIMER_STAT__TIMER_3_ENABLE_SYNC__SHIFT = 0xb # macro
RLC_GPM_TIMER_STAT__RESERVED__SHIFT = 0xc # macro
RLC_GPM_TIMER_STAT__TIMER_0_STAT_MASK = 0x00000001 # macro
RLC_GPM_TIMER_STAT__TIMER_1_STAT_MASK = 0x00000002 # macro
RLC_GPM_TIMER_STAT__TIMER_2_STAT_MASK = 0x00000004 # macro
RLC_GPM_TIMER_STAT__TIMER_3_STAT_MASK = 0x00000008 # macro
RLC_GPM_TIMER_STAT__TIMER_0_ENABLE_SYNC_MASK = 0x00000100 # macro
RLC_GPM_TIMER_STAT__TIMER_1_ENABLE_SYNC_MASK = 0x00000200 # macro
RLC_GPM_TIMER_STAT__TIMER_2_ENABLE_SYNC_MASK = 0x00000400 # macro
RLC_GPM_TIMER_STAT__TIMER_3_ENABLE_SYNC_MASK = 0x00000800 # macro
RLC_GPM_TIMER_STAT__RESERVED_MASK = 0xFFFFF000 # macro
RLC_GPM_TIMER_INT_3__TIMER__SHIFT = 0x0 # macro
RLC_GPM_TIMER_INT_3__TIMER_MASK = 0xFFFFFFFF # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__SE_MASTER_MASK_1__SHIFT = 0x0 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_MASTER_MASK_1__SHIFT = 0x10 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_GFX_MASTER_MASK_1__SHIFT = 0x11 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__TC0_1_MASTER_MASK__SHIFT = 0x12 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_1__SHIFT = 0x13 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE4_MASTER_MASK__SHIFT = 0x14 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE5_MASTER_MASK__SHIFT = 0x15 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE6_MASTER_MASK__SHIFT = 0x16 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE7_MASTER_MASK__SHIFT = 0x17 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__EA_1_MASTER_MASK__SHIFT = 0x18 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED__SHIFT = 0x19 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__SE_MASTER_MASK_1_MASK = 0x0000FFFF # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_MASTER_MASK_1_MASK = 0x00010000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_GFX_MASTER_MASK_1_MASK = 0x00020000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__TC0_1_MASTER_MASK_MASK = 0x00040000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_1_MASK = 0x00080000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE4_MASTER_MASK_MASK = 0x00100000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE5_MASTER_MASK_MASK = 0x00200000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE6_MASTER_MASK_MASK = 0x00400000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE7_MASTER_MASK_MASK = 0x00800000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__EA_1_MASTER_MASK_MASK = 0x01000000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_MASK = 0xFE000000 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__SE_MASTER_BUSY_1__SHIFT = 0x0 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__GC_MASTER_BUSY_1__SHIFT = 0x10 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__GC_GFX_MASTER_BUSY_1__SHIFT = 0x11 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__TC0_MASTER_BUSY_1__SHIFT = 0x12 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_1__SHIFT = 0x13 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE4_MASTER_BUSY__SHIFT = 0x14 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE5_MASTER_BUSY__SHIFT = 0x15 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE6_MASTER_BUSY__SHIFT = 0x16 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE7_MASTER_BUSY__SHIFT = 0x17 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__EA_1_MASTER_BUSY__SHIFT = 0x18 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED__SHIFT = 0x19 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__SE_MASTER_BUSY_1_MASK = 0x0000FFFF # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__GC_MASTER_BUSY_1_MASK = 0x00010000 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__GC_GFX_MASTER_BUSY_1_MASK = 0x00020000 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__TC0_MASTER_BUSY_1_MASK = 0x00040000 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_1_MASK = 0x00080000 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE4_MASTER_BUSY_MASK = 0x00100000 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE5_MASTER_BUSY_MASK = 0x00200000 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE6_MASTER_BUSY_MASK = 0x00400000 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE7_MASTER_BUSY_MASK = 0x00800000 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__EA_1_MASTER_BUSY_MASK = 0x01000000 # macro
RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_MASK = 0xFE000000 # macro
RLC_INT_STAT__LAST_CP_RLC_INT_ID__SHIFT = 0x0 # macro
RLC_INT_STAT__CP_RLC_INT_PENDING__SHIFT = 0x8 # macro
RLC_INT_STAT__RESERVED__SHIFT = 0x9 # macro
RLC_INT_STAT__LAST_CP_RLC_INT_ID_MASK = 0x000000FF # macro
RLC_INT_STAT__CP_RLC_INT_PENDING_MASK = 0x00000100 # macro
RLC_INT_STAT__RESERVED_MASK = 0xFFFFFE00 # macro
RLC_LB_CNTL__LOAD_BALANCE_ENABLE__SHIFT = 0x0 # macro
RLC_LB_CNTL__LB_CNT_CP_BUSY__SHIFT = 0x1 # macro
RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE__SHIFT = 0x2 # macro
RLC_LB_CNTL__LB_CNT_REG_INC__SHIFT = 0x3 # macro
RLC_LB_CNTL__CU_MASK_USED_OFF_HYST__SHIFT = 0x4 # macro
RLC_LB_CNTL__RESERVED__SHIFT = 0xc # macro
RLC_LB_CNTL__LOAD_BALANCE_ENABLE_MASK = 0x00000001 # macro
RLC_LB_CNTL__LB_CNT_CP_BUSY_MASK = 0x00000002 # macro
RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE_MASK = 0x00000004 # macro
RLC_LB_CNTL__LB_CNT_REG_INC_MASK = 0x00000008 # macro
RLC_LB_CNTL__CU_MASK_USED_OFF_HYST_MASK = 0x00000FF0 # macro
RLC_LB_CNTL__RESERVED_MASK = 0xFFFFF000 # macro
RLC_MGCG_CTRL__MGCG_EN__SHIFT = 0x0 # macro
RLC_MGCG_CTRL__SILICON_EN__SHIFT = 0x1 # macro
RLC_MGCG_CTRL__SIMULATION_EN__SHIFT = 0x2 # macro
RLC_MGCG_CTRL__ON_DELAY__SHIFT = 0x3 # macro
RLC_MGCG_CTRL__OFF_HYSTERESIS__SHIFT = 0x7 # macro
RLC_MGCG_CTRL__GC_CAC_MGCG_CLK_CNTL__SHIFT = 0xf # macro
RLC_MGCG_CTRL__SE_CAC_MGCG_CLK_CNTL__SHIFT = 0x10 # macro
RLC_MGCG_CTRL__SPARE__SHIFT = 0x11 # macro
RLC_MGCG_CTRL__MGCG_EN_MASK = 0x00000001 # macro
RLC_MGCG_CTRL__SILICON_EN_MASK = 0x00000002 # macro
RLC_MGCG_CTRL__SIMULATION_EN_MASK = 0x00000004 # macro
RLC_MGCG_CTRL__ON_DELAY_MASK = 0x00000078 # macro
RLC_MGCG_CTRL__OFF_HYSTERESIS_MASK = 0x00007F80 # macro
RLC_MGCG_CTRL__GC_CAC_MGCG_CLK_CNTL_MASK = 0x00008000 # macro
RLC_MGCG_CTRL__SE_CAC_MGCG_CLK_CNTL_MASK = 0x00010000 # macro
RLC_MGCG_CTRL__SPARE_MASK = 0xFFFE0000 # macro
RLC_LB_CNTR_INIT__LB_CNTR_INIT__SHIFT = 0x0 # macro
RLC_LB_CNTR_INIT__LB_CNTR_INIT_MASK = 0xFFFFFFFF # macro
RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR__SHIFT = 0x0 # macro
RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR_MASK = 0xFFFFFFFF # macro
RLC_JUMP_TABLE_RESTORE__ADDR__SHIFT = 0x0 # macro
RLC_JUMP_TABLE_RESTORE__ADDR_MASK = 0xFFFFFFFF # macro
RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE__SHIFT = 0x0 # macro
RLC_PG_DELAY_2__SERDES_CMD_DELAY__SHIFT = 0x8 # macro
RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE__SHIFT = 0x10 # macro
RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE_MASK = 0x000000FF # macro
RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK = 0x0000FF00 # macro
RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE_MASK = 0xFFFF0000 # macro
RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB__SHIFT = 0x0 # macro
RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB_MASK = 0xFFFFFFFF # macro
RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB__SHIFT = 0x0 # macro
RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB_MASK = 0xFFFFFFFF # macro
RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE__SHIFT = 0x0 # macro
RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED__SHIFT = 0x1 # macro
RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE_MASK = 0x00000001 # macro
RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_UCODE_CNTL__RLC_UCODE_FLAGS__SHIFT = 0x0 # macro
RLC_UCODE_CNTL__RLC_UCODE_FLAGS_MASK = 0xFFFFFFFF # macro
RLC_GPM_THREAD_RESET__THREAD0_RESET__SHIFT = 0x0 # macro
RLC_GPM_THREAD_RESET__THREAD1_RESET__SHIFT = 0x1 # macro
RLC_GPM_THREAD_RESET__THREAD2_RESET__SHIFT = 0x2 # macro
RLC_GPM_THREAD_RESET__THREAD3_RESET__SHIFT = 0x3 # macro
RLC_GPM_THREAD_RESET__RESERVED__SHIFT = 0x4 # macro
RLC_GPM_THREAD_RESET__THREAD0_RESET_MASK = 0x00000001 # macro
RLC_GPM_THREAD_RESET__THREAD1_RESET_MASK = 0x00000002 # macro
RLC_GPM_THREAD_RESET__THREAD2_RESET_MASK = 0x00000004 # macro
RLC_GPM_THREAD_RESET__THREAD3_RESET_MASK = 0x00000008 # macro
RLC_GPM_THREAD_RESET__RESERVED_MASK = 0xFFFFFFF0 # macro
RLC_GPM_CP_DMA_COMPLETE_T0__DATA__SHIFT = 0x0 # macro
RLC_GPM_CP_DMA_COMPLETE_T0__RESERVED__SHIFT = 0x1 # macro
RLC_GPM_CP_DMA_COMPLETE_T0__DATA_MASK = 0x00000001 # macro
RLC_GPM_CP_DMA_COMPLETE_T0__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_GPM_CP_DMA_COMPLETE_T1__DATA__SHIFT = 0x0 # macro
RLC_GPM_CP_DMA_COMPLETE_T1__RESERVED__SHIFT = 0x1 # macro
RLC_GPM_CP_DMA_COMPLETE_T1__DATA_MASK = 0x00000001 # macro
RLC_GPM_CP_DMA_COMPLETE_T1__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_FIREWALL_VIOLATION__ADDR__SHIFT = 0x0 # macro
RLC_FIREWALL_VIOLATION__ADDR_MASK = 0xFFFFFFFF # macro
RLC_CLK_COUNT_GFXCLK_LSB__COUNTER__SHIFT = 0x0 # macro
RLC_CLK_COUNT_GFXCLK_LSB__COUNTER_MASK = 0xFFFFFFFF # macro
RLC_CLK_COUNT_GFXCLK_MSB__COUNTER__SHIFT = 0x0 # macro
RLC_CLK_COUNT_GFXCLK_MSB__COUNTER_MASK = 0xFFFFFFFF # macro
RLC_CLK_COUNT_REFCLK_LSB__COUNTER__SHIFT = 0x0 # macro
RLC_CLK_COUNT_REFCLK_LSB__COUNTER_MASK = 0xFFFFFFFF # macro
RLC_CLK_COUNT_REFCLK_MSB__COUNTER__SHIFT = 0x0 # macro
RLC_CLK_COUNT_REFCLK_MSB__COUNTER_MASK = 0xFFFFFFFF # macro
RLC_CLK_COUNT_CTRL__GFXCLK_RUN__SHIFT = 0x0 # macro
RLC_CLK_COUNT_CTRL__GFXCLK_RESET__SHIFT = 0x1 # macro
RLC_CLK_COUNT_CTRL__GFXCLK_SAMPLE__SHIFT = 0x2 # macro
RLC_CLK_COUNT_CTRL__REFCLK_RUN__SHIFT = 0x3 # macro
RLC_CLK_COUNT_CTRL__REFCLK_RESET__SHIFT = 0x4 # macro
RLC_CLK_COUNT_CTRL__REFCLK_SAMPLE__SHIFT = 0x5 # macro
RLC_CLK_COUNT_CTRL__GFXCLK_RUN_MASK = 0x00000001 # macro
RLC_CLK_COUNT_CTRL__GFXCLK_RESET_MASK = 0x00000002 # macro
RLC_CLK_COUNT_CTRL__GFXCLK_SAMPLE_MASK = 0x00000004 # macro
RLC_CLK_COUNT_CTRL__REFCLK_RUN_MASK = 0x00000008 # macro
RLC_CLK_COUNT_CTRL__REFCLK_RESET_MASK = 0x00000010 # macro
RLC_CLK_COUNT_CTRL__REFCLK_SAMPLE_MASK = 0x00000020 # macro
RLC_CLK_COUNT_STAT__GFXCLK_VALID__SHIFT = 0x0 # macro
RLC_CLK_COUNT_STAT__REFCLK_VALID__SHIFT = 0x1 # macro
RLC_CLK_COUNT_STAT__REFCLK_RUN_RESYNC__SHIFT = 0x2 # macro
RLC_CLK_COUNT_STAT__REFCLK_RESET_RESYNC__SHIFT = 0x3 # macro
RLC_CLK_COUNT_STAT__REFCLK_SAMPLE_RESYNC__SHIFT = 0x4 # macro
RLC_CLK_COUNT_STAT__RESERVED__SHIFT = 0x5 # macro
RLC_CLK_COUNT_STAT__GFXCLK_VALID_MASK = 0x00000001 # macro
RLC_CLK_COUNT_STAT__REFCLK_VALID_MASK = 0x00000002 # macro
RLC_CLK_COUNT_STAT__REFCLK_RUN_RESYNC_MASK = 0x00000004 # macro
RLC_CLK_COUNT_STAT__REFCLK_RESET_RESYNC_MASK = 0x00000008 # macro
RLC_CLK_COUNT_STAT__REFCLK_SAMPLE_RESYNC_MASK = 0x00000010 # macro
RLC_CLK_COUNT_STAT__RESERVED_MASK = 0xFFFFFFE0 # macro
RLC_GPM_STAT__RLC_BUSY__SHIFT = 0x0 # macro
RLC_GPM_STAT__GFX_POWER_STATUS__SHIFT = 0x1 # macro
RLC_GPM_STAT__GFX_CLOCK_STATUS__SHIFT = 0x2 # macro
RLC_GPM_STAT__GFX_LS_STATUS__SHIFT = 0x3 # macro
RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS__SHIFT = 0x4 # macro
RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED__SHIFT = 0x5 # macro
RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED__SHIFT = 0x6 # macro
RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED__SHIFT = 0x7 # macro
RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED__SHIFT = 0x8 # macro
RLC_GPM_STAT__SAVING_REGISTERS__SHIFT = 0x9 # macro
RLC_GPM_STAT__RESTORING_REGISTERS__SHIFT = 0xa # macro
RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE__SHIFT = 0xb # macro
RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE__SHIFT = 0xc # macro
RLC_GPM_STAT__STATIC_CU_POWERING_UP__SHIFT = 0xd # macro
RLC_GPM_STAT__STATIC_CU_POWERING_DOWN__SHIFT = 0xe # macro
RLC_GPM_STAT__DYN_CU_POWERING_UP__SHIFT = 0xf # macro
RLC_GPM_STAT__DYN_CU_POWERING_DOWN__SHIFT = 0x10 # macro
RLC_GPM_STAT__ABORTED_PD_SEQUENCE__SHIFT = 0x11 # macro
RLC_GPM_STAT__CMP_power_status__SHIFT = 0x12 # macro
RLC_GPM_STAT__RESERVED_1__SHIFT = 0x13 # macro
RLC_GPM_STAT__MGCG_OVERRIDE_STATUS__SHIFT = 0x15 # macro
RLC_GPM_STAT__RLC_EXEC_ROM_CODE__SHIFT = 0x16 # macro
RLC_GPM_STAT__FGCG_OVERRIDE_STATUS__SHIFT = 0x17 # macro
RLC_GPM_STAT__PG_ERROR_STATUS__SHIFT = 0x18 # macro
RLC_GPM_STAT__RLC_BUSY_MASK = 0x00000001 # macro
RLC_GPM_STAT__GFX_POWER_STATUS_MASK = 0x00000002 # macro
RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK = 0x00000004 # macro
RLC_GPM_STAT__GFX_LS_STATUS_MASK = 0x00000008 # macro
RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS_MASK = 0x00000010 # macro
RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED_MASK = 0x00000020 # macro
RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED_MASK = 0x00000040 # macro
RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED_MASK = 0x00000080 # macro
RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED_MASK = 0x00000100 # macro
RLC_GPM_STAT__SAVING_REGISTERS_MASK = 0x00000200 # macro
RLC_GPM_STAT__RESTORING_REGISTERS_MASK = 0x00000400 # macro
RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE_MASK = 0x00000800 # macro
RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE_MASK = 0x00001000 # macro
RLC_GPM_STAT__STATIC_CU_POWERING_UP_MASK = 0x00002000 # macro
RLC_GPM_STAT__STATIC_CU_POWERING_DOWN_MASK = 0x00004000 # macro
RLC_GPM_STAT__DYN_CU_POWERING_UP_MASK = 0x00008000 # macro
RLC_GPM_STAT__DYN_CU_POWERING_DOWN_MASK = 0x00010000 # macro
RLC_GPM_STAT__ABORTED_PD_SEQUENCE_MASK = 0x00020000 # macro
RLC_GPM_STAT__CMP_power_status_MASK = 0x00040000 # macro
RLC_GPM_STAT__RESERVED_1_MASK = 0x00180000 # macro
RLC_GPM_STAT__MGCG_OVERRIDE_STATUS_MASK = 0x00200000 # macro
RLC_GPM_STAT__RLC_EXEC_ROM_CODE_MASK = 0x00400000 # macro
RLC_GPM_STAT__FGCG_OVERRIDE_STATUS_MASK = 0x00800000 # macro
RLC_GPM_STAT__PG_ERROR_STATUS_MASK = 0xFF000000 # macro
RLC_GPU_CLOCK_32_RES_SEL__RES_SEL__SHIFT = 0x0 # macro
RLC_GPU_CLOCK_32_RES_SEL__RESERVED__SHIFT = 0x6 # macro
RLC_GPU_CLOCK_32_RES_SEL__RES_SEL_MASK = 0x0000003F # macro
RLC_GPU_CLOCK_32_RES_SEL__RESERVED_MASK = 0xFFFFFFC0 # macro
RLC_GPU_CLOCK_32__GPU_CLOCK_32__SHIFT = 0x0 # macro
RLC_GPU_CLOCK_32__GPU_CLOCK_32_MASK = 0xFFFFFFFF # macro
RLC_PG_CNTL__GFX_POWER_GATING_ENABLE__SHIFT = 0x0 # macro
RLC_PG_CNTL__GFX_POWER_GATING_SRC__SHIFT = 0x1 # macro
RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE__SHIFT = 0x2 # macro
RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE__SHIFT = 0x3 # macro
RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE__SHIFT = 0x4 # macro
RLC_PG_CNTL__RESERVED__SHIFT = 0x5 # macro
RLC_PG_CNTL__PG_OVERRIDE__SHIFT = 0xe # macro
RLC_PG_CNTL__CP_PG_DISABLE__SHIFT = 0xf # macro
RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE__SHIFT = 0x10 # macro
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE__SHIFT = 0x11 # macro
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE__SHIFT = 0x12 # macro
RLC_PG_CNTL__RESERVED1__SHIFT = 0x13 # macro
RLC_PG_CNTL__Ultra_Low_Voltage_Enable__SHIFT = 0x15 # macro
RLC_PG_CNTL__RESERVED2__SHIFT = 0x16 # macro
RLC_PG_CNTL__SMU_HANDSHAKE_DISABLE__SHIFT = 0x17 # macro
RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK = 0x00000001 # macro
RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK = 0x00000002 # macro
RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK = 0x00000004 # macro
RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK = 0x00000008 # macro
RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE_MASK = 0x00000010 # macro
RLC_PG_CNTL__RESERVED_MASK = 0x00003FE0 # macro
RLC_PG_CNTL__PG_OVERRIDE_MASK = 0x00004000 # macro
RLC_PG_CNTL__CP_PG_DISABLE_MASK = 0x00008000 # macro
RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE_MASK = 0x00010000 # macro
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK = 0x00020000 # macro
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK = 0x00040000 # macro
RLC_PG_CNTL__RESERVED1_MASK = 0x00180000 # macro
RLC_PG_CNTL__Ultra_Low_Voltage_Enable_MASK = 0x00200000 # macro
RLC_PG_CNTL__RESERVED2_MASK = 0x00400000 # macro
RLC_PG_CNTL__SMU_HANDSHAKE_DISABLE_MASK = 0x00800000 # macro
RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY__SHIFT = 0x0 # macro
RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY__SHIFT = 0x8 # macro
RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY__SHIFT = 0x10 # macro
RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY__SHIFT = 0x18 # macro
RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY_MASK = 0x000000FF # macro
RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY_MASK = 0x0000FF00 # macro
RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY_MASK = 0x00FF0000 # macro
RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY_MASK = 0xFF000000 # macro
RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE__SHIFT = 0x0 # macro
RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE__SHIFT = 0x1 # macro
RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE__SHIFT = 0x2 # macro
RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE__SHIFT = 0x3 # macro
RLC_GPM_THREAD_ENABLE__RESERVED__SHIFT = 0x4 # macro
RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE_MASK = 0x00000001 # macro
RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE_MASK = 0x00000002 # macro
RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE_MASK = 0x00000004 # macro
RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE_MASK = 0x00000008 # macro
RLC_GPM_THREAD_ENABLE__RESERVED_MASK = 0xFFFFFFF0 # macro
RLC_CGTT_MGCG_OVERRIDE__RESERVED_0__SHIFT = 0x0 # macro
RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE__SHIFT = 0x1 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE__SHIFT = 0x2 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGCG_OVERRIDE__SHIFT = 0x3 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE__SHIFT = 0x4 # macro
RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE__SHIFT = 0x5 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE__SHIFT = 0x6 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE__SHIFT = 0x7 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_FGCG_OVERRIDE__SHIFT = 0x8 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_REP_FGCG_OVERRIDE__SHIFT = 0x9 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_PERF_CLK_EN__SHIFT = 0xa # macro
RLC_CGTT_MGCG_OVERRIDE__RESERVED_15_11__SHIFT = 0xb # macro
RLC_CGTT_MGCG_OVERRIDE__ENABLE_CGTS_LEGACY__SHIFT = 0x10 # macro
RLC_CGTT_MGCG_OVERRIDE__RESERVED_31_17__SHIFT = 0x11 # macro
RLC_CGTT_MGCG_OVERRIDE__RESERVED_0_MASK = 0x00000001 # macro
RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE_MASK = 0x00000002 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE_MASK = 0x00000004 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGCG_OVERRIDE_MASK = 0x00000008 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE_MASK = 0x00000010 # macro
RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE_MASK = 0x00000020 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE_MASK = 0x00000040 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE_MASK = 0x00000080 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_FGCG_OVERRIDE_MASK = 0x00000100 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_REP_FGCG_OVERRIDE_MASK = 0x00000200 # macro
RLC_CGTT_MGCG_OVERRIDE__GFXIP_PERF_CLK_EN_MASK = 0x00000400 # macro
RLC_CGTT_MGCG_OVERRIDE__RESERVED_15_11_MASK = 0x0000F800 # macro
RLC_CGTT_MGCG_OVERRIDE__ENABLE_CGTS_LEGACY_MASK = 0x00010000 # macro
RLC_CGTT_MGCG_OVERRIDE__RESERVED_31_17_MASK = 0xFFFE0000 # macro
RLC_CGCG_CGLS_CTRL__CGCG_EN__SHIFT = 0x0 # macro
RLC_CGCG_CGLS_CTRL__CGLS_EN__SHIFT = 0x1 # macro
RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY__SHIFT = 0x2 # macro
RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD__SHIFT = 0x8 # macro
RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER__SHIFT = 0x1b # macro
RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL__SHIFT = 0x1c # macro
RLC_CGCG_CGLS_CTRL__SLEEP_MODE__SHIFT = 0x1d # macro
RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN__SHIFT = 0x1f # macro
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK = 0x00000001 # macro
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK = 0x00000002 # macro
RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY_MASK = 0x000000FC # macro
RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD_MASK = 0x07FFFF00 # macro
RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER_MASK = 0x08000000 # macro
RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL_MASK = 0x10000000 # macro
RLC_CGCG_CGLS_CTRL__SLEEP_MODE_MASK = 0x60000000 # macro
RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK = 0x80000000 # macro
RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT__SHIFT = 0x0 # macro
RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT__SHIFT = 0x4 # macro
RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT__SHIFT = 0x8 # macro
RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT__SHIFT = 0xc # macro
RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT__SHIFT = 0x10 # macro
RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT__SHIFT = 0x1c # macro
RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT_MASK = 0x0000000F # macro
RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT_MASK = 0x000000F0 # macro
RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT_MASK = 0x00000F00 # macro
RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT_MASK = 0x0000F000 # macro
RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT_MASK = 0x0FFF0000 # macro
RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT_MASK = 0xF0000000 # macro
RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK__SHIFT = 0x0 # macro
RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK_MASK = 0xFFFFFFFF # macro
RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK__SHIFT = 0x0 # macro
RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK_MASK = 0xFFFFFFFF # macro
RLC_PG_DELAY__POWER_UP_DELAY__SHIFT = 0x0 # macro
RLC_PG_DELAY__POWER_DOWN_DELAY__SHIFT = 0x8 # macro
RLC_PG_DELAY__CMD_PROPAGATE_DELAY__SHIFT = 0x10 # macro
RLC_PG_DELAY__MEM_SLEEP_DELAY__SHIFT = 0x18 # macro
RLC_PG_DELAY__POWER_UP_DELAY_MASK = 0x000000FF # macro
RLC_PG_DELAY__POWER_DOWN_DELAY_MASK = 0x0000FF00 # macro
RLC_PG_DELAY__CMD_PROPAGATE_DELAY_MASK = 0x00FF0000 # macro
RLC_PG_DELAY__MEM_SLEEP_DELAY_MASK = 0xFF000000 # macro
RLC_CU_STATUS__WORK_PENDING__SHIFT = 0x0 # macro
RLC_CU_STATUS__WORK_PENDING_MASK = 0xFFFFFFFF # macro
RLC_LB_INIT_CU_MASK__INIT_CU_MASK__SHIFT = 0x0 # macro
RLC_LB_INIT_CU_MASK__INIT_CU_MASK_MASK = 0xFFFFFFFF # macro
RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK__SHIFT = 0x0 # macro
RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK_MASK = 0xFFFFFFFF # macro
RLC_LB_PARAMS__SKIP_L2_CHECK__SHIFT = 0x0 # macro
RLC_LB_PARAMS__FIFO_SAMPLES__SHIFT = 0x1 # macro
RLC_LB_PARAMS__PG_IDLE_SAMPLES__SHIFT = 0x8 # macro
RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL__SHIFT = 0x10 # macro
RLC_LB_PARAMS__SKIP_L2_CHECK_MASK = 0x00000001 # macro
RLC_LB_PARAMS__FIFO_SAMPLES_MASK = 0x000000FE # macro
RLC_LB_PARAMS__PG_IDLE_SAMPLES_MASK = 0x0000FF00 # macro
RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL_MASK = 0xFFFF0000 # macro
RLC_THREAD1_DELAY__CU_IDEL_DELAY__SHIFT = 0x0 # macro
RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY__SHIFT = 0x8 # macro
RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY__SHIFT = 0x10 # macro
RLC_THREAD1_DELAY__SPARE__SHIFT = 0x18 # macro
RLC_THREAD1_DELAY__CU_IDEL_DELAY_MASK = 0x000000FF # macro
RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY_MASK = 0x0000FF00 # macro
RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY_MASK = 0x00FF0000 # macro
RLC_THREAD1_DELAY__SPARE_MASK = 0xFF000000 # macro
RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK__SHIFT = 0x0 # macro
RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK_MASK = 0xFFFFFFFF # macro
RLC_MAX_PG_CU__MAX_POWERED_UP_CU__SHIFT = 0x0 # macro
RLC_MAX_PG_CU__SPARE__SHIFT = 0x8 # macro
RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK = 0x000000FF # macro
RLC_MAX_PG_CU__SPARE_MASK = 0xFFFFFF00 # macro
RLC_AUTO_PG_CTRL__AUTO_PG_EN__SHIFT = 0x0 # macro
RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN__SHIFT = 0x1 # macro
RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN__SHIFT = 0x2 # macro
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT = 0x3 # macro
RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD__SHIFT = 0x13 # macro
RLC_AUTO_PG_CTRL__AUTO_PG_EN_MASK = 0x00000001 # macro
RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN_MASK = 0x00000002 # macro
RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN_MASK = 0x00000004 # macro
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK = 0x0007FFF8 # macro
RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD_MASK = 0xFFF80000 # macro
RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE__SHIFT = 0x0 # macro
RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE__SHIFT = 0x1 # macro
RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE_MASK = 0x00000001 # macro
RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE_MASK = 0xFFFFFFFE # macro
RLC_SERDES_RD_PENDING__RD_PENDING__SHIFT = 0x0 # macro
RLC_SERDES_RD_PENDING__RD_PENDING_MASK = 0x00000001 # macro
RLC_SERDES_RD_MASTER_INDEX__CU_ID__SHIFT = 0x0 # macro
RLC_SERDES_RD_MASTER_INDEX__SH_ID__SHIFT = 0x4 # macro
RLC_SERDES_RD_MASTER_INDEX__SE_ID__SHIFT = 0x6 # macro
RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID__SHIFT = 0x9 # macro
RLC_SERDES_RD_MASTER_INDEX__SE_NONCU__SHIFT = 0xc # macro
RLC_SERDES_RD_MASTER_INDEX__NON_SE__SHIFT = 0xd # macro
RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID__SHIFT = 0x11 # macro
RLC_SERDES_RD_MASTER_INDEX__SPARE__SHIFT = 0x13 # macro
RLC_SERDES_RD_MASTER_INDEX__CU_ID_MASK = 0x0000000F # macro
RLC_SERDES_RD_MASTER_INDEX__SH_ID_MASK = 0x00000030 # macro
RLC_SERDES_RD_MASTER_INDEX__SE_ID_MASK = 0x000001C0 # macro
RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID_MASK = 0x00000E00 # macro
RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_MASK = 0x00001000 # macro
RLC_SERDES_RD_MASTER_INDEX__NON_SE_MASK = 0x0001E000 # macro
RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID_MASK = 0x00060000 # macro
RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK = 0xFFF80000 # macro
RLC_SERDES_RD_DATA_0__DATA__SHIFT = 0x0 # macro
RLC_SERDES_RD_DATA_0__DATA_MASK = 0xFFFFFFFF # macro
RLC_SERDES_RD_DATA_1__DATA__SHIFT = 0x0 # macro
RLC_SERDES_RD_DATA_1__DATA_MASK = 0xFFFFFFFF # macro
RLC_SERDES_RD_DATA_2__DATA__SHIFT = 0x0 # macro
RLC_SERDES_RD_DATA_2__DATA_MASK = 0xFFFFFFFF # macro
RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK__SHIFT = 0x0 # macro
RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK_MASK = 0xFFFFFFFF # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK__SHIFT = 0x0 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK__SHIFT = 0x10 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK__SHIFT = 0x11 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK__SHIFT = 0x12 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK__SHIFT = 0x13 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK__SHIFT = 0x14 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK__SHIFT = 0x15 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK__SHIFT = 0x16 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK__SHIFT = 0x17 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__EA_0_MASTER_MASK__SHIFT = 0x18 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__TC2_MASTER_MASK__SHIFT = 0x19 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED__SHIFT = 0x1a # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK_MASK = 0x0000FFFF # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK_MASK = 0x00010000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK_MASK = 0x00020000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK_MASK = 0x00040000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK_MASK = 0x00080000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK_MASK = 0x00100000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK_MASK = 0x00200000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK_MASK = 0x00400000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK_MASK = 0x00800000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__EA_0_MASTER_MASK_MASK = 0x01000000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__TC2_MASTER_MASK_MASK = 0x02000000 # macro
RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED_MASK = 0xFC000000 # macro
RLC_SERDES_WR_CTRL__BPM_ADDR__SHIFT = 0x0 # macro
RLC_SERDES_WR_CTRL__POWER_DOWN__SHIFT = 0x8 # macro
RLC_SERDES_WR_CTRL__POWER_UP__SHIFT = 0x9 # macro
RLC_SERDES_WR_CTRL__P1_SELECT__SHIFT = 0xa # macro
RLC_SERDES_WR_CTRL__P2_SELECT__SHIFT = 0xb # macro
RLC_SERDES_WR_CTRL__WRITE_COMMAND__SHIFT = 0xc # macro
RLC_SERDES_WR_CTRL__READ_COMMAND__SHIFT = 0xd # macro
RLC_SERDES_WR_CTRL__RDDATA_RESET__SHIFT = 0xe # macro
RLC_SERDES_WR_CTRL__SHORT_FORMAT__SHIFT = 0xf # macro
RLC_SERDES_WR_CTRL__BPM_DATA__SHIFT = 0x10 # macro
RLC_SERDES_WR_CTRL__SRBM_OVERRIDE__SHIFT = 0x1a # macro
RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR__SHIFT = 0x1b # macro
RLC_SERDES_WR_CTRL__REG_ADDR__SHIFT = 0x1c # macro
RLC_SERDES_WR_CTRL__BPM_ADDR_MASK = 0x000000FF # macro
RLC_SERDES_WR_CTRL__POWER_DOWN_MASK = 0x00000100 # macro
RLC_SERDES_WR_CTRL__POWER_UP_MASK = 0x00000200 # macro
RLC_SERDES_WR_CTRL__P1_SELECT_MASK = 0x00000400 # macro
RLC_SERDES_WR_CTRL__P2_SELECT_MASK = 0x00000800 # macro
RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK = 0x00001000 # macro
RLC_SERDES_WR_CTRL__READ_COMMAND_MASK = 0x00002000 # macro
RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK = 0x00004000 # macro
RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK = 0x00008000 # macro
RLC_SERDES_WR_CTRL__BPM_DATA_MASK = 0x03FF0000 # macro
RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK = 0x04000000 # macro
RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK = 0x08000000 # macro
RLC_SERDES_WR_CTRL__REG_ADDR_MASK = 0xF0000000 # macro
RLC_SERDES_WR_DATA__DATA__SHIFT = 0x0 # macro
RLC_SERDES_WR_DATA__DATA_MASK = 0xFFFFFFFF # macro
RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY__SHIFT = 0x0 # macro
RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY_MASK = 0xFFFFFFFF # macro
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY__SHIFT = 0x0 # macro
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY__SHIFT = 0x10 # macro
RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY__SHIFT = 0x11 # macro
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY__SHIFT = 0x12 # macro
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY__SHIFT = 0x13 # macro
RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY__SHIFT = 0x14 # macro
RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY__SHIFT = 0x15 # macro
RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY__SHIFT = 0x16 # macro
RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY__SHIFT = 0x17 # macro
RLC_SERDES_NONCU_MASTER_BUSY__EA_0_MASTER_BUSY__SHIFT = 0x18 # macro
RLC_SERDES_NONCU_MASTER_BUSY__TC2_MASTER_BUSY__SHIFT = 0x19 # macro
RLC_SERDES_NONCU_MASTER_BUSY__RESERVED__SHIFT = 0x1a # macro
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK = 0x0000FFFF # macro
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK = 0x00010000 # macro
RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY_MASK = 0x00020000 # macro
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK = 0x00040000 # macro
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK = 0x00080000 # macro
RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY_MASK = 0x00100000 # macro
RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY_MASK = 0x00200000 # macro
RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY_MASK = 0x00400000 # macro
RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY_MASK = 0x00800000 # macro
RLC_SERDES_NONCU_MASTER_BUSY__EA_0_MASTER_BUSY_MASK = 0x01000000 # macro
RLC_SERDES_NONCU_MASTER_BUSY__TC2_MASTER_BUSY_MASK = 0x02000000 # macro
RLC_SERDES_NONCU_MASTER_BUSY__RESERVED_MASK = 0xFC000000 # macro
RLC_GPM_GENERAL_0__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_0__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_1__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_1__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_2__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_2__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_3__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_3__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_4__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_4__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_5__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_5__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_6__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_6__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_7__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_7__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_SCRATCH_ADDR__ADDR__SHIFT = 0x0 # macro
RLC_GPM_SCRATCH_ADDR__RESERVED__SHIFT = 0x9 # macro
RLC_GPM_SCRATCH_ADDR__ADDR_MASK = 0x000001FF # macro
RLC_GPM_SCRATCH_ADDR__RESERVED_MASK = 0xFFFFFE00 # macro
RLC_GPM_SCRATCH_DATA__DATA__SHIFT = 0x0 # macro
RLC_GPM_SCRATCH_DATA__DATA_MASK = 0xFFFFFFFF # macro
RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK__SHIFT = 0x0 # macro
RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK_MASK = 0xFFFFFFFF # macro
RLC_SPM_MC_CNTL__RLC_SPM_VMID__SHIFT = 0x0 # macro
RLC_SPM_MC_CNTL__RLC_SPM_POLICY__SHIFT = 0x4 # macro
RLC_SPM_MC_CNTL__RLC_SPM_PERF_CNTR__SHIFT = 0x5 # macro
RLC_SPM_MC_CNTL__RLC_SPM_FED__SHIFT = 0x6 # macro
RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_OVER__SHIFT = 0x7 # macro
RLC_SPM_MC_CNTL__RLC_SPM_MTYPE__SHIFT = 0x8 # macro
RLC_SPM_MC_CNTL__RESERVED__SHIFT = 0xa # macro
RLC_SPM_MC_CNTL__RLC_SPM_VMID_MASK = 0x0000000F # macro
RLC_SPM_MC_CNTL__RLC_SPM_POLICY_MASK = 0x00000010 # macro
RLC_SPM_MC_CNTL__RLC_SPM_PERF_CNTR_MASK = 0x00000020 # macro
RLC_SPM_MC_CNTL__RLC_SPM_FED_MASK = 0x00000040 # macro
RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_OVER_MASK = 0x00000080 # macro
RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_MASK = 0x00000300 # macro
RLC_SPM_MC_CNTL__RESERVED_MASK = 0xFFFFFC00 # macro
RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL__SHIFT = 0x0 # macro
RLC_SPM_INT_CNTL__RESERVED__SHIFT = 0x1 # macro
RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL_MASK = 0x00000001 # macro
RLC_SPM_INT_CNTL__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS__SHIFT = 0x0 # macro
RLC_SPM_INT_STATUS__RESERVED__SHIFT = 0x1 # macro
RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS_MASK = 0x00000001 # macro
RLC_SPM_INT_STATUS__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_SMU_MESSAGE__CMD__SHIFT = 0x0 # macro
RLC_SMU_MESSAGE__CMD_MASK = 0xFFFFFFFF # macro
RLC_GPM_LOG_SIZE__SIZE__SHIFT = 0x0 # macro
RLC_GPM_LOG_SIZE__SIZE_MASK = 0xFFFFFFFF # macro
RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG__SHIFT = 0x0 # macro
RLC_PG_DELAY_3__RESERVED__SHIFT = 0x8 # macro
RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG_MASK = 0x000000FF # macro
RLC_PG_DELAY_3__RESERVED_MASK = 0xFFFFFF00 # macro
RLC_GPR_REG1__DATA__SHIFT = 0x0 # macro
RLC_GPR_REG1__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPR_REG2__DATA__SHIFT = 0x0 # macro
RLC_GPR_REG2__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_LOG_CONT__CONT__SHIFT = 0x0 # macro
RLC_GPM_LOG_CONT__CONT_MASK = 0xFFFFFFFF # macro
RLC_GPM_INT_DISABLE_TH0__DISABLE__SHIFT = 0x0 # macro
RLC_GPM_INT_DISABLE_TH0__DISABLE_MASK = 0xFFFFFFFF # macro
RLC_GPM_INT_FORCE_TH0__FORCE__SHIFT = 0x0 # macro
RLC_GPM_INT_FORCE_TH0__FORCE_MASK = 0xFFFFFFFF # macro
RLC_GPM_INT_FORCE_TH1__FORCE__SHIFT = 0x0 # macro
RLC_GPM_INT_FORCE_TH1__FORCE_MASK = 0xFFFFFFFF # macro
RLC_SRM_CNTL__SRM_ENABLE__SHIFT = 0x0 # macro
RLC_SRM_CNTL__AUTO_INCR_ADDR__SHIFT = 0x1 # macro
RLC_SRM_CNTL__RESERVED__SHIFT = 0x2 # macro
RLC_SRM_CNTL__SRM_ENABLE_MASK = 0x00000001 # macro
RLC_SRM_CNTL__AUTO_INCR_ADDR_MASK = 0x00000002 # macro
RLC_SRM_CNTL__RESERVED_MASK = 0xFFFFFFFC # macro
RLC_SRM_ARAM_ADDR__ADDR__SHIFT = 0x0 # macro
RLC_SRM_ARAM_ADDR__RESERVED__SHIFT = 0xb # macro
RLC_SRM_ARAM_ADDR__ADDR_MASK = 0x000007FF # macro
RLC_SRM_ARAM_ADDR__RESERVED_MASK = 0xFFFFF800 # macro
RLC_SRM_ARAM_DATA__DATA__SHIFT = 0x0 # macro
RLC_SRM_ARAM_DATA__DATA_MASK = 0xFFFFFFFF # macro
RLC_SRM_DRAM_ADDR__ADDR__SHIFT = 0x0 # macro
RLC_SRM_DRAM_ADDR__RESERVED__SHIFT = 0xb # macro
RLC_SRM_DRAM_ADDR__ADDR_MASK = 0x000007FF # macro
RLC_SRM_DRAM_ADDR__RESERVED_MASK = 0xFFFFF800 # macro
RLC_SRM_DRAM_DATA__DATA__SHIFT = 0x0 # macro
RLC_SRM_DRAM_DATA__DATA_MASK = 0xFFFFFFFF # macro
RLC_SRM_GPM_COMMAND__OP__SHIFT = 0x0 # macro
RLC_SRM_GPM_COMMAND__INDEX_CNTL__SHIFT = 0x1 # macro
RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM__SHIFT = 0x2 # macro
RLC_SRM_GPM_COMMAND__SIZE__SHIFT = 0x5 # macro
RLC_SRM_GPM_COMMAND__RESERVED_16__SHIFT = 0x10 # macro
RLC_SRM_GPM_COMMAND__START_OFFSET__SHIFT = 0x11 # macro
RLC_SRM_GPM_COMMAND__RESERVED_30_29__SHIFT = 0x1d # macro
RLC_SRM_GPM_COMMAND__DEST_MEMORY__SHIFT = 0x1f # macro
RLC_SRM_GPM_COMMAND__OP_MASK = 0x00000001 # macro
RLC_SRM_GPM_COMMAND__INDEX_CNTL_MASK = 0x00000002 # macro
RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM_MASK = 0x0000001C # macro
RLC_SRM_GPM_COMMAND__SIZE_MASK = 0x0000FFE0 # macro
RLC_SRM_GPM_COMMAND__RESERVED_16_MASK = 0x00010000 # macro
RLC_SRM_GPM_COMMAND__START_OFFSET_MASK = 0x0FFE0000 # macro
RLC_SRM_GPM_COMMAND__RESERVED_30_29_MASK = 0x60000000 # macro
RLC_SRM_GPM_COMMAND__DEST_MEMORY_MASK = 0x80000000 # macro
RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY__SHIFT = 0x0 # macro
RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL__SHIFT = 0x1 # macro
RLC_SRM_GPM_COMMAND_STATUS__RESERVED__SHIFT = 0x2 # macro
RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY_MASK = 0x00000001 # macro
RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL_MASK = 0x00000002 # macro
RLC_SRM_GPM_COMMAND_STATUS__RESERVED_MASK = 0xFFFFFFFC # macro
RLC_SRM_RLCV_COMMAND__OP__SHIFT = 0x0 # macro
RLC_SRM_RLCV_COMMAND__INDEX_CNTL__SHIFT = 0x1 # macro
RLC_SRM_RLCV_COMMAND__INDEX_CNTL_NUM__SHIFT = 0x2 # macro
RLC_SRM_RLCV_COMMAND__SIZE__SHIFT = 0x5 # macro
RLC_SRM_RLCV_COMMAND__RESERVED_16__SHIFT = 0x10 # macro
RLC_SRM_RLCV_COMMAND__START_OFFSET__SHIFT = 0x11 # macro
RLC_SRM_RLCV_COMMAND__RESERVED1__SHIFT = 0x1c # macro
RLC_SRM_RLCV_COMMAND__DEST_MEMORY__SHIFT = 0x1f # macro
RLC_SRM_RLCV_COMMAND__OP_MASK = 0x00000001 # macro
RLC_SRM_RLCV_COMMAND__INDEX_CNTL_MASK = 0x00000002 # macro
RLC_SRM_RLCV_COMMAND__INDEX_CNTL_NUM_MASK = 0x0000001C # macro
RLC_SRM_RLCV_COMMAND__SIZE_MASK = 0x0000FFE0 # macro
RLC_SRM_RLCV_COMMAND__RESERVED_16_MASK = 0x00010000 # macro
RLC_SRM_RLCV_COMMAND__START_OFFSET_MASK = 0x0FFE0000 # macro
RLC_SRM_RLCV_COMMAND__RESERVED1_MASK = 0x70000000 # macro
RLC_SRM_RLCV_COMMAND__DEST_MEMORY_MASK = 0x80000000 # macro
RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY__SHIFT = 0x0 # macro
RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL__SHIFT = 0x1 # macro
RLC_SRM_RLCV_COMMAND_STATUS__RESERVED__SHIFT = 0x2 # macro
RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY_MASK = 0x00000001 # macro
RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL_MASK = 0x00000002 # macro
RLC_SRM_RLCV_COMMAND_STATUS__RESERVED_MASK = 0xFFFFFFFC # macro
RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED__SHIFT = 0x10 # macro
RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS_MASK = 0x0000FFFF # macro
RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED_MASK = 0xFFFF0000 # macro
RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED__SHIFT = 0x10 # macro
RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS_MASK = 0x0000FFFF # macro
RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED_MASK = 0xFFFF0000 # macro
RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED__SHIFT = 0x10 # macro
RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS_MASK = 0x0000FFFF # macro
RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED_MASK = 0xFFFF0000 # macro
RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED__SHIFT = 0x10 # macro
RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS_MASK = 0x0000FFFF # macro
RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED_MASK = 0xFFFF0000 # macro
RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED__SHIFT = 0x10 # macro
RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS_MASK = 0x0000FFFF # macro
RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED_MASK = 0xFFFF0000 # macro
RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED__SHIFT = 0x10 # macro
RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS_MASK = 0x0000FFFF # macro
RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED_MASK = 0xFFFF0000 # macro
RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED__SHIFT = 0x10 # macro
RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS_MASK = 0x0000FFFF # macro
RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED_MASK = 0xFFFF0000 # macro
RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED__SHIFT = 0x10 # macro
RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS_MASK = 0x0000FFFF # macro
RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED_MASK = 0xFFFF0000 # macro
RLC_SRM_INDEX_CNTL_DATA_0__DATA__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_DATA_0__DATA_MASK = 0xFFFFFFFF # macro
RLC_SRM_INDEX_CNTL_DATA_1__DATA__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_DATA_1__DATA_MASK = 0xFFFFFFFF # macro
RLC_SRM_INDEX_CNTL_DATA_2__DATA__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_DATA_2__DATA_MASK = 0xFFFFFFFF # macro
RLC_SRM_INDEX_CNTL_DATA_3__DATA__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_DATA_3__DATA_MASK = 0xFFFFFFFF # macro
RLC_SRM_INDEX_CNTL_DATA_4__DATA__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_DATA_4__DATA_MASK = 0xFFFFFFFF # macro
RLC_SRM_INDEX_CNTL_DATA_5__DATA__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_DATA_5__DATA_MASK = 0xFFFFFFFF # macro
RLC_SRM_INDEX_CNTL_DATA_6__DATA__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_DATA_6__DATA_MASK = 0xFFFFFFFF # macro
RLC_SRM_INDEX_CNTL_DATA_7__DATA__SHIFT = 0x0 # macro
RLC_SRM_INDEX_CNTL_DATA_7__DATA_MASK = 0xFFFFFFFF # macro
RLC_SRM_STAT__SRM_BUSY__SHIFT = 0x0 # macro
RLC_SRM_STAT__SRM_BUSY_DELAY__SHIFT = 0x1 # macro
RLC_SRM_STAT__RESERVED__SHIFT = 0x2 # macro
RLC_SRM_STAT__SRM_BUSY_MASK = 0x00000001 # macro
RLC_SRM_STAT__SRM_BUSY_DELAY_MASK = 0x00000002 # macro
RLC_SRM_STAT__RESERVED_MASK = 0xFFFFFFFC # macro
RLC_SRM_GPM_ABORT__ABORT__SHIFT = 0x0 # macro
RLC_SRM_GPM_ABORT__RESERVED__SHIFT = 0x1 # macro
RLC_SRM_GPM_ABORT__ABORT_MASK = 0x00000001 # macro
RLC_SRM_GPM_ABORT__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_CSIB_ADDR_LO__ADDRESS__SHIFT = 0x0 # macro
RLC_CSIB_ADDR_LO__ADDRESS_MASK = 0xFFFFFFFF # macro
RLC_CSIB_ADDR_HI__ADDRESS__SHIFT = 0x0 # macro
RLC_CSIB_ADDR_HI__ADDRESS_MASK = 0x0000FFFF # macro
RLC_CSIB_LENGTH__LENGTH__SHIFT = 0x0 # macro
RLC_CSIB_LENGTH__LENGTH_MASK = 0xFFFFFFFF # macro
RLC_SMU_COMMAND__CMD__SHIFT = 0x0 # macro
RLC_SMU_COMMAND__CMD_MASK = 0xFFFFFFFF # macro
RLC_CP_SCHEDULERS__scheduler0__SHIFT = 0x0 # macro
RLC_CP_SCHEDULERS__scheduler1__SHIFT = 0x8 # macro
RLC_CP_SCHEDULERS__scheduler2__SHIFT = 0x10 # macro
RLC_CP_SCHEDULERS__scheduler3__SHIFT = 0x18 # macro
RLC_CP_SCHEDULERS__scheduler0_MASK = 0x000000FF # macro
RLC_CP_SCHEDULERS__scheduler1_MASK = 0x0000FF00 # macro
RLC_CP_SCHEDULERS__scheduler2_MASK = 0x00FF0000 # macro
RLC_CP_SCHEDULERS__scheduler3_MASK = 0xFF000000 # macro
RLC_SMU_ARGUMENT_1__ARG__SHIFT = 0x0 # macro
RLC_SMU_ARGUMENT_1__ARG_MASK = 0xFFFFFFFF # macro
RLC_SMU_ARGUMENT_2__ARG__SHIFT = 0x0 # macro
RLC_SMU_ARGUMENT_2__ARG_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_8__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_8__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_9__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_9__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_10__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_10__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_11__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_11__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_12__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_12__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_UTCL1_CNTL_0__XNACK_REDO_TIMER_CNT__SHIFT = 0x0 # macro
RLC_GPM_UTCL1_CNTL_0__DROP_MODE__SHIFT = 0x18 # macro
RLC_GPM_UTCL1_CNTL_0__RESERVED__SHIFT = 0x19 # macro
RLC_GPM_UTCL1_CNTL_0__INVALIDATE__SHIFT = 0x1a # macro
RLC_GPM_UTCL1_CNTL_0__FRAG_LIMIT_MODE__SHIFT = 0x1b # macro
RLC_GPM_UTCL1_CNTL_0__FORCE_SNOOP__SHIFT = 0x1c # macro
RLC_GPM_UTCL1_CNTL_0__XNACK_REDO_TIMER_CNT_MASK = 0x000FFFFF # macro
RLC_GPM_UTCL1_CNTL_0__DROP_MODE_MASK = 0x01000000 # macro
RLC_GPM_UTCL1_CNTL_0__RESERVED_MASK = 0x02000000 # macro
RLC_GPM_UTCL1_CNTL_0__INVALIDATE_MASK = 0x04000000 # macro
RLC_GPM_UTCL1_CNTL_0__FRAG_LIMIT_MODE_MASK = 0x08000000 # macro
RLC_GPM_UTCL1_CNTL_0__FORCE_SNOOP_MASK = 0x10000000 # macro
RLC_GPM_UTCL1_CNTL_1__XNACK_REDO_TIMER_CNT__SHIFT = 0x0 # macro
RLC_GPM_UTCL1_CNTL_1__DROP_MODE__SHIFT = 0x18 # macro
RLC_GPM_UTCL1_CNTL_1__RESERVED__SHIFT = 0x19 # macro
RLC_GPM_UTCL1_CNTL_1__INVALIDATE__SHIFT = 0x1a # macro
RLC_GPM_UTCL1_CNTL_1__FRAG_LIMIT_MODE__SHIFT = 0x1b # macro
RLC_GPM_UTCL1_CNTL_1__FORCE_SNOOP__SHIFT = 0x1c # macro
RLC_GPM_UTCL1_CNTL_1__XNACK_REDO_TIMER_CNT_MASK = 0x000FFFFF # macro
RLC_GPM_UTCL1_CNTL_1__DROP_MODE_MASK = 0x01000000 # macro
RLC_GPM_UTCL1_CNTL_1__RESERVED_MASK = 0x02000000 # macro
RLC_GPM_UTCL1_CNTL_1__INVALIDATE_MASK = 0x04000000 # macro
RLC_GPM_UTCL1_CNTL_1__FRAG_LIMIT_MODE_MASK = 0x08000000 # macro
RLC_GPM_UTCL1_CNTL_1__FORCE_SNOOP_MASK = 0x10000000 # macro
RLC_GPM_UTCL1_CNTL_2__XNACK_REDO_TIMER_CNT__SHIFT = 0x0 # macro
RLC_GPM_UTCL1_CNTL_2__DROP_MODE__SHIFT = 0x18 # macro
RLC_GPM_UTCL1_CNTL_2__RESERVED__SHIFT = 0x19 # macro
RLC_GPM_UTCL1_CNTL_2__INVALIDATE__SHIFT = 0x1a # macro
RLC_GPM_UTCL1_CNTL_2__FRAG_LIMIT_MODE__SHIFT = 0x1b # macro
RLC_GPM_UTCL1_CNTL_2__FORCE_SNOOP__SHIFT = 0x1c # macro
RLC_GPM_UTCL1_CNTL_2__XNACK_REDO_TIMER_CNT_MASK = 0x000FFFFF # macro
RLC_GPM_UTCL1_CNTL_2__DROP_MODE_MASK = 0x01000000 # macro
RLC_GPM_UTCL1_CNTL_2__RESERVED_MASK = 0x02000000 # macro
RLC_GPM_UTCL1_CNTL_2__INVALIDATE_MASK = 0x04000000 # macro
RLC_GPM_UTCL1_CNTL_2__FRAG_LIMIT_MODE_MASK = 0x08000000 # macro
RLC_GPM_UTCL1_CNTL_2__FORCE_SNOOP_MASK = 0x10000000 # macro
RLC_SPM_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT = 0x0 # macro
RLC_SPM_UTCL1_CNTL__DROP_MODE__SHIFT = 0x18 # macro
RLC_SPM_UTCL1_CNTL__RESERVED__SHIFT = 0x19 # macro
RLC_SPM_UTCL1_CNTL__INVALIDATE__SHIFT = 0x1a # macro
RLC_SPM_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT = 0x1b # macro
RLC_SPM_UTCL1_CNTL__FORCE_SNOOP__SHIFT = 0x1c # macro
RLC_SPM_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK = 0x000FFFFF # macro
RLC_SPM_UTCL1_CNTL__DROP_MODE_MASK = 0x01000000 # macro
RLC_SPM_UTCL1_CNTL__RESERVED_MASK = 0x02000000 # macro
RLC_SPM_UTCL1_CNTL__INVALIDATE_MASK = 0x04000000 # macro
RLC_SPM_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK = 0x08000000 # macro
RLC_SPM_UTCL1_CNTL__FORCE_SNOOP_MASK = 0x10000000 # macro
RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_BUSY__SHIFT = 0x0 # macro
RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_BUSY__SHIFT = 0x1 # macro
RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_BUSY__SHIFT = 0x2 # macro
RLC_UTCL1_STATUS_2__SPM_UTCL1_BUSY__SHIFT = 0x3 # macro
RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_BUSY__SHIFT = 0x4 # macro
RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_StallOnTrans__SHIFT = 0x5 # macro
RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_StallOnTrans__SHIFT = 0x6 # macro
RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_StallOnTrans__SHIFT = 0x7 # macro
RLC_UTCL1_STATUS_2__SPM_UTCL1_StallOnTrans__SHIFT = 0x8 # macro
RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_StallOnTrans__SHIFT = 0x9 # macro
RLC_UTCL1_STATUS_2__RESERVED__SHIFT = 0xa # macro
RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_BUSY_MASK = 0x00000001 # macro
RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_BUSY_MASK = 0x00000002 # macro
RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_BUSY_MASK = 0x00000004 # macro
RLC_UTCL1_STATUS_2__SPM_UTCL1_BUSY_MASK = 0x00000008 # macro
RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_BUSY_MASK = 0x00000010 # macro
RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_StallOnTrans_MASK = 0x00000020 # macro
RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_StallOnTrans_MASK = 0x00000040 # macro
RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_StallOnTrans_MASK = 0x00000080 # macro
RLC_UTCL1_STATUS_2__SPM_UTCL1_StallOnTrans_MASK = 0x00000100 # macro
RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_StallOnTrans_MASK = 0x00000200 # macro
RLC_UTCL1_STATUS_2__RESERVED_MASK = 0xFFFFFC00 # macro
RLC_LB_THR_CONFIG_2__DATA__SHIFT = 0x0 # macro
RLC_LB_THR_CONFIG_2__DATA_MASK = 0xFFFFFFFF # macro
RLC_LB_THR_CONFIG_3__DATA__SHIFT = 0x0 # macro
RLC_LB_THR_CONFIG_3__DATA_MASK = 0xFFFFFFFF # macro
RLC_LB_THR_CONFIG_4__DATA__SHIFT = 0x0 # macro
RLC_LB_THR_CONFIG_4__DATA_MASK = 0xFFFFFFFF # macro
RLC_SPM_UTCL1_ERROR_1__Translated_ReqError__SHIFT = 0x0 # macro
RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorVmid__SHIFT = 0x2 # macro
RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT = 0x6 # macro
RLC_SPM_UTCL1_ERROR_1__Translated_ReqError_MASK = 0x00000003 # macro
RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorVmid_MASK = 0x0000003C # macro
RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorAddr_MSB_MASK = 0x000003C0 # macro
RLC_SPM_UTCL1_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT = 0x0 # macro
RLC_SPM_UTCL1_ERROR_2__Translated_ReqErrorAddr_LSB_MASK = 0xFFFFFFFF # macro
RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqError__SHIFT = 0x0 # macro
RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorVmid__SHIFT = 0x2 # macro
RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT = 0x6 # macro
RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqError_MASK = 0x00000003 # macro
RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorVmid_MASK = 0x0000003C # macro
RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorAddr_MSB_MASK = 0x000003C0 # macro
RLC_LB_THR_CONFIG_1__DATA__SHIFT = 0x0 # macro
RLC_LB_THR_CONFIG_1__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_UTCL1_TH0_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT = 0x0 # macro
RLC_GPM_UTCL1_TH0_ERROR_2__Translated_ReqErrorAddr_LSB_MASK = 0xFFFFFFFF # macro
RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqError__SHIFT = 0x0 # macro
RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorVmid__SHIFT = 0x2 # macro
RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT = 0x6 # macro
RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqError_MASK = 0x00000003 # macro
RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorVmid_MASK = 0x0000003C # macro
RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorAddr_MSB_MASK = 0x000003C0 # macro
RLC_GPM_UTCL1_TH1_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT = 0x0 # macro
RLC_GPM_UTCL1_TH1_ERROR_2__Translated_ReqErrorAddr_LSB_MASK = 0xFFFFFFFF # macro
RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqError__SHIFT = 0x0 # macro
RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorVmid__SHIFT = 0x2 # macro
RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT = 0x6 # macro
RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqError_MASK = 0x00000003 # macro
RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorVmid_MASK = 0x0000003C # macro
RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorAddr_MSB_MASK = 0x000003C0 # macro
RLC_GPM_UTCL1_TH2_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT = 0x0 # macro
RLC_GPM_UTCL1_TH2_ERROR_2__Translated_ReqErrorAddr_LSB_MASK = 0xFFFFFFFF # macro
RLC_SEMAPHORE_0__CLIENT_ID__SHIFT = 0x0 # macro
RLC_SEMAPHORE_0__RESERVED__SHIFT = 0x5 # macro
RLC_SEMAPHORE_0__CLIENT_ID_MASK = 0x0000001F # macro
RLC_SEMAPHORE_0__RESERVED_MASK = 0xFFFFFFE0 # macro
RLC_SEMAPHORE_1__CLIENT_ID__SHIFT = 0x0 # macro
RLC_SEMAPHORE_1__RESERVED__SHIFT = 0x5 # macro
RLC_SEMAPHORE_1__CLIENT_ID_MASK = 0x0000001F # macro
RLC_SEMAPHORE_1__RESERVED_MASK = 0xFFFFFFE0 # macro
RLC_CP_EOF_INT__INTERRUPT__SHIFT = 0x0 # macro
RLC_CP_EOF_INT__RESERVED__SHIFT = 0x1 # macro
RLC_CP_EOF_INT__INTERRUPT_MASK = 0x00000001 # macro
RLC_CP_EOF_INT__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_CP_EOF_INT_CNT__CNT__SHIFT = 0x0 # macro
RLC_CP_EOF_INT_CNT__CNT_MASK = 0xFFFFFFFF # macro
RLC_SPARE_INT__INTERRUPT__SHIFT = 0x0 # macro
RLC_SPARE_INT__RESERVED__SHIFT = 0x1 # macro
RLC_SPARE_INT__INTERRUPT_MASK = 0x00000001 # macro
RLC_SPARE_INT__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_PREWALKER_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT = 0x0 # macro
RLC_PREWALKER_UTCL1_CNTL__DROP_MODE__SHIFT = 0x18 # macro
RLC_PREWALKER_UTCL1_CNTL__RESERVED__SHIFT = 0x19 # macro
RLC_PREWALKER_UTCL1_CNTL__INVALIDATE__SHIFT = 0x1a # macro
RLC_PREWALKER_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT = 0x1b # macro
RLC_PREWALKER_UTCL1_CNTL__FORCE_SNOOP__SHIFT = 0x1c # macro
RLC_PREWALKER_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK = 0x000FFFFF # macro
RLC_PREWALKER_UTCL1_CNTL__DROP_MODE_MASK = 0x01000000 # macro
RLC_PREWALKER_UTCL1_CNTL__RESERVED_MASK = 0x02000000 # macro
RLC_PREWALKER_UTCL1_CNTL__INVALIDATE_MASK = 0x04000000 # macro
RLC_PREWALKER_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK = 0x08000000 # macro
RLC_PREWALKER_UTCL1_CNTL__FORCE_SNOOP_MASK = 0x10000000 # macro
RLC_PREWALKER_UTCL1_TRIG__VALID__SHIFT = 0x0 # macro
RLC_PREWALKER_UTCL1_TRIG__VMID__SHIFT = 0x1 # macro
RLC_PREWALKER_UTCL1_TRIG__PRIME_MODE__SHIFT = 0x5 # macro
RLC_PREWALKER_UTCL1_TRIG__READ_PERM__SHIFT = 0x6 # macro
RLC_PREWALKER_UTCL1_TRIG__WRITE_PERM__SHIFT = 0x7 # macro
RLC_PREWALKER_UTCL1_TRIG__EXEC_PERM__SHIFT = 0x8 # macro
RLC_PREWALKER_UTCL1_TRIG__RESERVED__SHIFT = 0x9 # macro
RLC_PREWALKER_UTCL1_TRIG__READY__SHIFT = 0x1f # macro
RLC_PREWALKER_UTCL1_TRIG__VALID_MASK = 0x00000001 # macro
RLC_PREWALKER_UTCL1_TRIG__VMID_MASK = 0x0000001E # macro
RLC_PREWALKER_UTCL1_TRIG__PRIME_MODE_MASK = 0x00000020 # macro
RLC_PREWALKER_UTCL1_TRIG__READ_PERM_MASK = 0x00000040 # macro
RLC_PREWALKER_UTCL1_TRIG__WRITE_PERM_MASK = 0x00000080 # macro
RLC_PREWALKER_UTCL1_TRIG__EXEC_PERM_MASK = 0x00000100 # macro
RLC_PREWALKER_UTCL1_TRIG__RESERVED_MASK = 0x7FFFFE00 # macro
RLC_PREWALKER_UTCL1_TRIG__READY_MASK = 0x80000000 # macro
RLC_PREWALKER_UTCL1_ADDR_LSB__ADDR_LSB__SHIFT = 0x0 # macro
RLC_PREWALKER_UTCL1_ADDR_LSB__ADDR_LSB_MASK = 0xFFFFFFFF # macro
RLC_PREWALKER_UTCL1_ADDR_MSB__ADDR_MSB__SHIFT = 0x0 # macro
RLC_PREWALKER_UTCL1_ADDR_MSB__ADDR_MSB_MASK = 0x0000FFFF # macro
RLC_PREWALKER_UTCL1_SIZE_LSB__SIZE_LSB__SHIFT = 0x0 # macro
RLC_PREWALKER_UTCL1_SIZE_LSB__SIZE_LSB_MASK = 0xFFFFFFFF # macro
RLC_PREWALKER_UTCL1_SIZE_MSB__SIZE_MSB__SHIFT = 0x0 # macro
RLC_PREWALKER_UTCL1_SIZE_MSB__SIZE_MSB_MASK = 0x00000003 # macro
RLC_DSM_TRIG__START__SHIFT = 0x0 # macro
RLC_DSM_TRIG__START_MASK = 0x00000001 # macro
RLC_UTCL1_STATUS__FAULT_DETECTED__SHIFT = 0x0 # macro
RLC_UTCL1_STATUS__RETRY_DETECTED__SHIFT = 0x1 # macro
RLC_UTCL1_STATUS__PRT_DETECTED__SHIFT = 0x2 # macro
RLC_UTCL1_STATUS__RESERVED__SHIFT = 0x3 # macro
RLC_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT = 0x8 # macro
RLC_UTCL1_STATUS__RESERVED_1__SHIFT = 0xe # macro
RLC_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT = 0x10 # macro
RLC_UTCL1_STATUS__RESERVED_2__SHIFT = 0x16 # macro
RLC_UTCL1_STATUS__PRT_UTCL1ID__SHIFT = 0x18 # macro
RLC_UTCL1_STATUS__RESERVED_3__SHIFT = 0x1e # macro
RLC_UTCL1_STATUS__FAULT_DETECTED_MASK = 0x00000001 # macro
RLC_UTCL1_STATUS__RETRY_DETECTED_MASK = 0x00000002 # macro
RLC_UTCL1_STATUS__PRT_DETECTED_MASK = 0x00000004 # macro
RLC_UTCL1_STATUS__RESERVED_MASK = 0x000000F8 # macro
RLC_UTCL1_STATUS__FAULT_UTCL1ID_MASK = 0x00003F00 # macro
RLC_UTCL1_STATUS__RESERVED_1_MASK = 0x0000C000 # macro
RLC_UTCL1_STATUS__RETRY_UTCL1ID_MASK = 0x003F0000 # macro
RLC_UTCL1_STATUS__RESERVED_2_MASK = 0x00C00000 # macro
RLC_UTCL1_STATUS__PRT_UTCL1ID_MASK = 0x3F000000 # macro
RLC_UTCL1_STATUS__RESERVED_3_MASK = 0xC0000000 # macro
RLC_R2I_CNTL_0__Data__SHIFT = 0x0 # macro
RLC_R2I_CNTL_0__Data_MASK = 0xFFFFFFFF # macro
RLC_R2I_CNTL_1__Data__SHIFT = 0x0 # macro
RLC_R2I_CNTL_1__Data_MASK = 0xFFFFFFFF # macro
RLC_R2I_CNTL_2__Data__SHIFT = 0x0 # macro
RLC_R2I_CNTL_2__Data_MASK = 0xFFFFFFFF # macro
RLC_R2I_CNTL_3__Data__SHIFT = 0x0 # macro
RLC_R2I_CNTL_3__Data_MASK = 0xFFFFFFFF # macro
RLC_UTCL2_CNTL__MTYPE_NO_PTE_MODE__SHIFT = 0x0 # macro
RLC_UTCL2_CNTL__IGNORE_PTE_PERMISSION__SHIFT = 0x1 # macro
RLC_UTCL2_CNTL__RESERVED__SHIFT = 0x2 # macro
RLC_UTCL2_CNTL__MTYPE_NO_PTE_MODE_MASK = 0x00000001 # macro
RLC_UTCL2_CNTL__IGNORE_PTE_PERMISSION_MASK = 0x00000002 # macro
RLC_UTCL2_CNTL__RESERVED_MASK = 0xFFFFFFFC # macro
RLC_LBPW_CU_STAT__MAX_CU__SHIFT = 0x0 # macro
RLC_LBPW_CU_STAT__ON_CU__SHIFT = 0x10 # macro
RLC_LBPW_CU_STAT__MAX_CU_MASK = 0x0000FFFF # macro
RLC_LBPW_CU_STAT__ON_CU_MASK = 0xFFFF0000 # macro
RLC_DS_CNTL__GFX_CLK_DS_RLC_BUSY_MASK__SHIFT = 0x0 # macro
RLC_DS_CNTL__GFX_CLK_DS_CP_BUSY_MASK__SHIFT = 0x1 # macro
RLC_DS_CNTL__GFX_CLK_TCC_RLC_GRBM_CC_RESIDENT_MASK__SHIFT = 0x2 # macro
RLC_DS_CNTL__GFX_CLK_EA_RLC_GRBM_STAT_BUSY_MASK__SHIFT = 0x3 # macro
RLC_DS_CNTL__RESRVED__SHIFT = 0x4 # macro
RLC_DS_CNTL__SOC_CLK_TCC_RLC_GRBM_CC_RESIDENT_MASK__SHIFT = 0xe # macro
RLC_DS_CNTL__SOC_CLK_EA_RLC_GRBM_STAT_BUSY_MASK__SHIFT = 0xf # macro
RLC_DS_CNTL__SOC_CLK_DS_RLC_BUSY_MASK__SHIFT = 0x10 # macro
RLC_DS_CNTL__SOC_CLK_DS_CP_BUSY_MASK__SHIFT = 0x11 # macro
RLC_DS_CNTL__RESRVED_1__SHIFT = 0x12 # macro
RLC_DS_CNTL__GFX_CLK_DS_RLC_BUSY_MASK_MASK = 0x00000001 # macro
RLC_DS_CNTL__GFX_CLK_DS_CP_BUSY_MASK_MASK = 0x00000002 # macro
RLC_DS_CNTL__GFX_CLK_TCC_RLC_GRBM_CC_RESIDENT_MASK_MASK = 0x00000004 # macro
RLC_DS_CNTL__GFX_CLK_EA_RLC_GRBM_STAT_BUSY_MASK_MASK = 0x00000008 # macro
RLC_DS_CNTL__RESRVED_MASK = 0x00003FF0 # macro
RLC_DS_CNTL__SOC_CLK_TCC_RLC_GRBM_CC_RESIDENT_MASK_MASK = 0x00004000 # macro
RLC_DS_CNTL__SOC_CLK_EA_RLC_GRBM_STAT_BUSY_MASK_MASK = 0x00008000 # macro
RLC_DS_CNTL__SOC_CLK_DS_RLC_BUSY_MASK_MASK = 0x00010000 # macro
RLC_DS_CNTL__SOC_CLK_DS_CP_BUSY_MASK_MASK = 0x00020000 # macro
RLC_DS_CNTL__RESRVED_1_MASK = 0xFFFC0000 # macro
RLC_GPM_INT_STAT_TH0__STATUS__SHIFT = 0x0 # macro
RLC_GPM_INT_STAT_TH0__STATUS_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_13__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_13__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_14__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_14__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPM_GENERAL_15__DATA__SHIFT = 0x0 # macro
RLC_GPM_GENERAL_15__DATA_MASK = 0xFFFFFFFF # macro
RLC_SPARE_INT_1__INTERRUPT__SHIFT = 0x0 # macro
RLC_SPARE_INT_1__RESERVED__SHIFT = 0x1 # macro
RLC_SPARE_INT_1__INTERRUPT_MASK = 0x00000001 # macro
RLC_SPARE_INT_1__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_RLCV_SPARE_INT_1__INTERRUPT__SHIFT = 0x0 # macro
RLC_RLCV_SPARE_INT_1__RESERVED__SHIFT = 0x1 # macro
RLC_RLCV_SPARE_INT_1__INTERRUPT_MASK = 0x00000001 # macro
RLC_RLCV_SPARE_INT_1__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_SEMAPHORE_2__CLIENT_ID__SHIFT = 0x0 # macro
RLC_SEMAPHORE_2__RESERVED__SHIFT = 0x5 # macro
RLC_SEMAPHORE_2__CLIENT_ID_MASK = 0x0000001F # macro
RLC_SEMAPHORE_2__RESERVED_MASK = 0xFFFFFFE0 # macro
RLC_SEMAPHORE_3__CLIENT_ID__SHIFT = 0x0 # macro
RLC_SEMAPHORE_3__RESERVED__SHIFT = 0x5 # macro
RLC_SEMAPHORE_3__CLIENT_ID_MASK = 0x0000001F # macro
RLC_SEMAPHORE_3__RESERVED_MASK = 0xFFFFFFE0 # macro
RLC_SMU_ARGUMENT_3__ARG__SHIFT = 0x0 # macro
RLC_SMU_ARGUMENT_3__ARG_MASK = 0xFFFFFFFF # macro
RLC_SMU_ARGUMENT_4__ARG__SHIFT = 0x0 # macro
RLC_SMU_ARGUMENT_4__ARG_MASK = 0xFFFFFFFF # macro
RLC_GPU_CLOCK_COUNT_LSB_1__GPU_CLOCKS_LSB__SHIFT = 0x0 # macro
RLC_GPU_CLOCK_COUNT_LSB_1__GPU_CLOCKS_LSB_MASK = 0xFFFFFFFF # macro
RLC_GPU_CLOCK_COUNT_MSB_1__GPU_CLOCKS_MSB__SHIFT = 0x0 # macro
RLC_GPU_CLOCK_COUNT_MSB_1__GPU_CLOCKS_MSB_MASK = 0xFFFFFFFF # macro
RLC_CAPTURE_GPU_CLOCK_COUNT_1__CAPTURE__SHIFT = 0x0 # macro
RLC_CAPTURE_GPU_CLOCK_COUNT_1__RESERVED__SHIFT = 0x1 # macro
RLC_CAPTURE_GPU_CLOCK_COUNT_1__CAPTURE_MASK = 0x00000001 # macro
RLC_CAPTURE_GPU_CLOCK_COUNT_1__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_GPU_CLOCK_COUNT_LSB_2__GPU_CLOCKS_LSB__SHIFT = 0x0 # macro
RLC_GPU_CLOCK_COUNT_LSB_2__GPU_CLOCKS_LSB_MASK = 0xFFFFFFFF # macro
RLC_GPU_CLOCK_COUNT_MSB_2__GPU_CLOCKS_MSB__SHIFT = 0x0 # macro
RLC_GPU_CLOCK_COUNT_MSB_2__GPU_CLOCKS_MSB_MASK = 0xFFFFFFFF # macro
RLC_CAPTURE_GPU_CLOCK_COUNT_2__CAPTURE__SHIFT = 0x0 # macro
RLC_CAPTURE_GPU_CLOCK_COUNT_2__RESERVED__SHIFT = 0x1 # macro
RLC_CAPTURE_GPU_CLOCK_COUNT_2__CAPTURE_MASK = 0x00000001 # macro
RLC_CAPTURE_GPU_CLOCK_COUNT_2__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_CPG_STAT_INVAL__CPG_stat_inval__SHIFT = 0x0 # macro
RLC_CPG_STAT_INVAL__CPG_stat_inval_MASK = 0x00000001 # macro
RLC_UE_ERR_STATUS_LOW__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
RLC_UE_ERR_STATUS_LOW__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
RLC_UE_ERR_STATUS_LOW__ADDRESS__SHIFT = 0x2 # macro
RLC_UE_ERR_STATUS_LOW__MEMORY_ID__SHIFT = 0x18 # macro
RLC_UE_ERR_STATUS_LOW__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
RLC_UE_ERR_STATUS_LOW__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
RLC_UE_ERR_STATUS_LOW__ADDRESS_MASK = 0x00FFFFFC # macro
RLC_UE_ERR_STATUS_LOW__MEMORY_ID_MASK = 0xFF000000 # macro
RLC_UE_ERR_STATUS_HIGH__ECC__SHIFT = 0x0 # macro
RLC_UE_ERR_STATUS_HIGH__PARITY__SHIFT = 0x1 # macro
RLC_UE_ERR_STATUS_HIGH__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
RLC_UE_ERR_STATUS_HIGH__ERR_INFO__SHIFT = 0x3 # macro
RLC_UE_ERR_STATUS_HIGH__UE_CNT__SHIFT = 0x17 # macro
RLC_UE_ERR_STATUS_HIGH__FED_CNT__SHIFT = 0x1a # macro
RLC_UE_ERR_STATUS_HIGH__RESERVED__SHIFT = 0x1d # macro
RLC_UE_ERR_STATUS_HIGH__ECC_MASK = 0x00000001 # macro
RLC_UE_ERR_STATUS_HIGH__PARITY_MASK = 0x00000002 # macro
RLC_UE_ERR_STATUS_HIGH__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
RLC_UE_ERR_STATUS_HIGH__ERR_INFO_MASK = 0x007FFFF8 # macro
RLC_UE_ERR_STATUS_HIGH__UE_CNT_MASK = 0x03800000 # macro
RLC_UE_ERR_STATUS_HIGH__FED_CNT_MASK = 0x1C000000 # macro
RLC_UE_ERR_STATUS_HIGH__RESERVED_MASK = 0xE0000000 # macro
RLC_DSM_CNTL__RLCG_INSTR_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x0 # macro
RLC_DSM_CNTL__RLCG_INSTR_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x2 # macro
RLC_DSM_CNTL__RLCG_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x3 # macro
RLC_DSM_CNTL__RLCG_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x5 # macro
RLC_DSM_CNTL__RLCV_INSTR_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x6 # macro
RLC_DSM_CNTL__RLCV_INSTR_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x8 # macro
RLC_DSM_CNTL__RLCV_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x9 # macro
RLC_DSM_CNTL__RLCV_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0xb # macro
RLC_DSM_CNTL__RLC_TCTAG_RAM_IRRITATOR_DATA_SEL__SHIFT = 0xc # macro
RLC_DSM_CNTL__RLC_TCTAG_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0xe # macro
RLC_DSM_CNTL__RLC_SPM_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT = 0xf # macro
RLC_DSM_CNTL__RLC_SPM_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x11 # macro
RLC_DSM_CNTL__RLC_SRM_DATA_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x12 # macro
RLC_DSM_CNTL__RLC_SRM_DATA_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x14 # macro
RLC_DSM_CNTL__RLC_SRM_ADDR_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x15 # macro
RLC_DSM_CNTL__RLC_SRM_ADDR_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x17 # macro
RLC_DSM_CNTL__RLCG_INSTR_RAM_IRRITATOR_DATA_SEL_MASK = 0x00000003 # macro
RLC_DSM_CNTL__RLCG_INSTR_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000004 # macro
RLC_DSM_CNTL__RLCG_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK = 0x00000018 # macro
RLC_DSM_CNTL__RLCG_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000020 # macro
RLC_DSM_CNTL__RLCV_INSTR_RAM_IRRITATOR_DATA_SEL_MASK = 0x000000C0 # macro
RLC_DSM_CNTL__RLCV_INSTR_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000100 # macro
RLC_DSM_CNTL__RLCV_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK = 0x00000600 # macro
RLC_DSM_CNTL__RLCV_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000800 # macro
RLC_DSM_CNTL__RLC_TCTAG_RAM_IRRITATOR_DATA_SEL_MASK = 0x00003000 # macro
RLC_DSM_CNTL__RLC_TCTAG_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00004000 # macro
RLC_DSM_CNTL__RLC_SPM_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK = 0x00018000 # macro
RLC_DSM_CNTL__RLC_SPM_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00020000 # macro
RLC_DSM_CNTL__RLC_SRM_DATA_RAM_IRRITATOR_DATA_SEL_MASK = 0x000C0000 # macro
RLC_DSM_CNTL__RLC_SRM_DATA_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00100000 # macro
RLC_DSM_CNTL__RLC_SRM_ADDR_RAM_IRRITATOR_DATA_SEL_MASK = 0x00600000 # macro
RLC_DSM_CNTL__RLC_SRM_ADDR_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00800000 # macro
RLC_DSM_CNTLA__RLC_SPM_SE0_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x0 # macro
RLC_DSM_CNTLA__RLC_SPM_SE0_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x2 # macro
RLC_DSM_CNTLA__RLC_SPM_SE1_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x3 # macro
RLC_DSM_CNTLA__RLC_SPM_SE1_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x5 # macro
RLC_DSM_CNTLA__RLC_SPM_SE2_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x6 # macro
RLC_DSM_CNTLA__RLC_SPM_SE2_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0x8 # macro
RLC_DSM_CNTLA__RLC_SPM_SE3_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT = 0x9 # macro
RLC_DSM_CNTLA__RLC_SPM_SE3_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT = 0xb # macro
RLC_DSM_CNTLA__RLC_SPM_SE0_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK = 0x00000003 # macro
RLC_DSM_CNTLA__RLC_SPM_SE0_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000004 # macro
RLC_DSM_CNTLA__RLC_SPM_SE1_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK = 0x00000018 # macro
RLC_DSM_CNTLA__RLC_SPM_SE1_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000020 # macro
RLC_DSM_CNTLA__RLC_SPM_SE2_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK = 0x000000C0 # macro
RLC_DSM_CNTLA__RLC_SPM_SE2_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000100 # macro
RLC_DSM_CNTLA__RLC_SPM_SE3_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK = 0x00000600 # macro
RLC_DSM_CNTLA__RLC_SPM_SE3_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK = 0x00000800 # macro
RLC_DSM_CNTL2__RLCG_INSTR_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
RLC_DSM_CNTL2__RLCG_INSTR_RAM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
RLC_DSM_CNTL2__RLCG_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
RLC_DSM_CNTL2__RLCG_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
RLC_DSM_CNTL2__RLCV_INSTR_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
RLC_DSM_CNTL2__RLCV_INSTR_RAM_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
RLC_DSM_CNTL2__RLCV_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
RLC_DSM_CNTL2__RLCV_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
RLC_DSM_CNTL2__RLC_TCTAG_RAM_ENABLE_ERROR_INJECT__SHIFT = 0xc # macro
RLC_DSM_CNTL2__RLC_TCTAG_RAM_SELECT_INJECT_DELAY__SHIFT = 0xe # macro
RLC_DSM_CNTL2__RLC_SPM_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT = 0xf # macro
RLC_DSM_CNTL2__RLC_SPM_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT = 0x11 # macro
RLC_DSM_CNTL2__RLC_SRM_DATA_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x12 # macro
RLC_DSM_CNTL2__RLC_SRM_DATA_RAM_SELECT_INJECT_DELAY__SHIFT = 0x14 # macro
RLC_DSM_CNTL2__RLC_SRM_ADDR_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x15 # macro
RLC_DSM_CNTL2__RLC_SRM_ADDR_RAM_SELECT_INJECT_DELAY__SHIFT = 0x17 # macro
RLC_DSM_CNTL2__INJECT_DELAY__SHIFT = 0x1a # macro
RLC_DSM_CNTL2__RLCG_INSTR_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
RLC_DSM_CNTL2__RLCG_INSTR_RAM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
RLC_DSM_CNTL2__RLCG_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
RLC_DSM_CNTL2__RLCG_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
RLC_DSM_CNTL2__RLCV_INSTR_RAM_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
RLC_DSM_CNTL2__RLCV_INSTR_RAM_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
RLC_DSM_CNTL2__RLCV_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
RLC_DSM_CNTL2__RLCV_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
RLC_DSM_CNTL2__RLC_TCTAG_RAM_ENABLE_ERROR_INJECT_MASK = 0x00003000 # macro
RLC_DSM_CNTL2__RLC_TCTAG_RAM_SELECT_INJECT_DELAY_MASK = 0x00004000 # macro
RLC_DSM_CNTL2__RLC_SPM_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK = 0x00018000 # macro
RLC_DSM_CNTL2__RLC_SPM_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK = 0x00020000 # macro
RLC_DSM_CNTL2__RLC_SRM_DATA_RAM_ENABLE_ERROR_INJECT_MASK = 0x000C0000 # macro
RLC_DSM_CNTL2__RLC_SRM_DATA_RAM_SELECT_INJECT_DELAY_MASK = 0x00100000 # macro
RLC_DSM_CNTL2__RLC_SRM_ADDR_RAM_ENABLE_ERROR_INJECT_MASK = 0x00600000 # macro
RLC_DSM_CNTL2__RLC_SRM_ADDR_RAM_SELECT_INJECT_DELAY_MASK = 0x00800000 # macro
RLC_DSM_CNTL2__INJECT_DELAY_MASK = 0xFC000000 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE0_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x0 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE0_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT = 0x2 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE1_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x3 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE1_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT = 0x5 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE2_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x6 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE2_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT = 0x8 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE3_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT = 0x9 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE3_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT = 0xb # macro
RLC_DSM_CNTL2A__RLC_SPM_SE0_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000003 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE0_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK = 0x00000004 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE1_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000018 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE1_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK = 0x00000020 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE2_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK = 0x000000C0 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE2_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK = 0x00000100 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE3_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK = 0x00000600 # macro
RLC_DSM_CNTL2A__RLC_SPM_SE3_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK = 0x00000800 # macro
RLC_CE_ERR_STATUS_LOW__ERR_STATUS_VALID_FLAG__SHIFT = 0x0 # macro
RLC_CE_ERR_STATUS_LOW__ADDRESS_VALID_FLAG__SHIFT = 0x1 # macro
RLC_CE_ERR_STATUS_LOW__ADDRESS__SHIFT = 0x2 # macro
RLC_CE_ERR_STATUS_LOW__MEMORY_ID__SHIFT = 0x18 # macro
RLC_CE_ERR_STATUS_LOW__ERR_STATUS_VALID_FLAG_MASK = 0x00000001 # macro
RLC_CE_ERR_STATUS_LOW__ADDRESS_VALID_FLAG_MASK = 0x00000002 # macro
RLC_CE_ERR_STATUS_LOW__ADDRESS_MASK = 0x00FFFFFC # macro
RLC_CE_ERR_STATUS_LOW__MEMORY_ID_MASK = 0xFF000000 # macro
RLC_CE_ERR_STATUS_HIGH__ECC__SHIFT = 0x0 # macro
RLC_CE_ERR_STATUS_HIGH__OTHER__SHIFT = 0x1 # macro
RLC_CE_ERR_STATUS_HIGH__ERR_INFO_VALID_FLAG__SHIFT = 0x2 # macro
RLC_CE_ERR_STATUS_HIGH__ERR_INFO__SHIFT = 0x3 # macro
RLC_CE_ERR_STATUS_HIGH__CE_CNT__SHIFT = 0x17 # macro
RLC_CE_ERR_STATUS_HIGH__POISON__SHIFT = 0x1a # macro
RLC_CE_ERR_STATUS_HIGH__RESERVED__SHIFT = 0x1b # macro
RLC_CE_ERR_STATUS_HIGH__ECC_MASK = 0x00000001 # macro
RLC_CE_ERR_STATUS_HIGH__OTHER_MASK = 0x00000002 # macro
RLC_CE_ERR_STATUS_HIGH__ERR_INFO_VALID_FLAG_MASK = 0x00000004 # macro
RLC_CE_ERR_STATUS_HIGH__ERR_INFO_MASK = 0x007FFFF8 # macro
RLC_CE_ERR_STATUS_HIGH__CE_CNT_MASK = 0x03800000 # macro
RLC_CE_ERR_STATUS_HIGH__POISON_MASK = 0x04000000 # macro
RLC_CE_ERR_STATUS_HIGH__RESERVED_MASK = 0xF8000000 # macro
RLC_RLCV_SPARE_INT__INTERRUPT__SHIFT = 0x0 # macro
RLC_RLCV_SPARE_INT__RESERVED__SHIFT = 0x1 # macro
RLC_RLCV_SPARE_INT__INTERRUPT_MASK = 0x00000001 # macro
RLC_RLCV_SPARE_INT__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_SMU_CLK_REQ__VALID__SHIFT = 0x0 # macro
RLC_SMU_CLK_REQ__VALID_MASK = 0x00000001 # macro
CGTS_SM_CTRL_REG__ON_SEQ_DELAY__SHIFT = 0x0 # macro
CGTS_SM_CTRL_REG__OFF_SEQ_DELAY__SHIFT = 0x4 # macro
CGTS_SM_CTRL_REG__MGCG_ENABLED__SHIFT = 0xc # macro
CGTS_SM_CTRL_REG__BASE_MODE__SHIFT = 0x10 # macro
CGTS_SM_CTRL_REG__SM_MODE__SHIFT = 0x11 # macro
CGTS_SM_CTRL_REG__SM_MODE_ENABLE__SHIFT = 0x14 # macro
CGTS_SM_CTRL_REG__OVERRIDE__SHIFT = 0x15 # macro
CGTS_SM_CTRL_REG__LS_OVERRIDE__SHIFT = 0x16 # macro
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN__SHIFT = 0x17 # macro
CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT = 0x18 # macro
CGTS_SM_CTRL_REG__ON_SEQ_DELAY_MASK = 0x0000000F # macro
CGTS_SM_CTRL_REG__OFF_SEQ_DELAY_MASK = 0x00000FF0 # macro
CGTS_SM_CTRL_REG__MGCG_ENABLED_MASK = 0x00001000 # macro
CGTS_SM_CTRL_REG__BASE_MODE_MASK = 0x00010000 # macro
CGTS_SM_CTRL_REG__SM_MODE_MASK = 0x000E0000 # macro
CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK = 0x00100000 # macro
CGTS_SM_CTRL_REG__OVERRIDE_MASK = 0x00200000 # macro
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK = 0x00400000 # macro
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK = 0x00800000 # macro
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_MASK = 0xFF000000 # macro
CGTS_RD_CTRL_REG__ROW_MUX_SEL__SHIFT = 0x0 # macro
CGTS_RD_CTRL_REG__REG_MUX_SEL__SHIFT = 0x8 # macro
CGTS_RD_CTRL_REG__ROW_MUX_SEL_MASK = 0x0000001F # macro
CGTS_RD_CTRL_REG__REG_MUX_SEL_MASK = 0x00001F00 # macro
CGTS_RD_REG__READ_DATA__SHIFT = 0x0 # macro
CGTS_RD_REG__READ_DATA_MASK = 0x00003FFF # macro
CGTS_TCC_DISABLE__WRITE_DIS__SHIFT = 0x0 # macro
CGTS_TCC_DISABLE__TCC_DISABLE__SHIFT = 0x10 # macro
CGTS_TCC_DISABLE__WRITE_DIS_MASK = 0x00000001 # macro
CGTS_TCC_DISABLE__TCC_DISABLE_MASK = 0xFFFF0000 # macro
CGTS_USER_TCC_DISABLE__TCC_DISABLE__SHIFT = 0x10 # macro
CGTS_USER_TCC_DISABLE__TCC_DISABLE_MASK = 0xFFFF0000 # macro
CGTS_CU0_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU0_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU0_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU0_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU0_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU0_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU0_TA_SQC_CTRL_REG__SQC__SHIFT = 0x10 # macro
CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU0_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU0_TA_SQC_CTRL_REG__SQC_MASK = 0x007F0000 # macro
CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU0_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU0_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU0_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU0_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU0_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU0_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU0_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU0_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU1_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU1_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU1_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU1_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU1_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU1_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU1_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU1_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU1_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU1_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU1_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU1_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU1_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU1_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU1_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU1_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU1_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU1_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU1_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU1_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU1_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU1_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU1_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU1_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU2_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU2_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU2_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU2_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU2_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU2_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU2_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU2_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU2_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU2_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU2_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU2_TA_SQC_CTRL_REG__SQC__SHIFT = 0x10 # macro
CGTS_CU2_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU2_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU2_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU2_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU2_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU2_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU2_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU2_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU2_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU2_TA_SQC_CTRL_REG__SQC_MASK = 0x007F0000 # macro
CGTS_CU2_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU2_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU2_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU2_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU2_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU2_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU2_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU2_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU2_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU2_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU2_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU2_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU3_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU3_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU3_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU3_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU3_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU3_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU3_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU3_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU3_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU3_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU3_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU3_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU3_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU3_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU3_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU3_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU3_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU3_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU3_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU3_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU3_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU3_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU3_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU3_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU4_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU4_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU4_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU4_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU4_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU4_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU4_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU4_TA_SQC_CTRL_REG__SQC__SHIFT = 0x10 # macro
CGTS_CU4_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU4_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU4_TA_SQC_CTRL_REG__SQC_MASK = 0x007F0000 # macro
CGTS_CU4_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU4_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU4_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU4_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU4_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU4_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU4_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU4_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU4_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU5_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU5_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU5_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU5_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU5_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU5_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU5_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU5_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU5_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU5_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU5_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU5_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU5_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU5_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU5_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU5_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU5_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU5_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU5_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU5_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU5_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU5_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU5_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU6_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU6_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU6_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU6_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU6_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU6_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU6_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU6_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU6_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU6_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU6_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU6_TA_SQC_CTRL_REG__SQC__SHIFT = 0x10 # macro
CGTS_CU6_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU6_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU6_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU6_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU6_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU6_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU6_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU6_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU6_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU6_TA_SQC_CTRL_REG__SQC_MASK = 0x007F0000 # macro
CGTS_CU6_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU6_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU6_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU6_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU6_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU6_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU6_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU6_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU6_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU6_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU6_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU6_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU7_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU7_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU7_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU7_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU7_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU7_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU7_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU7_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU7_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU7_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU7_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU7_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU7_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU7_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU7_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU7_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU7_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU7_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU7_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU7_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU7_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU7_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU7_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU7_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU8_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU8_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU8_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU8_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU8_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU8_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU8_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU8_TA_SQC_CTRL_REG__SQC__SHIFT = 0x10 # macro
CGTS_CU8_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU8_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU8_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU8_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU8_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU8_TA_SQC_CTRL_REG__SQC_MASK = 0x007F0000 # macro
CGTS_CU8_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU8_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU8_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU8_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU8_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU8_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU8_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU8_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU8_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU8_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU8_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU8_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU9_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU9_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU9_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU9_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU9_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU9_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU9_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU9_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU9_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU9_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU9_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU9_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU9_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU9_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU9_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU9_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU9_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU9_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU9_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU9_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU9_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU9_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU9_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU9_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU10_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU10_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU10_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU10_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU10_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU10_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU10_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU10_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU10_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU10_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU10_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU10_TA_SQC_CTRL_REG__SQC__SHIFT = 0x10 # macro
CGTS_CU10_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU10_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU10_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU10_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU10_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU10_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU10_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU10_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU10_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU10_TA_SQC_CTRL_REG__SQC_MASK = 0x007F0000 # macro
CGTS_CU10_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU10_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU10_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU10_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU10_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU10_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU10_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU10_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU10_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU10_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU10_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU10_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU11_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU11_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU11_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU11_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU11_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU11_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU11_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU11_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU11_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU11_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU11_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU11_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU11_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU11_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU11_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU11_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU11_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU11_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU11_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU11_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU11_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU11_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU11_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU11_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU12_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU12_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU12_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU12_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU12_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU12_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU12_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU12_TA_SQC_CTRL_REG__SQC__SHIFT = 0x10 # macro
CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU12_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU12_TA_SQC_CTRL_REG__SQC_MASK = 0x007F0000 # macro
CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU12_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU12_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU12_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU12_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU12_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU12_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU12_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU12_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU13_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU13_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU13_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU13_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU13_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU13_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU13_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU13_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU13_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU13_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU13_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU13_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU13_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU13_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU13_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU13_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU13_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU13_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU13_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU13_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU13_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU13_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU13_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU13_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU14_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU14_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU14_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU14_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU14_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU14_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU14_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU14_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU14_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU14_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU14_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU14_TA_SQC_CTRL_REG__SQC__SHIFT = 0x10 # macro
CGTS_CU14_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU14_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU14_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU14_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU14_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU14_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU14_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU14_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU14_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU14_TA_SQC_CTRL_REG__SQC_MASK = 0x007F0000 # macro
CGTS_CU14_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU14_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU14_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU14_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU14_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU14_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU14_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU14_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU14_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU14_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU14_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU14_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU15_SP0_CTRL_REG__SP00__SHIFT = 0x0 # macro
CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU15_SP0_CTRL_REG__SP01__SHIFT = 0x10 # macro
CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU15_SP0_CTRL_REG__SP00_MASK = 0x0000007F # macro
CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU15_SP0_CTRL_REG__SP01_MASK = 0x007F0000 # macro
CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__LDS__SHIFT = 0x0 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU15_LDS_SQ_CTRL_REG__SQ__SHIFT = 0x10 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU15_LDS_SQ_CTRL_REG__LDS_MASK = 0x0000007F # macro
CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__SQ_MASK = 0x007F0000 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU15_TA_SQC_CTRL_REG__TA__SHIFT = 0x0 # macro
CGTS_CU15_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU15_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU15_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU15_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU15_TA_SQC_CTRL_REG__TA_MASK = 0x0000007F # macro
CGTS_CU15_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU15_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU15_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU15_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU15_SP1_CTRL_REG__SP10__SHIFT = 0x0 # macro
CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU15_SP1_CTRL_REG__SP11__SHIFT = 0x10 # macro
CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU15_SP1_CTRL_REG__SP10_MASK = 0x0000007F # macro
CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU15_SP1_CTRL_REG__SP11_MASK = 0x007F0000 # macro
CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TD__SHIFT = 0x0 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU15_TD_TCP_CTRL_REG__TCPF__SHIFT = 0x10 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT = 0x17 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT = 0x18 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT = 0x1a # macro
CGTS_CU15_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT = 0x1b # macro
CGTS_CU15_TD_TCP_CTRL_REG__TD_MASK = 0x0000007F # macro
CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TCPF_MASK = 0x007F0000 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK = 0x00800000 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK = 0x03000000 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK = 0x04000000 # macro
CGTS_CU15_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK = 0x08000000 # macro
CGTS_CU0_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU0_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU0_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU0_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU0_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU0_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU0_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU0_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU0_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU0_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU0_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU0_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU1_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU1_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU1_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU1_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU1_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU1_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU1_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU1_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU1_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU1_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU1_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU1_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU2_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU2_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU2_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU2_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU2_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU2_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU2_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU2_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU2_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU2_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU2_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU2_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU3_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU3_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU3_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU3_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU3_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU3_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU3_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU3_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU3_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU3_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU3_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU3_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU4_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU4_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU4_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU4_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU4_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU4_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU4_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU4_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU4_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU4_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU4_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU4_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU5_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU5_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU5_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU5_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU5_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU5_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU5_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU5_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU5_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU5_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU5_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU5_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU6_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU6_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU6_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU6_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU6_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU6_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU6_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU6_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU6_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU6_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU6_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU6_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU7_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU7_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU7_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU7_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU7_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU7_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU7_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU7_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU7_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU7_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU7_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU7_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU8_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU8_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU8_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU8_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU8_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU8_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU8_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU8_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU8_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU8_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU8_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU8_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU9_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU9_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU9_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU9_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU9_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU9_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU9_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU9_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU9_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU9_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU9_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU9_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU10_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU10_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU10_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU10_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU10_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU10_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU10_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU10_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU10_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU10_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU10_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU10_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU11_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU11_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU11_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU11_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU11_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU11_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU11_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU11_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU11_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU11_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU11_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU11_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU12_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU12_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU12_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU12_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU12_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU12_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU12_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU12_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU12_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU12_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU12_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU12_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU13_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU13_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU13_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU13_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU13_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU13_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU13_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU13_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU13_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU13_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU13_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU13_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU14_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU14_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU14_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU14_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU14_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU14_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU14_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU14_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU14_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU14_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU14_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU14_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTS_CU15_TCPI_CTRL_REG__TCPI__SHIFT = 0x0 # macro
CGTS_CU15_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT = 0x7 # macro
CGTS_CU15_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT = 0x8 # macro
CGTS_CU15_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT = 0xa # macro
CGTS_CU15_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT = 0xb # macro
CGTS_CU15_TCPI_CTRL_REG__RESERVED__SHIFT = 0xc # macro
CGTS_CU15_TCPI_CTRL_REG__TCPI_MASK = 0x0000007F # macro
CGTS_CU15_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK = 0x00000080 # macro
CGTS_CU15_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK = 0x00000300 # macro
CGTS_CU15_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK = 0x00000400 # macro
CGTS_CU15_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK = 0x00000800 # macro
CGTS_CU15_TCPI_CTRL_REG__RESERVED_MASK = 0xFFFFF000 # macro
CGTT_SPI_PS_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_SPI_PS_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x10 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x11 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x12 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x13 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x14 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x15 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x16 # macro
CGTT_SPI_PS_CLK_CTRL__GRP6_OVERRIDE__SHIFT = 0x18 # macro
CGTT_SPI_PS_CLK_CTRL__GRP5_OVERRIDE__SHIFT = 0x19 # macro
CGTT_SPI_PS_CLK_CTRL__GRP4_OVERRIDE__SHIFT = 0x1a # macro
CGTT_SPI_PS_CLK_CTRL__GRP3_OVERRIDE__SHIFT = 0x1b # macro
CGTT_SPI_PS_CLK_CTRL__GRP2_OVERRIDE__SHIFT = 0x1c # macro
CGTT_SPI_PS_CLK_CTRL__GRP1_OVERRIDE__SHIFT = 0x1d # macro
CGTT_SPI_PS_CLK_CTRL__GRP0_OVERRIDE__SHIFT = 0x1e # macro
CGTT_SPI_PS_CLK_CTRL__REG_OVERRIDE__SHIFT = 0x1f # macro
CGTT_SPI_PS_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_SPI_PS_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00010000 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00020000 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00040000 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00080000 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00100000 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00200000 # macro
CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00400000 # macro
CGTT_SPI_PS_CLK_CTRL__GRP6_OVERRIDE_MASK = 0x01000000 # macro
CGTT_SPI_PS_CLK_CTRL__GRP5_OVERRIDE_MASK = 0x02000000 # macro
CGTT_SPI_PS_CLK_CTRL__GRP4_OVERRIDE_MASK = 0x04000000 # macro
CGTT_SPI_PS_CLK_CTRL__GRP3_OVERRIDE_MASK = 0x08000000 # macro
CGTT_SPI_PS_CLK_CTRL__GRP2_OVERRIDE_MASK = 0x10000000 # macro
CGTT_SPI_PS_CLK_CTRL__GRP1_OVERRIDE_MASK = 0x20000000 # macro
CGTT_SPI_PS_CLK_CTRL__GRP0_OVERRIDE_MASK = 0x40000000 # macro
CGTT_SPI_PS_CLK_CTRL__REG_OVERRIDE_MASK = 0x80000000 # macro
CGTT_SPIS_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_SPIS_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x10 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x11 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x12 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x13 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x14 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x15 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x16 # macro
CGTT_SPIS_CLK_CTRL__GRP6_OVERRIDE__SHIFT = 0x18 # macro
CGTT_SPIS_CLK_CTRL__GRP5_OVERRIDE__SHIFT = 0x19 # macro
CGTT_SPIS_CLK_CTRL__GRP4_OVERRIDE__SHIFT = 0x1a # macro
CGTT_SPIS_CLK_CTRL__GRP3_OVERRIDE__SHIFT = 0x1b # macro
CGTT_SPIS_CLK_CTRL__GRP2_OVERRIDE__SHIFT = 0x1c # macro
CGTT_SPIS_CLK_CTRL__GRP1_OVERRIDE__SHIFT = 0x1d # macro
CGTT_SPIS_CLK_CTRL__GRP0_OVERRIDE__SHIFT = 0x1e # macro
CGTT_SPIS_CLK_CTRL__REG_OVERRIDE__SHIFT = 0x1f # macro
CGTT_SPIS_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_SPIS_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00010000 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00020000 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00040000 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00080000 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00100000 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00200000 # macro
CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00400000 # macro
CGTT_SPIS_CLK_CTRL__GRP6_OVERRIDE_MASK = 0x01000000 # macro
CGTT_SPIS_CLK_CTRL__GRP5_OVERRIDE_MASK = 0x02000000 # macro
CGTT_SPIS_CLK_CTRL__GRP4_OVERRIDE_MASK = 0x04000000 # macro
CGTT_SPIS_CLK_CTRL__GRP3_OVERRIDE_MASK = 0x08000000 # macro
CGTT_SPIS_CLK_CTRL__GRP2_OVERRIDE_MASK = 0x10000000 # macro
CGTT_SPIS_CLK_CTRL__GRP1_OVERRIDE_MASK = 0x20000000 # macro
CGTT_SPIS_CLK_CTRL__GRP0_OVERRIDE_MASK = 0x40000000 # macro
CGTT_SPIS_CLK_CTRL__REG_OVERRIDE_MASK = 0x80000000 # macro
CGTX_SPI_DEBUG_CLK_CTRL__GRP5_CG_OFF_HYST__SHIFT = 0x0 # macro
CGTX_SPI_DEBUG_CLK_CTRL__GRP5_CG_OVERRIDE__SHIFT = 0x6 # macro
CGTX_SPI_DEBUG_CLK_CTRL__ALL_CLK_ON_OVERRIDE__SHIFT = 0x7 # macro
CGTX_SPI_DEBUG_CLK_CTRL__SPI_SH_CLK_CONTROL__SHIFT = 0x8 # macro
CGTX_SPI_DEBUG_CLK_CTRL__SPI_REPEATER_FGCG_OVERRIDE__SHIFT = 0x9 # macro
CGTX_SPI_DEBUG_CLK_CTRL__GRP5_CG_OFF_HYST_MASK = 0x0000003F # macro
CGTX_SPI_DEBUG_CLK_CTRL__GRP5_CG_OVERRIDE_MASK = 0x00000040 # macro
CGTX_SPI_DEBUG_CLK_CTRL__ALL_CLK_ON_OVERRIDE_MASK = 0x00000080 # macro
CGTX_SPI_DEBUG_CLK_CTRL__SPI_SH_CLK_CONTROL_MASK = 0x00000100 # macro
CGTX_SPI_DEBUG_CLK_CTRL__SPI_REPEATER_FGCG_OVERRIDE_MASK = 0x00000200 # macro
CGTT_SPI_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x14 # macro
CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x15 # macro
CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x16 # macro
CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE__SHIFT = 0x1c # macro
CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE__SHIFT = 0x1d # macro
CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE__SHIFT = 0x1e # macro
CGTT_SPI_CLK_CTRL__REG_OVERRIDE__SHIFT = 0x1f # macro
CGTT_SPI_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00100000 # macro
CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00200000 # macro
CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00400000 # macro
CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE_MASK = 0x10000000 # macro
CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE_MASK = 0x20000000 # macro
CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE_MASK = 0x40000000 # macro
CGTT_SPI_CLK_CTRL__REG_OVERRIDE_MASK = 0x80000000 # macro
CGTT_PC_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_PC_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_PC_CLK_CTRL__PC_RAM_FGCG_OVERRIDE__SHIFT = 0x11 # macro
CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST__SHIFT = 0x12 # macro
CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE__SHIFT = 0x18 # macro
CGTT_PC_CLK_CTRL__PC_WRITE_CLK_EN_OVERRIDE__SHIFT = 0x19 # macro
CGTT_PC_CLK_CTRL__PC_READ_CLK_EN_OVERRIDE__SHIFT = 0x1a # macro
CGTT_PC_CLK_CTRL__CORE3_OVERRIDE__SHIFT = 0x1b # macro
CGTT_PC_CLK_CTRL__CORE2_OVERRIDE__SHIFT = 0x1c # macro
CGTT_PC_CLK_CTRL__CORE1_OVERRIDE__SHIFT = 0x1d # macro
CGTT_PC_CLK_CTRL__CORE0_OVERRIDE__SHIFT = 0x1e # macro
CGTT_PC_CLK_CTRL__REG_OVERRIDE__SHIFT = 0x1f # macro
CGTT_PC_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_PC_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_PC_CLK_CTRL__PC_RAM_FGCG_OVERRIDE_MASK = 0x00020000 # macro
CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST_MASK = 0x00FC0000 # macro
CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE_MASK = 0x01000000 # macro
CGTT_PC_CLK_CTRL__PC_WRITE_CLK_EN_OVERRIDE_MASK = 0x02000000 # macro
CGTT_PC_CLK_CTRL__PC_READ_CLK_EN_OVERRIDE_MASK = 0x04000000 # macro
CGTT_PC_CLK_CTRL__CORE3_OVERRIDE_MASK = 0x08000000 # macro
CGTT_PC_CLK_CTRL__CORE2_OVERRIDE_MASK = 0x10000000 # macro
CGTT_PC_CLK_CTRL__CORE1_OVERRIDE_MASK = 0x20000000 # macro
CGTT_PC_CLK_CTRL__CORE0_OVERRIDE_MASK = 0x40000000 # macro
CGTT_PC_CLK_CTRL__REG_OVERRIDE_MASK = 0x80000000 # macro
CGTT_BCI_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_BCI_CLK_CTRL__RESERVED__SHIFT = 0xc # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE__SHIFT = 0x18 # macro
CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE__SHIFT = 0x19 # macro
CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE__SHIFT = 0x1a # macro
CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE__SHIFT = 0x1b # macro
CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE__SHIFT = 0x1c # macro
CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE__SHIFT = 0x1d # macro
CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE__SHIFT = 0x1e # macro
CGTT_BCI_CLK_CTRL__REG_OVERRIDE__SHIFT = 0x1f # macro
CGTT_BCI_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_BCI_CLK_CTRL__RESERVED_MASK = 0x0000F000 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE_MASK = 0x01000000 # macro
CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE_MASK = 0x02000000 # macro
CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE_MASK = 0x04000000 # macro
CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE_MASK = 0x08000000 # macro
CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE_MASK = 0x10000000 # macro
CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE_MASK = 0x20000000 # macro
CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE_MASK = 0x40000000 # macro
CGTT_BCI_CLK_CTRL__REG_OVERRIDE_MASK = 0x80000000 # macro
CGTT_VGT_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_VGT_CLK_CTRL__PERF_ENABLE__SHIFT = 0xf # macro
CGTT_VGT_CLK_CTRL__DBG_ENABLE__SHIFT = 0x10 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE9__SHIFT = 0x18 # macro
CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE8__SHIFT = 0x19 # macro
CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7__SHIFT = 0x1a # macro
CGTT_VGT_CLK_CTRL__PRIMGEN_OVERRIDE__SHIFT = 0x1b # macro
CGTT_VGT_CLK_CTRL__TESS_OVERRIDE__SHIFT = 0x1c # macro
CGTT_VGT_CLK_CTRL__GS_OVERRIDE__SHIFT = 0x1d # macro
CGTT_VGT_CLK_CTRL__CORE_OVERRIDE__SHIFT = 0x1e # macro
CGTT_VGT_CLK_CTRL__REG_OVERRIDE__SHIFT = 0x1f # macro
CGTT_VGT_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_VGT_CLK_CTRL__PERF_ENABLE_MASK = 0x00008000 # macro
CGTT_VGT_CLK_CTRL__DBG_ENABLE_MASK = 0x00010000 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE9_MASK = 0x01000000 # macro
CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE8_MASK = 0x02000000 # macro
CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7_MASK = 0x04000000 # macro
CGTT_VGT_CLK_CTRL__PRIMGEN_OVERRIDE_MASK = 0x08000000 # macro
CGTT_VGT_CLK_CTRL__TESS_OVERRIDE_MASK = 0x10000000 # macro
CGTT_VGT_CLK_CTRL__GS_OVERRIDE_MASK = 0x20000000 # macro
CGTT_VGT_CLK_CTRL__CORE_OVERRIDE_MASK = 0x40000000 # macro
CGTT_VGT_CLK_CTRL__REG_OVERRIDE_MASK = 0x80000000 # macro
CGTT_IA_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_IA_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7__SHIFT = 0x18 # macro
CGTT_IA_CLK_CTRL__PERF_ENABLE__SHIFT = 0x19 # macro
CGTT_IA_CLK_CTRL__DBG_ENABLE__SHIFT = 0x1a # macro
CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
CGTT_IA_CLK_CTRL__CORE_OVERRIDE__SHIFT = 0x1e # macro
CGTT_IA_CLK_CTRL__REG_OVERRIDE__SHIFT = 0x1f # macro
CGTT_IA_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_IA_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7_MASK = 0x01000000 # macro
CGTT_IA_CLK_CTRL__PERF_ENABLE_MASK = 0x02000000 # macro
CGTT_IA_CLK_CTRL__DBG_ENABLE_MASK = 0x04000000 # macro
CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
CGTT_IA_CLK_CTRL__CORE_OVERRIDE_MASK = 0x40000000 # macro
CGTT_IA_CLK_CTRL__REG_OVERRIDE_MASK = 0x80000000 # macro
CGTT_WD_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_WD_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_WD_CLK_CTRL__PERF_ENABLE__SHIFT = 0xf # macro
CGTT_WD_CLK_CTRL__DBG_ENABLE__SHIFT = 0x10 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_WD_CLK_CTRL__SOFT_OVERRIDE8__SHIFT = 0x19 # macro
CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7__SHIFT = 0x1a # macro
CGTT_WD_CLK_CTRL__PRIMGEN_OVERRIDE__SHIFT = 0x1b # macro
CGTT_WD_CLK_CTRL__TESS_OVERRIDE__SHIFT = 0x1c # macro
CGTT_WD_CLK_CTRL__CORE_OVERRIDE__SHIFT = 0x1d # macro
CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE__SHIFT = 0x1e # macro
CGTT_WD_CLK_CTRL__REG_OVERRIDE__SHIFT = 0x1f # macro
CGTT_WD_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_WD_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK = 0x00008000 # macro
CGTT_WD_CLK_CTRL__DBG_ENABLE_MASK = 0x00010000 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_WD_CLK_CTRL__SOFT_OVERRIDE8_MASK = 0x02000000 # macro
CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7_MASK = 0x04000000 # macro
CGTT_WD_CLK_CTRL__PRIMGEN_OVERRIDE_MASK = 0x08000000 # macro
CGTT_WD_CLK_CTRL__TESS_OVERRIDE_MASK = 0x10000000 # macro
CGTT_WD_CLK_CTRL__CORE_OVERRIDE_MASK = 0x20000000 # macro
CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE_MASK = 0x40000000 # macro
CGTT_WD_CLK_CTRL__REG_OVERRIDE_MASK = 0x80000000 # macro
CGTT_PA_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_PA_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_PA_CLK_CTRL__DEBUG_BUS_EN__SHIFT = 0x17 # macro
CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7__SHIFT = 0x18 # macro
CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6__SHIFT = 0x19 # macro
CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE__SHIFT = 0x1d # macro
CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE__SHIFT = 0x1e # macro
CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE__SHIFT = 0x1f # macro
CGTT_PA_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_PA_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_PA_CLK_CTRL__DEBUG_BUS_EN_MASK = 0x00800000 # macro
CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7_MASK = 0x01000000 # macro
CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6_MASK = 0x02000000 # macro
CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE_MASK = 0x20000000 # macro
CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE_MASK = 0x40000000 # macro
CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE_MASK = 0x80000000 # macro
CGTT_SC_CLK_CTRL0__ON_DELAY__SHIFT = 0x0 # macro
CGTT_SC_CLK_CTRL0__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_STALL_OVERRIDE__SHIFT = 0x10 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE5__SHIFT = 0x11 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE4__SHIFT = 0x12 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE3__SHIFT = 0x13 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE2__SHIFT = 0x14 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE1__SHIFT = 0x15 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE0__SHIFT = 0x16 # macro
CGTT_SC_CLK_CTRL0__REG_CLK_STALL_OVERRIDE__SHIFT = 0x17 # macro
CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_OVERRIDE__SHIFT = 0x18 # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE5__SHIFT = 0x19 # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE4__SHIFT = 0x1a # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE3__SHIFT = 0x1b # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE2__SHIFT = 0x1c # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT = 0x1d # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT = 0x1e # macro
CGTT_SC_CLK_CTRL0__REG_CLK_OVERRIDE__SHIFT = 0x1f # macro
CGTT_SC_CLK_CTRL0__ON_DELAY_MASK = 0x0000000F # macro
CGTT_SC_CLK_CTRL0__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_STALL_OVERRIDE_MASK = 0x00010000 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE5_MASK = 0x00020000 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE4_MASK = 0x00040000 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE3_MASK = 0x00080000 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE2_MASK = 0x00100000 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE1_MASK = 0x00200000 # macro
CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE0_MASK = 0x00400000 # macro
CGTT_SC_CLK_CTRL0__REG_CLK_STALL_OVERRIDE_MASK = 0x00800000 # macro
CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_OVERRIDE_MASK = 0x01000000 # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE5_MASK = 0x02000000 # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE4_MASK = 0x04000000 # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE3_MASK = 0x08000000 # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE2_MASK = 0x10000000 # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE1_MASK = 0x20000000 # macro
CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE0_MASK = 0x40000000 # macro
CGTT_SC_CLK_CTRL0__REG_CLK_OVERRIDE_MASK = 0x80000000 # macro
CGTT_SC_CLK_CTRL1__ON_DELAY__SHIFT = 0x0 # macro
CGTT_SC_CLK_CTRL1__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_STALL_OVERRIDE__SHIFT = 0x11 # macro
CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_STALL_OVERRIDE__SHIFT = 0x12 # macro
CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_STALL_OVERRIDE__SHIFT = 0x13 # macro
CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_STALL_OVERRIDE__SHIFT = 0x14 # macro
CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_STALL_OVERRIDE__SHIFT = 0x15 # macro
CGTT_SC_CLK_CTRL1__PBB_CLK_STALL_OVERRIDE__SHIFT = 0x16 # macro
CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_OVERRIDE__SHIFT = 0x19 # macro
CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_OVERRIDE__SHIFT = 0x1a # macro
CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_OVERRIDE__SHIFT = 0x1b # macro
CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_OVERRIDE__SHIFT = 0x1c # macro
CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_OVERRIDE__SHIFT = 0x1d # macro
CGTT_SC_CLK_CTRL1__PBB_CLK_OVERRIDE__SHIFT = 0x1e # macro
CGTT_SC_CLK_CTRL1__ON_DELAY_MASK = 0x0000000F # macro
CGTT_SC_CLK_CTRL1__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_STALL_OVERRIDE_MASK = 0x00020000 # macro
CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_STALL_OVERRIDE_MASK = 0x00040000 # macro
CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_STALL_OVERRIDE_MASK = 0x00080000 # macro
CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_STALL_OVERRIDE_MASK = 0x00100000 # macro
CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_STALL_OVERRIDE_MASK = 0x00200000 # macro
CGTT_SC_CLK_CTRL1__PBB_CLK_STALL_OVERRIDE_MASK = 0x00400000 # macro
CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_OVERRIDE_MASK = 0x02000000 # macro
CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_OVERRIDE_MASK = 0x04000000 # macro
CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_OVERRIDE_MASK = 0x08000000 # macro
CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_OVERRIDE_MASK = 0x10000000 # macro
CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_OVERRIDE_MASK = 0x20000000 # macro
CGTT_SC_CLK_CTRL1__PBB_CLK_OVERRIDE_MASK = 0x40000000 # macro
CGTT_SC_CLK_CTRL2__ON_DELAY__SHIFT = 0x0 # macro
CGTT_SC_CLK_CTRL2__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_SC_CLK_CTRL2__SCF_SCB_INTF_CLK_OVERRIDE__SHIFT = 0x1b # macro
CGTT_SC_CLK_CTRL2__SC_PKR_INTF_CLK_OVERRIDE__SHIFT = 0x1c # macro
CGTT_SC_CLK_CTRL2__SC_DB_INTF_CLK_OVERRIDE__SHIFT = 0x1d # macro
CGTT_SC_CLK_CTRL2__PA_SC_INTF_CLK_OVERRIDE__SHIFT = 0x1e # macro
CGTT_SC_CLK_CTRL2__ON_DELAY_MASK = 0x0000000F # macro
CGTT_SC_CLK_CTRL2__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_SC_CLK_CTRL2__SCF_SCB_INTF_CLK_OVERRIDE_MASK = 0x08000000 # macro
CGTT_SC_CLK_CTRL2__SC_PKR_INTF_CLK_OVERRIDE_MASK = 0x10000000 # macro
CGTT_SC_CLK_CTRL2__SC_DB_INTF_CLK_OVERRIDE_MASK = 0x20000000 # macro
CGTT_SC_CLK_CTRL2__PA_SC_INTF_CLK_OVERRIDE_MASK = 0x40000000 # macro
CGTT_SQ_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE__SHIFT = 0x1d # macro
CGTT_SQ_CLK_CTRL__CORE_OVERRIDE__SHIFT = 0x1e # macro
CGTT_SQ_CLK_CTRL__REG_OVERRIDE__SHIFT = 0x1f # macro
CGTT_SQ_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE_MASK = 0x20000000 # macro
CGTT_SQ_CLK_CTRL__CORE_OVERRIDE_MASK = 0x40000000 # macro
CGTT_SQ_CLK_CTRL__REG_OVERRIDE_MASK = 0x80000000 # macro
CGTT_SQG_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE__SHIFT = 0x1c # macro
CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE__SHIFT = 0x1d # macro
CGTT_SQG_CLK_CTRL__CORE_OVERRIDE__SHIFT = 0x1e # macro
CGTT_SQG_CLK_CTRL__REG_OVERRIDE__SHIFT = 0x1f # macro
CGTT_SQG_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE_MASK = 0x10000000 # macro
CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE_MASK = 0x20000000 # macro
CGTT_SQG_CLK_CTRL__CORE_OVERRIDE_MASK = 0x40000000 # macro
CGTT_SQG_CLK_CTRL__REG_OVERRIDE_MASK = 0x80000000 # macro
SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT = 0x0 # macro
SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT = 0x10 # macro
SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0_MASK = 0x0000FFFF # macro
SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1_MASK = 0xFFFF0000 # macro
SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT = 0x0 # macro
SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT = 0x10 # macro
SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0_MASK = 0x0000FFFF # macro
SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1_MASK = 0xFFFF0000 # macro
SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT = 0x0 # macro
SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT = 0x10 # macro
SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0_MASK = 0x0000FFFF # macro
SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1_MASK = 0xFFFF0000 # macro
SQ_POWER_THROTTLE__MIN_POWER__SHIFT = 0x0 # macro
SQ_POWER_THROTTLE__MAX_POWER__SHIFT = 0x10 # macro
SQ_POWER_THROTTLE__PHASE_OFFSET__SHIFT = 0x1e # macro
SQ_POWER_THROTTLE__MIN_POWER_MASK = 0x00003FFF # macro
SQ_POWER_THROTTLE__MAX_POWER_MASK = 0x3FFF0000 # macro
SQ_POWER_THROTTLE__PHASE_OFFSET_MASK = 0xC0000000 # macro
SQ_POWER_THROTTLE2__MAX_POWER_DELTA__SHIFT = 0x0 # macro
SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE__SHIFT = 0x10 # macro
SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO__SHIFT = 0x1b # macro
SQ_POWER_THROTTLE2__USE_REF_CLOCK__SHIFT = 0x1f # macro
SQ_POWER_THROTTLE2__MAX_POWER_DELTA_MASK = 0x00003FFF # macro
SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE_MASK = 0x03FF0000 # macro
SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO_MASK = 0x78000000 # macro
SQ_POWER_THROTTLE2__USE_REF_CLOCK_MASK = 0x80000000 # macro
TD_CGTT_CTRL__ON_DELAY__SHIFT = 0x0 # macro
TD_CGTT_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE7__SHIFT = 0x18 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE6__SHIFT = 0x19 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
TD_CGTT_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
TD_CGTT_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
TD_CGTT_CTRL__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
TD_CGTT_CTRL__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
TD_CGTT_CTRL__SOFT_OVERRIDE0__SHIFT = 0x1f # macro
TD_CGTT_CTRL__ON_DELAY_MASK = 0x0000000F # macro
TD_CGTT_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE7_MASK = 0x01000000 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE6_MASK = 0x02000000 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
TD_CGTT_CTRL__SOFT_OVERRIDE0_MASK = 0x80000000 # macro
TA_CGTT_CTRL__ON_DELAY__SHIFT = 0x0 # macro
TA_CGTT_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE7__SHIFT = 0x18 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE6__SHIFT = 0x19 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
TA_CGTT_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
TA_CGTT_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
TA_CGTT_CTRL__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
TA_CGTT_CTRL__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
TA_CGTT_CTRL__SOFT_OVERRIDE0__SHIFT = 0x1f # macro
TA_CGTT_CTRL__ON_DELAY_MASK = 0x0000000F # macro
TA_CGTT_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE7_MASK = 0x01000000 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE6_MASK = 0x02000000 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
TA_CGTT_CTRL__SOFT_OVERRIDE0_MASK = 0x80000000 # macro
CGTT_TCPI_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_TCPI_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_TCPI_CLK_CTRL__SPARE__SHIFT = 0xc # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE7__SHIFT = 0x18 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE6__SHIFT = 0x19 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE0__SHIFT = 0x1f # macro
CGTT_TCPI_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_TCPI_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_TCPI_CLK_CTRL__SPARE_MASK = 0x0000F000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE7_MASK = 0x01000000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE6_MASK = 0x02000000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE0_MASK = 0x80000000 # macro
TCX_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
TCX_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
DB_CGTT_CLK_CTRL_0__ON_DELAY__SHIFT = 0x0 # macro
DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS__SHIFT = 0x4 # macro
DB_CGTT_CLK_CTRL_0__RESERVED__SHIFT = 0xc # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7__SHIFT = 0x18 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6__SHIFT = 0x19 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0__SHIFT = 0x1f # macro
DB_CGTT_CLK_CTRL_0__ON_DELAY_MASK = 0x0000000F # macro
DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
DB_CGTT_CLK_CTRL_0__RESERVED_MASK = 0x0000F000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7_MASK = 0x01000000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6_MASK = 0x02000000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0_MASK = 0x80000000 # macro
CB_CGTT_SCLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT = 0x18 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT = 0x19 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT = 0x1f # macro
CB_CGTT_SCLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK = 0x01000000 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK = 0x02000000 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK = 0x80000000 # macro
TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT = 0x19 # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT = 0x1f # macro
TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK = 0x02000000 # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK = 0x80000000 # macro
TCC_CGTT_SCLK_CTRL2__OFF_HYSTERESIS__SHIFT = 0x4 # macro
TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
TCC_CGTT_SCLK_CTRL2__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
TCC_CGTT_SCLK_CTRL3__OFF_HYSTERESIS__SHIFT = 0x4 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE18__SHIFT = 0xc # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE17__SHIFT = 0xd # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE16__SHIFT = 0xe # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE15__SHIFT = 0xf # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE14__SHIFT = 0x10 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE13__SHIFT = 0x11 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE12__SHIFT = 0x12 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE11__SHIFT = 0x13 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE10__SHIFT = 0x14 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE9__SHIFT = 0x15 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE8__SHIFT = 0x17 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE7__SHIFT = 0x18 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE6__SHIFT = 0x19 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
TCC_CGTT_SCLK_CTRL3__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE18_MASK = 0x00001000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE17_MASK = 0x00002000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE16_MASK = 0x00004000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE15_MASK = 0x00008000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE14_MASK = 0x00010000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE13_MASK = 0x00020000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE12_MASK = 0x00040000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE11_MASK = 0x00080000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE10_MASK = 0x00100000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE9_MASK = 0x00200000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE8_MASK = 0x00800000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE7_MASK = 0x01000000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE6_MASK = 0x02000000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT = 0x1f # macro
TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK = 0x80000000 # macro
CGTT_CP_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_CP_CLK_CTRL__MGLS_OVERRIDE__SHIFT = 0xf # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT = 0x1d # macro
CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT = 0x1e # macro
CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT = 0x1f # macro
CGTT_CP_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_CP_CLK_CTRL__MGLS_OVERRIDE_MASK = 0x00008000 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK = 0x20000000 # macro
CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK = 0x40000000 # macro
CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG_MASK = 0x80000000 # macro
CGTT_CPC_CLK_CTRL__REG_CLK_OFF_HYSTERESIS__SHIFT = 0x0 # macro
CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_CPC_CLK_CTRL__MGLS_OVERRIDE__SHIFT = 0xf # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT = 0x1d # macro
CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT = 0x1e # macro
CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT = 0x1f # macro
CGTT_CPC_CLK_CTRL__REG_CLK_OFF_HYSTERESIS_MASK = 0x0000000F # macro
CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_CPC_CLK_CTRL__MGLS_OVERRIDE_MASK = 0x00008000 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK = 0x20000000 # macro
CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK = 0x40000000 # macro
CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK = 0x80000000 # macro
CGTT_RLC_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT = 0x1e # macro
CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT = 0x1f # macro
CGTT_RLC_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK = 0x40000000 # macro
CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK = 0x80000000 # macro
RLC_GFX_RM_CNTL__RLC_GFX_RM_VALID__SHIFT = 0x0 # macro
RLC_GFX_RM_CNTL__RESERVED__SHIFT = 0x1 # macro
RLC_GFX_RM_CNTL__RLC_GFX_RM_VALID_MASK = 0x00000001 # macro
RLC_GFX_RM_CNTL__RESERVED_MASK = 0xFFFFFFFE # macro
RMI_CGTT_SCLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
RMI_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT = 0x19 # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT = 0x1f # macro
RMI_CGTT_SCLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
RMI_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK = 0x02000000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK = 0x80000000 # macro
CGTT_TCPF_CLK_CTRL__ON_DELAY__SHIFT = 0x0 # macro
CGTT_TCPF_CLK_CTRL__OFF_HYSTERESIS__SHIFT = 0x4 # macro
CGTT_TCPF_CLK_CTRL__SPARE__SHIFT = 0xc # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT = 0x10 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT = 0x11 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT = 0x12 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT = 0x13 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT = 0x14 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT = 0x15 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT = 0x16 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT = 0x17 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE7__SHIFT = 0x18 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE6__SHIFT = 0x19 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE5__SHIFT = 0x1a # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE4__SHIFT = 0x1b # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE3__SHIFT = 0x1c # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE2__SHIFT = 0x1d # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE1__SHIFT = 0x1e # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE0__SHIFT = 0x1f # macro
CGTT_TCPF_CLK_CTRL__ON_DELAY_MASK = 0x0000000F # macro
CGTT_TCPF_CLK_CTRL__OFF_HYSTERESIS_MASK = 0x00000FF0 # macro
CGTT_TCPF_CLK_CTRL__SPARE_MASK = 0x0000F000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK = 0x00010000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK = 0x00020000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK = 0x00040000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK = 0x00080000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK = 0x00100000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK = 0x00200000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK = 0x00400000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK = 0x00800000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE7_MASK = 0x01000000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE6_MASK = 0x02000000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE5_MASK = 0x04000000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE4_MASK = 0x08000000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE3_MASK = 0x10000000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE2_MASK = 0x20000000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE1_MASK = 0x40000000 # macro
CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE0_MASK = 0x80000000 # macro
CP_HYP_PFP_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
CP_HYP_PFP_UCODE_ADDR__UCODE_ADDR_MASK = 0x00003FFF # macro
CP_PFP_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
CP_PFP_UCODE_ADDR__UCODE_ADDR_MASK = 0x00003FFF # macro
CP_HYP_PFP_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
CP_HYP_PFP_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
CP_PFP_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
CP_PFP_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
CP_HYP_ME_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
CP_HYP_ME_UCODE_ADDR__UCODE_ADDR_MASK = 0x00001FFF # macro
CP_ME_RAM_RADDR__ME_RAM_RADDR__SHIFT = 0x0 # macro
CP_ME_RAM_RADDR__ME_RAM_RADDR_MASK = 0x00001FFF # macro
CP_ME_RAM_WADDR__ME_RAM_WADDR__SHIFT = 0x0 # macro
CP_ME_RAM_WADDR__ME_RAM_WADDR_MASK = 0x00001FFF # macro
CP_HYP_ME_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
CP_HYP_ME_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
CP_ME_RAM_DATA__ME_RAM_DATA__SHIFT = 0x0 # macro
CP_ME_RAM_DATA__ME_RAM_DATA_MASK = 0xFFFFFFFF # macro
CP_CE_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
CP_CE_UCODE_ADDR__UCODE_ADDR_MASK = 0x00000FFF # macro
CP_HYP_CE_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
CP_HYP_CE_UCODE_ADDR__UCODE_ADDR_MASK = 0x00000FFF # macro
CP_CE_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
CP_CE_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
CP_HYP_CE_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
CP_HYP_CE_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
CP_HYP_MEC1_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
CP_HYP_MEC1_UCODE_ADDR__UCODE_ADDR_MASK = 0x0001FFFF # macro
CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR_MASK = 0x0001FFFF # macro
CP_HYP_MEC1_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
CP_HYP_MEC1_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
CP_MEC_ME1_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
CP_MEC_ME1_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
CP_HYP_MEC2_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
CP_HYP_MEC2_UCODE_ADDR__UCODE_ADDR_MASK = 0x0001FFFF # macro
CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR_MASK = 0x0001FFFF # macro
CP_HYP_MEC2_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
CP_HYP_MEC2_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
CP_MEC_ME2_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
CP_MEC_ME2_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
CP_HYP_PFP_UCODE_CHKSUM__UCODE_CHKSUM__SHIFT = 0x0 # macro
CP_HYP_PFP_UCODE_CHKSUM__UCODE_CHKSUM_MASK = 0xFFFFFFFF # macro
CP_HYP_CE_UCODE_CHKSUM__UCODE_CHKSUM__SHIFT = 0x0 # macro
CP_HYP_CE_UCODE_CHKSUM__UCODE_CHKSUM_MASK = 0xFFFFFFFF # macro
CP_HYP_ME_UCODE_CHKSUM__UCODE_CHKSUM__SHIFT = 0x0 # macro
CP_HYP_ME_UCODE_CHKSUM__UCODE_CHKSUM_MASK = 0xFFFFFFFF # macro
CP_HYP_MEC_ME1_UCODE_CHKSUM__UCODE_CHKSUM__SHIFT = 0x0 # macro
CP_HYP_MEC_ME1_UCODE_CHKSUM__UCODE_CHKSUM_MASK = 0xFFFFFFFF # macro
CP_HYP_MEC_ME2_UCODE_CHKSUM__UCODE_CHKSUM__SHIFT = 0x0 # macro
CP_HYP_MEC_ME2_UCODE_CHKSUM__UCODE_CHKSUM_MASK = 0xFFFFFFFF # macro
CP_HYP_XCP_CTL__VIRTUAL_XCC_ID__SHIFT = 0x0 # macro
CP_HYP_XCP_CTL__NUM_XCC_IN_XCP__SHIFT = 0x3 # macro
CP_HYP_XCP_CTL__VIRTUAL_XCC_ID_MASK = 0x00000007 # macro
CP_HYP_XCP_CTL__NUM_XCC_IN_XCP_MASK = 0x00000078 # macro
RLC_GPM_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
RLC_GPM_UCODE_ADDR__RESERVED__SHIFT = 0xe # macro
RLC_GPM_UCODE_ADDR__UCODE_ADDR_MASK = 0x00003FFF # macro
RLC_GPM_UCODE_ADDR__RESERVED_MASK = 0xFFFFC000 # macro
RLC_GPM_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
RLC_GPM_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
GRBM_GFX_INDEX_SR_SELECT__INDEX__SHIFT = 0x0 # macro
GRBM_GFX_INDEX_SR_SELECT__VF_PF__SHIFT = 0x1f # macro
GRBM_GFX_INDEX_SR_SELECT__INDEX_MASK = 0x00000007 # macro
GRBM_GFX_INDEX_SR_SELECT__VF_PF_MASK = 0x80000000 # macro
GRBM_GFX_INDEX_SR_DATA__INSTANCE_INDEX__SHIFT = 0x0 # macro
GRBM_GFX_INDEX_SR_DATA__SH_INDEX__SHIFT = 0x8 # macro
GRBM_GFX_INDEX_SR_DATA__SE_INDEX__SHIFT = 0x10 # macro
GRBM_GFX_INDEX_SR_DATA__SH_BROADCAST_WRITES__SHIFT = 0x1d # macro
GRBM_GFX_INDEX_SR_DATA__INSTANCE_BROADCAST_WRITES__SHIFT = 0x1e # macro
GRBM_GFX_INDEX_SR_DATA__SE_BROADCAST_WRITES__SHIFT = 0x1f # macro
GRBM_GFX_INDEX_SR_DATA__INSTANCE_INDEX_MASK = 0x000000FF # macro
GRBM_GFX_INDEX_SR_DATA__SH_INDEX_MASK = 0x0000FF00 # macro
GRBM_GFX_INDEX_SR_DATA__SE_INDEX_MASK = 0x00FF0000 # macro
GRBM_GFX_INDEX_SR_DATA__SH_BROADCAST_WRITES_MASK = 0x20000000 # macro
GRBM_GFX_INDEX_SR_DATA__INSTANCE_BROADCAST_WRITES_MASK = 0x40000000 # macro
GRBM_GFX_INDEX_SR_DATA__SE_BROADCAST_WRITES_MASK = 0x80000000 # macro
GRBM_GFX_CNTL_SR_SELECT__INDEX__SHIFT = 0x0 # macro
GRBM_GFX_CNTL_SR_SELECT__VF_PF__SHIFT = 0x1f # macro
GRBM_GFX_CNTL_SR_SELECT__INDEX_MASK = 0x00000007 # macro
GRBM_GFX_CNTL_SR_SELECT__VF_PF_MASK = 0x80000000 # macro
GRBM_GFX_CNTL_SR_DATA__PIPEID__SHIFT = 0x0 # macro
GRBM_GFX_CNTL_SR_DATA__MEID__SHIFT = 0x2 # macro
GRBM_GFX_CNTL_SR_DATA__VMID__SHIFT = 0x4 # macro
GRBM_GFX_CNTL_SR_DATA__QUEUEID__SHIFT = 0x8 # macro
GRBM_GFX_CNTL_SR_DATA__PIPEID_MASK = 0x00000003 # macro
GRBM_GFX_CNTL_SR_DATA__MEID_MASK = 0x0000000C # macro
GRBM_GFX_CNTL_SR_DATA__VMID_MASK = 0x000000F0 # macro
GRBM_GFX_CNTL_SR_DATA__QUEUEID_MASK = 0x00000700 # macro
GRBM_MCM_ADDR__MCM_ADDR_IH__SHIFT = 0x0 # macro
GRBM_MCM_ADDR__MCM_ADDR_IH_MASK = 0x000000FF # macro
RLC_GPU_IOV_VF_ENABLE__VF_ENABLE__SHIFT = 0x0 # macro
RLC_GPU_IOV_VF_ENABLE__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_VF_ENABLE__VF_NUM__SHIFT = 0x10 # macro
RLC_GPU_IOV_VF_ENABLE__VF_ENABLE_MASK = 0x00000001 # macro
RLC_GPU_IOV_VF_ENABLE__RESERVED_MASK = 0x0000FFFE # macro
RLC_GPU_IOV_VF_ENABLE__VF_NUM_MASK = 0xFFFF0000 # macro
RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE__SHIFT = 0x0 # macro
RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION__SHIFT = 0x7 # macro
RLC_GPU_IOV_CFG_REG6__RESERVED__SHIFT = 0x8 # macro
RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET__SHIFT = 0xa # macro
RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE_MASK = 0x0000007F # macro
RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION_MASK = 0x00000080 # macro
RLC_GPU_IOV_CFG_REG6__RESERVED_MASK = 0x00000300 # macro
RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET_MASK = 0xFFFFFC00 # macro
RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS_MASK = 0xFFFFFFFF # macro
RLC_RLCV_TIMER_INT_0__TIMER__SHIFT = 0x0 # macro
RLC_RLCV_TIMER_INT_0__TIMER_MASK = 0xFFFFFFFF # macro
RLC_RLCV_TIMER_CTRL__TIMER_0_EN__SHIFT = 0x0 # macro
RLC_RLCV_TIMER_CTRL__TIMER_1_EN__SHIFT = 0x1 # macro
RLC_RLCV_TIMER_CTRL__RESERVED__SHIFT = 0x2 # macro
RLC_RLCV_TIMER_CTRL__TIMER_0_EN_MASK = 0x00000001 # macro
RLC_RLCV_TIMER_CTRL__TIMER_1_EN_MASK = 0x00000002 # macro
RLC_RLCV_TIMER_CTRL__RESERVED_MASK = 0xFFFFFFFC # macro
RLC_RLCV_TIMER_STAT__TIMER_0_STAT__SHIFT = 0x0 # macro
RLC_RLCV_TIMER_STAT__TIMER_1_STAT__SHIFT = 0x1 # macro
RLC_RLCV_TIMER_STAT__RESERVED__SHIFT = 0x2 # macro
RLC_RLCV_TIMER_STAT__TIMER_0_ENABLE_SYNC__SHIFT = 0x8 # macro
RLC_RLCV_TIMER_STAT__TIMER_1_ENABLE_SYNC__SHIFT = 0x9 # macro
RLC_RLCV_TIMER_STAT__TIMER_0_STAT_MASK = 0x00000001 # macro
RLC_RLCV_TIMER_STAT__TIMER_1_STAT_MASK = 0x00000002 # macro
RLC_RLCV_TIMER_STAT__RESERVED_MASK = 0x000000FC # macro
RLC_RLCV_TIMER_STAT__TIMER_0_ENABLE_SYNC_MASK = 0x00000100 # macro
RLC_RLCV_TIMER_STAT__TIMER_1_ENABLE_SYNC_MASK = 0x00000200 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS__VF_DOORBELL_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS__RESERVED__SHIFT = 0x10 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS__PF_DOORBELL_STATUS__SHIFT = 0x1f # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS__VF_DOORBELL_STATUS_MASK = 0x0000FFFF # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS__RESERVED_MASK = 0x7FFF0000 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS__PF_DOORBELL_STATUS_MASK = 0x80000000 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__VF_DOORBELL_STATUS_SET__SHIFT = 0x0 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__RESERVED__SHIFT = 0x10 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__PF_DOORBELL_STATUS_SET__SHIFT = 0x1f # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__VF_DOORBELL_STATUS_SET_MASK = 0x0000FFFF # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__RESERVED_MASK = 0x7FFF0000 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__PF_DOORBELL_STATUS_SET_MASK = 0x80000000 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__VF_DOORBELL_STATUS_CLR__SHIFT = 0x0 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__RESERVED__SHIFT = 0x10 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__PF_DOORBELL_STATUS_CLR__SHIFT = 0x1f # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__VF_DOORBELL_STATUS_CLR_MASK = 0x0000FFFF # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__RESERVED_MASK = 0x7FFF0000 # macro
RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__PF_DOORBELL_STATUS_CLR_MASK = 0x80000000 # macro
RLC_GPU_IOV_VF_MASK__VF_MASK__SHIFT = 0x0 # macro
RLC_GPU_IOV_VF_MASK__RESERVED__SHIFT = 0x10 # macro
RLC_GPU_IOV_VF_MASK__VF_MASK_MASK = 0x0000FFFF # macro
RLC_GPU_IOV_VF_MASK__RESERVED_MASK = 0xFFFF0000 # macro
RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT = 0x0 # macro
RLC_HYP_SEMAPHORE_0__RESERVED__SHIFT = 0x5 # macro
RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK = 0x0000001F # macro
RLC_HYP_SEMAPHORE_0__RESERVED_MASK = 0xFFFFFFE0 # macro
RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT = 0x0 # macro
RLC_HYP_SEMAPHORE_1__RESERVED__SHIFT = 0x5 # macro
RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK = 0x0000001F # macro
RLC_HYP_SEMAPHORE_1__RESERVED_MASK = 0xFFFFFFE0 # macro
RLC_CLK_CNTL__RLC_SRM_CLK_CNTL__SHIFT = 0x0 # macro
RLC_CLK_CNTL__RLC_SPM_CLK_CNTL__SHIFT = 0x2 # macro
RLC_CLK_CNTL__RLC_GPM_CLK_CNTL__SHIFT = 0x4 # macro
RLC_CLK_CNTL__RLC_CMN_CLK_CNTL__SHIFT = 0x5 # macro
RLC_CLK_CNTL__RLC_TC_CLK_CNTL__SHIFT = 0x6 # macro
RLC_CLK_CNTL__RLC_SPP_CLK_CNTL__SHIFT = 0x7 # macro
RLC_CLK_CNTL__RLC_SRAM_CLK_GATER_OVERRIDE__SHIFT = 0x8 # macro
RLC_CLK_CNTL__RLC_EDC_OVERRIDE__SHIFT = 0x9 # macro
RLC_CLK_CNTL__RESERVED_11_10__SHIFT = 0xa # macro
RLC_CLK_CNTL__RLC_TC_FGCG_REP_OVERRIDE__SHIFT = 0xc # macro
RLC_CLK_CNTL__RLC_DFLL_CLK_CNTL__SHIFT = 0xd # macro
RLC_CLK_CNTL__DBGBUS_CLK_ACTIVE_OVERRIDE__SHIFT = 0xe # macro
RLC_CLK_CNTL__RLC_CAC2_CLK_CNTL__SHIFT = 0xf # macro
RLC_CLK_CNTL__RESERVED_1__SHIFT = 0x11 # macro
RLC_CLK_CNTL__RLC_UTCL2_FGCG_OVERRIDE__SHIFT = 0x12 # macro
RLC_CLK_CNTL__RESERVED__SHIFT = 0x13 # macro
RLC_CLK_CNTL__RLC_SRM_CLK_CNTL_MASK = 0x00000003 # macro
RLC_CLK_CNTL__RLC_SPM_CLK_CNTL_MASK = 0x0000000C # macro
RLC_CLK_CNTL__RLC_GPM_CLK_CNTL_MASK = 0x00000010 # macro
RLC_CLK_CNTL__RLC_CMN_CLK_CNTL_MASK = 0x00000020 # macro
RLC_CLK_CNTL__RLC_TC_CLK_CNTL_MASK = 0x00000040 # macro
RLC_CLK_CNTL__RLC_SPP_CLK_CNTL_MASK = 0x00000080 # macro
RLC_CLK_CNTL__RLC_SRAM_CLK_GATER_OVERRIDE_MASK = 0x00000100 # macro
RLC_CLK_CNTL__RLC_EDC_OVERRIDE_MASK = 0x00000200 # macro
RLC_CLK_CNTL__RESERVED_11_10_MASK = 0x00000C00 # macro
RLC_CLK_CNTL__RLC_TC_FGCG_REP_OVERRIDE_MASK = 0x00001000 # macro
RLC_CLK_CNTL__RLC_DFLL_CLK_CNTL_MASK = 0x00002000 # macro
RLC_CLK_CNTL__DBGBUS_CLK_ACTIVE_OVERRIDE_MASK = 0x00004000 # macro
RLC_CLK_CNTL__RLC_CAC2_CLK_CNTL_MASK = 0x00018000 # macro
RLC_CLK_CNTL__RESERVED_1_MASK = 0x00020000 # macro
RLC_CLK_CNTL__RLC_UTCL2_FGCG_OVERRIDE_MASK = 0x00040000 # macro
RLC_CLK_CNTL__RESERVED_MASK = 0xFFF80000 # macro
RLC_GPU_IOV_SCH_BLOCK__Sch_Block_ID__SHIFT = 0x0 # macro
RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Ver__SHIFT = 0x4 # macro
RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Size__SHIFT = 0x8 # macro
RLC_GPU_IOV_SCH_BLOCK__RESERVED__SHIFT = 0x10 # macro
RLC_GPU_IOV_SCH_BLOCK__Sch_Block_ID_MASK = 0x0000000F # macro
RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Ver_MASK = 0x000000F0 # macro
RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Size_MASK = 0x00007F00 # macro
RLC_GPU_IOV_SCH_BLOCK__RESERVED_MASK = 0x7FFF0000 # macro
RLC_GPU_IOV_CFG_REG1__CMD_TYPE__SHIFT = 0x0 # macro
RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE__SHIFT = 0x4 # macro
RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN__SHIFT = 0x5 # macro
RLC_GPU_IOV_CFG_REG1__RESERVED__SHIFT = 0x6 # macro
RLC_GPU_IOV_CFG_REG1__FCN_ID__SHIFT = 0x8 # macro
RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID__SHIFT = 0x10 # macro
RLC_GPU_IOV_CFG_REG1__RESERVED1__SHIFT = 0x18 # macro
RLC_GPU_IOV_CFG_REG1__CMD_TYPE_MASK = 0x0000000F # macro
RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_MASK = 0x00000010 # macro
RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN_MASK = 0x00000020 # macro
RLC_GPU_IOV_CFG_REG1__RESERVED_MASK = 0x000000C0 # macro
RLC_GPU_IOV_CFG_REG1__FCN_ID_MASK = 0x0000FF00 # macro
RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID_MASK = 0x00FF0000 # macro
RLC_GPU_IOV_CFG_REG1__RESERVED1_MASK = 0xFF000000 # macro
RLC_GPU_IOV_CFG_REG2__CMD_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_CFG_REG2__RESERVED__SHIFT = 0x4 # macro
RLC_GPU_IOV_CFG_REG2__CMD_STATUS_MASK = 0x0000000F # macro
RLC_GPU_IOV_CFG_REG2__RESERVED_MASK = 0xFFFFFFF0 # macro
RLC_GPU_IOV_VM_BUSY_STATUS__VM_BUSY_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_VM_BUSY_STATUS__VM_BUSY_STATUS_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SCH_0__ACTIVE_FUNCTIONS__SHIFT = 0x0 # macro
RLC_GPU_IOV_SCH_0__ACTIVE_FUNCTIONS_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID__SHIFT = 0x0 # macro
RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED__SHIFT = 0x4 # macro
RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF__SHIFT = 0x1f # macro
RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID_MASK = 0x0000000F # macro
RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED_MASK = 0x7FFFFFF0 # macro
RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF_MASK = 0x80000000 # macro
RLC_GPU_IOV_SCH_3__Time_Quanta_Def__SHIFT = 0x0 # macro
RLC_GPU_IOV_SCH_3__Time_Quanta_Def_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SCH_1__DATA__SHIFT = 0x0 # macro
RLC_GPU_IOV_SCH_1__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SCH_2__DATA__SHIFT = 0x0 # macro
RLC_GPU_IOV_SCH_2__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_INT_STAT__STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_INT_STAT__STATUS_MASK = 0xFFFFFFFF # macro
RLC_RLCV_TIMER_INT_1__TIMER__SHIFT = 0x0 # macro
RLC_RLCV_TIMER_INT_1__TIMER_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR__SHIFT = 0x0 # macro
RLC_GPU_IOV_UCODE_ADDR__RESERVED__SHIFT = 0xc # macro
RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR_MASK = 0x00000FFF # macro
RLC_GPU_IOV_UCODE_ADDR__RESERVED_MASK = 0xFFFFF000 # macro
RLC_GPU_IOV_UCODE_DATA__UCODE_DATA__SHIFT = 0x0 # macro
RLC_GPU_IOV_UCODE_DATA__UCODE_DATA_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SCRATCH_ADDR__ADDR__SHIFT = 0x0 # macro
RLC_GPU_IOV_SCRATCH_ADDR__RESERVED__SHIFT = 0x9 # macro
RLC_GPU_IOV_SCRATCH_ADDR__ADDR_MASK = 0x000001FF # macro
RLC_GPU_IOV_SCRATCH_ADDR__RESERVED_MASK = 0xFFFFFE00 # macro
RLC_GPU_IOV_SCRATCH_DATA__DATA__SHIFT = 0x0 # macro
RLC_GPU_IOV_SCRATCH_DATA__DATA_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_F32_CNTL__ENABLE__SHIFT = 0x0 # macro
RLC_GPU_IOV_F32_CNTL__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_F32_CNTL__ENABLE_MASK = 0x00000001 # macro
RLC_GPU_IOV_F32_CNTL__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_GPU_IOV_F32_RESET__RESET__SHIFT = 0x0 # macro
RLC_GPU_IOV_F32_RESET__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_F32_RESET__RESET_MASK = 0x00000001 # macro
RLC_GPU_IOV_F32_RESET__RESERVED_MASK = 0xFFFFFFFE # macro
RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA0_STATUS__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_SDMA0_STATUS__SAVED__SHIFT = 0x8 # macro
RLC_GPU_IOV_SDMA0_STATUS__RESERVED1__SHIFT = 0x9 # macro
RLC_GPU_IOV_SDMA0_STATUS__RESTORED__SHIFT = 0xc # macro
RLC_GPU_IOV_SDMA0_STATUS__RESERVED2__SHIFT = 0xd # macro
RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED_MASK = 0x00000001 # macro
RLC_GPU_IOV_SDMA0_STATUS__RESERVED_MASK = 0x000000FE # macro
RLC_GPU_IOV_SDMA0_STATUS__SAVED_MASK = 0x00000100 # macro
RLC_GPU_IOV_SDMA0_STATUS__RESERVED1_MASK = 0x00000E00 # macro
RLC_GPU_IOV_SDMA0_STATUS__RESTORED_MASK = 0x00001000 # macro
RLC_GPU_IOV_SDMA0_STATUS__RESERVED2_MASK = 0xFFFFE000 # macro
RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA1_STATUS__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_SDMA1_STATUS__SAVED__SHIFT = 0x8 # macro
RLC_GPU_IOV_SDMA1_STATUS__RESERVED1__SHIFT = 0x9 # macro
RLC_GPU_IOV_SDMA1_STATUS__RESTORED__SHIFT = 0xc # macro
RLC_GPU_IOV_SDMA1_STATUS__RESERVED2__SHIFT = 0xd # macro
RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED_MASK = 0x00000001 # macro
RLC_GPU_IOV_SDMA1_STATUS__RESERVED_MASK = 0x000000FE # macro
RLC_GPU_IOV_SDMA1_STATUS__SAVED_MASK = 0x00000100 # macro
RLC_GPU_IOV_SDMA1_STATUS__RESERVED1_MASK = 0x00000E00 # macro
RLC_GPU_IOV_SDMA1_STATUS__RESTORED_MASK = 0x00001000 # macro
RLC_GPU_IOV_SDMA1_STATUS__RESERVED2_MASK = 0xFFFFE000 # macro
RLC_GPU_IOV_SMU_RESPONSE__RESP__SHIFT = 0x0 # macro
RLC_GPU_IOV_SMU_RESPONSE__RESP_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR__SHIFT = 0x0 # macro
RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED__SHIFT = 0x10 # macro
RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR__SHIFT = 0x1f # macro
RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR_MASK = 0x0000FFFF # macro
RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED_MASK = 0x7FFF0000 # macro
RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR_MASK = 0x80000000 # macro
RLC_GPU_IOV_RLC_RESPONSE__RESP__SHIFT = 0x0 # macro
RLC_GPU_IOV_RLC_RESPONSE__RESP_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_INT_DISABLE__DISABLE__SHIFT = 0x0 # macro
RLC_GPU_IOV_INT_DISABLE__DISABLE_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_INT_FORCE__FORCE__SHIFT = 0x0 # macro
RLC_GPU_IOV_INT_FORCE__FORCE_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS_MASK = 0xFFFFFFFF # macro
RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT = 0x0 # macro
RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT = 0x5 # macro
RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK = 0x0000001F # macro
RLC_HYP_SEMAPHORE_2__RESERVED_MASK = 0xFFFFFFE0 # macro
RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT = 0x0 # macro
RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT = 0x5 # macro
RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK = 0x0000001F # macro
RLC_HYP_SEMAPHORE_3__RESERVED_MASK = 0xFFFFFFE0 # macro
RLC_GPU_IOV_SDMA2_STATUS__PREEMPTED__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA2_STATUS__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_SDMA2_STATUS__SAVED__SHIFT = 0x8 # macro
RLC_GPU_IOV_SDMA2_STATUS__RESERVED1__SHIFT = 0x9 # macro
RLC_GPU_IOV_SDMA2_STATUS__RESTORED__SHIFT = 0xc # macro
RLC_GPU_IOV_SDMA2_STATUS__RESERVED2__SHIFT = 0xd # macro
RLC_GPU_IOV_SDMA2_STATUS__PREEMPTED_MASK = 0x00000001 # macro
RLC_GPU_IOV_SDMA2_STATUS__RESERVED_MASK = 0x000000FE # macro
RLC_GPU_IOV_SDMA2_STATUS__SAVED_MASK = 0x00000100 # macro
RLC_GPU_IOV_SDMA2_STATUS__RESERVED1_MASK = 0x00000E00 # macro
RLC_GPU_IOV_SDMA2_STATUS__RESTORED_MASK = 0x00001000 # macro
RLC_GPU_IOV_SDMA2_STATUS__RESERVED2_MASK = 0xFFFFE000 # macro
RLC_GPU_IOV_SDMA3_STATUS__PREEMPTED__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA3_STATUS__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_SDMA3_STATUS__SAVED__SHIFT = 0x8 # macro
RLC_GPU_IOV_SDMA3_STATUS__RESERVED1__SHIFT = 0x9 # macro
RLC_GPU_IOV_SDMA3_STATUS__RESTORED__SHIFT = 0xc # macro
RLC_GPU_IOV_SDMA3_STATUS__RESERVED2__SHIFT = 0xd # macro
RLC_GPU_IOV_SDMA3_STATUS__PREEMPTED_MASK = 0x00000001 # macro
RLC_GPU_IOV_SDMA3_STATUS__RESERVED_MASK = 0x000000FE # macro
RLC_GPU_IOV_SDMA3_STATUS__SAVED_MASK = 0x00000100 # macro
RLC_GPU_IOV_SDMA3_STATUS__RESERVED1_MASK = 0x00000E00 # macro
RLC_GPU_IOV_SDMA3_STATUS__RESTORED_MASK = 0x00001000 # macro
RLC_GPU_IOV_SDMA3_STATUS__RESERVED2_MASK = 0xFFFFE000 # macro
RLC_GPU_IOV_SDMA4_STATUS__PREEMPTED__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA4_STATUS__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_SDMA4_STATUS__SAVED__SHIFT = 0x8 # macro
RLC_GPU_IOV_SDMA4_STATUS__RESERVED1__SHIFT = 0x9 # macro
RLC_GPU_IOV_SDMA4_STATUS__RESTORED__SHIFT = 0xc # macro
RLC_GPU_IOV_SDMA4_STATUS__RESERVED2__SHIFT = 0xd # macro
RLC_GPU_IOV_SDMA4_STATUS__PREEMPTED_MASK = 0x00000001 # macro
RLC_GPU_IOV_SDMA4_STATUS__RESERVED_MASK = 0x000000FE # macro
RLC_GPU_IOV_SDMA4_STATUS__SAVED_MASK = 0x00000100 # macro
RLC_GPU_IOV_SDMA4_STATUS__RESERVED1_MASK = 0x00000E00 # macro
RLC_GPU_IOV_SDMA4_STATUS__RESTORED_MASK = 0x00001000 # macro
RLC_GPU_IOV_SDMA4_STATUS__RESERVED2_MASK = 0xFFFFE000 # macro
RLC_GPU_IOV_SDMA5_STATUS__PREEMPTED__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA5_STATUS__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_SDMA5_STATUS__SAVED__SHIFT = 0x8 # macro
RLC_GPU_IOV_SDMA5_STATUS__RESERVED1__SHIFT = 0x9 # macro
RLC_GPU_IOV_SDMA5_STATUS__RESTORED__SHIFT = 0xc # macro
RLC_GPU_IOV_SDMA5_STATUS__RESERVED2__SHIFT = 0xd # macro
RLC_GPU_IOV_SDMA5_STATUS__PREEMPTED_MASK = 0x00000001 # macro
RLC_GPU_IOV_SDMA5_STATUS__RESERVED_MASK = 0x000000FE # macro
RLC_GPU_IOV_SDMA5_STATUS__SAVED_MASK = 0x00000100 # macro
RLC_GPU_IOV_SDMA5_STATUS__RESERVED1_MASK = 0x00000E00 # macro
RLC_GPU_IOV_SDMA5_STATUS__RESTORED_MASK = 0x00001000 # macro
RLC_GPU_IOV_SDMA5_STATUS__RESERVED2_MASK = 0xFFFFE000 # macro
RLC_GPU_IOV_SDMA6_STATUS__PREEMPTED__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA6_STATUS__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_SDMA6_STATUS__SAVED__SHIFT = 0x8 # macro
RLC_GPU_IOV_SDMA6_STATUS__RESERVED1__SHIFT = 0x9 # macro
RLC_GPU_IOV_SDMA6_STATUS__RESTORED__SHIFT = 0xc # macro
RLC_GPU_IOV_SDMA6_STATUS__RESERVED2__SHIFT = 0xd # macro
RLC_GPU_IOV_SDMA6_STATUS__PREEMPTED_MASK = 0x00000001 # macro
RLC_GPU_IOV_SDMA6_STATUS__RESERVED_MASK = 0x000000FE # macro
RLC_GPU_IOV_SDMA6_STATUS__SAVED_MASK = 0x00000100 # macro
RLC_GPU_IOV_SDMA6_STATUS__RESERVED1_MASK = 0x00000E00 # macro
RLC_GPU_IOV_SDMA6_STATUS__RESTORED_MASK = 0x00001000 # macro
RLC_GPU_IOV_SDMA6_STATUS__RESERVED2_MASK = 0xFFFFE000 # macro
RLC_GPU_IOV_SDMA7_STATUS__PREEMPTED__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA7_STATUS__RESERVED__SHIFT = 0x1 # macro
RLC_GPU_IOV_SDMA7_STATUS__SAVED__SHIFT = 0x8 # macro
RLC_GPU_IOV_SDMA7_STATUS__RESERVED1__SHIFT = 0x9 # macro
RLC_GPU_IOV_SDMA7_STATUS__RESTORED__SHIFT = 0xc # macro
RLC_GPU_IOV_SDMA7_STATUS__RESERVED2__SHIFT = 0xd # macro
RLC_GPU_IOV_SDMA7_STATUS__PREEMPTED_MASK = 0x00000001 # macro
RLC_GPU_IOV_SDMA7_STATUS__RESERVED_MASK = 0x000000FE # macro
RLC_GPU_IOV_SDMA7_STATUS__SAVED_MASK = 0x00000100 # macro
RLC_GPU_IOV_SDMA7_STATUS__RESERVED1_MASK = 0x00000E00 # macro
RLC_GPU_IOV_SDMA7_STATUS__RESTORED_MASK = 0x00001000 # macro
RLC_GPU_IOV_SDMA7_STATUS__RESERVED2_MASK = 0xFFFFE000 # macro
RLC_GPU_IOV_SDMA2_BUSY_STATUS__VM_BUSY_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA2_BUSY_STATUS__VM_BUSY_STATUS_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SDMA3_BUSY_STATUS__VM_BUSY_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA3_BUSY_STATUS__VM_BUSY_STATUS_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SDMA4_BUSY_STATUS__VM_BUSY_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA4_BUSY_STATUS__VM_BUSY_STATUS_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SDMA5_BUSY_STATUS__VM_BUSY_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA5_BUSY_STATUS__VM_BUSY_STATUS_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SDMA6_BUSY_STATUS__VM_BUSY_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA6_BUSY_STATUS__VM_BUSY_STATUS_MASK = 0xFFFFFFFF # macro
RLC_GPU_IOV_SDMA7_BUSY_STATUS__VM_BUSY_STATUS__SHIFT = 0x0 # macro
RLC_GPU_IOV_SDMA7_BUSY_STATUS__VM_BUSY_STATUS_MASK = 0xFFFFFFFF # macro
MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_SIZE__SHIFT = 0x0 # macro
MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_OFFSET__SHIFT = 0x10 # macro
MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_SIZE_MASK = 0x0000FFFF # macro
MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_OFFSET_MASK = 0xFFFF0000 # macro
VM_IOMMU_MMIO_CNTRL_1__MARC_EN__SHIFT = 0x8 # macro
VM_IOMMU_MMIO_CNTRL_1__MARC_EN_MASK = 0x00000100 # macro
MC_VM_MARC_BASE_LO_0__MARC_BASE_LO_0__SHIFT = 0xc # macro
MC_VM_MARC_BASE_LO_0__MARC_BASE_LO_0_MASK = 0xFFFFF000 # macro
MC_VM_MARC_BASE_LO_1__MARC_BASE_LO_1__SHIFT = 0xc # macro
MC_VM_MARC_BASE_LO_1__MARC_BASE_LO_1_MASK = 0xFFFFF000 # macro
MC_VM_MARC_BASE_LO_2__MARC_BASE_LO_2__SHIFT = 0xc # macro
MC_VM_MARC_BASE_LO_2__MARC_BASE_LO_2_MASK = 0xFFFFF000 # macro
MC_VM_MARC_BASE_LO_3__MARC_BASE_LO_3__SHIFT = 0xc # macro
MC_VM_MARC_BASE_LO_3__MARC_BASE_LO_3_MASK = 0xFFFFF000 # macro
MC_VM_MARC_BASE_HI_0__MARC_BASE_HI_0__SHIFT = 0x0 # macro
MC_VM_MARC_BASE_HI_0__MARC_BASE_HI_0_MASK = 0x000FFFFF # macro
MC_VM_MARC_BASE_HI_1__MARC_BASE_HI_1__SHIFT = 0x0 # macro
MC_VM_MARC_BASE_HI_1__MARC_BASE_HI_1_MASK = 0x000FFFFF # macro
MC_VM_MARC_BASE_HI_2__MARC_BASE_HI_2__SHIFT = 0x0 # macro
MC_VM_MARC_BASE_HI_2__MARC_BASE_HI_2_MASK = 0x000FFFFF # macro
MC_VM_MARC_BASE_HI_3__MARC_BASE_HI_3__SHIFT = 0x0 # macro
MC_VM_MARC_BASE_HI_3__MARC_BASE_HI_3_MASK = 0x000FFFFF # macro
MC_VM_MARC_RELOC_LO_0__MARC_ENABLE_0__SHIFT = 0x0 # macro
MC_VM_MARC_RELOC_LO_0__MARC_READONLY_0__SHIFT = 0x1 # macro
MC_VM_MARC_RELOC_LO_0__MARC_RELOC_LO_0__SHIFT = 0xc # macro
MC_VM_MARC_RELOC_LO_0__MARC_ENABLE_0_MASK = 0x00000001 # macro
MC_VM_MARC_RELOC_LO_0__MARC_READONLY_0_MASK = 0x00000002 # macro
MC_VM_MARC_RELOC_LO_0__MARC_RELOC_LO_0_MASK = 0xFFFFF000 # macro
MC_VM_MARC_RELOC_LO_1__MARC_ENABLE_1__SHIFT = 0x0 # macro
MC_VM_MARC_RELOC_LO_1__MARC_READONLY_1__SHIFT = 0x1 # macro
MC_VM_MARC_RELOC_LO_1__MARC_RELOC_LO_1__SHIFT = 0xc # macro
MC_VM_MARC_RELOC_LO_1__MARC_ENABLE_1_MASK = 0x00000001 # macro
MC_VM_MARC_RELOC_LO_1__MARC_READONLY_1_MASK = 0x00000002 # macro
MC_VM_MARC_RELOC_LO_1__MARC_RELOC_LO_1_MASK = 0xFFFFF000 # macro
MC_VM_MARC_RELOC_LO_2__MARC_ENABLE_2__SHIFT = 0x0 # macro
MC_VM_MARC_RELOC_LO_2__MARC_READONLY_2__SHIFT = 0x1 # macro
MC_VM_MARC_RELOC_LO_2__MARC_RELOC_LO_2__SHIFT = 0xc # macro
MC_VM_MARC_RELOC_LO_2__MARC_ENABLE_2_MASK = 0x00000001 # macro
MC_VM_MARC_RELOC_LO_2__MARC_READONLY_2_MASK = 0x00000002 # macro
MC_VM_MARC_RELOC_LO_2__MARC_RELOC_LO_2_MASK = 0xFFFFF000 # macro
MC_VM_MARC_RELOC_LO_3__MARC_ENABLE_3__SHIFT = 0x0 # macro
MC_VM_MARC_RELOC_LO_3__MARC_READONLY_3__SHIFT = 0x1 # macro
MC_VM_MARC_RELOC_LO_3__MARC_RELOC_LO_3__SHIFT = 0xc # macro
MC_VM_MARC_RELOC_LO_3__MARC_ENABLE_3_MASK = 0x00000001 # macro
MC_VM_MARC_RELOC_LO_3__MARC_READONLY_3_MASK = 0x00000002 # macro
MC_VM_MARC_RELOC_LO_3__MARC_RELOC_LO_3_MASK = 0xFFFFF000 # macro
MC_VM_MARC_RELOC_HI_0__MARC_RELOC_HI_0__SHIFT = 0x0 # macro
MC_VM_MARC_RELOC_HI_0__MARC_RELOC_HI_0_MASK = 0x000FFFFF # macro
MC_VM_MARC_RELOC_HI_1__MARC_RELOC_HI_1__SHIFT = 0x0 # macro
MC_VM_MARC_RELOC_HI_1__MARC_RELOC_HI_1_MASK = 0x000FFFFF # macro
MC_VM_MARC_RELOC_HI_2__MARC_RELOC_HI_2__SHIFT = 0x0 # macro
MC_VM_MARC_RELOC_HI_2__MARC_RELOC_HI_2_MASK = 0x000FFFFF # macro
MC_VM_MARC_RELOC_HI_3__MARC_RELOC_HI_3__SHIFT = 0x0 # macro
MC_VM_MARC_RELOC_HI_3__MARC_RELOC_HI_3_MASK = 0x000FFFFF # macro
MC_VM_MARC_LEN_LO_0__MARC_LEN_LO_0__SHIFT = 0xc # macro
MC_VM_MARC_LEN_LO_0__MARC_LEN_LO_0_MASK = 0xFFFFF000 # macro
MC_VM_MARC_LEN_LO_1__MARC_LEN_LO_1__SHIFT = 0xc # macro
MC_VM_MARC_LEN_LO_1__MARC_LEN_LO_1_MASK = 0xFFFFF000 # macro
MC_VM_MARC_LEN_LO_2__MARC_LEN_LO_2__SHIFT = 0xc # macro
MC_VM_MARC_LEN_LO_2__MARC_LEN_LO_2_MASK = 0xFFFFF000 # macro
MC_VM_MARC_LEN_LO_3__MARC_LEN_LO_3__SHIFT = 0xc # macro
MC_VM_MARC_LEN_LO_3__MARC_LEN_LO_3_MASK = 0xFFFFF000 # macro
MC_VM_MARC_LEN_HI_0__MARC_LEN_HI_0__SHIFT = 0x0 # macro
MC_VM_MARC_LEN_HI_0__MARC_LEN_HI_0_MASK = 0x000FFFFF # macro
MC_VM_MARC_LEN_HI_1__MARC_LEN_HI_1__SHIFT = 0x0 # macro
MC_VM_MARC_LEN_HI_1__MARC_LEN_HI_1_MASK = 0x000FFFFF # macro
MC_VM_MARC_LEN_HI_2__MARC_LEN_HI_2__SHIFT = 0x0 # macro
MC_VM_MARC_LEN_HI_2__MARC_LEN_HI_2_MASK = 0x000FFFFF # macro
MC_VM_MARC_LEN_HI_3__MARC_LEN_HI_3__SHIFT = 0x0 # macro
MC_VM_MARC_LEN_HI_3__MARC_LEN_HI_3_MASK = 0x000FFFFF # macro
VM_IOMMU_CONTROL_REGISTER__IOMMUEN__SHIFT = 0x0 # macro
VM_IOMMU_CONTROL_REGISTER__IOMMUEN_MASK = 0x00000001 # macro
VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER__PERFOPTEN__SHIFT = 0xd # macro
VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER__PERFOPTEN_MASK = 0x00002000 # macro
VM_PCIE_ATS_CNTL__STU__SHIFT = 0x10 # macro
VM_PCIE_ATS_CNTL__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL__STU_MASK = 0x001F0000 # macro
VM_PCIE_ATS_CNTL__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_0__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_0__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_1__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_1__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_2__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_2__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_3__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_3__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_4__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_4__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_5__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_5__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_6__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_6__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_7__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_7__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_8__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_8__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_9__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_9__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_10__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_10__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_11__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_11__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_12__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_12__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_13__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_13__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_14__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_14__ATC_ENABLE_MASK = 0x80000000 # macro
VM_PCIE_ATS_CNTL_VF_15__ATC_ENABLE__SHIFT = 0x1f # macro
VM_PCIE_ATS_CNTL_VF_15__ATC_ENABLE_MASK = 0x80000000 # macro
MC_SHARED_ACTIVE_FCN_ID__VFID__SHIFT = 0x0 # macro
MC_SHARED_ACTIVE_FCN_ID__VF__SHIFT = 0x1f # macro
MC_SHARED_ACTIVE_FCN_ID__VFID_MASK = 0x0000000F # macro
MC_SHARED_ACTIVE_FCN_ID__VF_MASK = 0x80000000 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF0__SHIFT = 0x0 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF1__SHIFT = 0x1 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF2__SHIFT = 0x2 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF3__SHIFT = 0x3 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF4__SHIFT = 0x4 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF5__SHIFT = 0x5 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF6__SHIFT = 0x6 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF7__SHIFT = 0x7 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF8__SHIFT = 0x8 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF9__SHIFT = 0x9 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF10__SHIFT = 0xa # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF11__SHIFT = 0xb # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF12__SHIFT = 0xc # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF13__SHIFT = 0xd # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF14__SHIFT = 0xe # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF15__SHIFT = 0xf # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_PF__SHIFT = 0x1f # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF0_MASK = 0x00000001 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF1_MASK = 0x00000002 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF2_MASK = 0x00000004 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF3_MASK = 0x00000008 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF4_MASK = 0x00000010 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF5_MASK = 0x00000020 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF6_MASK = 0x00000040 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF7_MASK = 0x00000080 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF8_MASK = 0x00000100 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF9_MASK = 0x00000200 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF10_MASK = 0x00000400 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF11_MASK = 0x00000800 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF12_MASK = 0x00001000 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF13_MASK = 0x00002000 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF14_MASK = 0x00004000 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF15_MASK = 0x00008000 # macro
MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_PF_MASK = 0x80000000 # macro
CPG_PSP_DEBUG__PRIV_VIOLATION_CNTL__SHIFT = 0x0 # macro
CPG_PSP_DEBUG__VMID_VIOLATION_CNTL__SHIFT = 0x2 # macro
CPG_PSP_DEBUG__PRIV_VIOLATION_CNTL_MASK = 0x00000003 # macro
CPG_PSP_DEBUG__VMID_VIOLATION_CNTL_MASK = 0x00000004 # macro
CPC_PSP_DEBUG__PRIV_VIOLATION_CNTL__SHIFT = 0x0 # macro
CPC_PSP_DEBUG__VMID_VIOLATION_CNTL__SHIFT = 0x2 # macro
CPC_PSP_DEBUG__UTCL2IUGPAOVERRIDE__SHIFT = 0x3 # macro
CPC_PSP_DEBUG__CPC_DC_FIX_DISABLE__SHIFT = 0x4 # macro
CPC_PSP_DEBUG__PRIV_VIOLATION_CNTL_MASK = 0x00000003 # macro
CPC_PSP_DEBUG__VMID_VIOLATION_CNTL_MASK = 0x00000004 # macro
CPC_PSP_DEBUG__UTCL2IUGPAOVERRIDE_MASK = 0x00000008 # macro
CPC_PSP_DEBUG__CPC_DC_FIX_DISABLE_MASK = 0x00000010 # macro
CP_PSP_XCP_CTL__PHYSICAL_XCC_ID__SHIFT = 0x0 # macro
CP_PSP_XCP_CTL__XCC_DIE_ID__SHIFT = 0x3 # macro
CP_PSP_XCP_CTL__PHYSICAL_XCC_ID_MASK = 0x00000007 # macro
CP_PSP_XCP_CTL__XCC_DIE_ID_MASK = 0x00000038 # macro
GRBM_SEC_CNTL__DEBUG_ENABLE__SHIFT = 0x0 # macro
GRBM_SEC_CNTL__DEBUG_ENABLE_MASK = 0x00000001 # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_ADDR__SHIFT = 0x0 # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_VFID__SHIFT = 0x12 # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_SSRCID__SHIFT = 0x18 # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_OP__SHIFT = 0x1c # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_VF__SHIFT = 0x1d # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_OVERFLOW__SHIFT = 0x1e # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_READ_VALID__SHIFT = 0x1f # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_ADDR_MASK = 0x0003FFFF # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_VFID_MASK = 0x00FC0000 # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_SSRCID_MASK = 0x0F000000 # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_OP_MASK = 0x10000000 # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_VF_MASK = 0x20000000 # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_OVERFLOW_MASK = 0x40000000 # macro
GRBM_IOV_ERROR_FIFO_DATA__IOV_READ_VALID_MASK = 0x80000000 # macro
GRBM_DSM_BYPASS__BYPASS_BITS__SHIFT = 0x0 # macro
GRBM_DSM_BYPASS__BYPASS_EN__SHIFT = 0x2 # macro
GRBM_DSM_BYPASS__BYPASS_BITS_MASK = 0x00000003 # macro
GRBM_DSM_BYPASS__BYPASS_EN_MASK = 0x00000004 # macro
GRBM_CAM_INDEX__CAM_INDEX__SHIFT = 0x0 # macro
GRBM_CAM_INDEX__CAM_INDEX_MASK = 0x00000007 # macro
GRBM_HYP_CAM_INDEX__CAM_INDEX__SHIFT = 0x0 # macro
GRBM_HYP_CAM_INDEX__CAM_INDEX_MASK = 0x00000007 # macro
GRBM_CAM_DATA__CAM_ADDR__SHIFT = 0x0 # macro
GRBM_CAM_DATA__CAM_REMAPADDR__SHIFT = 0x10 # macro
GRBM_CAM_DATA__CAM_ADDR_MASK = 0x0000FFFF # macro
GRBM_CAM_DATA__CAM_REMAPADDR_MASK = 0xFFFF0000 # macro
GRBM_HYP_CAM_DATA__CAM_ADDR__SHIFT = 0x0 # macro
GRBM_HYP_CAM_DATA__CAM_REMAPADDR__SHIFT = 0x10 # macro
GRBM_HYP_CAM_DATA__CAM_ADDR_MASK = 0x0000FFFF # macro
GRBM_HYP_CAM_DATA__CAM_REMAPADDR_MASK = 0xFFFF0000 # macro
RLC_FWL_FIRST_VIOL_ADDR__VIOL_STATUS__SHIFT = 0x0 # macro
RLC_FWL_FIRST_VIOL_ADDR__VIOL_OP__SHIFT = 0x1 # macro
RLC_FWL_FIRST_VIOL_ADDR__VIOL_ADDR__SHIFT = 0x2 # macro
RLC_FWL_FIRST_VIOL_ADDR__VIOL_APERTURE_ID__SHIFT = 0x14 # macro
RLC_FWL_FIRST_VIOL_ADDR__VIOL_STATUS_MASK = 0x00000001 # macro
RLC_FWL_FIRST_VIOL_ADDR__VIOL_OP_MASK = 0x00000002 # macro
RLC_FWL_FIRST_VIOL_ADDR__VIOL_ADDR_MASK = 0x000FFFFC # macro
RLC_FWL_FIRST_VIOL_ADDR__VIOL_APERTURE_ID_MASK = 0xFFF00000 # macro
SQ_DEBUG_STS_LOCAL__BUSY__SHIFT = 0x0 # macro
SQ_DEBUG_STS_LOCAL__WAVE_LEVEL__SHIFT = 0x4 # macro
SQ_DEBUG_STS_LOCAL__BUSY_MASK = 0x00000001 # macro
SQ_DEBUG_STS_LOCAL__WAVE_LEVEL_MASK = 0x000003F0 # macro
SQ_DEBUG_CTRL_LOCAL__UNUSED__SHIFT = 0x0 # macro
SQ_DEBUG_CTRL_LOCAL__PERF_SEL_INSTS_VALU_MFMA_NON_WAVE__SHIFT = 0x8 # macro
SQ_DEBUG_CTRL_LOCAL__PERF_SEL_INSTS_VALU_MFMA_MOPS_NON_WAVE__SHIFT = 0x9 # macro
SQ_DEBUG_CTRL_LOCAL__UNUSED_MASK = 0x000000FF # macro
SQ_DEBUG_CTRL_LOCAL__PERF_SEL_INSTS_VALU_MFMA_NON_WAVE_MASK = 0x00000100 # macro
SQ_DEBUG_CTRL_LOCAL__PERF_SEL_INSTS_VALU_MFMA_MOPS_NON_WAVE_MASK = 0x00000200 # macro
SQ_WAVE_VALID_AND_IDLE__WAVE_SLOT__SHIFT = 0x0 # macro
SQ_WAVE_VALID_AND_IDLE__WAVE_SLOT_MASK = 0xFFFFFFFF # macro
SQ_WAVE_MODE__FP_ROUND__SHIFT = 0x0 # macro
SQ_WAVE_MODE__FP_DENORM__SHIFT = 0x4 # macro
SQ_WAVE_MODE__DX10_CLAMP__SHIFT = 0x8 # macro
SQ_WAVE_MODE__IEEE__SHIFT = 0x9 # macro
SQ_WAVE_MODE__LOD_CLAMPED__SHIFT = 0xa # macro
SQ_WAVE_MODE__DEBUG_EN__SHIFT = 0xb # macro
SQ_WAVE_MODE__EXCP_EN__SHIFT = 0xc # macro
SQ_WAVE_MODE__FP16_OVFL__SHIFT = 0x17 # macro
SQ_WAVE_MODE__POPS_PACKER0__SHIFT = 0x18 # macro
SQ_WAVE_MODE__POPS_PACKER1__SHIFT = 0x19 # macro
SQ_WAVE_MODE__DISABLE_PERF__SHIFT = 0x1a # macro
SQ_WAVE_MODE__GPR_IDX_EN__SHIFT = 0x1b # macro
SQ_WAVE_MODE__VSKIP__SHIFT = 0x1c # macro
SQ_WAVE_MODE__CSP__SHIFT = 0x1d # macro
SQ_WAVE_MODE__FP_ROUND_MASK = 0x0000000F # macro
SQ_WAVE_MODE__FP_DENORM_MASK = 0x000000F0 # macro
SQ_WAVE_MODE__DX10_CLAMP_MASK = 0x00000100 # macro
SQ_WAVE_MODE__IEEE_MASK = 0x00000200 # macro
SQ_WAVE_MODE__LOD_CLAMPED_MASK = 0x00000400 # macro
SQ_WAVE_MODE__DEBUG_EN_MASK = 0x00000800 # macro
SQ_WAVE_MODE__EXCP_EN_MASK = 0x001FF000 # macro
SQ_WAVE_MODE__FP16_OVFL_MASK = 0x00800000 # macro
SQ_WAVE_MODE__POPS_PACKER0_MASK = 0x01000000 # macro
SQ_WAVE_MODE__POPS_PACKER1_MASK = 0x02000000 # macro
SQ_WAVE_MODE__DISABLE_PERF_MASK = 0x04000000 # macro
SQ_WAVE_MODE__GPR_IDX_EN_MASK = 0x08000000 # macro
SQ_WAVE_MODE__VSKIP_MASK = 0x10000000 # macro
SQ_WAVE_MODE__CSP_MASK = 0xE0000000 # macro
SQ_WAVE_STATUS__SCC__SHIFT = 0x0 # macro
SQ_WAVE_STATUS__SPI_PRIO__SHIFT = 0x1 # macro
SQ_WAVE_STATUS__USER_PRIO__SHIFT = 0x3 # macro
SQ_WAVE_STATUS__PRIV__SHIFT = 0x5 # macro
SQ_WAVE_STATUS__TRAP_EN__SHIFT = 0x6 # macro
SQ_WAVE_STATUS__TTRACE_EN__SHIFT = 0x7 # macro
SQ_WAVE_STATUS__EXPORT_RDY__SHIFT = 0x8 # macro
SQ_WAVE_STATUS__EXECZ__SHIFT = 0x9 # macro
SQ_WAVE_STATUS__VCCZ__SHIFT = 0xa # macro
SQ_WAVE_STATUS__IN_TG__SHIFT = 0xb # macro
SQ_WAVE_STATUS__IN_BARRIER__SHIFT = 0xc # macro
SQ_WAVE_STATUS__HALT__SHIFT = 0xd # macro
SQ_WAVE_STATUS__TRAP__SHIFT = 0xe # macro
SQ_WAVE_STATUS__TTRACE_CU_EN__SHIFT = 0xf # macro
SQ_WAVE_STATUS__VALID__SHIFT = 0x10 # macro
SQ_WAVE_STATUS__ECC_ERR__SHIFT = 0x11 # macro
SQ_WAVE_STATUS__SKIP_EXPORT__SHIFT = 0x12 # macro
SQ_WAVE_STATUS__PERF_EN__SHIFT = 0x13 # macro
SQ_WAVE_STATUS__COND_DBG_USER__SHIFT = 0x14 # macro
SQ_WAVE_STATUS__COND_DBG_SYS__SHIFT = 0x15 # macro
SQ_WAVE_STATUS__ALLOW_REPLAY__SHIFT = 0x16 # macro
SQ_WAVE_STATUS__FATAL_HALT__SHIFT = 0x17 # macro
SQ_WAVE_STATUS__MUST_EXPORT__SHIFT = 0x1b # macro
SQ_WAVE_STATUS__SCRATCH_EN__SHIFT = 0x1c # macro
SQ_WAVE_STATUS__IDLE__SHIFT = 0x1f # macro
SQ_WAVE_STATUS__SCC_MASK = 0x00000001 # macro
SQ_WAVE_STATUS__SPI_PRIO_MASK = 0x00000006 # macro
SQ_WAVE_STATUS__USER_PRIO_MASK = 0x00000018 # macro
SQ_WAVE_STATUS__PRIV_MASK = 0x00000020 # macro
SQ_WAVE_STATUS__TRAP_EN_MASK = 0x00000040 # macro
SQ_WAVE_STATUS__TTRACE_EN_MASK = 0x00000080 # macro
SQ_WAVE_STATUS__EXPORT_RDY_MASK = 0x00000100 # macro
SQ_WAVE_STATUS__EXECZ_MASK = 0x00000200 # macro
SQ_WAVE_STATUS__VCCZ_MASK = 0x00000400 # macro
SQ_WAVE_STATUS__IN_TG_MASK = 0x00000800 # macro
SQ_WAVE_STATUS__IN_BARRIER_MASK = 0x00001000 # macro
SQ_WAVE_STATUS__HALT_MASK = 0x00002000 # macro
SQ_WAVE_STATUS__TRAP_MASK = 0x00004000 # macro
SQ_WAVE_STATUS__TTRACE_CU_EN_MASK = 0x00008000 # macro
SQ_WAVE_STATUS__VALID_MASK = 0x00010000 # macro
SQ_WAVE_STATUS__ECC_ERR_MASK = 0x00020000 # macro
SQ_WAVE_STATUS__SKIP_EXPORT_MASK = 0x00040000 # macro
SQ_WAVE_STATUS__PERF_EN_MASK = 0x00080000 # macro
SQ_WAVE_STATUS__COND_DBG_USER_MASK = 0x00100000 # macro
SQ_WAVE_STATUS__COND_DBG_SYS_MASK = 0x00200000 # macro
SQ_WAVE_STATUS__ALLOW_REPLAY_MASK = 0x00400000 # macro
SQ_WAVE_STATUS__FATAL_HALT_MASK = 0x00800000 # macro
SQ_WAVE_STATUS__MUST_EXPORT_MASK = 0x08000000 # macro
SQ_WAVE_STATUS__SCRATCH_EN_MASK = 0x10000000 # macro
SQ_WAVE_STATUS__IDLE_MASK = 0x80000000 # macro
SQ_WAVE_TRAPSTS__EXCP__SHIFT = 0x0 # macro
SQ_WAVE_TRAPSTS__SAVECTX__SHIFT = 0xa # macro
SQ_WAVE_TRAPSTS__ILLEGAL_INST__SHIFT = 0xb # macro
SQ_WAVE_TRAPSTS__EXCP_HI__SHIFT = 0xc # macro
SQ_WAVE_TRAPSTS__EXCP_CYCLE__SHIFT = 0x10 # macro
SQ_WAVE_TRAPSTS__HOST_TRAP__SHIFT = 0x16 # macro
SQ_WAVE_TRAPSTS__WAVE_END__SHIFT = 0x18 # macro
SQ_WAVE_TRAPSTS__TRAP_AFTER_INST__SHIFT = 0x19 # macro
SQ_WAVE_TRAPSTS__PERF_SNAPSHOT__SHIFT = 0x1a # macro
SQ_WAVE_TRAPSTS__XNACK_ERROR__SHIFT = 0x1c # macro
SQ_WAVE_TRAPSTS__DP_RATE__SHIFT = 0x1d # macro
SQ_WAVE_TRAPSTS__EXCP_MASK = 0x000001FF # macro
SQ_WAVE_TRAPSTS__SAVECTX_MASK = 0x00000400 # macro
SQ_WAVE_TRAPSTS__ILLEGAL_INST_MASK = 0x00000800 # macro
SQ_WAVE_TRAPSTS__EXCP_HI_MASK = 0x00007000 # macro
SQ_WAVE_TRAPSTS__EXCP_CYCLE_MASK = 0x003F0000 # macro
SQ_WAVE_TRAPSTS__HOST_TRAP_MASK = 0x00400000 # macro
SQ_WAVE_TRAPSTS__WAVE_END_MASK = 0x01000000 # macro
SQ_WAVE_TRAPSTS__TRAP_AFTER_INST_MASK = 0x02000000 # macro
SQ_WAVE_TRAPSTS__PERF_SNAPSHOT_MASK = 0x04000000 # macro
SQ_WAVE_TRAPSTS__XNACK_ERROR_MASK = 0x10000000 # macro
SQ_WAVE_TRAPSTS__DP_RATE_MASK = 0xE0000000 # macro
SQ_WAVE_HW_ID__WAVE_ID__SHIFT = 0x0 # macro
SQ_WAVE_HW_ID__SIMD_ID__SHIFT = 0x4 # macro
SQ_WAVE_HW_ID__PIPE_ID__SHIFT = 0x6 # macro
SQ_WAVE_HW_ID__CU_ID__SHIFT = 0x8 # macro
SQ_WAVE_HW_ID__SH_ID__SHIFT = 0xc # macro
SQ_WAVE_HW_ID__SE_ID__SHIFT = 0xd # macro
SQ_WAVE_HW_ID__TG_ID__SHIFT = 0x10 # macro
SQ_WAVE_HW_ID__VM_ID__SHIFT = 0x14 # macro
SQ_WAVE_HW_ID__QUEUE_ID__SHIFT = 0x18 # macro
SQ_WAVE_HW_ID__STATE_ID__SHIFT = 0x1b # macro
SQ_WAVE_HW_ID__ME_ID__SHIFT = 0x1e # macro
SQ_WAVE_HW_ID__WAVE_ID_MASK = 0x0000000F # macro
SQ_WAVE_HW_ID__SIMD_ID_MASK = 0x00000030 # macro
SQ_WAVE_HW_ID__PIPE_ID_MASK = 0x000000C0 # macro
SQ_WAVE_HW_ID__CU_ID_MASK = 0x00000F00 # macro
SQ_WAVE_HW_ID__SH_ID_MASK = 0x00001000 # macro
SQ_WAVE_HW_ID__SE_ID_MASK = 0x0000E000 # macro
SQ_WAVE_HW_ID__TG_ID_MASK = 0x000F0000 # macro
SQ_WAVE_HW_ID__VM_ID_MASK = 0x00F00000 # macro
SQ_WAVE_HW_ID__QUEUE_ID_MASK = 0x07000000 # macro
SQ_WAVE_HW_ID__STATE_ID_MASK = 0x38000000 # macro
SQ_WAVE_HW_ID__ME_ID_MASK = 0xC0000000 # macro
SQ_WAVE_GPR_ALLOC__VGPR_BASE__SHIFT = 0x0 # macro
SQ_WAVE_GPR_ALLOC__VGPR_SIZE__SHIFT = 0x6 # macro
SQ_WAVE_GPR_ALLOC__ACCV_OFFSET__SHIFT = 0xc # macro
SQ_WAVE_GPR_ALLOC__SGPR_BASE__SHIFT = 0x12 # macro
SQ_WAVE_GPR_ALLOC__SGPR_SIZE__SHIFT = 0x18 # macro
SQ_WAVE_GPR_ALLOC__VGPR_BASE_MASK = 0x0000003F # macro
SQ_WAVE_GPR_ALLOC__VGPR_SIZE_MASK = 0x00000FC0 # macro
SQ_WAVE_GPR_ALLOC__ACCV_OFFSET_MASK = 0x0003F000 # macro
SQ_WAVE_GPR_ALLOC__SGPR_BASE_MASK = 0x00FC0000 # macro
SQ_WAVE_GPR_ALLOC__SGPR_SIZE_MASK = 0x0F000000 # macro
SQ_WAVE_LDS_ALLOC__LDS_BASE__SHIFT = 0x0 # macro
SQ_WAVE_LDS_ALLOC__LDS_SIZE__SHIFT = 0xc # macro
SQ_WAVE_LDS_ALLOC__LDS_BASE_MASK = 0x000000FF # macro
SQ_WAVE_LDS_ALLOC__LDS_SIZE_MASK = 0x001FF000 # macro
SQ_WAVE_IB_STS__VM_CNT__SHIFT = 0x0 # macro
SQ_WAVE_IB_STS__EXP_CNT__SHIFT = 0x4 # macro
SQ_WAVE_IB_STS__LGKM_CNT__SHIFT = 0x8 # macro
SQ_WAVE_IB_STS__VALU_CNT__SHIFT = 0xc # macro
SQ_WAVE_IB_STS__FIRST_REPLAY__SHIFT = 0xf # macro
SQ_WAVE_IB_STS__RCNT__SHIFT = 0x10 # macro
SQ_WAVE_IB_STS__VM_CNT_HI__SHIFT = 0x16 # macro
SQ_WAVE_IB_STS__VM_CNT_MASK = 0x0000000F # macro
SQ_WAVE_IB_STS__EXP_CNT_MASK = 0x00000070 # macro
SQ_WAVE_IB_STS__LGKM_CNT_MASK = 0x00000F00 # macro
SQ_WAVE_IB_STS__VALU_CNT_MASK = 0x00007000 # macro
SQ_WAVE_IB_STS__FIRST_REPLAY_MASK = 0x00008000 # macro
SQ_WAVE_IB_STS__RCNT_MASK = 0x001F0000 # macro
SQ_WAVE_IB_STS__VM_CNT_HI_MASK = 0x00C00000 # macro
SQ_WAVE_PC_LO__PC_LO__SHIFT = 0x0 # macro
SQ_WAVE_PC_LO__PC_LO_MASK = 0xFFFFFFFF # macro
SQ_WAVE_PC_HI__PC_HI__SHIFT = 0x0 # macro
SQ_WAVE_PC_HI__PC_HI_MASK = 0x0000FFFF # macro
SQ_WAVE_INST_DW0__INST_DW0__SHIFT = 0x0 # macro
SQ_WAVE_INST_DW0__INST_DW0_MASK = 0xFFFFFFFF # macro
SQ_WAVE_INST_DW1__INST_DW1__SHIFT = 0x0 # macro
SQ_WAVE_INST_DW1__INST_DW1_MASK = 0xFFFFFFFF # macro
SQ_WAVE_IB_DBG0__IBUF_ST__SHIFT = 0x0 # macro
SQ_WAVE_IB_DBG0__PC_INVALID__SHIFT = 0x3 # macro
SQ_WAVE_IB_DBG0__NEED_NEXT_DW__SHIFT = 0x4 # macro
SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT__SHIFT = 0x5 # macro
SQ_WAVE_IB_DBG0__IBUF_RPTR__SHIFT = 0x8 # macro
SQ_WAVE_IB_DBG0__IBUF_WPTR__SHIFT = 0xa # macro
SQ_WAVE_IB_DBG0__INST_STR_ST__SHIFT = 0x10 # macro
SQ_WAVE_IB_DBG0__ECC_ST__SHIFT = 0x18 # macro
SQ_WAVE_IB_DBG0__IS_HYB__SHIFT = 0x1a # macro
SQ_WAVE_IB_DBG0__HYB_CNT__SHIFT = 0x1b # macro
SQ_WAVE_IB_DBG0__KILL__SHIFT = 0x1d # macro
SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH__SHIFT = 0x1e # macro
SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_HI__SHIFT = 0x1f # macro
SQ_WAVE_IB_DBG0__IBUF_ST_MASK = 0x00000007 # macro
SQ_WAVE_IB_DBG0__PC_INVALID_MASK = 0x00000008 # macro
SQ_WAVE_IB_DBG0__NEED_NEXT_DW_MASK = 0x00000010 # macro
SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_MASK = 0x000000E0 # macro
SQ_WAVE_IB_DBG0__IBUF_RPTR_MASK = 0x00000300 # macro
SQ_WAVE_IB_DBG0__IBUF_WPTR_MASK = 0x00000C00 # macro
SQ_WAVE_IB_DBG0__INST_STR_ST_MASK = 0x000F0000 # macro
SQ_WAVE_IB_DBG0__ECC_ST_MASK = 0x03000000 # macro
SQ_WAVE_IB_DBG0__IS_HYB_MASK = 0x04000000 # macro
SQ_WAVE_IB_DBG0__HYB_CNT_MASK = 0x18000000 # macro
SQ_WAVE_IB_DBG0__KILL_MASK = 0x20000000 # macro
SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH_MASK = 0x40000000 # macro
SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_HI_MASK = 0x80000000 # macro
SQ_WAVE_IB_DBG1__IXNACK__SHIFT = 0x0 # macro
SQ_WAVE_IB_DBG1__XNACK__SHIFT = 0x1 # macro
SQ_WAVE_IB_DBG1__TA_NEED_RESET__SHIFT = 0x2 # macro
SQ_WAVE_IB_DBG1__XCNT__SHIFT = 0x4 # macro
SQ_WAVE_IB_DBG1__QCNT__SHIFT = 0xb # macro
SQ_WAVE_IB_DBG1__RCNT__SHIFT = 0x12 # macro
SQ_WAVE_IB_DBG1__MISC_CNT__SHIFT = 0x19 # macro
SQ_WAVE_IB_DBG1__IXNACK_MASK = 0x00000001 # macro
SQ_WAVE_IB_DBG1__XNACK_MASK = 0x00000002 # macro
SQ_WAVE_IB_DBG1__TA_NEED_RESET_MASK = 0x00000004 # macro
SQ_WAVE_IB_DBG1__XCNT_MASK = 0x000001F0 # macro
SQ_WAVE_IB_DBG1__QCNT_MASK = 0x0000F800 # macro
SQ_WAVE_IB_DBG1__RCNT_MASK = 0x007C0000 # macro
SQ_WAVE_IB_DBG1__MISC_CNT_MASK = 0xFE000000 # macro
SQ_WAVE_FLUSH_IB__UNUSED__SHIFT = 0x0 # macro
SQ_WAVE_FLUSH_IB__UNUSED_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP0__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP0__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP1__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP1__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP2__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP2__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP3__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP3__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP4__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP4__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP5__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP5__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP6__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP6__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP7__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP7__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP8__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP8__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP9__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP9__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP10__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP10__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP11__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP11__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP12__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP12__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP13__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP13__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP14__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP14__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_TTMP15__DATA__SHIFT = 0x0 # macro
SQ_WAVE_TTMP15__DATA_MASK = 0xFFFFFFFF # macro
SQ_WAVE_M0__M0__SHIFT = 0x0 # macro
SQ_WAVE_M0__M0_MASK = 0xFFFFFFFF # macro
SQ_WAVE_EXEC_LO__EXEC_LO__SHIFT = 0x0 # macro
SQ_WAVE_EXEC_LO__EXEC_LO_MASK = 0xFFFFFFFF # macro
SQ_WAVE_EXEC_HI__EXEC_HI__SHIFT = 0x0 # macro
SQ_WAVE_EXEC_HI__EXEC_HI_MASK = 0xFFFFFFFF # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE__SHIFT = 0x0 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__WLT__SHIFT = 0x1 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_BUF_FULL__SHIFT = 0x2 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__REG_TIMESTAMP__SHIFT = 0x3 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__CMD_TIMESTAMP__SHIFT = 0x4 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_CMD_OVERFLOW__SHIFT = 0x5 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_REG_OVERFLOW__SHIFT = 0x6 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__IMMED_OVERFLOW__SHIFT = 0x7 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_UTC_ERROR__SHIFT = 0x8 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__SE_ID__SHIFT = 0x18 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__ENCODING__SHIFT = 0x1a # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_MASK = 0x0000001 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__WLT_MASK = 0x0000002 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_BUF_FULL_MASK = 0x0000004 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__REG_TIMESTAMP_MASK = 0x0000008 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__CMD_TIMESTAMP_MASK = 0x0000010 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_CMD_OVERFLOW_MASK = 0x0000020 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_REG_OVERFLOW_MASK = 0x0000040 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__IMMED_OVERFLOW_MASK = 0x0000080 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_UTC_ERROR_MASK = 0x0000100 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__SE_ID_MASK = 0x3000000 # macro
SQ_INTERRUPT_WORD_AUTO_CTXID__ENCODING_MASK = 0xC000000 # macro
SQ_INTERRUPT_WORD_AUTO_HI__SE_ID__SHIFT = 0x8 # macro
SQ_INTERRUPT_WORD_AUTO_HI__ENCODING__SHIFT = 0xa # macro
SQ_INTERRUPT_WORD_AUTO_HI__SE_ID_MASK = 0x300 # macro
SQ_INTERRUPT_WORD_AUTO_HI__ENCODING_MASK = 0xC00 # macro
SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE__SHIFT = 0x0 # macro
SQ_INTERRUPT_WORD_AUTO_LO__WLT__SHIFT = 0x1 # macro
SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_BUF_FULL__SHIFT = 0x2 # macro
SQ_INTERRUPT_WORD_AUTO_LO__REG_TIMESTAMP__SHIFT = 0x3 # macro
SQ_INTERRUPT_WORD_AUTO_LO__CMD_TIMESTAMP__SHIFT = 0x4 # macro
SQ_INTERRUPT_WORD_AUTO_LO__HOST_CMD_OVERFLOW__SHIFT = 0x5 # macro
SQ_INTERRUPT_WORD_AUTO_LO__HOST_REG_OVERFLOW__SHIFT = 0x6 # macro
SQ_INTERRUPT_WORD_AUTO_LO__IMMED_OVERFLOW__SHIFT = 0x7 # macro
SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_UTC_ERROR__SHIFT = 0x8 # macro
SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_MASK = 0x001 # macro
SQ_INTERRUPT_WORD_AUTO_LO__WLT_MASK = 0x002 # macro
SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_BUF_FULL_MASK = 0x004 # macro
SQ_INTERRUPT_WORD_AUTO_LO__REG_TIMESTAMP_MASK = 0x008 # macro
SQ_INTERRUPT_WORD_AUTO_LO__CMD_TIMESTAMP_MASK = 0x010 # macro
SQ_INTERRUPT_WORD_AUTO_LO__HOST_CMD_OVERFLOW_MASK = 0x020 # macro
SQ_INTERRUPT_WORD_AUTO_LO__HOST_REG_OVERFLOW_MASK = 0x040 # macro
SQ_INTERRUPT_WORD_AUTO_LO__IMMED_OVERFLOW_MASK = 0x080 # macro
SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_UTC_ERROR_MASK = 0x100 # macro
SQ_INTERRUPT_WORD_CMN_CTXID__SE_ID__SHIFT = 0x18 # macro
SQ_INTERRUPT_WORD_CMN_CTXID__ENCODING__SHIFT = 0x1a # macro
SQ_INTERRUPT_WORD_CMN_CTXID__SE_ID_MASK = 0x3000000 # macro
SQ_INTERRUPT_WORD_CMN_CTXID__ENCODING_MASK = 0xC000000 # macro
SQ_INTERRUPT_WORD_CMN_HI__SE_ID__SHIFT = 0x8 # macro
SQ_INTERRUPT_WORD_CMN_HI__ENCODING__SHIFT = 0xa # macro
SQ_INTERRUPT_WORD_CMN_HI__SE_ID_MASK = 0x300 # macro
SQ_INTERRUPT_WORD_CMN_HI__ENCODING_MASK = 0xC00 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__DATA__SHIFT = 0x0 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__SH_ID__SHIFT = 0xc # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__PRIV__SHIFT = 0xd # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__WAVE_ID__SHIFT = 0xe # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__SIMD_ID__SHIFT = 0x12 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__CU_ID__SHIFT = 0x14 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__SE_ID__SHIFT = 0x18 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__ENCODING__SHIFT = 0x1a # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__DATA_MASK = 0x0000FFF # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__SH_ID_MASK = 0x0001000 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__PRIV_MASK = 0x0002000 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__WAVE_ID_MASK = 0x003C000 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__SIMD_ID_MASK = 0x00C0000 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__CU_ID_MASK = 0x0F00000 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__SE_ID_MASK = 0x3000000 # macro
SQ_INTERRUPT_WORD_WAVE_CTXID__ENCODING_MASK = 0xC000000 # macro
SQ_INTERRUPT_WORD_WAVE_HI__CU_ID__SHIFT = 0x0 # macro
SQ_INTERRUPT_WORD_WAVE_HI__VM_ID__SHIFT = 0x4 # macro
SQ_INTERRUPT_WORD_WAVE_HI__SE_ID__SHIFT = 0x8 # macro
SQ_INTERRUPT_WORD_WAVE_HI__ENCODING__SHIFT = 0xa # macro
SQ_INTERRUPT_WORD_WAVE_HI__CU_ID_MASK = 0x00F # macro
SQ_INTERRUPT_WORD_WAVE_HI__VM_ID_MASK = 0x0F0 # macro
SQ_INTERRUPT_WORD_WAVE_HI__SE_ID_MASK = 0x300 # macro
SQ_INTERRUPT_WORD_WAVE_HI__ENCODING_MASK = 0xC00 # macro
SQ_INTERRUPT_WORD_WAVE_LO__DATA__SHIFT = 0x0 # macro
SQ_INTERRUPT_WORD_WAVE_LO__SH_ID__SHIFT = 0x18 # macro
SQ_INTERRUPT_WORD_WAVE_LO__PRIV__SHIFT = 0x19 # macro
SQ_INTERRUPT_WORD_WAVE_LO__WAVE_ID__SHIFT = 0x1a # macro
SQ_INTERRUPT_WORD_WAVE_LO__SIMD_ID__SHIFT = 0x1e # macro
SQ_INTERRUPT_WORD_WAVE_LO__DATA_MASK = 0x00FFFFFF # macro
SQ_INTERRUPT_WORD_WAVE_LO__SH_ID_MASK = 0x01000000 # macro
SQ_INTERRUPT_WORD_WAVE_LO__PRIV_MASK = 0x02000000 # macro
SQ_INTERRUPT_WORD_WAVE_LO__WAVE_ID_MASK = 0x3C000000 # macro
SQ_INTERRUPT_WORD_WAVE_LO__SIMD_ID_MASK = 0xC0000000 # macro
regCOMPUTE_CURRENT_LOGIC_XCC_ID = 0x0e25 # macro
regCOMPUTE_CURRENT_LOGIC_XCC_ID_BASE_IDX = 0 # macro
COMPUTE_CURRENT_LOGIC_XCC_ID__CURRENT_LOGIC_XCC_ID__SHIFT = 0x0 # macro
COMPUTE_CURRENT_LOGIC_XCC_ID__CURRENT_LOGIC_XCC_ID_MASK = 0xFFFFFFFF # macro
__all__ = \
    ['ATC_L2_CACHE_2M_DSM_CNTL__DED_COUNT_MASK',
    'ATC_L2_CACHE_2M_DSM_CNTL__DED_COUNT__SHIFT',
    'ATC_L2_CACHE_2M_DSM_CNTL__DSM_IRRITATOR_DATA_MASK',
    'ATC_L2_CACHE_2M_DSM_CNTL__DSM_IRRITATOR_DATA__SHIFT',
    'ATC_L2_CACHE_2M_DSM_CNTL__ENABLE_ERROR_INJECT_MASK',
    'ATC_L2_CACHE_2M_DSM_CNTL__ENABLE_ERROR_INJECT__SHIFT',
    'ATC_L2_CACHE_2M_DSM_CNTL__ENABLE_SINGLE_WRITE_MASK',
    'ATC_L2_CACHE_2M_DSM_CNTL__ENABLE_SINGLE_WRITE__SHIFT',
    'ATC_L2_CACHE_2M_DSM_CNTL__INJECT_DELAY_MASK',
    'ATC_L2_CACHE_2M_DSM_CNTL__INJECT_DELAY__SHIFT',
    'ATC_L2_CACHE_2M_DSM_CNTL__SEC_COUNT_MASK',
    'ATC_L2_CACHE_2M_DSM_CNTL__SEC_COUNT__SHIFT',
    'ATC_L2_CACHE_2M_DSM_CNTL__SELECT_INJECT_DELAY_MASK',
    'ATC_L2_CACHE_2M_DSM_CNTL__SELECT_INJECT_DELAY__SHIFT',
    'ATC_L2_CACHE_2M_DSM_CNTL__TEST_FUE_MASK',
    'ATC_L2_CACHE_2M_DSM_CNTL__TEST_FUE__SHIFT',
    'ATC_L2_CACHE_2M_DSM_CNTL__WRITE_COUNTERS_MASK',
    'ATC_L2_CACHE_2M_DSM_CNTL__WRITE_COUNTERS__SHIFT',
    'ATC_L2_CACHE_2M_DSM_INDEX__INDEX_MASK',
    'ATC_L2_CACHE_2M_DSM_INDEX__INDEX__SHIFT',
    'ATC_L2_CACHE_32K_DSM_CNTL__DED_COUNT_MASK',
    'ATC_L2_CACHE_32K_DSM_CNTL__DED_COUNT__SHIFT',
    'ATC_L2_CACHE_32K_DSM_CNTL__DSM_IRRITATOR_DATA_MASK',
    'ATC_L2_CACHE_32K_DSM_CNTL__DSM_IRRITATOR_DATA__SHIFT',
    'ATC_L2_CACHE_32K_DSM_CNTL__ENABLE_ERROR_INJECT_MASK',
    'ATC_L2_CACHE_32K_DSM_CNTL__ENABLE_ERROR_INJECT__SHIFT',
    'ATC_L2_CACHE_32K_DSM_CNTL__ENABLE_SINGLE_WRITE_MASK',
    'ATC_L2_CACHE_32K_DSM_CNTL__ENABLE_SINGLE_WRITE__SHIFT',
    'ATC_L2_CACHE_32K_DSM_CNTL__INJECT_DELAY_MASK',
    'ATC_L2_CACHE_32K_DSM_CNTL__INJECT_DELAY__SHIFT',
    'ATC_L2_CACHE_32K_DSM_CNTL__SEC_COUNT_MASK',
    'ATC_L2_CACHE_32K_DSM_CNTL__SEC_COUNT__SHIFT',
    'ATC_L2_CACHE_32K_DSM_CNTL__SELECT_INJECT_DELAY_MASK',
    'ATC_L2_CACHE_32K_DSM_CNTL__SELECT_INJECT_DELAY__SHIFT',
    'ATC_L2_CACHE_32K_DSM_CNTL__TEST_FUE_MASK',
    'ATC_L2_CACHE_32K_DSM_CNTL__TEST_FUE__SHIFT',
    'ATC_L2_CACHE_32K_DSM_CNTL__WRITE_COUNTERS_MASK',
    'ATC_L2_CACHE_32K_DSM_CNTL__WRITE_COUNTERS__SHIFT',
    'ATC_L2_CACHE_32K_DSM_INDEX__INDEX_MASK',
    'ATC_L2_CACHE_32K_DSM_INDEX__INDEX__SHIFT',
    'ATC_L2_CACHE_4K_DSM_CNTL__DED_COUNT_MASK',
    'ATC_L2_CACHE_4K_DSM_CNTL__DED_COUNT__SHIFT',
    'ATC_L2_CACHE_4K_DSM_CNTL__DSM_IRRITATOR_DATA_MASK',
    'ATC_L2_CACHE_4K_DSM_CNTL__DSM_IRRITATOR_DATA__SHIFT',
    'ATC_L2_CACHE_4K_DSM_CNTL__ENABLE_ERROR_INJECT_MASK',
    'ATC_L2_CACHE_4K_DSM_CNTL__ENABLE_ERROR_INJECT__SHIFT',
    'ATC_L2_CACHE_4K_DSM_CNTL__ENABLE_SINGLE_WRITE_MASK',
    'ATC_L2_CACHE_4K_DSM_CNTL__ENABLE_SINGLE_WRITE__SHIFT',
    'ATC_L2_CACHE_4K_DSM_CNTL__INJECT_DELAY_MASK',
    'ATC_L2_CACHE_4K_DSM_CNTL__INJECT_DELAY__SHIFT',
    'ATC_L2_CACHE_4K_DSM_CNTL__SEC_COUNT_MASK',
    'ATC_L2_CACHE_4K_DSM_CNTL__SEC_COUNT__SHIFT',
    'ATC_L2_CACHE_4K_DSM_CNTL__SELECT_INJECT_DELAY_MASK',
    'ATC_L2_CACHE_4K_DSM_CNTL__SELECT_INJECT_DELAY__SHIFT',
    'ATC_L2_CACHE_4K_DSM_CNTL__TEST_FUE_MASK',
    'ATC_L2_CACHE_4K_DSM_CNTL__TEST_FUE__SHIFT',
    'ATC_L2_CACHE_4K_DSM_CNTL__WRITE_COUNTERS_MASK',
    'ATC_L2_CACHE_4K_DSM_CNTL__WRITE_COUNTERS__SHIFT',
    'ATC_L2_CACHE_4K_DSM_INDEX__INDEX_MASK',
    'ATC_L2_CACHE_4K_DSM_INDEX__INDEX__SHIFT',
    'ATC_L2_CACHE_DATA0__CACHED_ATTRIBUTES_MASK',
    'ATC_L2_CACHE_DATA0__CACHED_ATTRIBUTES__SHIFT',
    'ATC_L2_CACHE_DATA0__CACHE_ENTRY_VALID_MASK',
    'ATC_L2_CACHE_DATA0__CACHE_ENTRY_VALID__SHIFT',
    'ATC_L2_CACHE_DATA0__DATA_REGISTER_VALID_MASK',
    'ATC_L2_CACHE_DATA0__DATA_REGISTER_VALID__SHIFT',
    'ATC_L2_CACHE_DATA0__VIRTUAL_PAGE_ADDRESS_HIGH_MASK',
    'ATC_L2_CACHE_DATA0__VIRTUAL_PAGE_ADDRESS_HIGH__SHIFT',
    'ATC_L2_CACHE_DATA1__VIRTUAL_PAGE_ADDRESS_LOW_MASK',
    'ATC_L2_CACHE_DATA1__VIRTUAL_PAGE_ADDRESS_LOW__SHIFT',
    'ATC_L2_CACHE_DATA2__PHYSICAL_PAGE_ADDRESS_MASK',
    'ATC_L2_CACHE_DATA2__PHYSICAL_PAGE_ADDRESS__SHIFT',
    'ATC_L2_CACHE_DATA3__PHYSICAL_PAGE_ADDRESS_MASK',
    'ATC_L2_CACHE_DATA3__PHYSICAL_PAGE_ADDRESS__SHIFT',
    'ATC_L2_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'ATC_L2_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'ATC_L2_CE_ERR_STATUS_HI__ECC_MASK',
    'ATC_L2_CE_ERR_STATUS_HI__ECC__SHIFT',
    'ATC_L2_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'ATC_L2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'ATC_L2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'ATC_L2_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'ATC_L2_CE_ERR_STATUS_HI__OTHER_MASK',
    'ATC_L2_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'ATC_L2_CE_ERR_STATUS_HI__POISON_MASK',
    'ATC_L2_CE_ERR_STATUS_HI__POISON__SHIFT',
    'ATC_L2_CE_ERR_STATUS_HI__RESERVED_MASK',
    'ATC_L2_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'ATC_L2_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'ATC_L2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'ATC_L2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'ATC_L2_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'ATC_L2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'ATC_L2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'ATC_L2_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'ATC_L2_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'ATC_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK',
    'ATC_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE__SHIFT',
    'ATC_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'ATC_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'ATC_L2_CGTT_CLK_CTRL__ON_DELAY_MASK',
    'ATC_L2_CGTT_CLK_CTRL__ON_DELAY__SHIFT',
    'ATC_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK',
    'ATC_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE__SHIFT',
    'ATC_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK',
    'ATC_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE__SHIFT',
    'ATC_L2_CNTL2__BANK_SELECT_MASK',
    'ATC_L2_CNTL2__BANK_SELECT__SHIFT',
    'ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE_MASK',
    'ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE__SHIFT',
    'ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS_MASK',
    'ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS__SHIFT',
    'ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE_MASK',
    'ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT',
    'ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK',
    'ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE__SHIFT',
    'ATC_L2_CNTL2__L2_CACHE_VMID_MODE_MASK',
    'ATC_L2_CNTL2__L2_CACHE_VMID_MODE__SHIFT',
    'ATC_L2_CNTL2__NUM_BANKS_LOG2_MASK',
    'ATC_L2_CNTL2__NUM_BANKS_LOG2__SHIFT',
    'ATC_L2_CNTL3__ATS_REQUEST_CREDIT_MINUS1_MASK',
    'ATC_L2_CNTL3__ATS_REQUEST_CREDIT_MINUS1__SHIFT',
    'ATC_L2_CNTL3__COMPCLKREQ_OFF_HYSTERESIS_MASK',
    'ATC_L2_CNTL3__COMPCLKREQ_OFF_HYSTERESIS__SHIFT',
    'ATC_L2_CNTL3__DELAY_SEND_INVALIDATION_REQUEST_MASK',
    'ATC_L2_CNTL3__DELAY_SEND_INVALIDATION_REQUEST__SHIFT',
    'ATC_L2_CNTL3__L2_BIGK_FRAGMENT_SIZE_MASK',
    'ATC_L2_CNTL3__L2_BIGK_FRAGMENT_SIZE__SHIFT',
    'ATC_L2_CNTL3__L2_MIDK_FRAGMENT_SIZE_MASK',
    'ATC_L2_CNTL3__L2_MIDK_FRAGMENT_SIZE__SHIFT',
    'ATC_L2_CNTL3__L2_SMALLK_FRAGMENT_SIZE_MASK',
    'ATC_L2_CNTL3__L2_SMALLK_FRAGMENT_SIZE__SHIFT',
    'ATC_L2_CNTL3__REPEATER_FGCG_OFF_MASK',
    'ATC_L2_CNTL3__REPEATER_FGCG_OFF__SHIFT',
    'ATC_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK',
    'ATC_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT__SHIFT',
    'ATC_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK',
    'ATC_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT__SHIFT',
    'ATC_L2_CNTL__CACHE_INVALIDATE_MODE_MASK',
    'ATC_L2_CNTL__CACHE_INVALIDATE_MODE__SHIFT',
    'ATC_L2_CNTL__CLI_GPA_REQ_FRAG_SIZE_MASK',
    'ATC_L2_CNTL__CLI_GPA_REQ_FRAG_SIZE__SHIFT',
    'ATC_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY_MASK',
    'ATC_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY__SHIFT',
    'ATC_L2_CNTL__FRAG_APT_INTXN_MODE_MASK',
    'ATC_L2_CNTL__FRAG_APT_INTXN_MODE__SHIFT',
    'ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD_MASK',
    'ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD__SHIFT',
    'ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_READ_REQUESTS_MASK',
    'ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_READ_REQUESTS__SHIFT',
    'ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD_MASK',
    'ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD__SHIFT',
    'ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_WRITE_REQUESTS_MASK',
    'ATC_L2_CNTL__NUMBER_OF_HOST_TRANSLATION_WRITE_REQUESTS__SHIFT',
    'ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD_MASK',
    'ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD__SHIFT',
    'ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS_MASK',
    'ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS__SHIFT',
    'ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD_MASK',
    'ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD__SHIFT',
    'ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS_MASK',
    'ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS__SHIFT',
    'ATC_L2_MEM_POWER_LS__LS_HOLD_MASK',
    'ATC_L2_MEM_POWER_LS__LS_HOLD__SHIFT',
    'ATC_L2_MEM_POWER_LS__LS_SETUP_MASK',
    'ATC_L2_MEM_POWER_LS__LS_SETUP__SHIFT',
    'ATC_L2_MISC_CG__ENABLE_MASK', 'ATC_L2_MISC_CG__ENABLE__SHIFT',
    'ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK',
    'ATC_L2_MISC_CG__MEM_LS_ENABLE__SHIFT',
    'ATC_L2_MISC_CG__OFFDLY_MASK', 'ATC_L2_MISC_CG__OFFDLY__SHIFT',
    'ATC_L2_MM_GROUP_RT_CLASSES__GROUP_RT_CLASS_MASK',
    'ATC_L2_MM_GROUP_RT_CLASSES__GROUP_RT_CLASS__SHIFT',
    'ATC_L2_PERFCOUNTER0_CFG__CLEAR_MASK',
    'ATC_L2_PERFCOUNTER0_CFG__CLEAR__SHIFT',
    'ATC_L2_PERFCOUNTER0_CFG__ENABLE_MASK',
    'ATC_L2_PERFCOUNTER0_CFG__ENABLE__SHIFT',
    'ATC_L2_PERFCOUNTER0_CFG__PERF_MODE_MASK',
    'ATC_L2_PERFCOUNTER0_CFG__PERF_MODE__SHIFT',
    'ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_END_MASK',
    'ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT',
    'ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_MASK',
    'ATC_L2_PERFCOUNTER0_CFG__PERF_SEL__SHIFT',
    'ATC_L2_PERFCOUNTER1_CFG__CLEAR_MASK',
    'ATC_L2_PERFCOUNTER1_CFG__CLEAR__SHIFT',
    'ATC_L2_PERFCOUNTER1_CFG__ENABLE_MASK',
    'ATC_L2_PERFCOUNTER1_CFG__ENABLE__SHIFT',
    'ATC_L2_PERFCOUNTER1_CFG__PERF_MODE_MASK',
    'ATC_L2_PERFCOUNTER1_CFG__PERF_MODE__SHIFT',
    'ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_END_MASK',
    'ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT',
    'ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_MASK',
    'ATC_L2_PERFCOUNTER1_CFG__PERF_SEL__SHIFT',
    'ATC_L2_PERFCOUNTER_HI__COMPARE_VALUE_MASK',
    'ATC_L2_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT',
    'ATC_L2_PERFCOUNTER_HI__COUNTER_HI_MASK',
    'ATC_L2_PERFCOUNTER_HI__COUNTER_HI__SHIFT',
    'ATC_L2_PERFCOUNTER_LO__COUNTER_LO_MASK',
    'ATC_L2_PERFCOUNTER_LO__COUNTER_LO__SHIFT',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK',
    'ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT',
    'ATC_L2_STATUS2__UCE_MASK', 'ATC_L2_STATUS2__UCE_MEM_ADDR_MASK',
    'ATC_L2_STATUS2__UCE_MEM_ADDR__SHIFT',
    'ATC_L2_STATUS2__UCE_MEM_INST_MASK',
    'ATC_L2_STATUS2__UCE_MEM_INST__SHIFT',
    'ATC_L2_STATUS2__UCE_SRT_CACHE_MASK',
    'ATC_L2_STATUS2__UCE_SRT_CACHE__SHIFT',
    'ATC_L2_STATUS2__UCE__SHIFT', 'ATC_L2_STATUS__BUSY_MASK',
    'ATC_L2_STATUS__BUSY__SHIFT',
    'ATC_L2_STATUS__NO_OUTSTANDING_AT_REQUESTS_MASK',
    'ATC_L2_STATUS__NO_OUTSTANDING_AT_REQUESTS__SHIFT',
    'ATC_L2_UE_ERR_STATUS_HI__ECC_MASK',
    'ATC_L2_UE_ERR_STATUS_HI__ECC__SHIFT',
    'ATC_L2_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'ATC_L2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'ATC_L2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'ATC_L2_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'ATC_L2_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'ATC_L2_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'ATC_L2_UE_ERR_STATUS_HI__PARITY_MASK',
    'ATC_L2_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'ATC_L2_UE_ERR_STATUS_HI__RESERVED_MASK',
    'ATC_L2_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'ATC_L2_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'ATC_L2_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'ATC_L2_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'ATC_L2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'ATC_L2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'ATC_L2_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'ATC_L2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'ATC_L2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'ATC_L2_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'ATC_L2_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'BCI_DEBUG_READ__DATA_MASK', 'BCI_DEBUG_READ__DATA__SHIFT',
    'CB_BLEND0_CONTROL__ALPHA_COMB_FCN_MASK',
    'CB_BLEND0_CONTROL__ALPHA_COMB_FCN__SHIFT',
    'CB_BLEND0_CONTROL__ALPHA_DESTBLEND_MASK',
    'CB_BLEND0_CONTROL__ALPHA_DESTBLEND__SHIFT',
    'CB_BLEND0_CONTROL__ALPHA_SRCBLEND_MASK',
    'CB_BLEND0_CONTROL__ALPHA_SRCBLEND__SHIFT',
    'CB_BLEND0_CONTROL__COLOR_COMB_FCN_MASK',
    'CB_BLEND0_CONTROL__COLOR_COMB_FCN__SHIFT',
    'CB_BLEND0_CONTROL__COLOR_DESTBLEND_MASK',
    'CB_BLEND0_CONTROL__COLOR_DESTBLEND__SHIFT',
    'CB_BLEND0_CONTROL__COLOR_SRCBLEND_MASK',
    'CB_BLEND0_CONTROL__COLOR_SRCBLEND__SHIFT',
    'CB_BLEND0_CONTROL__DISABLE_ROP3_MASK',
    'CB_BLEND0_CONTROL__DISABLE_ROP3__SHIFT',
    'CB_BLEND0_CONTROL__ENABLE_MASK',
    'CB_BLEND0_CONTROL__ENABLE__SHIFT',
    'CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND_MASK',
    'CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT',
    'CB_BLEND1_CONTROL__ALPHA_COMB_FCN_MASK',
    'CB_BLEND1_CONTROL__ALPHA_COMB_FCN__SHIFT',
    'CB_BLEND1_CONTROL__ALPHA_DESTBLEND_MASK',
    'CB_BLEND1_CONTROL__ALPHA_DESTBLEND__SHIFT',
    'CB_BLEND1_CONTROL__ALPHA_SRCBLEND_MASK',
    'CB_BLEND1_CONTROL__ALPHA_SRCBLEND__SHIFT',
    'CB_BLEND1_CONTROL__COLOR_COMB_FCN_MASK',
    'CB_BLEND1_CONTROL__COLOR_COMB_FCN__SHIFT',
    'CB_BLEND1_CONTROL__COLOR_DESTBLEND_MASK',
    'CB_BLEND1_CONTROL__COLOR_DESTBLEND__SHIFT',
    'CB_BLEND1_CONTROL__COLOR_SRCBLEND_MASK',
    'CB_BLEND1_CONTROL__COLOR_SRCBLEND__SHIFT',
    'CB_BLEND1_CONTROL__DISABLE_ROP3_MASK',
    'CB_BLEND1_CONTROL__DISABLE_ROP3__SHIFT',
    'CB_BLEND1_CONTROL__ENABLE_MASK',
    'CB_BLEND1_CONTROL__ENABLE__SHIFT',
    'CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND_MASK',
    'CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT',
    'CB_BLEND2_CONTROL__ALPHA_COMB_FCN_MASK',
    'CB_BLEND2_CONTROL__ALPHA_COMB_FCN__SHIFT',
    'CB_BLEND2_CONTROL__ALPHA_DESTBLEND_MASK',
    'CB_BLEND2_CONTROL__ALPHA_DESTBLEND__SHIFT',
    'CB_BLEND2_CONTROL__ALPHA_SRCBLEND_MASK',
    'CB_BLEND2_CONTROL__ALPHA_SRCBLEND__SHIFT',
    'CB_BLEND2_CONTROL__COLOR_COMB_FCN_MASK',
    'CB_BLEND2_CONTROL__COLOR_COMB_FCN__SHIFT',
    'CB_BLEND2_CONTROL__COLOR_DESTBLEND_MASK',
    'CB_BLEND2_CONTROL__COLOR_DESTBLEND__SHIFT',
    'CB_BLEND2_CONTROL__COLOR_SRCBLEND_MASK',
    'CB_BLEND2_CONTROL__COLOR_SRCBLEND__SHIFT',
    'CB_BLEND2_CONTROL__DISABLE_ROP3_MASK',
    'CB_BLEND2_CONTROL__DISABLE_ROP3__SHIFT',
    'CB_BLEND2_CONTROL__ENABLE_MASK',
    'CB_BLEND2_CONTROL__ENABLE__SHIFT',
    'CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND_MASK',
    'CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT',
    'CB_BLEND3_CONTROL__ALPHA_COMB_FCN_MASK',
    'CB_BLEND3_CONTROL__ALPHA_COMB_FCN__SHIFT',
    'CB_BLEND3_CONTROL__ALPHA_DESTBLEND_MASK',
    'CB_BLEND3_CONTROL__ALPHA_DESTBLEND__SHIFT',
    'CB_BLEND3_CONTROL__ALPHA_SRCBLEND_MASK',
    'CB_BLEND3_CONTROL__ALPHA_SRCBLEND__SHIFT',
    'CB_BLEND3_CONTROL__COLOR_COMB_FCN_MASK',
    'CB_BLEND3_CONTROL__COLOR_COMB_FCN__SHIFT',
    'CB_BLEND3_CONTROL__COLOR_DESTBLEND_MASK',
    'CB_BLEND3_CONTROL__COLOR_DESTBLEND__SHIFT',
    'CB_BLEND3_CONTROL__COLOR_SRCBLEND_MASK',
    'CB_BLEND3_CONTROL__COLOR_SRCBLEND__SHIFT',
    'CB_BLEND3_CONTROL__DISABLE_ROP3_MASK',
    'CB_BLEND3_CONTROL__DISABLE_ROP3__SHIFT',
    'CB_BLEND3_CONTROL__ENABLE_MASK',
    'CB_BLEND3_CONTROL__ENABLE__SHIFT',
    'CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND_MASK',
    'CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT',
    'CB_BLEND4_CONTROL__ALPHA_COMB_FCN_MASK',
    'CB_BLEND4_CONTROL__ALPHA_COMB_FCN__SHIFT',
    'CB_BLEND4_CONTROL__ALPHA_DESTBLEND_MASK',
    'CB_BLEND4_CONTROL__ALPHA_DESTBLEND__SHIFT',
    'CB_BLEND4_CONTROL__ALPHA_SRCBLEND_MASK',
    'CB_BLEND4_CONTROL__ALPHA_SRCBLEND__SHIFT',
    'CB_BLEND4_CONTROL__COLOR_COMB_FCN_MASK',
    'CB_BLEND4_CONTROL__COLOR_COMB_FCN__SHIFT',
    'CB_BLEND4_CONTROL__COLOR_DESTBLEND_MASK',
    'CB_BLEND4_CONTROL__COLOR_DESTBLEND__SHIFT',
    'CB_BLEND4_CONTROL__COLOR_SRCBLEND_MASK',
    'CB_BLEND4_CONTROL__COLOR_SRCBLEND__SHIFT',
    'CB_BLEND4_CONTROL__DISABLE_ROP3_MASK',
    'CB_BLEND4_CONTROL__DISABLE_ROP3__SHIFT',
    'CB_BLEND4_CONTROL__ENABLE_MASK',
    'CB_BLEND4_CONTROL__ENABLE__SHIFT',
    'CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND_MASK',
    'CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT',
    'CB_BLEND5_CONTROL__ALPHA_COMB_FCN_MASK',
    'CB_BLEND5_CONTROL__ALPHA_COMB_FCN__SHIFT',
    'CB_BLEND5_CONTROL__ALPHA_DESTBLEND_MASK',
    'CB_BLEND5_CONTROL__ALPHA_DESTBLEND__SHIFT',
    'CB_BLEND5_CONTROL__ALPHA_SRCBLEND_MASK',
    'CB_BLEND5_CONTROL__ALPHA_SRCBLEND__SHIFT',
    'CB_BLEND5_CONTROL__COLOR_COMB_FCN_MASK',
    'CB_BLEND5_CONTROL__COLOR_COMB_FCN__SHIFT',
    'CB_BLEND5_CONTROL__COLOR_DESTBLEND_MASK',
    'CB_BLEND5_CONTROL__COLOR_DESTBLEND__SHIFT',
    'CB_BLEND5_CONTROL__COLOR_SRCBLEND_MASK',
    'CB_BLEND5_CONTROL__COLOR_SRCBLEND__SHIFT',
    'CB_BLEND5_CONTROL__DISABLE_ROP3_MASK',
    'CB_BLEND5_CONTROL__DISABLE_ROP3__SHIFT',
    'CB_BLEND5_CONTROL__ENABLE_MASK',
    'CB_BLEND5_CONTROL__ENABLE__SHIFT',
    'CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND_MASK',
    'CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT',
    'CB_BLEND6_CONTROL__ALPHA_COMB_FCN_MASK',
    'CB_BLEND6_CONTROL__ALPHA_COMB_FCN__SHIFT',
    'CB_BLEND6_CONTROL__ALPHA_DESTBLEND_MASK',
    'CB_BLEND6_CONTROL__ALPHA_DESTBLEND__SHIFT',
    'CB_BLEND6_CONTROL__ALPHA_SRCBLEND_MASK',
    'CB_BLEND6_CONTROL__ALPHA_SRCBLEND__SHIFT',
    'CB_BLEND6_CONTROL__COLOR_COMB_FCN_MASK',
    'CB_BLEND6_CONTROL__COLOR_COMB_FCN__SHIFT',
    'CB_BLEND6_CONTROL__COLOR_DESTBLEND_MASK',
    'CB_BLEND6_CONTROL__COLOR_DESTBLEND__SHIFT',
    'CB_BLEND6_CONTROL__COLOR_SRCBLEND_MASK',
    'CB_BLEND6_CONTROL__COLOR_SRCBLEND__SHIFT',
    'CB_BLEND6_CONTROL__DISABLE_ROP3_MASK',
    'CB_BLEND6_CONTROL__DISABLE_ROP3__SHIFT',
    'CB_BLEND6_CONTROL__ENABLE_MASK',
    'CB_BLEND6_CONTROL__ENABLE__SHIFT',
    'CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND_MASK',
    'CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT',
    'CB_BLEND7_CONTROL__ALPHA_COMB_FCN_MASK',
    'CB_BLEND7_CONTROL__ALPHA_COMB_FCN__SHIFT',
    'CB_BLEND7_CONTROL__ALPHA_DESTBLEND_MASK',
    'CB_BLEND7_CONTROL__ALPHA_DESTBLEND__SHIFT',
    'CB_BLEND7_CONTROL__ALPHA_SRCBLEND_MASK',
    'CB_BLEND7_CONTROL__ALPHA_SRCBLEND__SHIFT',
    'CB_BLEND7_CONTROL__COLOR_COMB_FCN_MASK',
    'CB_BLEND7_CONTROL__COLOR_COMB_FCN__SHIFT',
    'CB_BLEND7_CONTROL__COLOR_DESTBLEND_MASK',
    'CB_BLEND7_CONTROL__COLOR_DESTBLEND__SHIFT',
    'CB_BLEND7_CONTROL__COLOR_SRCBLEND_MASK',
    'CB_BLEND7_CONTROL__COLOR_SRCBLEND__SHIFT',
    'CB_BLEND7_CONTROL__DISABLE_ROP3_MASK',
    'CB_BLEND7_CONTROL__DISABLE_ROP3__SHIFT',
    'CB_BLEND7_CONTROL__ENABLE_MASK',
    'CB_BLEND7_CONTROL__ENABLE__SHIFT',
    'CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND_MASK',
    'CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND__SHIFT',
    'CB_BLEND_ALPHA__BLEND_ALPHA_MASK',
    'CB_BLEND_ALPHA__BLEND_ALPHA__SHIFT',
    'CB_BLEND_BLUE__BLEND_BLUE_MASK',
    'CB_BLEND_BLUE__BLEND_BLUE__SHIFT',
    'CB_BLEND_GREEN__BLEND_GREEN_MASK',
    'CB_BLEND_GREEN__BLEND_GREEN__SHIFT',
    'CB_BLEND_RED__BLEND_RED_MASK', 'CB_BLEND_RED__BLEND_RED__SHIFT',
    'CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK',
    'CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CB_CGTT_SCLK_CTRL__ON_DELAY_MASK',
    'CB_CGTT_SCLK_CTRL__ON_DELAY__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CB_COLOR0_ATTRIB2__MAX_MIP_MASK',
    'CB_COLOR0_ATTRIB2__MAX_MIP__SHIFT',
    'CB_COLOR0_ATTRIB2__MIP0_HEIGHT_MASK',
    'CB_COLOR0_ATTRIB2__MIP0_HEIGHT__SHIFT',
    'CB_COLOR0_ATTRIB2__MIP0_WIDTH_MASK',
    'CB_COLOR0_ATTRIB2__MIP0_WIDTH__SHIFT',
    'CB_COLOR0_ATTRIB__COLOR_SW_MODE_MASK',
    'CB_COLOR0_ATTRIB__COLOR_SW_MODE__SHIFT',
    'CB_COLOR0_ATTRIB__FMASK_SW_MODE_MASK',
    'CB_COLOR0_ATTRIB__FMASK_SW_MODE__SHIFT',
    'CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1_MASK',
    'CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1__SHIFT',
    'CB_COLOR0_ATTRIB__META_LINEAR_MASK',
    'CB_COLOR0_ATTRIB__META_LINEAR__SHIFT',
    'CB_COLOR0_ATTRIB__MIP0_DEPTH_MASK',
    'CB_COLOR0_ATTRIB__MIP0_DEPTH__SHIFT',
    'CB_COLOR0_ATTRIB__NUM_FRAGMENTS_MASK',
    'CB_COLOR0_ATTRIB__NUM_FRAGMENTS__SHIFT',
    'CB_COLOR0_ATTRIB__NUM_SAMPLES_MASK',
    'CB_COLOR0_ATTRIB__NUM_SAMPLES__SHIFT',
    'CB_COLOR0_ATTRIB__PIPE_ALIGNED_MASK',
    'CB_COLOR0_ATTRIB__PIPE_ALIGNED__SHIFT',
    'CB_COLOR0_ATTRIB__RB_ALIGNED_MASK',
    'CB_COLOR0_ATTRIB__RB_ALIGNED__SHIFT',
    'CB_COLOR0_ATTRIB__RESOURCE_TYPE_MASK',
    'CB_COLOR0_ATTRIB__RESOURCE_TYPE__SHIFT',
    'CB_COLOR0_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR0_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR0_BASE__BASE_256B_MASK',
    'CB_COLOR0_BASE__BASE_256B__SHIFT',
    'CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0_MASK',
    'CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0__SHIFT',
    'CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1_MASK',
    'CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1__SHIFT',
    'CB_COLOR0_CMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR0_CMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR0_CMASK__BASE_256B_MASK',
    'CB_COLOR0_CMASK__BASE_256B__SHIFT',
    'CB_COLOR0_DCC_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR0_DCC_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR0_DCC_BASE__BASE_256B_MASK',
    'CB_COLOR0_DCC_BASE__BASE_256B__SHIFT',
    'CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM_MASK',
    'CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM__SHIFT',
    'CB_COLOR0_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK',
    'CB_COLOR0_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT',
    'CB_COLOR0_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK',
    'CB_COLOR0_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT',
    'CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK',
    'CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT',
    'CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK',
    'CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT',
    'CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK',
    'CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT',
    'CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK',
    'CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT',
    'CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK',
    'CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT',
    'CB_COLOR0_FMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR0_FMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR0_FMASK__BASE_256B_MASK',
    'CB_COLOR0_FMASK__BASE_256B__SHIFT',
    'CB_COLOR0_INFO__BLEND_BYPASS_MASK',
    'CB_COLOR0_INFO__BLEND_BYPASS__SHIFT',
    'CB_COLOR0_INFO__BLEND_CLAMP_MASK',
    'CB_COLOR0_INFO__BLEND_CLAMP__SHIFT',
    'CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL_MASK',
    'CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT',
    'CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST_MASK',
    'CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST__SHIFT',
    'CB_COLOR0_INFO__CMASK_ADDR_TYPE_MASK',
    'CB_COLOR0_INFO__CMASK_ADDR_TYPE__SHIFT',
    'CB_COLOR0_INFO__COMPRESSION_MASK',
    'CB_COLOR0_INFO__COMPRESSION__SHIFT',
    'CB_COLOR0_INFO__COMP_SWAP_MASK',
    'CB_COLOR0_INFO__COMP_SWAP__SHIFT',
    'CB_COLOR0_INFO__DCC_ENABLE_MASK',
    'CB_COLOR0_INFO__DCC_ENABLE__SHIFT',
    'CB_COLOR0_INFO__ENDIAN_MASK', 'CB_COLOR0_INFO__ENDIAN__SHIFT',
    'CB_COLOR0_INFO__FAST_CLEAR_MASK',
    'CB_COLOR0_INFO__FAST_CLEAR__SHIFT',
    'CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE_MASK',
    'CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE__SHIFT',
    'CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK',
    'CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT',
    'CB_COLOR0_INFO__FORMAT_MASK', 'CB_COLOR0_INFO__FORMAT__SHIFT',
    'CB_COLOR0_INFO__NUMBER_TYPE_MASK',
    'CB_COLOR0_INFO__NUMBER_TYPE__SHIFT',
    'CB_COLOR0_INFO__ROUND_MODE_MASK',
    'CB_COLOR0_INFO__ROUND_MODE__SHIFT',
    'CB_COLOR0_INFO__SIMPLE_FLOAT_MASK',
    'CB_COLOR0_INFO__SIMPLE_FLOAT__SHIFT',
    'CB_COLOR0_VIEW__MIP_LEVEL_MASK',
    'CB_COLOR0_VIEW__MIP_LEVEL__SHIFT',
    'CB_COLOR0_VIEW__SLICE_MAX_MASK',
    'CB_COLOR0_VIEW__SLICE_MAX__SHIFT',
    'CB_COLOR0_VIEW__SLICE_START_MASK',
    'CB_COLOR0_VIEW__SLICE_START__SHIFT',
    'CB_COLOR1_ATTRIB2__MAX_MIP_MASK',
    'CB_COLOR1_ATTRIB2__MAX_MIP__SHIFT',
    'CB_COLOR1_ATTRIB2__MIP0_HEIGHT_MASK',
    'CB_COLOR1_ATTRIB2__MIP0_HEIGHT__SHIFT',
    'CB_COLOR1_ATTRIB2__MIP0_WIDTH_MASK',
    'CB_COLOR1_ATTRIB2__MIP0_WIDTH__SHIFT',
    'CB_COLOR1_ATTRIB__COLOR_SW_MODE_MASK',
    'CB_COLOR1_ATTRIB__COLOR_SW_MODE__SHIFT',
    'CB_COLOR1_ATTRIB__FMASK_SW_MODE_MASK',
    'CB_COLOR1_ATTRIB__FMASK_SW_MODE__SHIFT',
    'CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1_MASK',
    'CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1__SHIFT',
    'CB_COLOR1_ATTRIB__META_LINEAR_MASK',
    'CB_COLOR1_ATTRIB__META_LINEAR__SHIFT',
    'CB_COLOR1_ATTRIB__MIP0_DEPTH_MASK',
    'CB_COLOR1_ATTRIB__MIP0_DEPTH__SHIFT',
    'CB_COLOR1_ATTRIB__NUM_FRAGMENTS_MASK',
    'CB_COLOR1_ATTRIB__NUM_FRAGMENTS__SHIFT',
    'CB_COLOR1_ATTRIB__NUM_SAMPLES_MASK',
    'CB_COLOR1_ATTRIB__NUM_SAMPLES__SHIFT',
    'CB_COLOR1_ATTRIB__PIPE_ALIGNED_MASK',
    'CB_COLOR1_ATTRIB__PIPE_ALIGNED__SHIFT',
    'CB_COLOR1_ATTRIB__RB_ALIGNED_MASK',
    'CB_COLOR1_ATTRIB__RB_ALIGNED__SHIFT',
    'CB_COLOR1_ATTRIB__RESOURCE_TYPE_MASK',
    'CB_COLOR1_ATTRIB__RESOURCE_TYPE__SHIFT',
    'CB_COLOR1_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR1_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR1_BASE__BASE_256B_MASK',
    'CB_COLOR1_BASE__BASE_256B__SHIFT',
    'CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0_MASK',
    'CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0__SHIFT',
    'CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1_MASK',
    'CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1__SHIFT',
    'CB_COLOR1_CMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR1_CMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR1_CMASK__BASE_256B_MASK',
    'CB_COLOR1_CMASK__BASE_256B__SHIFT',
    'CB_COLOR1_DCC_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR1_DCC_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR1_DCC_BASE__BASE_256B_MASK',
    'CB_COLOR1_DCC_BASE__BASE_256B__SHIFT',
    'CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM_MASK',
    'CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM__SHIFT',
    'CB_COLOR1_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK',
    'CB_COLOR1_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT',
    'CB_COLOR1_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK',
    'CB_COLOR1_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT',
    'CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK',
    'CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT',
    'CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK',
    'CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT',
    'CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK',
    'CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT',
    'CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK',
    'CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT',
    'CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK',
    'CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT',
    'CB_COLOR1_FMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR1_FMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR1_FMASK__BASE_256B_MASK',
    'CB_COLOR1_FMASK__BASE_256B__SHIFT',
    'CB_COLOR1_INFO__BLEND_BYPASS_MASK',
    'CB_COLOR1_INFO__BLEND_BYPASS__SHIFT',
    'CB_COLOR1_INFO__BLEND_CLAMP_MASK',
    'CB_COLOR1_INFO__BLEND_CLAMP__SHIFT',
    'CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL_MASK',
    'CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT',
    'CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST_MASK',
    'CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST__SHIFT',
    'CB_COLOR1_INFO__CMASK_ADDR_TYPE_MASK',
    'CB_COLOR1_INFO__CMASK_ADDR_TYPE__SHIFT',
    'CB_COLOR1_INFO__COMPRESSION_MASK',
    'CB_COLOR1_INFO__COMPRESSION__SHIFT',
    'CB_COLOR1_INFO__COMP_SWAP_MASK',
    'CB_COLOR1_INFO__COMP_SWAP__SHIFT',
    'CB_COLOR1_INFO__DCC_ENABLE_MASK',
    'CB_COLOR1_INFO__DCC_ENABLE__SHIFT',
    'CB_COLOR1_INFO__ENDIAN_MASK', 'CB_COLOR1_INFO__ENDIAN__SHIFT',
    'CB_COLOR1_INFO__FAST_CLEAR_MASK',
    'CB_COLOR1_INFO__FAST_CLEAR__SHIFT',
    'CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE_MASK',
    'CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE__SHIFT',
    'CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK',
    'CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT',
    'CB_COLOR1_INFO__FORMAT_MASK', 'CB_COLOR1_INFO__FORMAT__SHIFT',
    'CB_COLOR1_INFO__NUMBER_TYPE_MASK',
    'CB_COLOR1_INFO__NUMBER_TYPE__SHIFT',
    'CB_COLOR1_INFO__ROUND_MODE_MASK',
    'CB_COLOR1_INFO__ROUND_MODE__SHIFT',
    'CB_COLOR1_INFO__SIMPLE_FLOAT_MASK',
    'CB_COLOR1_INFO__SIMPLE_FLOAT__SHIFT',
    'CB_COLOR1_VIEW__MIP_LEVEL_MASK',
    'CB_COLOR1_VIEW__MIP_LEVEL__SHIFT',
    'CB_COLOR1_VIEW__SLICE_MAX_MASK',
    'CB_COLOR1_VIEW__SLICE_MAX__SHIFT',
    'CB_COLOR1_VIEW__SLICE_START_MASK',
    'CB_COLOR1_VIEW__SLICE_START__SHIFT',
    'CB_COLOR2_ATTRIB2__MAX_MIP_MASK',
    'CB_COLOR2_ATTRIB2__MAX_MIP__SHIFT',
    'CB_COLOR2_ATTRIB2__MIP0_HEIGHT_MASK',
    'CB_COLOR2_ATTRIB2__MIP0_HEIGHT__SHIFT',
    'CB_COLOR2_ATTRIB2__MIP0_WIDTH_MASK',
    'CB_COLOR2_ATTRIB2__MIP0_WIDTH__SHIFT',
    'CB_COLOR2_ATTRIB__COLOR_SW_MODE_MASK',
    'CB_COLOR2_ATTRIB__COLOR_SW_MODE__SHIFT',
    'CB_COLOR2_ATTRIB__FMASK_SW_MODE_MASK',
    'CB_COLOR2_ATTRIB__FMASK_SW_MODE__SHIFT',
    'CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1_MASK',
    'CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1__SHIFT',
    'CB_COLOR2_ATTRIB__META_LINEAR_MASK',
    'CB_COLOR2_ATTRIB__META_LINEAR__SHIFT',
    'CB_COLOR2_ATTRIB__MIP0_DEPTH_MASK',
    'CB_COLOR2_ATTRIB__MIP0_DEPTH__SHIFT',
    'CB_COLOR2_ATTRIB__NUM_FRAGMENTS_MASK',
    'CB_COLOR2_ATTRIB__NUM_FRAGMENTS__SHIFT',
    'CB_COLOR2_ATTRIB__NUM_SAMPLES_MASK',
    'CB_COLOR2_ATTRIB__NUM_SAMPLES__SHIFT',
    'CB_COLOR2_ATTRIB__PIPE_ALIGNED_MASK',
    'CB_COLOR2_ATTRIB__PIPE_ALIGNED__SHIFT',
    'CB_COLOR2_ATTRIB__RB_ALIGNED_MASK',
    'CB_COLOR2_ATTRIB__RB_ALIGNED__SHIFT',
    'CB_COLOR2_ATTRIB__RESOURCE_TYPE_MASK',
    'CB_COLOR2_ATTRIB__RESOURCE_TYPE__SHIFT',
    'CB_COLOR2_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR2_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR2_BASE__BASE_256B_MASK',
    'CB_COLOR2_BASE__BASE_256B__SHIFT',
    'CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0_MASK',
    'CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0__SHIFT',
    'CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1_MASK',
    'CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1__SHIFT',
    'CB_COLOR2_CMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR2_CMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR2_CMASK__BASE_256B_MASK',
    'CB_COLOR2_CMASK__BASE_256B__SHIFT',
    'CB_COLOR2_DCC_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR2_DCC_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR2_DCC_BASE__BASE_256B_MASK',
    'CB_COLOR2_DCC_BASE__BASE_256B__SHIFT',
    'CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM_MASK',
    'CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM__SHIFT',
    'CB_COLOR2_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK',
    'CB_COLOR2_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT',
    'CB_COLOR2_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK',
    'CB_COLOR2_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT',
    'CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK',
    'CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT',
    'CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK',
    'CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT',
    'CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK',
    'CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT',
    'CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK',
    'CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT',
    'CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK',
    'CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT',
    'CB_COLOR2_FMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR2_FMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR2_FMASK__BASE_256B_MASK',
    'CB_COLOR2_FMASK__BASE_256B__SHIFT',
    'CB_COLOR2_INFO__BLEND_BYPASS_MASK',
    'CB_COLOR2_INFO__BLEND_BYPASS__SHIFT',
    'CB_COLOR2_INFO__BLEND_CLAMP_MASK',
    'CB_COLOR2_INFO__BLEND_CLAMP__SHIFT',
    'CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL_MASK',
    'CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT',
    'CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST_MASK',
    'CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST__SHIFT',
    'CB_COLOR2_INFO__CMASK_ADDR_TYPE_MASK',
    'CB_COLOR2_INFO__CMASK_ADDR_TYPE__SHIFT',
    'CB_COLOR2_INFO__COMPRESSION_MASK',
    'CB_COLOR2_INFO__COMPRESSION__SHIFT',
    'CB_COLOR2_INFO__COMP_SWAP_MASK',
    'CB_COLOR2_INFO__COMP_SWAP__SHIFT',
    'CB_COLOR2_INFO__DCC_ENABLE_MASK',
    'CB_COLOR2_INFO__DCC_ENABLE__SHIFT',
    'CB_COLOR2_INFO__ENDIAN_MASK', 'CB_COLOR2_INFO__ENDIAN__SHIFT',
    'CB_COLOR2_INFO__FAST_CLEAR_MASK',
    'CB_COLOR2_INFO__FAST_CLEAR__SHIFT',
    'CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE_MASK',
    'CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE__SHIFT',
    'CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK',
    'CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT',
    'CB_COLOR2_INFO__FORMAT_MASK', 'CB_COLOR2_INFO__FORMAT__SHIFT',
    'CB_COLOR2_INFO__NUMBER_TYPE_MASK',
    'CB_COLOR2_INFO__NUMBER_TYPE__SHIFT',
    'CB_COLOR2_INFO__ROUND_MODE_MASK',
    'CB_COLOR2_INFO__ROUND_MODE__SHIFT',
    'CB_COLOR2_INFO__SIMPLE_FLOAT_MASK',
    'CB_COLOR2_INFO__SIMPLE_FLOAT__SHIFT',
    'CB_COLOR2_VIEW__MIP_LEVEL_MASK',
    'CB_COLOR2_VIEW__MIP_LEVEL__SHIFT',
    'CB_COLOR2_VIEW__SLICE_MAX_MASK',
    'CB_COLOR2_VIEW__SLICE_MAX__SHIFT',
    'CB_COLOR2_VIEW__SLICE_START_MASK',
    'CB_COLOR2_VIEW__SLICE_START__SHIFT',
    'CB_COLOR3_ATTRIB2__MAX_MIP_MASK',
    'CB_COLOR3_ATTRIB2__MAX_MIP__SHIFT',
    'CB_COLOR3_ATTRIB2__MIP0_HEIGHT_MASK',
    'CB_COLOR3_ATTRIB2__MIP0_HEIGHT__SHIFT',
    'CB_COLOR3_ATTRIB2__MIP0_WIDTH_MASK',
    'CB_COLOR3_ATTRIB2__MIP0_WIDTH__SHIFT',
    'CB_COLOR3_ATTRIB__COLOR_SW_MODE_MASK',
    'CB_COLOR3_ATTRIB__COLOR_SW_MODE__SHIFT',
    'CB_COLOR3_ATTRIB__FMASK_SW_MODE_MASK',
    'CB_COLOR3_ATTRIB__FMASK_SW_MODE__SHIFT',
    'CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1_MASK',
    'CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1__SHIFT',
    'CB_COLOR3_ATTRIB__META_LINEAR_MASK',
    'CB_COLOR3_ATTRIB__META_LINEAR__SHIFT',
    'CB_COLOR3_ATTRIB__MIP0_DEPTH_MASK',
    'CB_COLOR3_ATTRIB__MIP0_DEPTH__SHIFT',
    'CB_COLOR3_ATTRIB__NUM_FRAGMENTS_MASK',
    'CB_COLOR3_ATTRIB__NUM_FRAGMENTS__SHIFT',
    'CB_COLOR3_ATTRIB__NUM_SAMPLES_MASK',
    'CB_COLOR3_ATTRIB__NUM_SAMPLES__SHIFT',
    'CB_COLOR3_ATTRIB__PIPE_ALIGNED_MASK',
    'CB_COLOR3_ATTRIB__PIPE_ALIGNED__SHIFT',
    'CB_COLOR3_ATTRIB__RB_ALIGNED_MASK',
    'CB_COLOR3_ATTRIB__RB_ALIGNED__SHIFT',
    'CB_COLOR3_ATTRIB__RESOURCE_TYPE_MASK',
    'CB_COLOR3_ATTRIB__RESOURCE_TYPE__SHIFT',
    'CB_COLOR3_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR3_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR3_BASE__BASE_256B_MASK',
    'CB_COLOR3_BASE__BASE_256B__SHIFT',
    'CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0_MASK',
    'CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0__SHIFT',
    'CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1_MASK',
    'CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1__SHIFT',
    'CB_COLOR3_CMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR3_CMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR3_CMASK__BASE_256B_MASK',
    'CB_COLOR3_CMASK__BASE_256B__SHIFT',
    'CB_COLOR3_DCC_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR3_DCC_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR3_DCC_BASE__BASE_256B_MASK',
    'CB_COLOR3_DCC_BASE__BASE_256B__SHIFT',
    'CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM_MASK',
    'CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM__SHIFT',
    'CB_COLOR3_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK',
    'CB_COLOR3_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT',
    'CB_COLOR3_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK',
    'CB_COLOR3_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT',
    'CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK',
    'CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT',
    'CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK',
    'CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT',
    'CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK',
    'CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT',
    'CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK',
    'CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT',
    'CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK',
    'CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT',
    'CB_COLOR3_FMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR3_FMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR3_FMASK__BASE_256B_MASK',
    'CB_COLOR3_FMASK__BASE_256B__SHIFT',
    'CB_COLOR3_INFO__BLEND_BYPASS_MASK',
    'CB_COLOR3_INFO__BLEND_BYPASS__SHIFT',
    'CB_COLOR3_INFO__BLEND_CLAMP_MASK',
    'CB_COLOR3_INFO__BLEND_CLAMP__SHIFT',
    'CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL_MASK',
    'CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT',
    'CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST_MASK',
    'CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST__SHIFT',
    'CB_COLOR3_INFO__CMASK_ADDR_TYPE_MASK',
    'CB_COLOR3_INFO__CMASK_ADDR_TYPE__SHIFT',
    'CB_COLOR3_INFO__COMPRESSION_MASK',
    'CB_COLOR3_INFO__COMPRESSION__SHIFT',
    'CB_COLOR3_INFO__COMP_SWAP_MASK',
    'CB_COLOR3_INFO__COMP_SWAP__SHIFT',
    'CB_COLOR3_INFO__DCC_ENABLE_MASK',
    'CB_COLOR3_INFO__DCC_ENABLE__SHIFT',
    'CB_COLOR3_INFO__ENDIAN_MASK', 'CB_COLOR3_INFO__ENDIAN__SHIFT',
    'CB_COLOR3_INFO__FAST_CLEAR_MASK',
    'CB_COLOR3_INFO__FAST_CLEAR__SHIFT',
    'CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE_MASK',
    'CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE__SHIFT',
    'CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK',
    'CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT',
    'CB_COLOR3_INFO__FORMAT_MASK', 'CB_COLOR3_INFO__FORMAT__SHIFT',
    'CB_COLOR3_INFO__NUMBER_TYPE_MASK',
    'CB_COLOR3_INFO__NUMBER_TYPE__SHIFT',
    'CB_COLOR3_INFO__ROUND_MODE_MASK',
    'CB_COLOR3_INFO__ROUND_MODE__SHIFT',
    'CB_COLOR3_INFO__SIMPLE_FLOAT_MASK',
    'CB_COLOR3_INFO__SIMPLE_FLOAT__SHIFT',
    'CB_COLOR3_VIEW__MIP_LEVEL_MASK',
    'CB_COLOR3_VIEW__MIP_LEVEL__SHIFT',
    'CB_COLOR3_VIEW__SLICE_MAX_MASK',
    'CB_COLOR3_VIEW__SLICE_MAX__SHIFT',
    'CB_COLOR3_VIEW__SLICE_START_MASK',
    'CB_COLOR3_VIEW__SLICE_START__SHIFT',
    'CB_COLOR4_ATTRIB2__MAX_MIP_MASK',
    'CB_COLOR4_ATTRIB2__MAX_MIP__SHIFT',
    'CB_COLOR4_ATTRIB2__MIP0_HEIGHT_MASK',
    'CB_COLOR4_ATTRIB2__MIP0_HEIGHT__SHIFT',
    'CB_COLOR4_ATTRIB2__MIP0_WIDTH_MASK',
    'CB_COLOR4_ATTRIB2__MIP0_WIDTH__SHIFT',
    'CB_COLOR4_ATTRIB__COLOR_SW_MODE_MASK',
    'CB_COLOR4_ATTRIB__COLOR_SW_MODE__SHIFT',
    'CB_COLOR4_ATTRIB__FMASK_SW_MODE_MASK',
    'CB_COLOR4_ATTRIB__FMASK_SW_MODE__SHIFT',
    'CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1_MASK',
    'CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1__SHIFT',
    'CB_COLOR4_ATTRIB__META_LINEAR_MASK',
    'CB_COLOR4_ATTRIB__META_LINEAR__SHIFT',
    'CB_COLOR4_ATTRIB__MIP0_DEPTH_MASK',
    'CB_COLOR4_ATTRIB__MIP0_DEPTH__SHIFT',
    'CB_COLOR4_ATTRIB__NUM_FRAGMENTS_MASK',
    'CB_COLOR4_ATTRIB__NUM_FRAGMENTS__SHIFT',
    'CB_COLOR4_ATTRIB__NUM_SAMPLES_MASK',
    'CB_COLOR4_ATTRIB__NUM_SAMPLES__SHIFT',
    'CB_COLOR4_ATTRIB__PIPE_ALIGNED_MASK',
    'CB_COLOR4_ATTRIB__PIPE_ALIGNED__SHIFT',
    'CB_COLOR4_ATTRIB__RB_ALIGNED_MASK',
    'CB_COLOR4_ATTRIB__RB_ALIGNED__SHIFT',
    'CB_COLOR4_ATTRIB__RESOURCE_TYPE_MASK',
    'CB_COLOR4_ATTRIB__RESOURCE_TYPE__SHIFT',
    'CB_COLOR4_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR4_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR4_BASE__BASE_256B_MASK',
    'CB_COLOR4_BASE__BASE_256B__SHIFT',
    'CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0_MASK',
    'CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0__SHIFT',
    'CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1_MASK',
    'CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1__SHIFT',
    'CB_COLOR4_CMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR4_CMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR4_CMASK__BASE_256B_MASK',
    'CB_COLOR4_CMASK__BASE_256B__SHIFT',
    'CB_COLOR4_DCC_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR4_DCC_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR4_DCC_BASE__BASE_256B_MASK',
    'CB_COLOR4_DCC_BASE__BASE_256B__SHIFT',
    'CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM_MASK',
    'CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM__SHIFT',
    'CB_COLOR4_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK',
    'CB_COLOR4_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT',
    'CB_COLOR4_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK',
    'CB_COLOR4_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT',
    'CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK',
    'CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT',
    'CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK',
    'CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT',
    'CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK',
    'CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT',
    'CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK',
    'CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT',
    'CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK',
    'CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT',
    'CB_COLOR4_FMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR4_FMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR4_FMASK__BASE_256B_MASK',
    'CB_COLOR4_FMASK__BASE_256B__SHIFT',
    'CB_COLOR4_INFO__BLEND_BYPASS_MASK',
    'CB_COLOR4_INFO__BLEND_BYPASS__SHIFT',
    'CB_COLOR4_INFO__BLEND_CLAMP_MASK',
    'CB_COLOR4_INFO__BLEND_CLAMP__SHIFT',
    'CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL_MASK',
    'CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT',
    'CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST_MASK',
    'CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST__SHIFT',
    'CB_COLOR4_INFO__CMASK_ADDR_TYPE_MASK',
    'CB_COLOR4_INFO__CMASK_ADDR_TYPE__SHIFT',
    'CB_COLOR4_INFO__COMPRESSION_MASK',
    'CB_COLOR4_INFO__COMPRESSION__SHIFT',
    'CB_COLOR4_INFO__COMP_SWAP_MASK',
    'CB_COLOR4_INFO__COMP_SWAP__SHIFT',
    'CB_COLOR4_INFO__DCC_ENABLE_MASK',
    'CB_COLOR4_INFO__DCC_ENABLE__SHIFT',
    'CB_COLOR4_INFO__ENDIAN_MASK', 'CB_COLOR4_INFO__ENDIAN__SHIFT',
    'CB_COLOR4_INFO__FAST_CLEAR_MASK',
    'CB_COLOR4_INFO__FAST_CLEAR__SHIFT',
    'CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE_MASK',
    'CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE__SHIFT',
    'CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK',
    'CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT',
    'CB_COLOR4_INFO__FORMAT_MASK', 'CB_COLOR4_INFO__FORMAT__SHIFT',
    'CB_COLOR4_INFO__NUMBER_TYPE_MASK',
    'CB_COLOR4_INFO__NUMBER_TYPE__SHIFT',
    'CB_COLOR4_INFO__ROUND_MODE_MASK',
    'CB_COLOR4_INFO__ROUND_MODE__SHIFT',
    'CB_COLOR4_INFO__SIMPLE_FLOAT_MASK',
    'CB_COLOR4_INFO__SIMPLE_FLOAT__SHIFT',
    'CB_COLOR4_VIEW__MIP_LEVEL_MASK',
    'CB_COLOR4_VIEW__MIP_LEVEL__SHIFT',
    'CB_COLOR4_VIEW__SLICE_MAX_MASK',
    'CB_COLOR4_VIEW__SLICE_MAX__SHIFT',
    'CB_COLOR4_VIEW__SLICE_START_MASK',
    'CB_COLOR4_VIEW__SLICE_START__SHIFT',
    'CB_COLOR5_ATTRIB2__MAX_MIP_MASK',
    'CB_COLOR5_ATTRIB2__MAX_MIP__SHIFT',
    'CB_COLOR5_ATTRIB2__MIP0_HEIGHT_MASK',
    'CB_COLOR5_ATTRIB2__MIP0_HEIGHT__SHIFT',
    'CB_COLOR5_ATTRIB2__MIP0_WIDTH_MASK',
    'CB_COLOR5_ATTRIB2__MIP0_WIDTH__SHIFT',
    'CB_COLOR5_ATTRIB__COLOR_SW_MODE_MASK',
    'CB_COLOR5_ATTRIB__COLOR_SW_MODE__SHIFT',
    'CB_COLOR5_ATTRIB__FMASK_SW_MODE_MASK',
    'CB_COLOR5_ATTRIB__FMASK_SW_MODE__SHIFT',
    'CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1_MASK',
    'CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1__SHIFT',
    'CB_COLOR5_ATTRIB__META_LINEAR_MASK',
    'CB_COLOR5_ATTRIB__META_LINEAR__SHIFT',
    'CB_COLOR5_ATTRIB__MIP0_DEPTH_MASK',
    'CB_COLOR5_ATTRIB__MIP0_DEPTH__SHIFT',
    'CB_COLOR5_ATTRIB__NUM_FRAGMENTS_MASK',
    'CB_COLOR5_ATTRIB__NUM_FRAGMENTS__SHIFT',
    'CB_COLOR5_ATTRIB__NUM_SAMPLES_MASK',
    'CB_COLOR5_ATTRIB__NUM_SAMPLES__SHIFT',
    'CB_COLOR5_ATTRIB__PIPE_ALIGNED_MASK',
    'CB_COLOR5_ATTRIB__PIPE_ALIGNED__SHIFT',
    'CB_COLOR5_ATTRIB__RB_ALIGNED_MASK',
    'CB_COLOR5_ATTRIB__RB_ALIGNED__SHIFT',
    'CB_COLOR5_ATTRIB__RESOURCE_TYPE_MASK',
    'CB_COLOR5_ATTRIB__RESOURCE_TYPE__SHIFT',
    'CB_COLOR5_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR5_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR5_BASE__BASE_256B_MASK',
    'CB_COLOR5_BASE__BASE_256B__SHIFT',
    'CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0_MASK',
    'CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0__SHIFT',
    'CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1_MASK',
    'CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1__SHIFT',
    'CB_COLOR5_CMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR5_CMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR5_CMASK__BASE_256B_MASK',
    'CB_COLOR5_CMASK__BASE_256B__SHIFT',
    'CB_COLOR5_DCC_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR5_DCC_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR5_DCC_BASE__BASE_256B_MASK',
    'CB_COLOR5_DCC_BASE__BASE_256B__SHIFT',
    'CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM_MASK',
    'CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM__SHIFT',
    'CB_COLOR5_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK',
    'CB_COLOR5_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT',
    'CB_COLOR5_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK',
    'CB_COLOR5_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT',
    'CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK',
    'CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT',
    'CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK',
    'CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT',
    'CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK',
    'CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT',
    'CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK',
    'CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT',
    'CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK',
    'CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT',
    'CB_COLOR5_FMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR5_FMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR5_FMASK__BASE_256B_MASK',
    'CB_COLOR5_FMASK__BASE_256B__SHIFT',
    'CB_COLOR5_INFO__BLEND_BYPASS_MASK',
    'CB_COLOR5_INFO__BLEND_BYPASS__SHIFT',
    'CB_COLOR5_INFO__BLEND_CLAMP_MASK',
    'CB_COLOR5_INFO__BLEND_CLAMP__SHIFT',
    'CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL_MASK',
    'CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT',
    'CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST_MASK',
    'CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST__SHIFT',
    'CB_COLOR5_INFO__CMASK_ADDR_TYPE_MASK',
    'CB_COLOR5_INFO__CMASK_ADDR_TYPE__SHIFT',
    'CB_COLOR5_INFO__COMPRESSION_MASK',
    'CB_COLOR5_INFO__COMPRESSION__SHIFT',
    'CB_COLOR5_INFO__COMP_SWAP_MASK',
    'CB_COLOR5_INFO__COMP_SWAP__SHIFT',
    'CB_COLOR5_INFO__DCC_ENABLE_MASK',
    'CB_COLOR5_INFO__DCC_ENABLE__SHIFT',
    'CB_COLOR5_INFO__ENDIAN_MASK', 'CB_COLOR5_INFO__ENDIAN__SHIFT',
    'CB_COLOR5_INFO__FAST_CLEAR_MASK',
    'CB_COLOR5_INFO__FAST_CLEAR__SHIFT',
    'CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE_MASK',
    'CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE__SHIFT',
    'CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK',
    'CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT',
    'CB_COLOR5_INFO__FORMAT_MASK', 'CB_COLOR5_INFO__FORMAT__SHIFT',
    'CB_COLOR5_INFO__NUMBER_TYPE_MASK',
    'CB_COLOR5_INFO__NUMBER_TYPE__SHIFT',
    'CB_COLOR5_INFO__ROUND_MODE_MASK',
    'CB_COLOR5_INFO__ROUND_MODE__SHIFT',
    'CB_COLOR5_INFO__SIMPLE_FLOAT_MASK',
    'CB_COLOR5_INFO__SIMPLE_FLOAT__SHIFT',
    'CB_COLOR5_VIEW__MIP_LEVEL_MASK',
    'CB_COLOR5_VIEW__MIP_LEVEL__SHIFT',
    'CB_COLOR5_VIEW__SLICE_MAX_MASK',
    'CB_COLOR5_VIEW__SLICE_MAX__SHIFT',
    'CB_COLOR5_VIEW__SLICE_START_MASK',
    'CB_COLOR5_VIEW__SLICE_START__SHIFT',
    'CB_COLOR6_ATTRIB2__MAX_MIP_MASK',
    'CB_COLOR6_ATTRIB2__MAX_MIP__SHIFT',
    'CB_COLOR6_ATTRIB2__MIP0_HEIGHT_MASK',
    'CB_COLOR6_ATTRIB2__MIP0_HEIGHT__SHIFT',
    'CB_COLOR6_ATTRIB2__MIP0_WIDTH_MASK',
    'CB_COLOR6_ATTRIB2__MIP0_WIDTH__SHIFT',
    'CB_COLOR6_ATTRIB__COLOR_SW_MODE_MASK',
    'CB_COLOR6_ATTRIB__COLOR_SW_MODE__SHIFT',
    'CB_COLOR6_ATTRIB__FMASK_SW_MODE_MASK',
    'CB_COLOR6_ATTRIB__FMASK_SW_MODE__SHIFT',
    'CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1_MASK',
    'CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1__SHIFT',
    'CB_COLOR6_ATTRIB__META_LINEAR_MASK',
    'CB_COLOR6_ATTRIB__META_LINEAR__SHIFT',
    'CB_COLOR6_ATTRIB__MIP0_DEPTH_MASK',
    'CB_COLOR6_ATTRIB__MIP0_DEPTH__SHIFT',
    'CB_COLOR6_ATTRIB__NUM_FRAGMENTS_MASK',
    'CB_COLOR6_ATTRIB__NUM_FRAGMENTS__SHIFT',
    'CB_COLOR6_ATTRIB__NUM_SAMPLES_MASK',
    'CB_COLOR6_ATTRIB__NUM_SAMPLES__SHIFT',
    'CB_COLOR6_ATTRIB__PIPE_ALIGNED_MASK',
    'CB_COLOR6_ATTRIB__PIPE_ALIGNED__SHIFT',
    'CB_COLOR6_ATTRIB__RB_ALIGNED_MASK',
    'CB_COLOR6_ATTRIB__RB_ALIGNED__SHIFT',
    'CB_COLOR6_ATTRIB__RESOURCE_TYPE_MASK',
    'CB_COLOR6_ATTRIB__RESOURCE_TYPE__SHIFT',
    'CB_COLOR6_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR6_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR6_BASE__BASE_256B_MASK',
    'CB_COLOR6_BASE__BASE_256B__SHIFT',
    'CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0_MASK',
    'CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0__SHIFT',
    'CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1_MASK',
    'CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1__SHIFT',
    'CB_COLOR6_CMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR6_CMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR6_CMASK__BASE_256B_MASK',
    'CB_COLOR6_CMASK__BASE_256B__SHIFT',
    'CB_COLOR6_DCC_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR6_DCC_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR6_DCC_BASE__BASE_256B_MASK',
    'CB_COLOR6_DCC_BASE__BASE_256B__SHIFT',
    'CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM_MASK',
    'CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM__SHIFT',
    'CB_COLOR6_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK',
    'CB_COLOR6_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT',
    'CB_COLOR6_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK',
    'CB_COLOR6_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT',
    'CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK',
    'CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT',
    'CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK',
    'CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT',
    'CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK',
    'CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT',
    'CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK',
    'CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT',
    'CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK',
    'CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT',
    'CB_COLOR6_FMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR6_FMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR6_FMASK__BASE_256B_MASK',
    'CB_COLOR6_FMASK__BASE_256B__SHIFT',
    'CB_COLOR6_INFO__BLEND_BYPASS_MASK',
    'CB_COLOR6_INFO__BLEND_BYPASS__SHIFT',
    'CB_COLOR6_INFO__BLEND_CLAMP_MASK',
    'CB_COLOR6_INFO__BLEND_CLAMP__SHIFT',
    'CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL_MASK',
    'CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT',
    'CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST_MASK',
    'CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST__SHIFT',
    'CB_COLOR6_INFO__CMASK_ADDR_TYPE_MASK',
    'CB_COLOR6_INFO__CMASK_ADDR_TYPE__SHIFT',
    'CB_COLOR6_INFO__COMPRESSION_MASK',
    'CB_COLOR6_INFO__COMPRESSION__SHIFT',
    'CB_COLOR6_INFO__COMP_SWAP_MASK',
    'CB_COLOR6_INFO__COMP_SWAP__SHIFT',
    'CB_COLOR6_INFO__DCC_ENABLE_MASK',
    'CB_COLOR6_INFO__DCC_ENABLE__SHIFT',
    'CB_COLOR6_INFO__ENDIAN_MASK', 'CB_COLOR6_INFO__ENDIAN__SHIFT',
    'CB_COLOR6_INFO__FAST_CLEAR_MASK',
    'CB_COLOR6_INFO__FAST_CLEAR__SHIFT',
    'CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE_MASK',
    'CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE__SHIFT',
    'CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK',
    'CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT',
    'CB_COLOR6_INFO__FORMAT_MASK', 'CB_COLOR6_INFO__FORMAT__SHIFT',
    'CB_COLOR6_INFO__NUMBER_TYPE_MASK',
    'CB_COLOR6_INFO__NUMBER_TYPE__SHIFT',
    'CB_COLOR6_INFO__ROUND_MODE_MASK',
    'CB_COLOR6_INFO__ROUND_MODE__SHIFT',
    'CB_COLOR6_INFO__SIMPLE_FLOAT_MASK',
    'CB_COLOR6_INFO__SIMPLE_FLOAT__SHIFT',
    'CB_COLOR6_VIEW__MIP_LEVEL_MASK',
    'CB_COLOR6_VIEW__MIP_LEVEL__SHIFT',
    'CB_COLOR6_VIEW__SLICE_MAX_MASK',
    'CB_COLOR6_VIEW__SLICE_MAX__SHIFT',
    'CB_COLOR6_VIEW__SLICE_START_MASK',
    'CB_COLOR6_VIEW__SLICE_START__SHIFT',
    'CB_COLOR7_ATTRIB2__MAX_MIP_MASK',
    'CB_COLOR7_ATTRIB2__MAX_MIP__SHIFT',
    'CB_COLOR7_ATTRIB2__MIP0_HEIGHT_MASK',
    'CB_COLOR7_ATTRIB2__MIP0_HEIGHT__SHIFT',
    'CB_COLOR7_ATTRIB2__MIP0_WIDTH_MASK',
    'CB_COLOR7_ATTRIB2__MIP0_WIDTH__SHIFT',
    'CB_COLOR7_ATTRIB__COLOR_SW_MODE_MASK',
    'CB_COLOR7_ATTRIB__COLOR_SW_MODE__SHIFT',
    'CB_COLOR7_ATTRIB__FMASK_SW_MODE_MASK',
    'CB_COLOR7_ATTRIB__FMASK_SW_MODE__SHIFT',
    'CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1_MASK',
    'CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1__SHIFT',
    'CB_COLOR7_ATTRIB__META_LINEAR_MASK',
    'CB_COLOR7_ATTRIB__META_LINEAR__SHIFT',
    'CB_COLOR7_ATTRIB__MIP0_DEPTH_MASK',
    'CB_COLOR7_ATTRIB__MIP0_DEPTH__SHIFT',
    'CB_COLOR7_ATTRIB__NUM_FRAGMENTS_MASK',
    'CB_COLOR7_ATTRIB__NUM_FRAGMENTS__SHIFT',
    'CB_COLOR7_ATTRIB__NUM_SAMPLES_MASK',
    'CB_COLOR7_ATTRIB__NUM_SAMPLES__SHIFT',
    'CB_COLOR7_ATTRIB__PIPE_ALIGNED_MASK',
    'CB_COLOR7_ATTRIB__PIPE_ALIGNED__SHIFT',
    'CB_COLOR7_ATTRIB__RB_ALIGNED_MASK',
    'CB_COLOR7_ATTRIB__RB_ALIGNED__SHIFT',
    'CB_COLOR7_ATTRIB__RESOURCE_TYPE_MASK',
    'CB_COLOR7_ATTRIB__RESOURCE_TYPE__SHIFT',
    'CB_COLOR7_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR7_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR7_BASE__BASE_256B_MASK',
    'CB_COLOR7_BASE__BASE_256B__SHIFT',
    'CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0_MASK',
    'CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0__SHIFT',
    'CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1_MASK',
    'CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1__SHIFT',
    'CB_COLOR7_CMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR7_CMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR7_CMASK__BASE_256B_MASK',
    'CB_COLOR7_CMASK__BASE_256B__SHIFT',
    'CB_COLOR7_DCC_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR7_DCC_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR7_DCC_BASE__BASE_256B_MASK',
    'CB_COLOR7_DCC_BASE__BASE_256B__SHIFT',
    'CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM_MASK',
    'CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM__SHIFT',
    'CB_COLOR7_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK',
    'CB_COLOR7_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT',
    'CB_COLOR7_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE_MASK',
    'CB_COLOR7_DCC_CONTROL__ENABLE_CONSTANT_ENCODE_REG_WRITE__SHIFT',
    'CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK',
    'CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS__SHIFT',
    'CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK',
    'CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE__SHIFT',
    'CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK',
    'CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION__SHIFT',
    'CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK',
    'CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION__SHIFT',
    'CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK',
    'CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE__SHIFT',
    'CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK',
    'CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT',
    'CB_COLOR7_FMASK_BASE_EXT__BASE_256B_MASK',
    'CB_COLOR7_FMASK_BASE_EXT__BASE_256B__SHIFT',
    'CB_COLOR7_FMASK__BASE_256B_MASK',
    'CB_COLOR7_FMASK__BASE_256B__SHIFT',
    'CB_COLOR7_INFO__BLEND_BYPASS_MASK',
    'CB_COLOR7_INFO__BLEND_BYPASS__SHIFT',
    'CB_COLOR7_INFO__BLEND_CLAMP_MASK',
    'CB_COLOR7_INFO__BLEND_CLAMP__SHIFT',
    'CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL_MASK',
    'CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL__SHIFT',
    'CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST_MASK',
    'CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST__SHIFT',
    'CB_COLOR7_INFO__CMASK_ADDR_TYPE_MASK',
    'CB_COLOR7_INFO__CMASK_ADDR_TYPE__SHIFT',
    'CB_COLOR7_INFO__COMPRESSION_MASK',
    'CB_COLOR7_INFO__COMPRESSION__SHIFT',
    'CB_COLOR7_INFO__COMP_SWAP_MASK',
    'CB_COLOR7_INFO__COMP_SWAP__SHIFT',
    'CB_COLOR7_INFO__DCC_ENABLE_MASK',
    'CB_COLOR7_INFO__DCC_ENABLE__SHIFT',
    'CB_COLOR7_INFO__ENDIAN_MASK', 'CB_COLOR7_INFO__ENDIAN__SHIFT',
    'CB_COLOR7_INFO__FAST_CLEAR_MASK',
    'CB_COLOR7_INFO__FAST_CLEAR__SHIFT',
    'CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE_MASK',
    'CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE__SHIFT',
    'CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK',
    'CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY__SHIFT',
    'CB_COLOR7_INFO__FORMAT_MASK', 'CB_COLOR7_INFO__FORMAT__SHIFT',
    'CB_COLOR7_INFO__NUMBER_TYPE_MASK',
    'CB_COLOR7_INFO__NUMBER_TYPE__SHIFT',
    'CB_COLOR7_INFO__ROUND_MODE_MASK',
    'CB_COLOR7_INFO__ROUND_MODE__SHIFT',
    'CB_COLOR7_INFO__SIMPLE_FLOAT_MASK',
    'CB_COLOR7_INFO__SIMPLE_FLOAT__SHIFT',
    'CB_COLOR7_VIEW__MIP_LEVEL_MASK',
    'CB_COLOR7_VIEW__MIP_LEVEL__SHIFT',
    'CB_COLOR7_VIEW__SLICE_MAX_MASK',
    'CB_COLOR7_VIEW__SLICE_MAX__SHIFT',
    'CB_COLOR7_VIEW__SLICE_START_MASK',
    'CB_COLOR7_VIEW__SLICE_START__SHIFT',
    'CB_COLOR_CONTROL__DEGAMMA_ENABLE_MASK',
    'CB_COLOR_CONTROL__DEGAMMA_ENABLE__SHIFT',
    'CB_COLOR_CONTROL__DISABLE_DUAL_QUAD_MASK',
    'CB_COLOR_CONTROL__DISABLE_DUAL_QUAD__SHIFT',
    'CB_COLOR_CONTROL__MODE_MASK', 'CB_COLOR_CONTROL__MODE__SHIFT',
    'CB_COLOR_CONTROL__ROP3_MASK', 'CB_COLOR_CONTROL__ROP3__SHIFT',
    'CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT_MASK',
    'CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT__SHIFT',
    'CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS_MASK',
    'CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS__SHIFT',
    'CB_DCC_CONFIG__DISABLE_CONSTANT_ENCODE_MASK',
    'CB_DCC_CONFIG__DISABLE_CONSTANT_ENCODE__SHIFT',
    'CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH_MASK',
    'CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH__SHIFT',
    'CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE_MASK',
    'CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE__SHIFT',
    'CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH_MASK',
    'CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH__SHIFT',
    'CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE_MASK',
    'CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE__SHIFT',
    'CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH_MASK',
    'CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH__SHIFT',
    'CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_AC01_MASK',
    'CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_AC01__SHIFT',
    'CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG_MASK',
    'CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_REG__SHIFT',
    'CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_SINGLE_MASK',
    'CB_DCC_CONTROL__DISABLE_CONSTANT_ENCODE_SINGLE__SHIFT',
    'CB_DCC_CONTROL__DISABLE_ELIMFC_SKIP_OF_AC01_MASK',
    'CB_DCC_CONTROL__DISABLE_ELIMFC_SKIP_OF_AC01__SHIFT',
    'CB_DCC_CONTROL__DISABLE_ELIMFC_SKIP_OF_SINGLE_MASK',
    'CB_DCC_CONTROL__DISABLE_ELIMFC_SKIP_OF_SINGLE__SHIFT',
    'CB_DCC_CONTROL__ENABLE_ELIMFC_SKIP_OF_REG_MASK',
    'CB_DCC_CONTROL__ENABLE_ELIMFC_SKIP_OF_REG__SHIFT',
    'CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK',
    'CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE__SHIFT',
    'CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE_MASK',
    'CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE__SHIFT',
    'CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK_MASK',
    'CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK__SHIFT',
    'CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS_MASK',
    'CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS__SHIFT',
    'CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS_MASK',
    'CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS__SHIFT',
    'CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH_MASK',
    'CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH__SHIFT',
    'CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS_MASK',
    'CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS__SHIFT',
    'CB_HW_CONTROL_1__RMI_CREDITS_MASK',
    'CB_HW_CONTROL_1__RMI_CREDITS__SHIFT',
    'CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH_MASK',
    'CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH__SHIFT',
    'CB_HW_CONTROL_2__CHICKEN_BITS_MASK',
    'CB_HW_CONTROL_2__CHICKEN_BITS__SHIFT',
    'CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8_MASK',
    'CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8__SHIFT',
    'CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH_MASK',
    'CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH__SHIFT',
    'CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH_MASK',
    'CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH__SHIFT',
    'CB_HW_CONTROL_3__COLOR_CACHE_PREFETCH_NUM_CLS_MASK',
    'CB_HW_CONTROL_3__COLOR_CACHE_PREFETCH_NUM_CLS__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_BLENDER_CLOCK_GATING_MASK',
    'CB_HW_CONTROL_3__DISABLE_BLENDER_CLOCK_GATING__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD_MASK',
    'CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM_MASK',
    'CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING_MASK',
    'CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_CMASK_LAST_QUAD_INSERTION_MASK',
    'CB_HW_CONTROL_3__DISABLE_CMASK_LAST_QUAD_INSERTION__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_DUALSRC_WITH_OBJPRIMID_FIX_MASK',
    'CB_HW_CONTROL_3__DISABLE_DUALSRC_WITH_OBJPRIMID_FIX__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CC_MASK',
    'CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CC__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CM_MASK',
    'CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CM__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_DC_MASK',
    'CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_DC__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_FC_MASK',
    'CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_FC__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT_MASK',
    'CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_NACK_COLOR_RD_WR_OPT_MASK',
    'CB_HW_CONTROL_3__DISABLE_NACK_COLOR_RD_WR_OPT__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CC_MASK',
    'CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CC__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CM_MASK',
    'CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CM__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_DC_MASK',
    'CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_DC__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_FC_MASK',
    'CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_FC__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_OC_FIXES_OF_BUG_522542_MASK',
    'CB_HW_CONTROL_3__DISABLE_OC_FIXES_OF_BUG_522542__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR_MASK',
    'CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION_MASK',
    'CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP_MASK',
    'CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_511967_MASK',
    'CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_511967__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_520657_MASK',
    'CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_520657__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_SHADER_BLEND_OPTS_MASK',
    'CB_HW_CONTROL_3__DISABLE_SHADER_BLEND_OPTS__SHIFT',
    'CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL_MASK',
    'CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL__SHIFT',
    'CB_HW_CONTROL_3__FORCE_RMI_CLKEN_HIGH_MASK',
    'CB_HW_CONTROL_3__FORCE_RMI_CLKEN_HIGH__SHIFT',
    'CB_HW_CONTROL_3__FORCE_RMI_LAST_HIGH_MASK',
    'CB_HW_CONTROL_3__FORCE_RMI_LAST_HIGH__SHIFT',
    'CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED_MASK',
    'CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED__SHIFT',
    'CB_HW_CONTROL_3__SPLIT_ALL_FAST_MODE_TRANSFERS_MASK',
    'CB_HW_CONTROL_3__SPLIT_ALL_FAST_MODE_TRANSFERS__SHIFT',
    'CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE_MASK',
    'CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE__SHIFT',
    'CB_HW_CONTROL__CC_CACHE_EVICT_POINT_MASK',
    'CB_HW_CONTROL__CC_CACHE_EVICT_POINT__SHIFT',
    'CB_HW_CONTROL__CM_CACHE_EVICT_POINT_MASK',
    'CB_HW_CONTROL__CM_CACHE_EVICT_POINT__SHIFT',
    'CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS_MASK',
    'CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS__SHIFT',
    'CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK',
    'CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL__SHIFT',
    'CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST_MASK',
    'CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST__SHIFT',
    'CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST_MASK',
    'CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST__SHIFT',
    'CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED_MASK',
    'CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED__SHIFT',
    'CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT_MASK',
    'CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT__SHIFT',
    'CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK_MASK',
    'CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK__SHIFT',
    'CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING_MASK',
    'CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING__SHIFT',
    'CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE_MASK',
    'CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE__SHIFT',
    'CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG_MASK',
    'CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG__SHIFT',
    'CB_HW_CONTROL__FC_CACHE_EVICT_POINT_MASK',
    'CB_HW_CONTROL__FC_CACHE_EVICT_POINT__SHIFT',
    'CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE_MASK',
    'CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE__SHIFT',
    'CB_HW_CONTROL__FORCE_NEEDS_DST_MASK',
    'CB_HW_CONTROL__FORCE_NEEDS_DST__SHIFT',
    'CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT_MASK',
    'CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT__SHIFT',
    'CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT_MASK',
    'CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT__SHIFT',
    'CB_HW_MEM_ARBITER_RD__BREAK_GROUP_AGE_MASK',
    'CB_HW_MEM_ARBITER_RD__BREAK_GROUP_AGE__SHIFT',
    'CB_HW_MEM_ARBITER_RD__IGNORE_URGENT_AGE_MASK',
    'CB_HW_MEM_ARBITER_RD__IGNORE_URGENT_AGE__SHIFT',
    'CB_HW_MEM_ARBITER_RD__MODE_MASK',
    'CB_HW_MEM_ARBITER_RD__MODE__SHIFT',
    'CB_HW_MEM_ARBITER_RD__SCALE_AGE_MASK',
    'CB_HW_MEM_ARBITER_RD__SCALE_AGE__SHIFT',
    'CB_HW_MEM_ARBITER_RD__SCALE_WEIGHT_MASK',
    'CB_HW_MEM_ARBITER_RD__SCALE_WEIGHT__SHIFT',
    'CB_HW_MEM_ARBITER_RD__SEND_LASTS_WITHIN_GROUPS_MASK',
    'CB_HW_MEM_ARBITER_RD__SEND_LASTS_WITHIN_GROUPS__SHIFT',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_CC_MASK',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_CC__SHIFT',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_CM_MASK',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_CM__SHIFT',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_DC_MASK',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_DC__SHIFT',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_NOREQS_MASK',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_NOREQS__SHIFT',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_REQS_MASK',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_REQS__SHIFT',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_FC_MASK',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_FC__SHIFT',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_IGNORE_NUM_TIDS_MASK',
    'CB_HW_MEM_ARBITER_RD__WEIGHT_IGNORE_NUM_TIDS__SHIFT',
    'CB_HW_MEM_ARBITER_WR__BREAK_GROUP_AGE_MASK',
    'CB_HW_MEM_ARBITER_WR__BREAK_GROUP_AGE__SHIFT',
    'CB_HW_MEM_ARBITER_WR__IGNORE_URGENT_AGE_MASK',
    'CB_HW_MEM_ARBITER_WR__IGNORE_URGENT_AGE__SHIFT',
    'CB_HW_MEM_ARBITER_WR__MODE_MASK',
    'CB_HW_MEM_ARBITER_WR__MODE__SHIFT',
    'CB_HW_MEM_ARBITER_WR__SCALE_AGE_MASK',
    'CB_HW_MEM_ARBITER_WR__SCALE_AGE__SHIFT',
    'CB_HW_MEM_ARBITER_WR__SCALE_WEIGHT_MASK',
    'CB_HW_MEM_ARBITER_WR__SCALE_WEIGHT__SHIFT',
    'CB_HW_MEM_ARBITER_WR__SEND_LASTS_WITHIN_GROUPS_MASK',
    'CB_HW_MEM_ARBITER_WR__SEND_LASTS_WITHIN_GROUPS__SHIFT',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_CC_MASK',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_CC__SHIFT',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_CM_MASK',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_CM__SHIFT',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_DC_MASK',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_DC__SHIFT',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_NOREQS_MASK',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_NOREQS__SHIFT',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_REQS_MASK',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_REQS__SHIFT',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_FC_MASK',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_FC__SHIFT',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_IGNORE_BYTE_MASK_MASK',
    'CB_HW_MEM_ARBITER_WR__WEIGHT_IGNORE_BYTE_MASK__SHIFT',
    'CB_MRT0_EPITCH__EPITCH_MASK', 'CB_MRT0_EPITCH__EPITCH__SHIFT',
    'CB_MRT1_EPITCH__EPITCH_MASK', 'CB_MRT1_EPITCH__EPITCH__SHIFT',
    'CB_MRT2_EPITCH__EPITCH_MASK', 'CB_MRT2_EPITCH__EPITCH__SHIFT',
    'CB_MRT3_EPITCH__EPITCH_MASK', 'CB_MRT3_EPITCH__EPITCH__SHIFT',
    'CB_MRT4_EPITCH__EPITCH_MASK', 'CB_MRT4_EPITCH__EPITCH__SHIFT',
    'CB_MRT5_EPITCH__EPITCH_MASK', 'CB_MRT5_EPITCH__EPITCH__SHIFT',
    'CB_MRT6_EPITCH__EPITCH_MASK', 'CB_MRT6_EPITCH__EPITCH__SHIFT',
    'CB_MRT7_EPITCH__EPITCH_MASK', 'CB_MRT7_EPITCH__EPITCH__SHIFT',
    'CB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'CB_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'CB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'CB_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'CB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'CB_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'CB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'CB_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'CB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'CB_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'CB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'CB_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'CB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'CB_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'CB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'CB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'CB_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'CB_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'CB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'CB_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'CB_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'CB_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'CB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'CB_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'CB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'CB_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'CB_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'CB_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'CB_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'CB_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'CB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'CB_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'CB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'CB_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'CB_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'CB_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'CB_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'CB_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'CB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'CB_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'CB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'CB_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'CB_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'CB_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'CB_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'CB_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE_MASK',
    'CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE__SHIFT',
    'CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL_MASK',
    'CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL__SHIFT',
    'CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE_MASK',
    'CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE__SHIFT',
    'CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL_MASK',
    'CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL__SHIFT',
    'CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE_MASK',
    'CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE__SHIFT',
    'CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL_MASK',
    'CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL__SHIFT',
    'CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE_MASK',
    'CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE__SHIFT',
    'CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL_MASK',
    'CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL__SHIFT',
    'CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE_MASK',
    'CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE__SHIFT',
    'CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL_MASK',
    'CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL__SHIFT',
    'CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE_MASK',
    'CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE__SHIFT',
    'CB_PERFCOUNTER_FILTER__OP_FILTER_SEL_MASK',
    'CB_PERFCOUNTER_FILTER__OP_FILTER_SEL__SHIFT',
    'CB_SHADER_MASK__OUTPUT0_ENABLE_MASK',
    'CB_SHADER_MASK__OUTPUT0_ENABLE__SHIFT',
    'CB_SHADER_MASK__OUTPUT1_ENABLE_MASK',
    'CB_SHADER_MASK__OUTPUT1_ENABLE__SHIFT',
    'CB_SHADER_MASK__OUTPUT2_ENABLE_MASK',
    'CB_SHADER_MASK__OUTPUT2_ENABLE__SHIFT',
    'CB_SHADER_MASK__OUTPUT3_ENABLE_MASK',
    'CB_SHADER_MASK__OUTPUT3_ENABLE__SHIFT',
    'CB_SHADER_MASK__OUTPUT4_ENABLE_MASK',
    'CB_SHADER_MASK__OUTPUT4_ENABLE__SHIFT',
    'CB_SHADER_MASK__OUTPUT5_ENABLE_MASK',
    'CB_SHADER_MASK__OUTPUT5_ENABLE__SHIFT',
    'CB_SHADER_MASK__OUTPUT6_ENABLE_MASK',
    'CB_SHADER_MASK__OUTPUT6_ENABLE__SHIFT',
    'CB_SHADER_MASK__OUTPUT7_ENABLE_MASK',
    'CB_SHADER_MASK__OUTPUT7_ENABLE__SHIFT',
    'CB_TARGET_MASK__TARGET0_ENABLE_MASK',
    'CB_TARGET_MASK__TARGET0_ENABLE__SHIFT',
    'CB_TARGET_MASK__TARGET1_ENABLE_MASK',
    'CB_TARGET_MASK__TARGET1_ENABLE__SHIFT',
    'CB_TARGET_MASK__TARGET2_ENABLE_MASK',
    'CB_TARGET_MASK__TARGET2_ENABLE__SHIFT',
    'CB_TARGET_MASK__TARGET3_ENABLE_MASK',
    'CB_TARGET_MASK__TARGET3_ENABLE__SHIFT',
    'CB_TARGET_MASK__TARGET4_ENABLE_MASK',
    'CB_TARGET_MASK__TARGET4_ENABLE__SHIFT',
    'CB_TARGET_MASK__TARGET5_ENABLE_MASK',
    'CB_TARGET_MASK__TARGET5_ENABLE__SHIFT',
    'CB_TARGET_MASK__TARGET6_ENABLE_MASK',
    'CB_TARGET_MASK__TARGET6_ENABLE__SHIFT',
    'CB_TARGET_MASK__TARGET7_ENABLE_MASK',
    'CB_TARGET_MASK__TARGET7_ENABLE__SHIFT',
    'CC_GC_EDC_CONFIG__DIS_EDC_MASK',
    'CC_GC_EDC_CONFIG__DIS_EDC__SHIFT',
    'CC_GC_EDC_CONFIG__ENABLE_IRRITATOR_CLK_MASK',
    'CC_GC_EDC_CONFIG__ENABLE_IRRITATOR_CLK__SHIFT',
    'CC_GC_EDC_CONFIG__WRITE_DIS_MASK',
    'CC_GC_EDC_CONFIG__WRITE_DIS__SHIFT',
    'CC_GC_PRIM_CONFIG__INACTIVE_IA_MASK',
    'CC_GC_PRIM_CONFIG__INACTIVE_IA__SHIFT',
    'CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA_MASK',
    'CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA__SHIFT',
    'CC_GC_PRIM_CONFIG__WRITE_DIS_MASK',
    'CC_GC_PRIM_CONFIG__WRITE_DIS__SHIFT',
    'CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK',
    'CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT',
    'CC_GC_SHADER_ARRAY_CONFIG__WRITE_DIS_MASK',
    'CC_GC_SHADER_ARRAY_CONFIG__WRITE_DIS__SHIFT',
    'CC_GC_SHADER_RATE_CONFIG__DPFP_RATE_MASK',
    'CC_GC_SHADER_RATE_CONFIG__DPFP_RATE__SHIFT',
    'CC_GC_SHADER_RATE_CONFIG__HALF_LDS_MASK',
    'CC_GC_SHADER_RATE_CONFIG__HALF_LDS__SHIFT',
    'CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK',
    'CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE__SHIFT',
    'CC_GC_SHADER_RATE_CONFIG__WRITE_DIS_MASK',
    'CC_GC_SHADER_RATE_CONFIG__WRITE_DIS__SHIFT',
    'CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK',
    'CC_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT',
    'CC_RB_BACKEND_DISABLE__WRITE_DIS_MASK',
    'CC_RB_BACKEND_DISABLE__WRITE_DIS__SHIFT',
    'CC_RB_DAISY_CHAIN__RB_0_MASK', 'CC_RB_DAISY_CHAIN__RB_0__SHIFT',
    'CC_RB_DAISY_CHAIN__RB_1_MASK', 'CC_RB_DAISY_CHAIN__RB_1__SHIFT',
    'CC_RB_DAISY_CHAIN__RB_2_MASK', 'CC_RB_DAISY_CHAIN__RB_2__SHIFT',
    'CC_RB_DAISY_CHAIN__RB_3_MASK', 'CC_RB_DAISY_CHAIN__RB_3__SHIFT',
    'CC_RB_DAISY_CHAIN__RB_4_MASK', 'CC_RB_DAISY_CHAIN__RB_4__SHIFT',
    'CC_RB_DAISY_CHAIN__RB_5_MASK', 'CC_RB_DAISY_CHAIN__RB_5__SHIFT',
    'CC_RB_DAISY_CHAIN__RB_6_MASK', 'CC_RB_DAISY_CHAIN__RB_6__SHIFT',
    'CC_RB_DAISY_CHAIN__RB_7_MASK', 'CC_RB_DAISY_CHAIN__RB_7__SHIFT',
    'CC_RB_REDUNDANCY__EN_REDUNDANCY0_MASK',
    'CC_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT',
    'CC_RB_REDUNDANCY__EN_REDUNDANCY1_MASK',
    'CC_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT',
    'CC_RB_REDUNDANCY__FAILED_RB0_MASK',
    'CC_RB_REDUNDANCY__FAILED_RB0__SHIFT',
    'CC_RB_REDUNDANCY__FAILED_RB1_MASK',
    'CC_RB_REDUNDANCY__FAILED_RB1__SHIFT',
    'CC_RB_REDUNDANCY__WRITE_DIS_MASK',
    'CC_RB_REDUNDANCY__WRITE_DIS__SHIFT',
    'CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK',
    'CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_TA_SQC_CTRL_REG__SQC_MASK',
    'CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK',
    'CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT',
    'CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_TA_SQC_CTRL_REG__SQC__SHIFT',
    'CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU0_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU0_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU0_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU0_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU0_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU0_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU0_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU0_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU0_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU0_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU0_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU0_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU0_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU0_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU10_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK',
    'CGTS_CU10_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_TA_SQC_CTRL_REG__SQC_MASK',
    'CGTS_CU10_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK',
    'CGTS_CU10_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT',
    'CGTS_CU10_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_TA_SQC_CTRL_REG__SQC__SHIFT',
    'CGTS_CU10_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU10_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU10_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU10_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU10_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU10_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU10_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU10_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU10_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU10_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU10_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU10_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU10_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU10_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU10_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU10_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU10_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU10_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU10_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU11_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU11_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU11_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU11_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU11_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU11_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU11_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU11_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU11_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU11_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU11_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU11_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU11_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU11_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU11_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU11_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU11_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU11_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU11_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU11_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU11_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU11_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU11_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU11_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU11_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU11_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU11_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU11_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU11_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU11_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU11_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU11_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU11_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU11_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK',
    'CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_TA_SQC_CTRL_REG__SQC_MASK',
    'CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK',
    'CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT',
    'CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_TA_SQC_CTRL_REG__SQC__SHIFT',
    'CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU12_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU12_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU12_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU12_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU12_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU12_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU12_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU12_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU12_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU12_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU12_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU12_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU12_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU12_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU13_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU13_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU13_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU13_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU13_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU13_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU13_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU13_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU13_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU13_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU13_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU13_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU13_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU13_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU13_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU13_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU13_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU13_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU13_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU13_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU13_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU13_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU13_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU13_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU13_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU13_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU13_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU13_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU13_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU13_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU13_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU13_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU13_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU13_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU14_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK',
    'CGTS_CU14_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_TA_SQC_CTRL_REG__SQC_MASK',
    'CGTS_CU14_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK',
    'CGTS_CU14_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT',
    'CGTS_CU14_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_TA_SQC_CTRL_REG__SQC__SHIFT',
    'CGTS_CU14_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU14_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU14_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU14_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU14_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU14_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU14_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU14_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU14_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU14_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU14_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU14_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU14_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU14_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU14_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU14_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU14_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU14_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU14_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU15_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU15_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU15_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU15_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU15_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU15_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU15_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU15_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU15_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU15_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU15_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU15_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU15_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU15_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU15_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU15_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU15_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU15_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU15_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU15_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU15_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU15_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU15_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU15_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU15_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU15_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU15_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU15_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU15_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU15_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU15_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU15_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU15_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU15_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU1_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU1_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU1_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU1_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU1_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU1_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU1_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU1_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU1_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU1_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU1_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU1_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU1_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU1_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU1_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU1_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU1_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU1_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU1_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU1_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU1_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU1_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU1_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU1_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU1_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU1_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU1_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU1_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU1_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU1_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU1_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU1_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU1_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU1_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU2_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK',
    'CGTS_CU2_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_TA_SQC_CTRL_REG__SQC_MASK',
    'CGTS_CU2_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK',
    'CGTS_CU2_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT',
    'CGTS_CU2_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_TA_SQC_CTRL_REG__SQC__SHIFT',
    'CGTS_CU2_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU2_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU2_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU2_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU2_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU2_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU2_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU2_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU2_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU2_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU2_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU2_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU2_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU2_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU2_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU2_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU2_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU2_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU2_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU3_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU3_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU3_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU3_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU3_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU3_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU3_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU3_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU3_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU3_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU3_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU3_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU3_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU3_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU3_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU3_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU3_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU3_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU3_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU3_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU3_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU3_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU3_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU3_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU3_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU3_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU3_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU3_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU3_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU3_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU3_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU3_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU3_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU3_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK',
    'CGTS_CU4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_TA_SQC_CTRL_REG__SQC_MASK',
    'CGTS_CU4_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK',
    'CGTS_CU4_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT',
    'CGTS_CU4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_TA_SQC_CTRL_REG__SQC__SHIFT',
    'CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU4_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU4_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU4_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU4_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU4_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU4_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU4_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU4_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU4_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU4_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU4_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU4_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU4_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU4_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU5_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU5_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU5_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU5_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU5_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU5_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU5_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU5_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU5_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU5_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU5_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU5_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU5_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU5_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU5_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU5_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU5_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU5_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU5_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU5_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU5_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU5_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU5_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU5_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU5_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU5_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU5_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU5_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU5_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU5_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU5_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU5_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU5_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU5_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU6_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK',
    'CGTS_CU6_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_TA_SQC_CTRL_REG__SQC_MASK',
    'CGTS_CU6_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK',
    'CGTS_CU6_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT',
    'CGTS_CU6_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_TA_SQC_CTRL_REG__SQC__SHIFT',
    'CGTS_CU6_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU6_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU6_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU6_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU6_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU6_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU6_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU6_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU6_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU6_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU6_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU6_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU6_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU6_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU6_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU6_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU6_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU6_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU6_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU7_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU7_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU7_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU7_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU7_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU7_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU7_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU7_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU7_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU7_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU7_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU7_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU7_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU7_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU7_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU7_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU7_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU7_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU7_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU7_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU7_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU7_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU7_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU7_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU7_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU7_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU7_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU7_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU7_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU7_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU7_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU7_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU7_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU7_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU8_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK',
    'CGTS_CU8_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_TA_SQC_CTRL_REG__SQC_MASK',
    'CGTS_CU8_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK',
    'CGTS_CU8_TA_SQC_CTRL_REG__SQC_OVERRIDE__SHIFT',
    'CGTS_CU8_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_TA_SQC_CTRL_REG__SQC__SHIFT',
    'CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU8_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU8_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU8_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU8_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU8_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU8_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU8_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU8_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU8_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU8_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU8_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU8_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU8_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU8_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK',
    'CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK',
    'CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE__SHIFT',
    'CGTS_CU9_LDS_SQ_CTRL_REG__LDS_MASK',
    'CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK',
    'CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE__SHIFT',
    'CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_LDS_SQ_CTRL_REG__LDS__SHIFT',
    'CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK',
    'CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK',
    'CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE__SHIFT',
    'CGTS_CU9_LDS_SQ_CTRL_REG__SQ_MASK',
    'CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK',
    'CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE__SHIFT',
    'CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_LDS_SQ_CTRL_REG__SQ__SHIFT',
    'CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK',
    'CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK',
    'CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE__SHIFT',
    'CGTS_CU9_SP0_CTRL_REG__SP00_MASK',
    'CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE_MASK',
    'CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE__SHIFT',
    'CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_SP0_CTRL_REG__SP00__SHIFT',
    'CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK',
    'CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK',
    'CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE__SHIFT',
    'CGTS_CU9_SP0_CTRL_REG__SP01_MASK',
    'CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE_MASK',
    'CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE__SHIFT',
    'CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_SP0_CTRL_REG__SP01__SHIFT',
    'CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK',
    'CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK',
    'CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE__SHIFT',
    'CGTS_CU9_SP1_CTRL_REG__SP10_MASK',
    'CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE_MASK',
    'CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE__SHIFT',
    'CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_SP1_CTRL_REG__SP10__SHIFT',
    'CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK',
    'CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK',
    'CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE__SHIFT',
    'CGTS_CU9_SP1_CTRL_REG__SP11_MASK',
    'CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE_MASK',
    'CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE__SHIFT',
    'CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_SP1_CTRL_REG__SP11__SHIFT',
    'CGTS_CU9_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK',
    'CGTS_CU9_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK',
    'CGTS_CU9_TA_SQC_CTRL_REG__TA_LS_OVERRIDE__SHIFT',
    'CGTS_CU9_TA_SQC_CTRL_REG__TA_MASK',
    'CGTS_CU9_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK',
    'CGTS_CU9_TA_SQC_CTRL_REG__TA_OVERRIDE__SHIFT',
    'CGTS_CU9_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU9_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_TA_SQC_CTRL_REG__TA__SHIFT',
    'CGTS_CU9_TCPI_CTRL_REG__RESERVED_MASK',
    'CGTS_CU9_TCPI_CTRL_REG__RESERVED__SHIFT',
    'CGTS_CU9_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK',
    'CGTS_CU9_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK',
    'CGTS_CU9_TCPI_CTRL_REG__TCPI_LS_OVERRIDE__SHIFT',
    'CGTS_CU9_TCPI_CTRL_REG__TCPI_MASK',
    'CGTS_CU9_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK',
    'CGTS_CU9_TCPI_CTRL_REG__TCPI_OVERRIDE__SHIFT',
    'CGTS_CU9_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU9_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_TCPI_CTRL_REG__TCPI__SHIFT',
    'CGTS_CU9_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK',
    'CGTS_CU9_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK',
    'CGTS_CU9_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE__SHIFT',
    'CGTS_CU9_TD_TCP_CTRL_REG__TCPF_MASK',
    'CGTS_CU9_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK',
    'CGTS_CU9_TD_TCP_CTRL_REG__TCPF_OVERRIDE__SHIFT',
    'CGTS_CU9_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU9_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_TD_TCP_CTRL_REG__TCPF__SHIFT',
    'CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK',
    'CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK',
    'CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE__SHIFT',
    'CGTS_CU9_TD_TCP_CTRL_REG__TD_MASK',
    'CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK',
    'CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE__SHIFT',
    'CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK',
    'CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE__SHIFT',
    'CGTS_CU9_TD_TCP_CTRL_REG__TD__SHIFT',
    'CGTS_RD_CTRL_REG__REG_MUX_SEL_MASK',
    'CGTS_RD_CTRL_REG__REG_MUX_SEL__SHIFT',
    'CGTS_RD_CTRL_REG__ROW_MUX_SEL_MASK',
    'CGTS_RD_CTRL_REG__ROW_MUX_SEL__SHIFT',
    'CGTS_RD_REG__READ_DATA_MASK', 'CGTS_RD_REG__READ_DATA__SHIFT',
    'CGTS_SM_CTRL_REG__BASE_MODE_MASK',
    'CGTS_SM_CTRL_REG__BASE_MODE__SHIFT',
    'CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK',
    'CGTS_SM_CTRL_REG__LS_OVERRIDE__SHIFT',
    'CGTS_SM_CTRL_REG__MGCG_ENABLED_MASK',
    'CGTS_SM_CTRL_REG__MGCG_ENABLED__SHIFT',
    'CGTS_SM_CTRL_REG__OFF_SEQ_DELAY_MASK',
    'CGTS_SM_CTRL_REG__OFF_SEQ_DELAY__SHIFT',
    'CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK',
    'CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN__SHIFT',
    'CGTS_SM_CTRL_REG__ON_MONITOR_ADD_MASK',
    'CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT',
    'CGTS_SM_CTRL_REG__ON_SEQ_DELAY_MASK',
    'CGTS_SM_CTRL_REG__ON_SEQ_DELAY__SHIFT',
    'CGTS_SM_CTRL_REG__OVERRIDE_MASK',
    'CGTS_SM_CTRL_REG__OVERRIDE__SHIFT',
    'CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK',
    'CGTS_SM_CTRL_REG__SM_MODE_ENABLE__SHIFT',
    'CGTS_SM_CTRL_REG__SM_MODE_MASK',
    'CGTS_SM_CTRL_REG__SM_MODE__SHIFT',
    'CGTS_TCC_DISABLE__TCC_DISABLE_MASK',
    'CGTS_TCC_DISABLE__TCC_DISABLE__SHIFT',
    'CGTS_TCC_DISABLE__WRITE_DIS_MASK',
    'CGTS_TCC_DISABLE__WRITE_DIS__SHIFT',
    'CGTS_USER_TCC_DISABLE__TCC_DISABLE_MASK',
    'CGTS_USER_TCC_DISABLE__TCC_DISABLE__SHIFT',
    'CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE_MASK',
    'CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE__SHIFT',
    'CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE_MASK',
    'CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE__SHIFT',
    'CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE_MASK',
    'CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE__SHIFT',
    'CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE_MASK',
    'CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE__SHIFT',
    'CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE_MASK',
    'CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE__SHIFT',
    'CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE_MASK',
    'CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE__SHIFT',
    'CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE_MASK',
    'CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE__SHIFT',
    'CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_BCI_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_BCI_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_BCI_CLK_CTRL__REG_OVERRIDE_MASK',
    'CGTT_BCI_CLK_CTRL__REG_OVERRIDE__SHIFT',
    'CGTT_BCI_CLK_CTRL__RESERVED_MASK',
    'CGTT_BCI_CLK_CTRL__RESERVED__SHIFT',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CGTT_CPC_CLK_CTRL__MGLS_OVERRIDE_MASK',
    'CGTT_CPC_CLK_CTRL__MGLS_OVERRIDE__SHIFT',
    'CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_CPC_CLK_CTRL__REG_CLK_OFF_HYSTERESIS_MASK',
    'CGTT_CPC_CLK_CTRL__REG_CLK_OFF_HYSTERESIS__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CGTT_CP_CLK_CTRL__MGLS_OVERRIDE_MASK',
    'CGTT_CP_CLK_CTRL__MGLS_OVERRIDE__SHIFT',
    'CGTT_CP_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_CP_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CGTT_IA_CLK_CTRL__CORE_OVERRIDE_MASK',
    'CGTT_IA_CLK_CTRL__CORE_OVERRIDE__SHIFT',
    'CGTT_IA_CLK_CTRL__DBG_ENABLE_MASK',
    'CGTT_IA_CLK_CTRL__DBG_ENABLE__SHIFT',
    'CGTT_IA_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_IA_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_IA_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_IA_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_IA_CLK_CTRL__PERF_ENABLE_MASK',
    'CGTT_IA_CLK_CTRL__PERF_ENABLE__SHIFT',
    'CGTT_IA_CLK_CTRL__REG_OVERRIDE_MASK',
    'CGTT_IA_CLK_CTRL__REG_OVERRIDE__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE_MASK',
    'CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE__SHIFT',
    'CGTT_PA_CLK_CTRL__DEBUG_BUS_EN_MASK',
    'CGTT_PA_CLK_CTRL__DEBUG_BUS_EN__SHIFT',
    'CGTT_PA_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_PA_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_PA_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_PA_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE_MASK',
    'CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE_MASK',
    'CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE__SHIFT',
    'CGTT_PC_CLK_CTRL__CORE0_OVERRIDE_MASK',
    'CGTT_PC_CLK_CTRL__CORE0_OVERRIDE__SHIFT',
    'CGTT_PC_CLK_CTRL__CORE1_OVERRIDE_MASK',
    'CGTT_PC_CLK_CTRL__CORE1_OVERRIDE__SHIFT',
    'CGTT_PC_CLK_CTRL__CORE2_OVERRIDE_MASK',
    'CGTT_PC_CLK_CTRL__CORE2_OVERRIDE__SHIFT',
    'CGTT_PC_CLK_CTRL__CORE3_OVERRIDE_MASK',
    'CGTT_PC_CLK_CTRL__CORE3_OVERRIDE__SHIFT',
    'CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST_MASK',
    'CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST__SHIFT',
    'CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE_MASK',
    'CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE__SHIFT',
    'CGTT_PC_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_PC_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_PC_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_PC_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_PC_CLK_CTRL__PC_RAM_FGCG_OVERRIDE_MASK',
    'CGTT_PC_CLK_CTRL__PC_RAM_FGCG_OVERRIDE__SHIFT',
    'CGTT_PC_CLK_CTRL__PC_READ_CLK_EN_OVERRIDE_MASK',
    'CGTT_PC_CLK_CTRL__PC_READ_CLK_EN_OVERRIDE__SHIFT',
    'CGTT_PC_CLK_CTRL__PC_WRITE_CLK_EN_OVERRIDE_MASK',
    'CGTT_PC_CLK_CTRL__PC_WRITE_CLK_EN_OVERRIDE__SHIFT',
    'CGTT_PC_CLK_CTRL__REG_OVERRIDE_MASK',
    'CGTT_PC_CLK_CTRL__REG_OVERRIDE__SHIFT',
    'CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_RLC_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_RLC_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK',
    'CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT',
    'CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK',
    'CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CGTT_SC_CLK_CTRL0__OFF_HYSTERESIS_MASK',
    'CGTT_SC_CLK_CTRL0__OFF_HYSTERESIS__SHIFT',
    'CGTT_SC_CLK_CTRL0__ON_DELAY_MASK',
    'CGTT_SC_CLK_CTRL0__ON_DELAY__SHIFT',
    'CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_STALL_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_STALL_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL0__REG_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL0__REG_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL0__REG_CLK_STALL_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL0__REG_CLK_STALL_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE0_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE1_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE2_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE2__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE3_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE3__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE4_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE4__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE5_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE5__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_SC_CLK_CTRL1__OFF_HYSTERESIS_MASK',
    'CGTT_SC_CLK_CTRL1__OFF_HYSTERESIS__SHIFT',
    'CGTT_SC_CLK_CTRL1__ON_DELAY_MASK',
    'CGTT_SC_CLK_CTRL1__ON_DELAY__SHIFT',
    'CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_STALL_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_STALL_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_STALL_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_STALL_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__PBB_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__PBB_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__PBB_CLK_STALL_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__PBB_CLK_STALL_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_STALL_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_STALL_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_STALL_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_STALL_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_STALL_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_STALL_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL2__OFF_HYSTERESIS_MASK',
    'CGTT_SC_CLK_CTRL2__OFF_HYSTERESIS__SHIFT',
    'CGTT_SC_CLK_CTRL2__ON_DELAY_MASK',
    'CGTT_SC_CLK_CTRL2__ON_DELAY__SHIFT',
    'CGTT_SC_CLK_CTRL2__PA_SC_INTF_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL2__PA_SC_INTF_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL2__SCF_SCB_INTF_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL2__SCF_SCB_INTF_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL2__SC_DB_INTF_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL2__SC_DB_INTF_CLK_OVERRIDE__SHIFT',
    'CGTT_SC_CLK_CTRL2__SC_PKR_INTF_CLK_OVERRIDE_MASK',
    'CGTT_SC_CLK_CTRL2__SC_PKR_INTF_CLK_OVERRIDE__SHIFT',
    'CGTT_SPIS_CLK_CTRL__GRP0_OVERRIDE_MASK',
    'CGTT_SPIS_CLK_CTRL__GRP0_OVERRIDE__SHIFT',
    'CGTT_SPIS_CLK_CTRL__GRP1_OVERRIDE_MASK',
    'CGTT_SPIS_CLK_CTRL__GRP1_OVERRIDE__SHIFT',
    'CGTT_SPIS_CLK_CTRL__GRP2_OVERRIDE_MASK',
    'CGTT_SPIS_CLK_CTRL__GRP2_OVERRIDE__SHIFT',
    'CGTT_SPIS_CLK_CTRL__GRP3_OVERRIDE_MASK',
    'CGTT_SPIS_CLK_CTRL__GRP3_OVERRIDE__SHIFT',
    'CGTT_SPIS_CLK_CTRL__GRP4_OVERRIDE_MASK',
    'CGTT_SPIS_CLK_CTRL__GRP4_OVERRIDE__SHIFT',
    'CGTT_SPIS_CLK_CTRL__GRP5_OVERRIDE_MASK',
    'CGTT_SPIS_CLK_CTRL__GRP5_OVERRIDE__SHIFT',
    'CGTT_SPIS_CLK_CTRL__GRP6_OVERRIDE_MASK',
    'CGTT_SPIS_CLK_CTRL__GRP6_OVERRIDE__SHIFT',
    'CGTT_SPIS_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_SPIS_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_SPIS_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_SPIS_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_SPIS_CLK_CTRL__REG_OVERRIDE_MASK',
    'CGTT_SPIS_CLK_CTRL__REG_OVERRIDE__SHIFT',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_SPIS_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE_MASK',
    'CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE__SHIFT',
    'CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE_MASK',
    'CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE__SHIFT',
    'CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE_MASK',
    'CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE__SHIFT',
    'CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_SPI_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_SPI_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_SPI_CLK_CTRL__REG_OVERRIDE_MASK',
    'CGTT_SPI_CLK_CTRL__REG_OVERRIDE__SHIFT',
    'CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_SPI_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__GRP0_OVERRIDE_MASK',
    'CGTT_SPI_PS_CLK_CTRL__GRP0_OVERRIDE__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__GRP1_OVERRIDE_MASK',
    'CGTT_SPI_PS_CLK_CTRL__GRP1_OVERRIDE__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__GRP2_OVERRIDE_MASK',
    'CGTT_SPI_PS_CLK_CTRL__GRP2_OVERRIDE__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__GRP3_OVERRIDE_MASK',
    'CGTT_SPI_PS_CLK_CTRL__GRP3_OVERRIDE__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__GRP4_OVERRIDE_MASK',
    'CGTT_SPI_PS_CLK_CTRL__GRP4_OVERRIDE__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__GRP5_OVERRIDE_MASK',
    'CGTT_SPI_PS_CLK_CTRL__GRP5_OVERRIDE__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__GRP6_OVERRIDE_MASK',
    'CGTT_SPI_PS_CLK_CTRL__GRP6_OVERRIDE__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_SPI_PS_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_SPI_PS_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__REG_OVERRIDE_MASK',
    'CGTT_SPI_PS_CLK_CTRL__REG_OVERRIDE__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_SPI_PS_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_SQG_CLK_CTRL__CORE_OVERRIDE_MASK',
    'CGTT_SQG_CLK_CTRL__CORE_OVERRIDE__SHIFT',
    'CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_SQG_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_SQG_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE_MASK',
    'CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE__SHIFT',
    'CGTT_SQG_CLK_CTRL__REG_OVERRIDE_MASK',
    'CGTT_SQG_CLK_CTRL__REG_OVERRIDE__SHIFT',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE_MASK',
    'CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE__SHIFT',
    'CGTT_SQ_CLK_CTRL__CORE_OVERRIDE_MASK',
    'CGTT_SQ_CLK_CTRL__CORE_OVERRIDE__SHIFT',
    'CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_SQ_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_SQ_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE_MASK',
    'CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE__SHIFT',
    'CGTT_SQ_CLK_CTRL__REG_OVERRIDE_MASK',
    'CGTT_SQ_CLK_CTRL__REG_OVERRIDE__SHIFT',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CGTT_TCPF_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_TCPF_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_TCPF_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_TCPF_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE0_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE0__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE1_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE1__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE2_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE2__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE3_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE3__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE4_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE4__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE5_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE5__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE6_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE6__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE7_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE7__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CGTT_TCPF_CLK_CTRL__SPARE_MASK',
    'CGTT_TCPF_CLK_CTRL__SPARE__SHIFT',
    'CGTT_TCPI_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_TCPI_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_TCPI_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_TCPI_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE0_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE0__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE1_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE1__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE2_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE2__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE3_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE3__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE4_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE4__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE5_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE5__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE6_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE6__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE7_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE7__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'CGTT_TCPI_CLK_CTRL__SPARE_MASK',
    'CGTT_TCPI_CLK_CTRL__SPARE__SHIFT',
    'CGTT_VGT_CLK_CTRL__CORE_OVERRIDE_MASK',
    'CGTT_VGT_CLK_CTRL__CORE_OVERRIDE__SHIFT',
    'CGTT_VGT_CLK_CTRL__DBG_ENABLE_MASK',
    'CGTT_VGT_CLK_CTRL__DBG_ENABLE__SHIFT',
    'CGTT_VGT_CLK_CTRL__GS_OVERRIDE_MASK',
    'CGTT_VGT_CLK_CTRL__GS_OVERRIDE__SHIFT',
    'CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_VGT_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_VGT_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_VGT_CLK_CTRL__PERF_ENABLE_MASK',
    'CGTT_VGT_CLK_CTRL__PERF_ENABLE__SHIFT',
    'CGTT_VGT_CLK_CTRL__PRIMGEN_OVERRIDE_MASK',
    'CGTT_VGT_CLK_CTRL__PRIMGEN_OVERRIDE__SHIFT',
    'CGTT_VGT_CLK_CTRL__REG_OVERRIDE_MASK',
    'CGTT_VGT_CLK_CTRL__REG_OVERRIDE__SHIFT',
    'CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7_MASK',
    'CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7__SHIFT',
    'CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE8_MASK',
    'CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE8__SHIFT',
    'CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE9_MASK',
    'CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE9__SHIFT',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_VGT_CLK_CTRL__TESS_OVERRIDE_MASK',
    'CGTT_VGT_CLK_CTRL__TESS_OVERRIDE__SHIFT',
    'CGTT_WD_CLK_CTRL__CORE_OVERRIDE_MASK',
    'CGTT_WD_CLK_CTRL__CORE_OVERRIDE__SHIFT',
    'CGTT_WD_CLK_CTRL__DBG_ENABLE_MASK',
    'CGTT_WD_CLK_CTRL__DBG_ENABLE__SHIFT',
    'CGTT_WD_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'CGTT_WD_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'CGTT_WD_CLK_CTRL__ON_DELAY_MASK',
    'CGTT_WD_CLK_CTRL__ON_DELAY__SHIFT',
    'CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK',
    'CGTT_WD_CLK_CTRL__PERF_ENABLE__SHIFT',
    'CGTT_WD_CLK_CTRL__PRIMGEN_OVERRIDE_MASK',
    'CGTT_WD_CLK_CTRL__PRIMGEN_OVERRIDE__SHIFT',
    'CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE_MASK',
    'CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE__SHIFT',
    'CGTT_WD_CLK_CTRL__REG_OVERRIDE_MASK',
    'CGTT_WD_CLK_CTRL__REG_OVERRIDE__SHIFT',
    'CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7_MASK',
    'CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7__SHIFT',
    'CGTT_WD_CLK_CTRL__SOFT_OVERRIDE8_MASK',
    'CGTT_WD_CLK_CTRL__SOFT_OVERRIDE8__SHIFT',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'CGTT_WD_CLK_CTRL__TESS_OVERRIDE_MASK',
    'CGTT_WD_CLK_CTRL__TESS_OVERRIDE__SHIFT',
    'CGTX_SPI_DEBUG_CLK_CTRL__ALL_CLK_ON_OVERRIDE_MASK',
    'CGTX_SPI_DEBUG_CLK_CTRL__ALL_CLK_ON_OVERRIDE__SHIFT',
    'CGTX_SPI_DEBUG_CLK_CTRL__GRP5_CG_OFF_HYST_MASK',
    'CGTX_SPI_DEBUG_CLK_CTRL__GRP5_CG_OFF_HYST__SHIFT',
    'CGTX_SPI_DEBUG_CLK_CTRL__GRP5_CG_OVERRIDE_MASK',
    'CGTX_SPI_DEBUG_CLK_CTRL__GRP5_CG_OVERRIDE__SHIFT',
    'CGTX_SPI_DEBUG_CLK_CTRL__SPI_REPEATER_FGCG_OVERRIDE_MASK',
    'CGTX_SPI_DEBUG_CLK_CTRL__SPI_REPEATER_FGCG_OVERRIDE__SHIFT',
    'CGTX_SPI_DEBUG_CLK_CTRL__SPI_SH_CLK_CONTROL_MASK',
    'CGTX_SPI_DEBUG_CLK_CTRL__SPI_SH_CLK_CONTROL__SHIFT',
    'COHER_DEST_BASE_0__DEST_BASE_256B_MASK',
    'COHER_DEST_BASE_0__DEST_BASE_256B__SHIFT',
    'COHER_DEST_BASE_1__DEST_BASE_256B_MASK',
    'COHER_DEST_BASE_1__DEST_BASE_256B__SHIFT',
    'COHER_DEST_BASE_2__DEST_BASE_256B_MASK',
    'COHER_DEST_BASE_2__DEST_BASE_256B__SHIFT',
    'COHER_DEST_BASE_3__DEST_BASE_256B_MASK',
    'COHER_DEST_BASE_3__DEST_BASE_256B__SHIFT',
    'COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B_MASK',
    'COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B__SHIFT',
    'COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B_MASK',
    'COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B__SHIFT',
    'COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B_MASK',
    'COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B__SHIFT',
    'COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B_MASK',
    'COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B__SHIFT',
    'COMPUTE_CURRENT_LOGIC_XCC_ID__CURRENT_LOGIC_XCC_ID_MASK',
    'COMPUTE_CURRENT_LOGIC_XCC_ID__CURRENT_LOGIC_XCC_ID__SHIFT',
    'COMPUTE_DIM_X__SIZE_MASK', 'COMPUTE_DIM_X__SIZE__SHIFT',
    'COMPUTE_DIM_Y__SIZE_MASK', 'COMPUTE_DIM_Y__SIZE__SHIFT',
    'COMPUTE_DIM_Z__SIZE_MASK', 'COMPUTE_DIM_Z__SIZE__SHIFT',
    'COMPUTE_DISPATCH_END__DATA_MASK',
    'COMPUTE_DISPATCH_END__DATA__SHIFT',
    'COMPUTE_DISPATCH_ID__DISPATCH_ID_MASK',
    'COMPUTE_DISPATCH_ID__DISPATCH_ID__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN_MASK',
    'COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000_MASK',
    'COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL_MASK',
    'COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE_MASK',
    'COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__ORDER_MODE_MASK',
    'COMPUTE_DISPATCH_INITIATOR__ORDER_MODE__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN_MASK',
    'COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__RESERVED_MASK',
    'COMPUTE_DISPATCH_INITIATOR__RESERVED__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__RESTORE_MASK',
    'COMPUTE_DISPATCH_INITIATOR__RESTORE__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL_MASK',
    'COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS_MASK',
    'COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS__SHIFT',
    'COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL_MASK',
    'COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL__SHIFT',
    'COMPUTE_DISPATCH_PKT_ADDR_HI__DATA_MASK',
    'COMPUTE_DISPATCH_PKT_ADDR_HI__DATA__SHIFT',
    'COMPUTE_DISPATCH_PKT_ADDR_LO__DATA_MASK',
    'COMPUTE_DISPATCH_PKT_ADDR_LO__DATA__SHIFT',
    'COMPUTE_DISPATCH_SCRATCH_BASE_HI__DATA_MASK',
    'COMPUTE_DISPATCH_SCRATCH_BASE_HI__DATA__SHIFT',
    'COMPUTE_DISPATCH_SCRATCH_BASE_LO__DATA_MASK',
    'COMPUTE_DISPATCH_SCRATCH_BASE_LO__DATA__SHIFT',
    'COMPUTE_MISC_RESERVED__SEND_SEID_MASK',
    'COMPUTE_MISC_RESERVED__SEND_SEID__SHIFT',
    'COMPUTE_MISC_RESERVED__WAVE_ID_BASE_MASK',
    'COMPUTE_MISC_RESERVED__WAVE_ID_BASE__SHIFT',
    'COMPUTE_NOWHERE__DATA_MASK', 'COMPUTE_NOWHERE__DATA__SHIFT',
    'COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL_MASK',
    'COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL__SHIFT',
    'COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL_MASK',
    'COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL__SHIFT',
    'COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL_MASK',
    'COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL__SHIFT',
    'COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL_MASK',
    'COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL__SHIFT',
    'COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL_MASK',
    'COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL__SHIFT',
    'COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL_MASK',
    'COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL__SHIFT',
    'COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE_MASK',
    'COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE__SHIFT',
    'COMPUTE_PGM_HI__DATA_MASK', 'COMPUTE_PGM_HI__DATA__SHIFT',
    'COMPUTE_PGM_LO__DATA_MASK', 'COMPUTE_PGM_LO__DATA__SHIFT',
    'COMPUTE_PGM_RSRC1__BULKY_MASK',
    'COMPUTE_PGM_RSRC1__BULKY__SHIFT',
    'COMPUTE_PGM_RSRC1__CDBG_USER_MASK',
    'COMPUTE_PGM_RSRC1__CDBG_USER__SHIFT',
    'COMPUTE_PGM_RSRC1__DEBUG_MODE_MASK',
    'COMPUTE_PGM_RSRC1__DEBUG_MODE__SHIFT',
    'COMPUTE_PGM_RSRC1__DX10_CLAMP_MASK',
    'COMPUTE_PGM_RSRC1__DX10_CLAMP__SHIFT',
    'COMPUTE_PGM_RSRC1__FLOAT_MODE_MASK',
    'COMPUTE_PGM_RSRC1__FLOAT_MODE__SHIFT',
    'COMPUTE_PGM_RSRC1__FP16_OVFL_MASK',
    'COMPUTE_PGM_RSRC1__FP16_OVFL__SHIFT',
    'COMPUTE_PGM_RSRC1__IEEE_MODE_MASK',
    'COMPUTE_PGM_RSRC1__IEEE_MODE__SHIFT',
    'COMPUTE_PGM_RSRC1__PRIORITY_MASK',
    'COMPUTE_PGM_RSRC1__PRIORITY__SHIFT',
    'COMPUTE_PGM_RSRC1__PRIV_MASK', 'COMPUTE_PGM_RSRC1__PRIV__SHIFT',
    'COMPUTE_PGM_RSRC1__SGPRS_MASK',
    'COMPUTE_PGM_RSRC1__SGPRS__SHIFT',
    'COMPUTE_PGM_RSRC1__VGPRS_MASK',
    'COMPUTE_PGM_RSRC1__VGPRS__SHIFT',
    'COMPUTE_PGM_RSRC2__EXCP_EN_MASK',
    'COMPUTE_PGM_RSRC2__EXCP_EN_MSB_MASK',
    'COMPUTE_PGM_RSRC2__EXCP_EN_MSB__SHIFT',
    'COMPUTE_PGM_RSRC2__EXCP_EN__SHIFT',
    'COMPUTE_PGM_RSRC2__LDS_SIZE_MASK',
    'COMPUTE_PGM_RSRC2__LDS_SIZE__SHIFT',
    'COMPUTE_PGM_RSRC2__SCRATCH_EN_MASK',
    'COMPUTE_PGM_RSRC2__SCRATCH_EN__SHIFT',
    'COMPUTE_PGM_RSRC2__SKIP_USGPR0_MASK',
    'COMPUTE_PGM_RSRC2__SKIP_USGPR0__SHIFT',
    'COMPUTE_PGM_RSRC2__TGID_X_EN_MASK',
    'COMPUTE_PGM_RSRC2__TGID_X_EN__SHIFT',
    'COMPUTE_PGM_RSRC2__TGID_Y_EN_MASK',
    'COMPUTE_PGM_RSRC2__TGID_Y_EN__SHIFT',
    'COMPUTE_PGM_RSRC2__TGID_Z_EN_MASK',
    'COMPUTE_PGM_RSRC2__TGID_Z_EN__SHIFT',
    'COMPUTE_PGM_RSRC2__TG_SIZE_EN_MASK',
    'COMPUTE_PGM_RSRC2__TG_SIZE_EN__SHIFT',
    'COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT_MASK',
    'COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT__SHIFT',
    'COMPUTE_PGM_RSRC2__TRAP_PRESENT_MASK',
    'COMPUTE_PGM_RSRC2__TRAP_PRESENT__SHIFT',
    'COMPUTE_PGM_RSRC2__USER_SGPR_MASK',
    'COMPUTE_PGM_RSRC2__USER_SGPR__SHIFT',
    'COMPUTE_PGM_RSRC3__ACCUM_OFFSET_MASK',
    'COMPUTE_PGM_RSRC3__ACCUM_OFFSET__SHIFT',
    'COMPUTE_PGM_RSRC3__TG_SPLIT_MASK',
    'COMPUTE_PGM_RSRC3__TG_SPLIT__SHIFT',
    'COMPUTE_PGM_RSRC3__TRAP_ON_END_MASK',
    'COMPUTE_PGM_RSRC3__TRAP_ON_END__SHIFT',
    'COMPUTE_PGM_RSRC3__TRAP_ON_START_MASK',
    'COMPUTE_PGM_RSRC3__TRAP_ON_START__SHIFT',
    'COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE_MASK',
    'COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE__SHIFT',
    'COMPUTE_RELAUNCH__IS_EVENT_MASK',
    'COMPUTE_RELAUNCH__IS_EVENT__SHIFT',
    'COMPUTE_RELAUNCH__IS_STATE_MASK',
    'COMPUTE_RELAUNCH__IS_STATE__SHIFT',
    'COMPUTE_RELAUNCH__PAYLOAD_MASK',
    'COMPUTE_RELAUNCH__PAYLOAD__SHIFT',
    'COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT_MASK',
    'COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT__SHIFT',
    'COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST_MASK',
    'COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST__SHIFT',
    'COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD_MASK',
    'COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD__SHIFT',
    'COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL_MASK',
    'COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL__SHIFT',
    'COMPUTE_RESOURCE_LIMITS__SIMD_DISABLE_MASK',
    'COMPUTE_RESOURCE_LIMITS__SIMD_DISABLE__SHIFT',
    'COMPUTE_RESOURCE_LIMITS__TG_PER_CU_MASK',
    'COMPUTE_RESOURCE_LIMITS__TG_PER_CU__SHIFT',
    'COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH_MASK',
    'COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH__SHIFT',
    'COMPUTE_RESTART_X__RESTART_MASK',
    'COMPUTE_RESTART_X__RESTART__SHIFT',
    'COMPUTE_RESTART_Y__RESTART_MASK',
    'COMPUTE_RESTART_Y__RESTART__SHIFT',
    'COMPUTE_RESTART_Z__RESTART_MASK',
    'COMPUTE_RESTART_Z__RESTART__SHIFT',
    'COMPUTE_SHADER_CHKSUM__CHECKSUM_MASK',
    'COMPUTE_SHADER_CHKSUM__CHECKSUM__SHIFT',
    'COMPUTE_START_X__START_MASK', 'COMPUTE_START_X__START__SHIFT',
    'COMPUTE_START_Y__START_MASK', 'COMPUTE_START_Y__START__SHIFT',
    'COMPUTE_START_Z__START_MASK', 'COMPUTE_START_Z__START__SHIFT',
    'COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN_MASK',
    'COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN__SHIFT',
    'COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN_MASK',
    'COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN__SHIFT',
    'COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN_MASK',
    'COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN__SHIFT',
    'COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN_MASK',
    'COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN__SHIFT',
    'COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN_MASK',
    'COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN__SHIFT',
    'COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN_MASK',
    'COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN__SHIFT',
    'COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN_MASK',
    'COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN__SHIFT',
    'COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN_MASK',
    'COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN__SHIFT',
    'COMPUTE_TG_CHUNK_SIZE__TG_CHUNK_SIZE_MASK',
    'COMPUTE_TG_CHUNK_SIZE__TG_CHUNK_SIZE__SHIFT',
    'COMPUTE_THREADGROUP_ID__THREADGROUP_ID_MASK',
    'COMPUTE_THREADGROUP_ID__THREADGROUP_ID__SHIFT',
    'COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE_MASK',
    'COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE__SHIFT',
    'COMPUTE_TMPRING_SIZE__WAVESIZE_MASK',
    'COMPUTE_TMPRING_SIZE__WAVESIZE__SHIFT',
    'COMPUTE_TMPRING_SIZE__WAVES_MASK',
    'COMPUTE_TMPRING_SIZE__WAVES__SHIFT',
    'COMPUTE_USER_DATA_0__DATA_MASK',
    'COMPUTE_USER_DATA_0__DATA__SHIFT',
    'COMPUTE_USER_DATA_10__DATA_MASK',
    'COMPUTE_USER_DATA_10__DATA__SHIFT',
    'COMPUTE_USER_DATA_11__DATA_MASK',
    'COMPUTE_USER_DATA_11__DATA__SHIFT',
    'COMPUTE_USER_DATA_12__DATA_MASK',
    'COMPUTE_USER_DATA_12__DATA__SHIFT',
    'COMPUTE_USER_DATA_13__DATA_MASK',
    'COMPUTE_USER_DATA_13__DATA__SHIFT',
    'COMPUTE_USER_DATA_14__DATA_MASK',
    'COMPUTE_USER_DATA_14__DATA__SHIFT',
    'COMPUTE_USER_DATA_15__DATA_MASK',
    'COMPUTE_USER_DATA_15__DATA__SHIFT',
    'COMPUTE_USER_DATA_1__DATA_MASK',
    'COMPUTE_USER_DATA_1__DATA__SHIFT',
    'COMPUTE_USER_DATA_2__DATA_MASK',
    'COMPUTE_USER_DATA_2__DATA__SHIFT',
    'COMPUTE_USER_DATA_3__DATA_MASK',
    'COMPUTE_USER_DATA_3__DATA__SHIFT',
    'COMPUTE_USER_DATA_4__DATA_MASK',
    'COMPUTE_USER_DATA_4__DATA__SHIFT',
    'COMPUTE_USER_DATA_5__DATA_MASK',
    'COMPUTE_USER_DATA_5__DATA__SHIFT',
    'COMPUTE_USER_DATA_6__DATA_MASK',
    'COMPUTE_USER_DATA_6__DATA__SHIFT',
    'COMPUTE_USER_DATA_7__DATA_MASK',
    'COMPUTE_USER_DATA_7__DATA__SHIFT',
    'COMPUTE_USER_DATA_8__DATA_MASK',
    'COMPUTE_USER_DATA_8__DATA__SHIFT',
    'COMPUTE_USER_DATA_9__DATA_MASK',
    'COMPUTE_USER_DATA_9__DATA__SHIFT', 'COMPUTE_VMID__DATA_MASK',
    'COMPUTE_VMID__DATA__SHIFT',
    'COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR_MASK',
    'COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR__SHIFT',
    'COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR_MASK',
    'COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR__SHIFT',
    'CPC_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'CPC_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'CPC_CE_ERR_STATUS_HI__ECC_MASK',
    'CPC_CE_ERR_STATUS_HI__ECC__SHIFT',
    'CPC_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'CPC_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'CPC_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'CPC_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'CPC_CE_ERR_STATUS_HI__OTHER_MASK',
    'CPC_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'CPC_CE_ERR_STATUS_HI__POISON_MASK',
    'CPC_CE_ERR_STATUS_HI__POISON__SHIFT',
    'CPC_CE_ERR_STATUS_HI__RESERVED_MASK',
    'CPC_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'CPC_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'CPC_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'CPC_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'CPC_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'CPC_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'CPC_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'CPC_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'CPC_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'CPC_INT_ADDR__ADDR_MASK', 'CPC_INT_ADDR__ADDR__SHIFT',
    'CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK',
    'CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK',
    'CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__GENERIC0_INT_ENABLE_MASK',
    'CPC_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK',
    'CPC_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__GENERIC2_INT_ENABLE_MASK',
    'CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__GPF_INT_ENABLE_MASK',
    'CPC_INT_CNTL__GPF_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK',
    'CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__PRIV_REG_INT_ENABLE_MASK',
    'CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK',
    'CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK',
    'CPC_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT',
    'CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CPC_INT_CNTX_ID__CNTX_ID_MASK',
    'CPC_INT_CNTX_ID__CNTX_ID__SHIFT', 'CPC_INT_INFO__ADDR_HI_MASK',
    'CPC_INT_INFO__ADDR_HI__SHIFT', 'CPC_INT_INFO__QUEUE_ID_MASK',
    'CPC_INT_INFO__QUEUE_ID__SHIFT', 'CPC_INT_INFO__TYPE_MASK',
    'CPC_INT_INFO__TYPE__SHIFT', 'CPC_INT_INFO__VMID_MASK',
    'CPC_INT_INFO__VMID__SHIFT', 'CPC_INT_PASID__PASID_MASK',
    'CPC_INT_PASID__PASID__SHIFT',
    'CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK',
    'CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK',
    'CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK',
    'CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__GENERIC0_INT_STATUS_MASK',
    'CPC_INT_STATUS__GENERIC0_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__GENERIC1_INT_STATUS_MASK',
    'CPC_INT_STATUS__GENERIC1_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__GENERIC2_INT_STATUS_MASK',
    'CPC_INT_STATUS__GENERIC2_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__GPF_INT_STATUS_MASK',
    'CPC_INT_STATUS__GPF_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK',
    'CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__PRIV_REG_INT_STATUS_MASK',
    'CPC_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK',
    'CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK',
    'CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__TIME_STAMP_INT_STATUS_MASK',
    'CPC_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT',
    'CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK',
    'CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT',
    'CPC_LATENCY_STATS_DATA__DATA_MASK',
    'CPC_LATENCY_STATS_DATA__DATA__SHIFT',
    'CPC_LATENCY_STATS_SELECT__CLEAR_MASK',
    'CPC_LATENCY_STATS_SELECT__CLEAR__SHIFT',
    'CPC_LATENCY_STATS_SELECT__ENABLE_MASK',
    'CPC_LATENCY_STATS_SELECT__ENABLE__SHIFT',
    'CPC_LATENCY_STATS_SELECT__INDEX_MASK',
    'CPC_LATENCY_STATS_SELECT__INDEX__SHIFT',
    'CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'CPC_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK',
    'CPC_PERFCOUNTER0_SELECT1__CNTR_MODE2__SHIFT',
    'CPC_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK',
    'CPC_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT',
    'CPC_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK',
    'CPC_PERFCOUNTER0_SELECT1__CNTR_SEL2__SHIFT',
    'CPC_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK',
    'CPC_PERFCOUNTER0_SELECT1__CNTR_SEL3__SHIFT',
    'CPC_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK',
    'CPC_PERFCOUNTER0_SELECT__CNTR_MODE0__SHIFT',
    'CPC_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK',
    'CPC_PERFCOUNTER0_SELECT__CNTR_MODE1__SHIFT',
    'CPC_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK',
    'CPC_PERFCOUNTER0_SELECT__CNTR_SEL0__SHIFT',
    'CPC_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK',
    'CPC_PERFCOUNTER0_SELECT__CNTR_SEL1__SHIFT',
    'CPC_PERFCOUNTER0_SELECT__SPM_MODE_MASK',
    'CPC_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT',
    'CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'CPC_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK',
    'CPC_PERFCOUNTER1_SELECT__CNTR_MODE0__SHIFT',
    'CPC_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK',
    'CPC_PERFCOUNTER1_SELECT__CNTR_SEL0__SHIFT',
    'CPC_PERFCOUNTER1_SELECT__SPM_MODE_MASK',
    'CPC_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT',
    'CPC_PSP_DEBUG__CPC_DC_FIX_DISABLE_MASK',
    'CPC_PSP_DEBUG__CPC_DC_FIX_DISABLE__SHIFT',
    'CPC_PSP_DEBUG__PRIV_VIOLATION_CNTL_MASK',
    'CPC_PSP_DEBUG__PRIV_VIOLATION_CNTL__SHIFT',
    'CPC_PSP_DEBUG__UTCL2IUGPAOVERRIDE_MASK',
    'CPC_PSP_DEBUG__UTCL2IUGPAOVERRIDE__SHIFT',
    'CPC_PSP_DEBUG__VMID_VIOLATION_CNTL_MASK',
    'CPC_PSP_DEBUG__VMID_VIOLATION_CNTL__SHIFT',
    'CPC_UE_ERR_STATUS_HI__ECC_MASK',
    'CPC_UE_ERR_STATUS_HI__ECC__SHIFT',
    'CPC_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'CPC_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'CPC_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'CPC_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'CPC_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'CPC_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'CPC_UE_ERR_STATUS_HI__PARITY_MASK',
    'CPC_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'CPC_UE_ERR_STATUS_HI__RESERVED_MASK',
    'CPC_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'CPC_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'CPC_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'CPC_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'CPC_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'CPC_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'CPC_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'CPC_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'CPC_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'CPC_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'CPC_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'CPC_UTCL1_CNTL__DROP_MODE_MASK',
    'CPC_UTCL1_CNTL__DROP_MODE__SHIFT',
    'CPC_UTCL1_CNTL__FORCE_SNOOP_MASK',
    'CPC_UTCL1_CNTL__FORCE_SNOOP__SHIFT',
    'CPC_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK',
    'CPC_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT',
    'CPC_UTCL1_CNTL__IGNORE_PTE_PERMISSION_MASK',
    'CPC_UTCL1_CNTL__IGNORE_PTE_PERMISSION__SHIFT',
    'CPC_UTCL1_CNTL__INVALIDATE_MASK',
    'CPC_UTCL1_CNTL__INVALIDATE__SHIFT',
    'CPC_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK',
    'CPC_UTCL1_CNTL__MTYPE_NO_PTE_MODE__SHIFT',
    'CPC_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK',
    'CPC_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT',
    'CPC_UTCL1_ERROR__ERROR_DETECTED_HALT_MASK',
    'CPC_UTCL1_ERROR__ERROR_DETECTED_HALT__SHIFT',
    'CPC_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'CPC_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'CPC_UTCL1_STATUS__FAULT_UTCL1ID_MASK',
    'CPC_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT',
    'CPC_UTCL1_STATUS__PRT_DETECTED_MASK',
    'CPC_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'CPC_UTCL1_STATUS__PRT_UTCL1ID_MASK',
    'CPC_UTCL1_STATUS__PRT_UTCL1ID__SHIFT',
    'CPC_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'CPC_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'CPC_UTCL1_STATUS__RETRY_UTCL1ID_MASK',
    'CPC_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT',
    'CPF_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'CPF_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'CPF_CE_ERR_STATUS_HI__ECC_MASK',
    'CPF_CE_ERR_STATUS_HI__ECC__SHIFT',
    'CPF_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'CPF_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'CPF_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'CPF_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'CPF_CE_ERR_STATUS_HI__OTHER_MASK',
    'CPF_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'CPF_CE_ERR_STATUS_HI__POISON_MASK',
    'CPF_CE_ERR_STATUS_HI__POISON__SHIFT',
    'CPF_CE_ERR_STATUS_HI__RESERVED_MASK',
    'CPF_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'CPF_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'CPF_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'CPF_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'CPF_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'CPF_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'CPF_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'CPF_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'CPF_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'CPF_LATENCY_STATS_DATA__DATA_MASK',
    'CPF_LATENCY_STATS_DATA__DATA__SHIFT',
    'CPF_LATENCY_STATS_SELECT__CLEAR_MASK',
    'CPF_LATENCY_STATS_SELECT__CLEAR__SHIFT',
    'CPF_LATENCY_STATS_SELECT__ENABLE_MASK',
    'CPF_LATENCY_STATS_SELECT__ENABLE__SHIFT',
    'CPF_LATENCY_STATS_SELECT__INDEX_MASK',
    'CPF_LATENCY_STATS_SELECT__INDEX__SHIFT',
    'CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'CPF_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK',
    'CPF_PERFCOUNTER0_SELECT1__CNTR_MODE2__SHIFT',
    'CPF_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK',
    'CPF_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT',
    'CPF_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK',
    'CPF_PERFCOUNTER0_SELECT1__CNTR_SEL2__SHIFT',
    'CPF_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK',
    'CPF_PERFCOUNTER0_SELECT1__CNTR_SEL3__SHIFT',
    'CPF_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK',
    'CPF_PERFCOUNTER0_SELECT__CNTR_MODE0__SHIFT',
    'CPF_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK',
    'CPF_PERFCOUNTER0_SELECT__CNTR_MODE1__SHIFT',
    'CPF_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK',
    'CPF_PERFCOUNTER0_SELECT__CNTR_SEL0__SHIFT',
    'CPF_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK',
    'CPF_PERFCOUNTER0_SELECT__CNTR_SEL1__SHIFT',
    'CPF_PERFCOUNTER0_SELECT__SPM_MODE_MASK',
    'CPF_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT',
    'CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'CPF_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK',
    'CPF_PERFCOUNTER1_SELECT__CNTR_MODE0__SHIFT',
    'CPF_PERFCOUNTER1_SELECT__CNTR_MODE1_MASK',
    'CPF_PERFCOUNTER1_SELECT__CNTR_MODE1__SHIFT',
    'CPF_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK',
    'CPF_PERFCOUNTER1_SELECT__CNTR_SEL0__SHIFT',
    'CPF_PERFCOUNTER1_SELECT__CNTR_SEL1_MASK',
    'CPF_PERFCOUNTER1_SELECT__CNTR_SEL1__SHIFT',
    'CPF_PERFCOUNTER1_SELECT__SPM_MODE_MASK',
    'CPF_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT',
    'CPF_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS_MASK',
    'CPF_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS__SHIFT',
    'CPF_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE_MASK',
    'CPF_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE__SHIFT',
    'CPF_TC_PERF_COUNTER_WINDOW_SELECT__INDEX_MASK',
    'CPF_TC_PERF_COUNTER_WINDOW_SELECT__INDEX__SHIFT',
    'CPF_UE_ERR_STATUS_HI__ECC_MASK',
    'CPF_UE_ERR_STATUS_HI__ECC__SHIFT',
    'CPF_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'CPF_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'CPF_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'CPF_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'CPF_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'CPF_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'CPF_UE_ERR_STATUS_HI__PARITY_MASK',
    'CPF_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'CPF_UE_ERR_STATUS_HI__RESERVED_MASK',
    'CPF_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'CPF_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'CPF_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'CPF_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'CPF_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'CPF_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'CPF_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'CPF_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'CPF_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'CPF_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'CPF_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'CPF_UTCL1_CNTL__DROP_MODE_MASK',
    'CPF_UTCL1_CNTL__DROP_MODE__SHIFT',
    'CPF_UTCL1_CNTL__FORCE_NO_EXE_MASK',
    'CPF_UTCL1_CNTL__FORCE_NO_EXE__SHIFT',
    'CPF_UTCL1_CNTL__FORCE_SNOOP_MASK',
    'CPF_UTCL1_CNTL__FORCE_SNOOP__SHIFT',
    'CPF_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK',
    'CPF_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT',
    'CPF_UTCL1_CNTL__IGNORE_PTE_PERMISSION_MASK',
    'CPF_UTCL1_CNTL__IGNORE_PTE_PERMISSION__SHIFT',
    'CPF_UTCL1_CNTL__INVALIDATE_MASK',
    'CPF_UTCL1_CNTL__INVALIDATE__SHIFT',
    'CPF_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK',
    'CPF_UTCL1_CNTL__MTYPE_NO_PTE_MODE__SHIFT',
    'CPF_UTCL1_CNTL__VMID_RESET_MODE_MASK',
    'CPF_UTCL1_CNTL__VMID_RESET_MODE__SHIFT',
    'CPF_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK',
    'CPF_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT',
    'CPF_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'CPF_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'CPF_UTCL1_STATUS__FAULT_UTCL1ID_MASK',
    'CPF_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT',
    'CPF_UTCL1_STATUS__PRT_DETECTED_MASK',
    'CPF_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'CPF_UTCL1_STATUS__PRT_UTCL1ID_MASK',
    'CPF_UTCL1_STATUS__PRT_UTCL1ID__SHIFT',
    'CPF_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'CPF_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'CPF_UTCL1_STATUS__RETRY_UTCL1ID_MASK',
    'CPF_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT',
    'CPG_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'CPG_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'CPG_CE_ERR_STATUS_HI__ECC_MASK',
    'CPG_CE_ERR_STATUS_HI__ECC__SHIFT',
    'CPG_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'CPG_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'CPG_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'CPG_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'CPG_CE_ERR_STATUS_HI__OTHER_MASK',
    'CPG_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'CPG_CE_ERR_STATUS_HI__POISON_MASK',
    'CPG_CE_ERR_STATUS_HI__POISON__SHIFT',
    'CPG_CE_ERR_STATUS_HI__RESERVED_MASK',
    'CPG_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'CPG_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'CPG_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'CPG_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'CPG_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'CPG_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'CPG_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'CPG_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'CPG_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'CPG_LATENCY_STATS_DATA__DATA_MASK',
    'CPG_LATENCY_STATS_DATA__DATA__SHIFT',
    'CPG_LATENCY_STATS_SELECT__CLEAR_MASK',
    'CPG_LATENCY_STATS_SELECT__CLEAR__SHIFT',
    'CPG_LATENCY_STATS_SELECT__ENABLE_MASK',
    'CPG_LATENCY_STATS_SELECT__ENABLE__SHIFT',
    'CPG_LATENCY_STATS_SELECT__INDEX_MASK',
    'CPG_LATENCY_STATS_SELECT__INDEX__SHIFT',
    'CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'CPG_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK',
    'CPG_PERFCOUNTER0_SELECT1__CNTR_MODE2__SHIFT',
    'CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK',
    'CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT',
    'CPG_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK',
    'CPG_PERFCOUNTER0_SELECT1__CNTR_SEL2__SHIFT',
    'CPG_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK',
    'CPG_PERFCOUNTER0_SELECT1__CNTR_SEL3__SHIFT',
    'CPG_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK',
    'CPG_PERFCOUNTER0_SELECT__CNTR_MODE0__SHIFT',
    'CPG_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK',
    'CPG_PERFCOUNTER0_SELECT__CNTR_MODE1__SHIFT',
    'CPG_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK',
    'CPG_PERFCOUNTER0_SELECT__CNTR_SEL0__SHIFT',
    'CPG_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK',
    'CPG_PERFCOUNTER0_SELECT__CNTR_SEL1__SHIFT',
    'CPG_PERFCOUNTER0_SELECT__SPM_MODE_MASK',
    'CPG_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT',
    'CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'CPG_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK',
    'CPG_PERFCOUNTER1_SELECT__CNTR_MODE0__SHIFT',
    'CPG_PERFCOUNTER1_SELECT__CNTR_MODE1_MASK',
    'CPG_PERFCOUNTER1_SELECT__CNTR_MODE1__SHIFT',
    'CPG_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK',
    'CPG_PERFCOUNTER1_SELECT__CNTR_SEL0__SHIFT',
    'CPG_PERFCOUNTER1_SELECT__CNTR_SEL1_MASK',
    'CPG_PERFCOUNTER1_SELECT__CNTR_SEL1__SHIFT',
    'CPG_PERFCOUNTER1_SELECT__SPM_MODE_MASK',
    'CPG_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT',
    'CPG_PSP_DEBUG__PRIV_VIOLATION_CNTL_MASK',
    'CPG_PSP_DEBUG__PRIV_VIOLATION_CNTL__SHIFT',
    'CPG_PSP_DEBUG__VMID_VIOLATION_CNTL_MASK',
    'CPG_PSP_DEBUG__VMID_VIOLATION_CNTL__SHIFT',
    'CPG_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS_MASK',
    'CPG_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS__SHIFT',
    'CPG_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE_MASK',
    'CPG_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE__SHIFT',
    'CPG_TC_PERF_COUNTER_WINDOW_SELECT__INDEX_MASK',
    'CPG_TC_PERF_COUNTER_WINDOW_SELECT__INDEX__SHIFT',
    'CPG_UE_ERR_STATUS_HI__ECC_MASK',
    'CPG_UE_ERR_STATUS_HI__ECC__SHIFT',
    'CPG_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'CPG_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'CPG_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'CPG_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'CPG_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'CPG_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'CPG_UE_ERR_STATUS_HI__PARITY_MASK',
    'CPG_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'CPG_UE_ERR_STATUS_HI__RESERVED_MASK',
    'CPG_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'CPG_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'CPG_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'CPG_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'CPG_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'CPG_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'CPG_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'CPG_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'CPG_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'CPG_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'CPG_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'CPG_UTCL1_CNTL__DROP_MODE_MASK',
    'CPG_UTCL1_CNTL__DROP_MODE__SHIFT',
    'CPG_UTCL1_CNTL__FORCE_SNOOP_MASK',
    'CPG_UTCL1_CNTL__FORCE_SNOOP__SHIFT',
    'CPG_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK',
    'CPG_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT',
    'CPG_UTCL1_CNTL__IGNORE_PTE_PERMISSION_MASK',
    'CPG_UTCL1_CNTL__IGNORE_PTE_PERMISSION__SHIFT',
    'CPG_UTCL1_CNTL__INVALIDATE_MASK',
    'CPG_UTCL1_CNTL__INVALIDATE__SHIFT',
    'CPG_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK',
    'CPG_UTCL1_CNTL__MTYPE_NO_PTE_MODE__SHIFT',
    'CPG_UTCL1_CNTL__VMID_RESET_MODE_MASK',
    'CPG_UTCL1_CNTL__VMID_RESET_MODE__SHIFT',
    'CPG_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK',
    'CPG_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT',
    'CPG_UTCL1_ERROR__ERROR_DETECTED_HALT_MASK',
    'CPG_UTCL1_ERROR__ERROR_DETECTED_HALT__SHIFT',
    'CPG_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'CPG_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'CPG_UTCL1_STATUS__FAULT_UTCL1ID_MASK',
    'CPG_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT',
    'CPG_UTCL1_STATUS__PRT_DETECTED_MASK',
    'CPG_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'CPG_UTCL1_STATUS__PRT_UTCL1ID_MASK',
    'CPG_UTCL1_STATUS__PRT_UTCL1ID__SHIFT',
    'CPG_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'CPG_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'CPG_UTCL1_STATUS__RETRY_UTCL1ID_MASK',
    'CPG_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT',
    'CP_APPEND_ADDR_HI__CACHE_POLICY_MASK',
    'CP_APPEND_ADDR_HI__CACHE_POLICY__SHIFT',
    'CP_APPEND_ADDR_HI__COMMAND_MASK',
    'CP_APPEND_ADDR_HI__COMMAND__SHIFT',
    'CP_APPEND_ADDR_HI__CS_PS_SEL_MASK',
    'CP_APPEND_ADDR_HI__CS_PS_SEL__SHIFT',
    'CP_APPEND_ADDR_HI__MEM_ADDR_HI_MASK',
    'CP_APPEND_ADDR_HI__MEM_ADDR_HI__SHIFT',
    'CP_APPEND_ADDR_LO__MEM_ADDR_LO_MASK',
    'CP_APPEND_ADDR_LO__MEM_ADDR_LO__SHIFT',
    'CP_APPEND_DATA_HI__DATA_MASK', 'CP_APPEND_DATA_HI__DATA__SHIFT',
    'CP_APPEND_DATA_LO__DATA_MASK', 'CP_APPEND_DATA_LO__DATA__SHIFT',
    'CP_APPEND_LAST_CS_FENCE_HI__LAST_FENCE_MASK',
    'CP_APPEND_LAST_CS_FENCE_HI__LAST_FENCE__SHIFT',
    'CP_APPEND_LAST_CS_FENCE_LO__LAST_FENCE_MASK',
    'CP_APPEND_LAST_CS_FENCE_LO__LAST_FENCE__SHIFT',
    'CP_APPEND_LAST_PS_FENCE_HI__LAST_FENCE_MASK',
    'CP_APPEND_LAST_PS_FENCE_HI__LAST_FENCE__SHIFT',
    'CP_APPEND_LAST_PS_FENCE_LO__LAST_FENCE_MASK',
    'CP_APPEND_LAST_PS_FENCE_LO__LAST_FENCE__SHIFT',
    'CP_AQL_SMM_STATUS__AQL_QUEUE_SMM_MASK',
    'CP_AQL_SMM_STATUS__AQL_QUEUE_SMM__SHIFT',
    'CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK',
    'CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT',
    'CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK',
    'CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT',
    'CP_BUSY_STAT__CE_PARSING_PACKETS_MASK',
    'CP_BUSY_STAT__CE_PARSING_PACKETS__SHIFT',
    'CP_BUSY_STAT__COHER_CNT_NEQ_ZERO_MASK',
    'CP_BUSY_STAT__COHER_CNT_NEQ_ZERO__SHIFT',
    'CP_BUSY_STAT__EOP_DONE_BUSY_MASK',
    'CP_BUSY_STAT__EOP_DONE_BUSY__SHIFT',
    'CP_BUSY_STAT__GFX_CONTEXT_BUSY_MASK',
    'CP_BUSY_STAT__GFX_CONTEXT_BUSY__SHIFT',
    'CP_BUSY_STAT__ME_PARSER_BUSY_MASK',
    'CP_BUSY_STAT__ME_PARSER_BUSY__SHIFT',
    'CP_BUSY_STAT__ME_PARSING_PACKETS_MASK',
    'CP_BUSY_STAT__ME_PARSING_PACKETS__SHIFT',
    'CP_BUSY_STAT__PFP_PARSING_PACKETS_MASK',
    'CP_BUSY_STAT__PFP_PARSING_PACKETS__SHIFT',
    'CP_BUSY_STAT__PIPE_STATS_BUSY_MASK',
    'CP_BUSY_STAT__PIPE_STATS_BUSY__SHIFT',
    'CP_BUSY_STAT__RCIU_CE_BUSY_MASK',
    'CP_BUSY_STAT__RCIU_CE_BUSY__SHIFT',
    'CP_BUSY_STAT__RCIU_ME_BUSY_MASK',
    'CP_BUSY_STAT__RCIU_ME_BUSY__SHIFT',
    'CP_BUSY_STAT__RCIU_PFP_BUSY_MASK',
    'CP_BUSY_STAT__RCIU_PFP_BUSY__SHIFT',
    'CP_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK',
    'CP_BUSY_STAT__REG_BUS_FIFO_BUSY__SHIFT',
    'CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY_MASK',
    'CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY__SHIFT',
    'CP_BUSY_STAT__SEM_FAILED_AND_HOLDING_MASK',
    'CP_BUSY_STAT__SEM_FAILED_AND_HOLDING__SHIFT',
    'CP_BUSY_STAT__SEM_POLLING_FOR_PASS_MASK',
    'CP_BUSY_STAT__SEM_POLLING_FOR_PASS__SHIFT',
    'CP_BUSY_STAT__STRM_OUT_BUSY_MASK',
    'CP_BUSY_STAT__STRM_OUT_BUSY__SHIFT',
    'CP_CEQ1_AVAIL__CEQ_CNT_IB1_MASK',
    'CP_CEQ1_AVAIL__CEQ_CNT_IB1__SHIFT',
    'CP_CEQ1_AVAIL__CEQ_CNT_RING_MASK',
    'CP_CEQ1_AVAIL__CEQ_CNT_RING__SHIFT',
    'CP_CEQ2_AVAIL__CEQ_CNT_IB2_MASK',
    'CP_CEQ2_AVAIL__CEQ_CNT_IB2__SHIFT',
    'CP_CE_COMPARE_COUNT__COMPARE_COUNT_MASK',
    'CP_CE_COMPARE_COUNT__COMPARE_COUNT__SHIFT',
    'CP_CE_COMPLETION_STATUS__STATUS_MASK',
    'CP_CE_COMPLETION_STATUS__STATUS__SHIFT',
    'CP_CE_COUNTER__CONST_ENGINE_COUNT_MASK',
    'CP_CE_COUNTER__CONST_ENGINE_COUNT__SHIFT',
    'CP_CE_DE_COUNT__DRAW_ENGINE_COUNT_MASK',
    'CP_CE_DE_COUNT__DRAW_ENGINE_COUNT__SHIFT',
    'CP_CE_F32_INTERRUPT__CE_F32_INT_2_MASK',
    'CP_CE_F32_INTERRUPT__CE_F32_INT_2__SHIFT',
    'CP_CE_F32_INTERRUPT__CE_F32_INT_3_MASK',
    'CP_CE_F32_INTERRUPT__CE_F32_INT_3__SHIFT',
    'CP_CE_F32_INTERRUPT__ECC_ERROR_INT_MASK',
    'CP_CE_F32_INTERRUPT__ECC_ERROR_INT__SHIFT',
    'CP_CE_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK',
    'CP_CE_F32_INTERRUPT__RESERVED_BIT_ERR_INT__SHIFT',
    'CP_CE_HEADER_DUMP__CE_HEADER_DUMP_MASK',
    'CP_CE_HEADER_DUMP__CE_HEADER_DUMP__SHIFT',
    'CP_CE_IB1_BASE_HI__IB1_BASE_HI_MASK',
    'CP_CE_IB1_BASE_HI__IB1_BASE_HI__SHIFT',
    'CP_CE_IB1_BASE_LO__IB1_BASE_LO_MASK',
    'CP_CE_IB1_BASE_LO__IB1_BASE_LO__SHIFT',
    'CP_CE_IB1_BUFSZ__IB1_BUFSZ_MASK',
    'CP_CE_IB1_BUFSZ__IB1_BUFSZ__SHIFT',
    'CP_CE_IB1_CMD_BUFSZ__IB1_CMD_REQSZ_MASK',
    'CP_CE_IB1_CMD_BUFSZ__IB1_CMD_REQSZ__SHIFT',
    'CP_CE_IB1_OFFSET__IB1_OFFSET_MASK',
    'CP_CE_IB1_OFFSET__IB1_OFFSET__SHIFT',
    'CP_CE_IB2_BASE_HI__IB2_BASE_HI_MASK',
    'CP_CE_IB2_BASE_HI__IB2_BASE_HI__SHIFT',
    'CP_CE_IB2_BASE_LO__IB2_BASE_LO_MASK',
    'CP_CE_IB2_BASE_LO__IB2_BASE_LO__SHIFT',
    'CP_CE_IB2_BUFSZ__IB2_BUFSZ_MASK',
    'CP_CE_IB2_BUFSZ__IB2_BUFSZ__SHIFT',
    'CP_CE_IB2_CMD_BUFSZ__IB2_CMD_REQSZ_MASK',
    'CP_CE_IB2_CMD_BUFSZ__IB2_CMD_REQSZ__SHIFT',
    'CP_CE_IB2_OFFSET__IB2_OFFSET_MASK',
    'CP_CE_IB2_OFFSET__IB2_OFFSET__SHIFT',
    'CP_CE_INIT_BASE_HI__INIT_BASE_HI_MASK',
    'CP_CE_INIT_BASE_HI__INIT_BASE_HI__SHIFT',
    'CP_CE_INIT_BASE_LO__INIT_BASE_LO_MASK',
    'CP_CE_INIT_BASE_LO__INIT_BASE_LO__SHIFT',
    'CP_CE_INIT_BUFSZ__INIT_BUFSZ_MASK',
    'CP_CE_INIT_BUFSZ__INIT_BUFSZ__SHIFT',
    'CP_CE_INIT_CMD_BUFSZ__INIT_CMD_REQSZ_MASK',
    'CP_CE_INIT_CMD_BUFSZ__INIT_CMD_REQSZ__SHIFT',
    'CP_CE_INSTR_PNTR__INSTR_PNTR_MASK',
    'CP_CE_INSTR_PNTR__INSTR_PNTR__SHIFT',
    'CP_CE_INTR_ROUTINE_START__IR_START_MASK',
    'CP_CE_INTR_ROUTINE_START__IR_START__SHIFT',
    'CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI_MASK',
    'CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI__SHIFT',
    'CP_CE_METADATA_BASE_ADDR__ADDR_LO_MASK',
    'CP_CE_METADATA_BASE_ADDR__ADDR_LO__SHIFT',
    'CP_CE_PRGRM_CNTR_START__IP_START_MASK',
    'CP_CE_PRGRM_CNTR_START__IP_START__SHIFT',
    'CP_CE_RB_OFFSET__RB_OFFSET_MASK',
    'CP_CE_RB_OFFSET__RB_OFFSET__SHIFT',
    'CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1_MASK',
    'CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1__SHIFT',
    'CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1_MASK',
    'CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1__SHIFT',
    'CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2_MASK',
    'CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2__SHIFT',
    'CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2_MASK',
    'CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2__SHIFT',
    'CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY_MASK',
    'CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY__SHIFT',
    'CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY_MASK',
    'CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY__SHIFT',
    'CP_CE_UCODE_ADDR__UCODE_ADDR_MASK',
    'CP_CE_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'CP_CE_UCODE_DATA__UCODE_DATA_MASK',
    'CP_CE_UCODE_DATA__UCODE_DATA__SHIFT',
    'CP_CMD_DATA__CMD_DATA_MASK', 'CP_CMD_DATA__CMD_DATA__SHIFT',
    'CP_CMD_INDEX__CMD_INDEX_MASK', 'CP_CMD_INDEX__CMD_INDEX__SHIFT',
    'CP_CMD_INDEX__CMD_ME_SEL_MASK',
    'CP_CMD_INDEX__CMD_ME_SEL__SHIFT',
    'CP_CMD_INDEX__CMD_QUEUE_SEL_MASK',
    'CP_CMD_INDEX__CMD_QUEUE_SEL__SHIFT',
    'CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS_MASK',
    'CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS__SHIFT',
    'CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS_MASK',
    'CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS__SHIFT',
    'CP_CNTX_STAT__CURRENT_GFX_CONTEXT_MASK',
    'CP_CNTX_STAT__CURRENT_GFX_CONTEXT__SHIFT',
    'CP_CNTX_STAT__CURRENT_HP3D_CONTEXT_MASK',
    'CP_CNTX_STAT__CURRENT_HP3D_CONTEXT__SHIFT',
    'CP_COHER_BASE_HI__COHER_BASE_HI_256B_MASK',
    'CP_COHER_BASE_HI__COHER_BASE_HI_256B__SHIFT',
    'CP_COHER_BASE__COHER_BASE_256B_MASK',
    'CP_COHER_BASE__COHER_BASE_256B__SHIFT',
    'CP_COHER_CNTL__CB_ACTION_ENA_MASK',
    'CP_COHER_CNTL__CB_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__DB_ACTION_ENA_MASK',
    'CP_COHER_CNTL__DB_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__SH_ICACHE_ACTION_ENA_MASK',
    'CP_COHER_CNTL__SH_ICACHE_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__SH_KCACHE_ACTION_ENA_MASK',
    'CP_COHER_CNTL__SH_KCACHE_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA_MASK',
    'CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA_MASK',
    'CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__TCL1_ACTION_ENA_MASK',
    'CP_COHER_CNTL__TCL1_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__TCL1_VOL_ACTION_ENA_MASK',
    'CP_COHER_CNTL__TCL1_VOL_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__TC_ACTION_ENA_MASK',
    'CP_COHER_CNTL__TC_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__TC_INV_METADATA_ACTION_ENA_MASK',
    'CP_COHER_CNTL__TC_INV_METADATA_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__TC_NC_ACTION_ENA_MASK',
    'CP_COHER_CNTL__TC_NC_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__TC_WB_ACTION_ENA_MASK',
    'CP_COHER_CNTL__TC_WB_ACTION_ENA__SHIFT',
    'CP_COHER_CNTL__TC_WC_ACTION_ENA_MASK',
    'CP_COHER_CNTL__TC_WC_ACTION_ENA__SHIFT',
    'CP_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK',
    'CP_COHER_SIZE_HI__COHER_SIZE_HI_256B__SHIFT',
    'CP_COHER_SIZE__COHER_SIZE_256B_MASK',
    'CP_COHER_SIZE__COHER_SIZE_256B__SHIFT',
    'CP_COHER_START_DELAY__START_DELAY_COUNT_MASK',
    'CP_COHER_START_DELAY__START_DELAY_COUNT__SHIFT',
    'CP_COHER_STATUS__MEID_MASK', 'CP_COHER_STATUS__MEID__SHIFT',
    'CP_COHER_STATUS__STATUS_MASK', 'CP_COHER_STATUS__STATUS__SHIFT',
    'CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX_MASK',
    'CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX__SHIFT',
    'CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX_MASK',
    'CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX__SHIFT',
    'CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX_MASK',
    'CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX__SHIFT',
    'CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX_MASK',
    'CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_DMA_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_DMA_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC1_TC_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC1_TC_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_DMA_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_DMA_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY__SHIFT',
    'CP_CPC_BUSY_STAT__MEC2_TC_BUSY_MASK',
    'CP_CPC_BUSY_STAT__MEC2_TC_BUSY__SHIFT',
    'CP_CPC_DEBUG_2__DC_GD_PIPE0_QSWITCH_CNT_MASK',
    'CP_CPC_DEBUG_2__DC_GD_PIPE0_QSWITCH_CNT__SHIFT',
    'CP_CPC_DEBUG_2__DC_GD_PIPE1_QSWITCH_CNT_MASK',
    'CP_CPC_DEBUG_2__DC_GD_PIPE1_QSWITCH_CNT__SHIFT',
    'CP_CPC_DEBUG_2__DC_GD_PIPE2_QSWITCH_CNT_MASK',
    'CP_CPC_DEBUG_2__DC_GD_PIPE2_QSWITCH_CNT__SHIFT',
    'CP_CPC_DEBUG_2__DC_GD_PIPE3_QSWITCH_CNT_MASK',
    'CP_CPC_DEBUG_2__DC_GD_PIPE3_QSWITCH_CNT__SHIFT',
    'CP_CPC_DEBUG_CNTL__DEBUG_BUS_DC_GD_SEL_MASK',
    'CP_CPC_DEBUG_CNTL__DEBUG_BUS_DC_GD_SEL__SHIFT',
    'CP_CPC_DEBUG_CNTL__DEBUG_BUS_FLOP_EN_MASK',
    'CP_CPC_DEBUG_CNTL__DEBUG_BUS_FLOP_EN__SHIFT',
    'CP_CPC_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS_MASK',
    'CP_CPC_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS__SHIFT',
    'CP_CPC_DEBUG_CNTL__DEBUG_INDX_MASK',
    'CP_CPC_DEBUG_CNTL__DEBUG_INDX__SHIFT',
    'CP_CPC_DEBUG__BUSY_EXTENDER_MASK',
    'CP_CPC_DEBUG__BUSY_EXTENDER__SHIFT',
    'CP_CPC_DEBUG__CPC_HARVESTING_CONTINUE_DISABLE_MASK',
    'CP_CPC_DEBUG__CPC_HARVESTING_CONTINUE_DISABLE__SHIFT',
    'CP_CPC_DEBUG__CPC_HARVESTING_DISPATCH_DISABLE_MASK',
    'CP_CPC_DEBUG__CPC_HARVESTING_DISPATCH_DISABLE__SHIFT',
    'CP_CPC_DEBUG__CPC_HARVESTING_RELAUNCH_DISABLE_MASK',
    'CP_CPC_DEBUG__CPC_HARVESTING_RELAUNCH_DISABLE__SHIFT',
    'CP_CPC_DEBUG__CPC_HARVEST_AUTO_DISABLE_MASK',
    'CP_CPC_DEBUG__CPC_HARVEST_AUTO_DISABLE__SHIFT',
    'CP_CPC_DEBUG__CPC_PIPE_SEL_MASK',
    'CP_CPC_DEBUG__CPC_PIPE_SEL__SHIFT',
    'CP_CPC_DEBUG__CPC_RAM_CLK_GATING_DISABLE_MASK',
    'CP_CPC_DEBUG__CPC_RAM_CLK_GATING_DISABLE__SHIFT',
    'CP_CPC_DEBUG__CPC_REPEATER_FGCG_OVERRIDE_MASK',
    'CP_CPC_DEBUG__CPC_REPEATER_FGCG_OVERRIDE__SHIFT',
    'CP_CPC_DEBUG__CPC_ROLLOVER_EVENT_DEBUG_EN_MASK',
    'CP_CPC_DEBUG__CPC_ROLLOVER_EVENT_DEBUG_EN__SHIFT',
    'CP_CPC_DEBUG__CPC_TC_ONE_CYCLE_WRITE_DISABLE_MASK',
    'CP_CPC_DEBUG__CPC_TC_ONE_CYCLE_WRITE_DISABLE__SHIFT',
    'CP_CPC_DEBUG__CS_STATE_FILT_DISABLE_MASK',
    'CP_CPC_DEBUG__CS_STATE_FILT_DISABLE__SHIFT',
    'CP_CPC_DEBUG__EVENT_FILT_DISABLE_MASK',
    'CP_CPC_DEBUG__EVENT_FILT_DISABLE__SHIFT',
    'CP_CPC_DEBUG__ME2_UCODE_RAM_ENABLE_MASK',
    'CP_CPC_DEBUG__ME2_UCODE_RAM_ENABLE__SHIFT',
    'CP_CPC_DEBUG__OVERFLOW_BUSY_DISABLE_MASK',
    'CP_CPC_DEBUG__OVERFLOW_BUSY_DISABLE__SHIFT',
    'CP_CPC_DEBUG__PRIV_REG_INTERRUPT_ENABLE_MASK',
    'CP_CPC_DEBUG__PRIV_REG_INTERRUPT_ENABLE__SHIFT',
    'CP_CPC_DEBUG__RESERVED_INTERRUPT_ENABLE_MASK',
    'CP_CPC_DEBUG__RESERVED_INTERRUPT_ENABLE__SHIFT',
    'CP_CPC_DEBUG__RESTORE_FIFO_EMPTY_SEL_MASK',
    'CP_CPC_DEBUG__RESTORE_FIFO_EMPTY_SEL__SHIFT',
    'CP_CPC_DEBUG__UCODE_ECC_ERROR_DISABLE_MASK',
    'CP_CPC_DEBUG__UCODE_ECC_ERROR_DISABLE__SHIFT',
    'CP_CPC_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK',
    'CP_CPC_DEBUG__UNDERFLOW_BUSY_DISABLE__SHIFT',
    'CP_CPC_DSM_CNTL2A__CPC_INJECT_DELAY_MASK',
    'CP_CPC_DSM_CNTL2A__CPC_INJECT_DELAY__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC0_ENABLE_ERROR_INJECT_MASK',
    'CP_CPC_DSM_CNTL2__CPC0_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC0_SELECT_INJECT_DELAY_MASK',
    'CP_CPC_DSM_CNTL2__CPC0_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC1_ENABLE_ERROR_INJECT_MASK',
    'CP_CPC_DSM_CNTL2__CPC1_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC1_SELECT_INJECT_DELAY_MASK',
    'CP_CPC_DSM_CNTL2__CPC1_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC2_ENABLE_ERROR_INJECT_MASK',
    'CP_CPC_DSM_CNTL2__CPC2_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC2_SELECT_INJECT_DELAY_MASK',
    'CP_CPC_DSM_CNTL2__CPC2_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC3_ENABLE_ERROR_INJECT_MASK',
    'CP_CPC_DSM_CNTL2__CPC3_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC3_SELECT_INJECT_DELAY_MASK',
    'CP_CPC_DSM_CNTL2__CPC3_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC4_ENABLE_ERROR_INJECT_MASK',
    'CP_CPC_DSM_CNTL2__CPC4_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC4_SELECT_INJECT_DELAY_MASK',
    'CP_CPC_DSM_CNTL2__CPC4_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC5_ENABLE_ERROR_INJECT_MASK',
    'CP_CPC_DSM_CNTL2__CPC5_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC5_SELECT_INJECT_DELAY_MASK',
    'CP_CPC_DSM_CNTL2__CPC5_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC6_ENABLE_ERROR_INJECT_MASK',
    'CP_CPC_DSM_CNTL2__CPC6_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC6_SELECT_INJECT_DELAY_MASK',
    'CP_CPC_DSM_CNTL2__CPC6_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC7_ENABLE_ERROR_INJECT_MASK',
    'CP_CPC_DSM_CNTL2__CPC7_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC7_SELECT_INJECT_DELAY_MASK',
    'CP_CPC_DSM_CNTL2__CPC7_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC8_ENABLE_ERROR_INJECT_MASK',
    'CP_CPC_DSM_CNTL2__CPC8_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPC_DSM_CNTL2__CPC8_SELECT_INJECT_DELAY_MASK',
    'CP_CPC_DSM_CNTL2__CPC8_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPC_DSM_CNTL__CPC0_DSM_IRRITATOR_DATA_MASK',
    'CP_CPC_DSM_CNTL__CPC0_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPC_DSM_CNTL__CPC0_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPC_DSM_CNTL__CPC0_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPC_DSM_CNTL__CPC1_DSM_IRRITATOR_DATA_MASK',
    'CP_CPC_DSM_CNTL__CPC1_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPC_DSM_CNTL__CPC1_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPC_DSM_CNTL__CPC1_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPC_DSM_CNTL__CPC2_DSM_IRRITATOR_DATA_MASK',
    'CP_CPC_DSM_CNTL__CPC2_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPC_DSM_CNTL__CPC2_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPC_DSM_CNTL__CPC2_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPC_DSM_CNTL__CPC3_DSM_IRRITATOR_DATA_MASK',
    'CP_CPC_DSM_CNTL__CPC3_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPC_DSM_CNTL__CPC3_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPC_DSM_CNTL__CPC3_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPC_DSM_CNTL__CPC4_DSM_IRRITATOR_DATA_MASK',
    'CP_CPC_DSM_CNTL__CPC4_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPC_DSM_CNTL__CPC4_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPC_DSM_CNTL__CPC4_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPC_DSM_CNTL__CPC5_DSM_IRRITATOR_DATA_MASK',
    'CP_CPC_DSM_CNTL__CPC5_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPC_DSM_CNTL__CPC5_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPC_DSM_CNTL__CPC5_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPC_DSM_CNTL__CPC6_DSM_IRRITATOR_DATA_MASK',
    'CP_CPC_DSM_CNTL__CPC6_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPC_DSM_CNTL__CPC6_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPC_DSM_CNTL__CPC6_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPC_DSM_CNTL__CPC7_DSM_IRRITATOR_DATA_MASK',
    'CP_CPC_DSM_CNTL__CPC7_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPC_DSM_CNTL__CPC7_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPC_DSM_CNTL__CPC7_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPC_DSM_CNTL__CPC8_DSM_IRRITATOR_DATA_MASK',
    'CP_CPC_DSM_CNTL__CPC8_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPC_DSM_CNTL__CPC8_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPC_DSM_CNTL__CPC8_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPC_GFX_CNTL__MEID_MASK', 'CP_CPC_GFX_CNTL__MEID__SHIFT',
    'CP_CPC_GFX_CNTL__PIPEID_MASK', 'CP_CPC_GFX_CNTL__PIPEID__SHIFT',
    'CP_CPC_GFX_CNTL__QUEUEID_MASK',
    'CP_CPC_GFX_CNTL__QUEUEID__SHIFT', 'CP_CPC_GFX_CNTL__VALID_MASK',
    'CP_CPC_GFX_CNTL__VALID__SHIFT',
    'CP_CPC_GRBM_FREE_COUNT__FREE_COUNT_MASK',
    'CP_CPC_GRBM_FREE_COUNT__FREE_COUNT__SHIFT',
    'CP_CPC_HALT_HYST_COUNT__COUNT_MASK',
    'CP_CPC_HALT_HYST_COUNT__COUNT__SHIFT',
    'CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK',
    'CP_CPC_IC_BASE_CNTL__CACHE_POLICY__SHIFT',
    'CP_CPC_IC_BASE_CNTL__VMID_MASK',
    'CP_CPC_IC_BASE_CNTL__VMID__SHIFT',
    'CP_CPC_IC_BASE_HI__IC_BASE_HI_MASK',
    'CP_CPC_IC_BASE_HI__IC_BASE_HI__SHIFT',
    'CP_CPC_IC_BASE_LO__IC_BASE_LO_MASK',
    'CP_CPC_IC_BASE_LO__IC_BASE_LO__SHIFT',
    'CP_CPC_IC_OP_CNTL__ICACHE_INVALIDATED_MASK',
    'CP_CPC_IC_OP_CNTL__ICACHE_INVALIDATED__SHIFT',
    'CP_CPC_IC_OP_CNTL__ICACHE_PRIMED_MASK',
    'CP_CPC_IC_OP_CNTL__ICACHE_PRIMED__SHIFT',
    'CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE_MASK',
    'CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE__SHIFT',
    'CP_CPC_IC_OP_CNTL__PRIME_ICACHE_MASK',
    'CP_CPC_IC_OP_CNTL__PRIME_ICACHE__SHIFT',
    'CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD_MASK',
    'CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD__SHIFT',
    'CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD_MASK',
    'CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD__SHIFT',
    'CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR_MASK',
    'CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR__SHIFT',
    'CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_APERTURE_ID_MASK',
    'CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_APERTURE_ID__SHIFT',
    'CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_OP_MASK',
    'CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_OP__SHIFT',
    'CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_STATUS_MASK',
    'CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_STATUS__SHIFT',
    'CP_CPC_SCRATCH_DATA__SCRATCH_DATA_MASK',
    'CP_CPC_SCRATCH_DATA__SCRATCH_DATA__SHIFT',
    'CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX_MASK',
    'CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX__SHIFT',
    'CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET_MASK',
    'CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET__SHIFT',
    'CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_MASK',
    'CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ_MASK',
    'CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ__SHIFT',
    'CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU__SHIFT',
    'CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA_MASK',
    'CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA__SHIFT',
    'CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET_MASK',
    'CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET__SHIFT',
    'CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_MASK',
    'CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ_MASK',
    'CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ__SHIFT',
    'CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU__SHIFT',
    'CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA_MASK',
    'CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA__SHIFT',
    'CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION_MASK',
    'CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION__SHIFT',
    'CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL_MASK',
    'CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL__SHIFT',
    'CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL_MASK',
    'CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL__SHIFT',
    'CP_CPC_STALLED_STAT1__UTCL1_WAITING_ON_TRANS_MASK',
    'CP_CPC_STALLED_STAT1__UTCL1_WAITING_ON_TRANS__SHIFT',
    'CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE_MASK',
    'CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE__SHIFT',
    'CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS_MASK',
    'CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS__SHIFT',
    'CP_CPC_STATUS__CPC_BUSY_MASK', 'CP_CPC_STATUS__CPC_BUSY__SHIFT',
    'CP_CPC_STATUS__CPF_CPC_BUSY_MASK',
    'CP_CPC_STATUS__CPF_CPC_BUSY__SHIFT',
    'CP_CPC_STATUS__CPG_CPC_BUSY_MASK',
    'CP_CPC_STATUS__CPG_CPC_BUSY__SHIFT',
    'CP_CPC_STATUS__DC0_BUSY_MASK', 'CP_CPC_STATUS__DC0_BUSY__SHIFT',
    'CP_CPC_STATUS__DC1_BUSY_MASK', 'CP_CPC_STATUS__DC1_BUSY__SHIFT',
    'CP_CPC_STATUS__MEC1_BUSY_MASK',
    'CP_CPC_STATUS__MEC1_BUSY__SHIFT',
    'CP_CPC_STATUS__MEC2_BUSY_MASK',
    'CP_CPC_STATUS__MEC2_BUSY__SHIFT', 'CP_CPC_STATUS__QU_BUSY_MASK',
    'CP_CPC_STATUS__QU_BUSY__SHIFT', 'CP_CPC_STATUS__RCIU1_BUSY_MASK',
    'CP_CPC_STATUS__RCIU1_BUSY__SHIFT',
    'CP_CPC_STATUS__RCIU2_BUSY_MASK',
    'CP_CPC_STATUS__RCIU2_BUSY__SHIFT',
    'CP_CPC_STATUS__ROQ1_BUSY_MASK',
    'CP_CPC_STATUS__ROQ1_BUSY__SHIFT',
    'CP_CPC_STATUS__ROQ2_BUSY_MASK',
    'CP_CPC_STATUS__ROQ2_BUSY__SHIFT',
    'CP_CPC_STATUS__SAVE_RESTORE_BUSY_MASK',
    'CP_CPC_STATUS__SAVE_RESTORE_BUSY__SHIFT',
    'CP_CPC_STATUS__SCRATCH_RAM_BUSY_MASK',
    'CP_CPC_STATUS__SCRATCH_RAM_BUSY__SHIFT',
    'CP_CPC_STATUS__TCIU_BUSY_MASK',
    'CP_CPC_STATUS__TCIU_BUSY__SHIFT',
    'CP_CPC_STATUS__UTCL2IU_BUSY_MASK',
    'CP_CPC_STATUS__UTCL2IU_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY_MASK',
    'CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY_MASK',
    'CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY_MASK',
    'CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY_MASK',
    'CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY_MASK',
    'CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__CSF_INPUT_BUSY_MASK',
    'CP_CPF_BUSY_STAT__CSF_INPUT_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__CSF_RING_BUSY_MASK',
    'CP_CPF_BUSY_STAT__CSF_RING_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__CSF_STATE_BUSY_MASK',
    'CP_CPF_BUSY_STAT__CSF_STATE_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_IB_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_IB_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_PQ_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_PQ_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY_MASK',
    'CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY__SHIFT',
    'CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS_MASK',
    'CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS__SHIFT',
    'CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK',
    'CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY__SHIFT',
    'CP_CPF_DEBUG_CNTL__DEBUG_BUS_FLOP_EN_MASK',
    'CP_CPF_DEBUG_CNTL__DEBUG_BUS_FLOP_EN__SHIFT',
    'CP_CPF_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS_MASK',
    'CP_CPF_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS__SHIFT',
    'CP_CPF_DEBUG_CNTL__DEBUG_INDX_MASK',
    'CP_CPF_DEBUG_CNTL__DEBUG_INDX__SHIFT',
    'CP_CPF_DEBUG__BUSY_EXTENDER_MASK',
    'CP_CPF_DEBUG__BUSY_EXTENDER__SHIFT',
    'CP_CPF_DEBUG__CPF_PRIORITY_YIELD_ACTIVE_DIS_MASK',
    'CP_CPF_DEBUG__CPF_PRIORITY_YIELD_ACTIVE_DIS__SHIFT',
    'CP_CPF_DEBUG__CPF_RAM_CLK_GATING_DISABLE_MASK',
    'CP_CPF_DEBUG__CPF_RAM_CLK_GATING_DISABLE__SHIFT',
    'CP_CPF_DEBUG__CPF_REPEATER_FGCG_OVERRIDE_MASK',
    'CP_CPF_DEBUG__CPF_REPEATER_FGCG_OVERRIDE__SHIFT',
    'CP_CPF_DEBUG__CPF_TC_MTYPE_OVERRIDE_MASK',
    'CP_CPF_DEBUG__CPF_TC_MTYPE_OVERRIDE__SHIFT',
    'CP_CPF_DEBUG__DBGU_TRIGGER_MASK',
    'CP_CPF_DEBUG__DBGU_TRIGGER__SHIFT',
    'CP_CPF_DEBUG__OVERFLOW_BUSY_DISABLE_MASK',
    'CP_CPF_DEBUG__OVERFLOW_BUSY_DISABLE__SHIFT',
    'CP_CPF_DEBUG__QUE_MANAGER_CLR_DBELLUPD_DIS_MASK',
    'CP_CPF_DEBUG__QUE_MANAGER_CLR_DBELLUPD_DIS__SHIFT',
    'CP_CPF_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK',
    'CP_CPF_DEBUG__UNDERFLOW_BUSY_DISABLE__SHIFT',
    'CP_CPF_DSM_CNTL2A__CPF_INJECT_DELAY_MASK',
    'CP_CPF_DSM_CNTL2A__CPF_INJECT_DELAY__SHIFT',
    'CP_CPF_DSM_CNTL2__CPF0_ENABLE_ERROR_INJECT_MASK',
    'CP_CPF_DSM_CNTL2__CPF0_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPF_DSM_CNTL2__CPF0_SELECT_INJECT_DELAY_MASK',
    'CP_CPF_DSM_CNTL2__CPF0_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPF_DSM_CNTL2__CPF1_ENABLE_ERROR_INJECT_MASK',
    'CP_CPF_DSM_CNTL2__CPF1_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPF_DSM_CNTL2__CPF1_SELECT_INJECT_DELAY_MASK',
    'CP_CPF_DSM_CNTL2__CPF1_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPF_DSM_CNTL2__CPF2_ENABLE_ERROR_INJECT_MASK',
    'CP_CPF_DSM_CNTL2__CPF2_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPF_DSM_CNTL2__CPF2_SELECT_INJECT_DELAY_MASK',
    'CP_CPF_DSM_CNTL2__CPF2_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPF_DSM_CNTL__CPF0_DSM_IRRITATOR_DATA_MASK',
    'CP_CPF_DSM_CNTL__CPF0_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPF_DSM_CNTL__CPF0_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPF_DSM_CNTL__CPF0_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPF_DSM_CNTL__CPF1_DSM_IRRITATOR_DATA_MASK',
    'CP_CPF_DSM_CNTL__CPF1_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPF_DSM_CNTL__CPF1_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPF_DSM_CNTL__CPF1_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPF_DSM_CNTL__CPF2_DSM_IRRITATOR_DATA_MASK',
    'CP_CPF_DSM_CNTL__CPF2_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPF_DSM_CNTL__CPF2_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPF_DSM_CNTL__CPF2_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPF_GRBM_FREE_COUNT__FREE_COUNT_MASK',
    'CP_CPF_GRBM_FREE_COUNT__FREE_COUNT__SHIFT',
    'CP_CPF_STALLED_STAT1__CMP_UTCL1_WAITING_ON_TRANS_MASK',
    'CP_CPF_STALLED_STAT1__CMP_UTCL1_WAITING_ON_TRANS__SHIFT',
    'CP_CPF_STALLED_STAT1__GFX_UTCL1_WAITING_ON_TRANS_MASK',
    'CP_CPF_STALLED_STAT1__GFX_UTCL1_WAITING_ON_TRANS__SHIFT',
    'CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA_MASK',
    'CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA__SHIFT',
    'CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA_MASK',
    'CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA__SHIFT',
    'CP_CPF_STALLED_STAT1__RCIU_WAITING_ON_FREE_MASK',
    'CP_CPF_STALLED_STAT1__RCIU_WAITING_ON_FREE__SHIFT',
    'CP_CPF_STALLED_STAT1__RING_FETCHING_DATA_MASK',
    'CP_CPF_STALLED_STAT1__RING_FETCHING_DATA__SHIFT',
    'CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA_MASK',
    'CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA__SHIFT',
    'CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE_MASK',
    'CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE__SHIFT',
    'CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS_MASK',
    'CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS__SHIFT',
    'CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE_MASK',
    'CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE__SHIFT',
    'CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS_MASK',
    'CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS__SHIFT',
    'CP_CPF_STATUS__CPC_CPF_BUSY_MASK',
    'CP_CPF_STATUS__CPC_CPF_BUSY__SHIFT',
    'CP_CPF_STATUS__CPF_BUSY_MASK', 'CP_CPF_STATUS__CPF_BUSY__SHIFT',
    'CP_CPF_STATUS__CPF_CMP_BUSY_MASK',
    'CP_CPF_STATUS__CPF_CMP_BUSY__SHIFT',
    'CP_CPF_STATUS__CPF_GFX_BUSY_MASK',
    'CP_CPF_STATUS__CPF_GFX_BUSY__SHIFT',
    'CP_CPF_STATUS__CSF_BUSY_MASK', 'CP_CPF_STATUS__CSF_BUSY__SHIFT',
    'CP_CPF_STATUS__GRBM_CPF_STAT_BUSY_MASK',
    'CP_CPF_STATUS__GRBM_CPF_STAT_BUSY__SHIFT',
    'CP_CPF_STATUS__HQD_BUSY_MASK', 'CP_CPF_STATUS__HQD_BUSY__SHIFT',
    'CP_CPF_STATUS__INTERRUPT_BUSY_MASK',
    'CP_CPF_STATUS__INTERRUPT_BUSY__SHIFT',
    'CP_CPF_STATUS__POST_WPTR_GFX_BUSY_MASK',
    'CP_CPF_STATUS__POST_WPTR_GFX_BUSY__SHIFT',
    'CP_CPF_STATUS__PRT_BUSY_MASK', 'CP_CPF_STATUS__PRT_BUSY__SHIFT',
    'CP_CPF_STATUS__ROQ_ALIGN_BUSY_MASK',
    'CP_CPF_STATUS__ROQ_ALIGN_BUSY__SHIFT',
    'CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY_MASK',
    'CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY__SHIFT',
    'CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY_MASK',
    'CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY__SHIFT',
    'CP_CPF_STATUS__ROQ_CE_RING_BUSY_MASK',
    'CP_CPF_STATUS__ROQ_CE_RING_BUSY__SHIFT',
    'CP_CPF_STATUS__ROQ_INDIRECT1_BUSY_MASK',
    'CP_CPF_STATUS__ROQ_INDIRECT1_BUSY__SHIFT',
    'CP_CPF_STATUS__ROQ_INDIRECT2_BUSY_MASK',
    'CP_CPF_STATUS__ROQ_INDIRECT2_BUSY__SHIFT',
    'CP_CPF_STATUS__ROQ_RING_BUSY_MASK',
    'CP_CPF_STATUS__ROQ_RING_BUSY__SHIFT',
    'CP_CPF_STATUS__ROQ_STATE_BUSY_MASK',
    'CP_CPF_STATUS__ROQ_STATE_BUSY__SHIFT',
    'CP_CPF_STATUS__SEMAPHORE_BUSY_MASK',
    'CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT',
    'CP_CPF_STATUS__TCIU_BUSY_MASK',
    'CP_CPF_STATUS__TCIU_BUSY__SHIFT',
    'CP_CPF_STATUS__UTCL2IU_BUSY_MASK',
    'CP_CPF_STATUS__UTCL2IU_BUSY__SHIFT',
    'CP_CPG_DSM_CNTL2A__CPG_INJECT_DELAY_MASK',
    'CP_CPG_DSM_CNTL2A__CPG_INJECT_DELAY__SHIFT',
    'CP_CPG_DSM_CNTL2__CPG0_ENABLE_ERROR_INJECT_MASK',
    'CP_CPG_DSM_CNTL2__CPG0_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPG_DSM_CNTL2__CPG0_SELECT_INJECT_DELAY_MASK',
    'CP_CPG_DSM_CNTL2__CPG0_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPG_DSM_CNTL2__CPG1_ENABLE_ERROR_INJECT_MASK',
    'CP_CPG_DSM_CNTL2__CPG1_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPG_DSM_CNTL2__CPG1_SELECT_INJECT_DELAY_MASK',
    'CP_CPG_DSM_CNTL2__CPG1_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPG_DSM_CNTL2__CPG2_ENABLE_ERROR_INJECT_MASK',
    'CP_CPG_DSM_CNTL2__CPG2_ENABLE_ERROR_INJECT__SHIFT',
    'CP_CPG_DSM_CNTL2__CPG2_SELECT_INJECT_DELAY_MASK',
    'CP_CPG_DSM_CNTL2__CPG2_SELECT_INJECT_DELAY__SHIFT',
    'CP_CPG_DSM_CNTL__CPG0_DSM_IRRITATOR_DATA_MASK',
    'CP_CPG_DSM_CNTL__CPG0_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPG_DSM_CNTL__CPG0_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPG_DSM_CNTL__CPG0_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPG_DSM_CNTL__CPG1_DSM_IRRITATOR_DATA_MASK',
    'CP_CPG_DSM_CNTL__CPG1_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPG_DSM_CNTL__CPG1_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPG_DSM_CNTL__CPG1_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CPG_DSM_CNTL__CPG2_DSM_IRRITATOR_DATA_MASK',
    'CP_CPG_DSM_CNTL__CPG2_DSM_IRRITATOR_DATA__SHIFT',
    'CP_CPG_DSM_CNTL__CPG2_ENABLE_SINGLE_WRITE_MASK',
    'CP_CPG_DSM_CNTL__CPG2_ENABLE_SINGLE_WRITE__SHIFT',
    'CP_CSF_STAT__BUFFER_REQUEST_COUNT_MASK',
    'CP_CSF_STAT__BUFFER_REQUEST_COUNT__SHIFT',
    'CP_DEBUG_CNTL__DEBUG_BUS_FLOP_EN_MASK',
    'CP_DEBUG_CNTL__DEBUG_BUS_FLOP_EN__SHIFT',
    'CP_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS_MASK',
    'CP_DEBUG_CNTL__DEBUG_BUS_SELECT_BITS__SHIFT',
    'CP_DEBUG_CNTL__DEBUG_INDX_MASK',
    'CP_DEBUG_CNTL__DEBUG_INDX__SHIFT',
    'CP_DEBUG__BUSY_EXTENDER_MASK', 'CP_DEBUG__BUSY_EXTENDER__SHIFT',
    'CP_DEBUG__CPG_RAM_CLK_GATING_DISABLE_MASK',
    'CP_DEBUG__CPG_RAM_CLK_GATING_DISABLE__SHIFT',
    'CP_DEBUG__CPG_REPEATER_FGCG_OVERRIDE_MASK',
    'CP_DEBUG__CPG_REPEATER_FGCG_OVERRIDE__SHIFT',
    'CP_DEBUG__CPG_TC_MTYPE_OVERRIDE_MASK',
    'CP_DEBUG__CPG_TC_MTYPE_OVERRIDE__SHIFT',
    'CP_DEBUG__CPG_TC_ONE_CYCLE_WRITE_DISABLE_MASK',
    'CP_DEBUG__CPG_TC_ONE_CYCLE_WRITE_DISABLE__SHIFT',
    'CP_DEBUG__CS_PIPELINE_RESET_DISABLE_MASK',
    'CP_DEBUG__CS_PIPELINE_RESET_DISABLE__SHIFT',
    'CP_DEBUG__CS_STATE_FILT_DISABLE_MASK',
    'CP_DEBUG__CS_STATE_FILT_DISABLE__SHIFT',
    'CP_DEBUG__DISABLE_GFX_HALT_ON_UTCL1_ERROR_MASK',
    'CP_DEBUG__DISABLE_GFX_HALT_ON_UTCL1_ERROR__SHIFT',
    'CP_DEBUG__EVENT_FILT_DISABLE_MASK',
    'CP_DEBUG__EVENT_FILT_DISABLE__SHIFT',
    'CP_DEBUG__IB_PACKET_INJECTOR_DISABLE_MASK',
    'CP_DEBUG__IB_PACKET_INJECTOR_DISABLE__SHIFT',
    'CP_DEBUG__INTERRUPT_ENABLE_MASK',
    'CP_DEBUG__INTERRUPT_ENABLE__SHIFT',
    'CP_DEBUG__OVERFLOW_BUSY_DISABLE_MASK',
    'CP_DEBUG__OVERFLOW_BUSY_DISABLE__SHIFT',
    'CP_DEBUG__PREDICATE_DISABLE_MASK',
    'CP_DEBUG__PREDICATE_DISABLE__SHIFT',
    'CP_DEBUG__PRIV_REG_INTERRUPT_ENABLE_MASK',
    'CP_DEBUG__PRIV_REG_INTERRUPT_ENABLE__SHIFT',
    'CP_DEBUG__SURFSYNC_CNTX_RDADDR_MASK',
    'CP_DEBUG__SURFSYNC_CNTX_RDADDR__SHIFT',
    'CP_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK',
    'CP_DEBUG__UNDERFLOW_BUSY_DISABLE__SHIFT',
    'CP_DEVICE_ID__DEVICE_ID_MASK', 'CP_DEVICE_ID__DEVICE_ID__SHIFT',
    'CP_DE_CE_COUNT__CONST_ENGINE_COUNT_MASK',
    'CP_DE_CE_COUNT__CONST_ENGINE_COUNT__SHIFT',
    'CP_DE_DE_COUNT__DRAW_ENGINE_COUNT_MASK',
    'CP_DE_DE_COUNT__DRAW_ENGINE_COUNT__SHIFT',
    'CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT_MASK',
    'CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT__SHIFT',
    'CP_DFY_ADDR_HI__ADDR_HI_MASK', 'CP_DFY_ADDR_HI__ADDR_HI__SHIFT',
    'CP_DFY_ADDR_LO__ADDR_LO_MASK', 'CP_DFY_ADDR_LO__ADDR_LO__SHIFT',
    'CP_DFY_CMD__OFFSET_MASK', 'CP_DFY_CMD__OFFSET__SHIFT',
    'CP_DFY_CMD__SIZE_MASK', 'CP_DFY_CMD__SIZE__SHIFT',
    'CP_DFY_CNTL__ENABLE_MASK', 'CP_DFY_CNTL__ENABLE__SHIFT',
    'CP_DFY_CNTL__LFSR_RESET_MASK', 'CP_DFY_CNTL__LFSR_RESET__SHIFT',
    'CP_DFY_CNTL__MODE_MASK', 'CP_DFY_CNTL__MODE__SHIFT',
    'CP_DFY_CNTL__MTYPE_MASK', 'CP_DFY_CNTL__MTYPE__SHIFT',
    'CP_DFY_CNTL__POLICY_MASK', 'CP_DFY_CNTL__POLICY__SHIFT',
    'CP_DFY_CNTL__WRITE_DIS_MASK', 'CP_DFY_CNTL__WRITE_DIS__SHIFT',
    'CP_DFY_DATA_0__DATA_MASK', 'CP_DFY_DATA_0__DATA__SHIFT',
    'CP_DFY_DATA_10__DATA_MASK', 'CP_DFY_DATA_10__DATA__SHIFT',
    'CP_DFY_DATA_11__DATA_MASK', 'CP_DFY_DATA_11__DATA__SHIFT',
    'CP_DFY_DATA_12__DATA_MASK', 'CP_DFY_DATA_12__DATA__SHIFT',
    'CP_DFY_DATA_13__DATA_MASK', 'CP_DFY_DATA_13__DATA__SHIFT',
    'CP_DFY_DATA_14__DATA_MASK', 'CP_DFY_DATA_14__DATA__SHIFT',
    'CP_DFY_DATA_15__DATA_MASK', 'CP_DFY_DATA_15__DATA__SHIFT',
    'CP_DFY_DATA_1__DATA_MASK', 'CP_DFY_DATA_1__DATA__SHIFT',
    'CP_DFY_DATA_2__DATA_MASK', 'CP_DFY_DATA_2__DATA__SHIFT',
    'CP_DFY_DATA_3__DATA_MASK', 'CP_DFY_DATA_3__DATA__SHIFT',
    'CP_DFY_DATA_4__DATA_MASK', 'CP_DFY_DATA_4__DATA__SHIFT',
    'CP_DFY_DATA_5__DATA_MASK', 'CP_DFY_DATA_5__DATA__SHIFT',
    'CP_DFY_DATA_6__DATA_MASK', 'CP_DFY_DATA_6__DATA__SHIFT',
    'CP_DFY_DATA_7__DATA_MASK', 'CP_DFY_DATA_7__DATA__SHIFT',
    'CP_DFY_DATA_8__DATA_MASK', 'CP_DFY_DATA_8__DATA__SHIFT',
    'CP_DFY_DATA_9__DATA_MASK', 'CP_DFY_DATA_9__DATA__SHIFT',
    'CP_DFY_STAT__BURST_COUNT_MASK',
    'CP_DFY_STAT__BURST_COUNT__SHIFT', 'CP_DFY_STAT__BUSY_MASK',
    'CP_DFY_STAT__BUSY__SHIFT', 'CP_DFY_STAT__TAGS_PENDING_MASK',
    'CP_DFY_STAT__TAGS_PENDING__SHIFT',
    'CP_DISPATCH_INDR_ADDR_HI__ADDR_HI_MASK',
    'CP_DISPATCH_INDR_ADDR_HI__ADDR_HI__SHIFT',
    'CP_DISPATCH_INDR_ADDR__ADDR_LO_MASK',
    'CP_DISPATCH_INDR_ADDR__ADDR_LO__SHIFT',
    'CP_DMA_CNTL__BUFFER_DEPTH_MASK',
    'CP_DMA_CNTL__BUFFER_DEPTH__SHIFT',
    'CP_DMA_CNTL__MIN_AVAILSZ_MASK',
    'CP_DMA_CNTL__MIN_AVAILSZ__SHIFT', 'CP_DMA_CNTL__PIO_COUNT_MASK',
    'CP_DMA_CNTL__PIO_COUNT__SHIFT',
    'CP_DMA_CNTL__PIO_FIFO_EMPTY_MASK',
    'CP_DMA_CNTL__PIO_FIFO_EMPTY__SHIFT',
    'CP_DMA_CNTL__PIO_FIFO_FULL_MASK',
    'CP_DMA_CNTL__PIO_FIFO_FULL__SHIFT',
    'CP_DMA_CNTL__UTCL1_FAULT_CONTROL_MASK',
    'CP_DMA_CNTL__UTCL1_FAULT_CONTROL__SHIFT',
    'CP_DMA_ME_COMMAND__BYTE_COUNT_MASK',
    'CP_DMA_ME_COMMAND__BYTE_COUNT__SHIFT',
    'CP_DMA_ME_COMMAND__DAIC_MASK', 'CP_DMA_ME_COMMAND__DAIC__SHIFT',
    'CP_DMA_ME_COMMAND__DAS_MASK', 'CP_DMA_ME_COMMAND__DAS__SHIFT',
    'CP_DMA_ME_COMMAND__DIS_WC_MASK',
    'CP_DMA_ME_COMMAND__DIS_WC__SHIFT',
    'CP_DMA_ME_COMMAND__RAW_WAIT_MASK',
    'CP_DMA_ME_COMMAND__RAW_WAIT__SHIFT',
    'CP_DMA_ME_COMMAND__SAIC_MASK', 'CP_DMA_ME_COMMAND__SAIC__SHIFT',
    'CP_DMA_ME_COMMAND__SAS_MASK', 'CP_DMA_ME_COMMAND__SAS__SHIFT',
    'CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK',
    'CP_DMA_ME_CONTROL__DST_CACHE_POLICY__SHIFT',
    'CP_DMA_ME_CONTROL__DST_SELECT_MASK',
    'CP_DMA_ME_CONTROL__DST_SELECT__SHIFT',
    'CP_DMA_ME_CONTROL__MEMLOG_CLEAR_MASK',
    'CP_DMA_ME_CONTROL__MEMLOG_CLEAR__SHIFT',
    'CP_DMA_ME_CONTROL__SRC_CACHE_POLICY_MASK',
    'CP_DMA_ME_CONTROL__SRC_CACHE_POLICY__SHIFT',
    'CP_DMA_ME_CONTROL__SRC_SELECT_MASK',
    'CP_DMA_ME_CONTROL__SRC_SELECT__SHIFT',
    'CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI_MASK',
    'CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI__SHIFT',
    'CP_DMA_ME_DST_ADDR__DST_ADDR_MASK',
    'CP_DMA_ME_DST_ADDR__DST_ADDR__SHIFT',
    'CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI_MASK',
    'CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI__SHIFT',
    'CP_DMA_ME_SRC_ADDR__SRC_ADDR_MASK',
    'CP_DMA_ME_SRC_ADDR__SRC_ADDR__SHIFT',
    'CP_DMA_PFP_COMMAND__BYTE_COUNT_MASK',
    'CP_DMA_PFP_COMMAND__BYTE_COUNT__SHIFT',
    'CP_DMA_PFP_COMMAND__DAIC_MASK',
    'CP_DMA_PFP_COMMAND__DAIC__SHIFT', 'CP_DMA_PFP_COMMAND__DAS_MASK',
    'CP_DMA_PFP_COMMAND__DAS__SHIFT',
    'CP_DMA_PFP_COMMAND__DIS_WC_MASK',
    'CP_DMA_PFP_COMMAND__DIS_WC__SHIFT',
    'CP_DMA_PFP_COMMAND__RAW_WAIT_MASK',
    'CP_DMA_PFP_COMMAND__RAW_WAIT__SHIFT',
    'CP_DMA_PFP_COMMAND__SAIC_MASK',
    'CP_DMA_PFP_COMMAND__SAIC__SHIFT', 'CP_DMA_PFP_COMMAND__SAS_MASK',
    'CP_DMA_PFP_COMMAND__SAS__SHIFT',
    'CP_DMA_PFP_CONTROL__DST_CACHE_POLICY_MASK',
    'CP_DMA_PFP_CONTROL__DST_CACHE_POLICY__SHIFT',
    'CP_DMA_PFP_CONTROL__DST_SELECT_MASK',
    'CP_DMA_PFP_CONTROL__DST_SELECT__SHIFT',
    'CP_DMA_PFP_CONTROL__MEMLOG_CLEAR_MASK',
    'CP_DMA_PFP_CONTROL__MEMLOG_CLEAR__SHIFT',
    'CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY_MASK',
    'CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT',
    'CP_DMA_PFP_CONTROL__SRC_SELECT_MASK',
    'CP_DMA_PFP_CONTROL__SRC_SELECT__SHIFT',
    'CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI_MASK',
    'CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI__SHIFT',
    'CP_DMA_PFP_DST_ADDR__DST_ADDR_MASK',
    'CP_DMA_PFP_DST_ADDR__DST_ADDR__SHIFT',
    'CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI_MASK',
    'CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI__SHIFT',
    'CP_DMA_PFP_SRC_ADDR__SRC_ADDR_MASK',
    'CP_DMA_PFP_SRC_ADDR__SRC_ADDR__SHIFT',
    'CP_DMA_READ_TAGS__DMA_READ_TAG_MASK',
    'CP_DMA_READ_TAGS__DMA_READ_TAG_VALID_MASK',
    'CP_DMA_READ_TAGS__DMA_READ_TAG_VALID__SHIFT',
    'CP_DMA_READ_TAGS__DMA_READ_TAG__SHIFT',
    'CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI_MASK',
    'CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI__SHIFT',
    'CP_DRAW_INDX_INDR_ADDR__ADDR_LO_MASK',
    'CP_DRAW_INDX_INDR_ADDR__ADDR_LO__SHIFT',
    'CP_DRAW_OBJECT_COUNTER__COUNT_MASK',
    'CP_DRAW_OBJECT_COUNTER__COUNT__SHIFT',
    'CP_DRAW_OBJECT__OBJECT_MASK', 'CP_DRAW_OBJECT__OBJECT__SHIFT',
    'CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI_MASK',
    'CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI__SHIFT',
    'CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX_MASK',
    'CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX__SHIFT',
    'CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN_MASK',
    'CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN__SHIFT',
    'CP_DRAW_WINDOW_CNTL__MODE_MASK',
    'CP_DRAW_WINDOW_CNTL__MODE__SHIFT',
    'CP_DRAW_WINDOW_HI__WINDOW_HI_MASK',
    'CP_DRAW_WINDOW_HI__WINDOW_HI__SHIFT',
    'CP_DRAW_WINDOW_LO__MAX_MASK', 'CP_DRAW_WINDOW_LO__MAX__SHIFT',
    'CP_DRAW_WINDOW_LO__MIN_MASK', 'CP_DRAW_WINDOW_LO__MIN__SHIFT',
    'CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI_MASK',
    'CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI__SHIFT',
    'CP_ECC_DMA_FIRST_OCCURRENCE__CLIENT_MASK',
    'CP_ECC_DMA_FIRST_OCCURRENCE__CLIENT__SHIFT',
    'CP_ECC_DMA_FIRST_OCCURRENCE__INTERFACE_MASK',
    'CP_ECC_DMA_FIRST_OCCURRENCE__INTERFACE__SHIFT',
    'CP_ECC_DMA_FIRST_OCCURRENCE__ME_MASK',
    'CP_ECC_DMA_FIRST_OCCURRENCE__ME__SHIFT',
    'CP_ECC_DMA_FIRST_OCCURRENCE__PIPE_MASK',
    'CP_ECC_DMA_FIRST_OCCURRENCE__PIPE__SHIFT',
    'CP_ECC_DMA_FIRST_OCCURRENCE__VMID_MASK',
    'CP_ECC_DMA_FIRST_OCCURRENCE__VMID__SHIFT',
    'CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE_MASK',
    'CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE__SHIFT',
    'CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE_MASK',
    'CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE__SHIFT',
    'CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE_MASK',
    'CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE__SHIFT',
    'CP_ECC_FIRSTOCCURRENCE__CLIENT_MASK',
    'CP_ECC_FIRSTOCCURRENCE__CLIENT__SHIFT',
    'CP_ECC_FIRSTOCCURRENCE__INTERFACE_MASK',
    'CP_ECC_FIRSTOCCURRENCE__INTERFACE__SHIFT',
    'CP_ECC_FIRSTOCCURRENCE__ME_MASK',
    'CP_ECC_FIRSTOCCURRENCE__ME__SHIFT',
    'CP_ECC_FIRSTOCCURRENCE__PIPE_MASK',
    'CP_ECC_FIRSTOCCURRENCE__PIPE__SHIFT',
    'CP_ECC_FIRSTOCCURRENCE__QUEUE_MASK',
    'CP_ECC_FIRSTOCCURRENCE__QUEUE__SHIFT',
    'CP_ECC_FIRSTOCCURRENCE__VMID_MASK',
    'CP_ECC_FIRSTOCCURRENCE__VMID__SHIFT',
    'CP_EDC_FUE_CNTL__CP_FUE_FLAG_MASK',
    'CP_EDC_FUE_CNTL__CP_FUE_FLAG__SHIFT',
    'CP_EDC_FUE_CNTL__CP_FUE_MASK_MASK',
    'CP_EDC_FUE_CNTL__CP_FUE_MASK__SHIFT',
    'CP_EDC_FUE_CNTL__GDS_FUE_FLAG_MASK',
    'CP_EDC_FUE_CNTL__GDS_FUE_FLAG__SHIFT',
    'CP_EDC_FUE_CNTL__GDS_FUE_MASK_MASK',
    'CP_EDC_FUE_CNTL__GDS_FUE_MASK__SHIFT',
    'CP_EDC_FUE_CNTL__SPI_FUE_FLAG_MASK',
    'CP_EDC_FUE_CNTL__SPI_FUE_FLAG__SHIFT',
    'CP_EDC_FUE_CNTL__SPI_FUE_MASK_MASK',
    'CP_EDC_FUE_CNTL__SPI_FUE_MASK__SHIFT',
    'CP_EDC_FUE_CNTL__TCA_FUE_FLAG_MASK',
    'CP_EDC_FUE_CNTL__TCA_FUE_FLAG__SHIFT',
    'CP_EDC_FUE_CNTL__TCA_FUE_MASK_MASK',
    'CP_EDC_FUE_CNTL__TCA_FUE_MASK__SHIFT',
    'CP_EDC_FUE_CNTL__TCC_FUE_FLAG_MASK',
    'CP_EDC_FUE_CNTL__TCC_FUE_FLAG__SHIFT',
    'CP_EDC_FUE_CNTL__TCC_FUE_MASK_MASK',
    'CP_EDC_FUE_CNTL__TCC_FUE_MASK__SHIFT',
    'CP_EDC_FUE_CNTL__TC_CPG_FUE_FLAG_MASK',
    'CP_EDC_FUE_CNTL__TC_CPG_FUE_FLAG__SHIFT',
    'CP_EDC_FUE_CNTL__TC_CPG_FUE_MASK_MASK',
    'CP_EDC_FUE_CNTL__TC_CPG_FUE_MASK__SHIFT',
    'CP_EDC_FUE_CNTL__TC_RLC_FUE_FLAG_MASK',
    'CP_EDC_FUE_CNTL__TC_RLC_FUE_FLAG__SHIFT',
    'CP_EDC_FUE_CNTL__TC_RLC_FUE_MASK_MASK',
    'CP_EDC_FUE_CNTL__TC_RLC_FUE_MASK__SHIFT',
    'CP_EDC_FUE_CNTL__UTCL2_FUE_FLAG_MASK',
    'CP_EDC_FUE_CNTL__UTCL2_FUE_FLAG__SHIFT',
    'CP_EDC_FUE_CNTL__UTCL2_FUE_MASK_MASK',
    'CP_EDC_FUE_CNTL__UTCL2_FUE_MASK__SHIFT',
    'CP_EOPQ_WAIT_TIME__SCALE_COUNT_MASK',
    'CP_EOPQ_WAIT_TIME__SCALE_COUNT__SHIFT',
    'CP_EOPQ_WAIT_TIME__WAIT_TIME_MASK',
    'CP_EOPQ_WAIT_TIME__WAIT_TIME__SHIFT',
    'CP_EOP_DONE_ADDR_HI__ADDR_HI_MASK',
    'CP_EOP_DONE_ADDR_HI__ADDR_HI__SHIFT',
    'CP_EOP_DONE_ADDR_LO__ADDR_LO_MASK',
    'CP_EOP_DONE_ADDR_LO__ADDR_LO__SHIFT',
    'CP_EOP_DONE_CNTX_ID__CNTX_ID_MASK',
    'CP_EOP_DONE_CNTX_ID__CNTX_ID__SHIFT',
    'CP_EOP_DONE_DATA_CNTL__DATA_SEL_MASK',
    'CP_EOP_DONE_DATA_CNTL__DATA_SEL__SHIFT',
    'CP_EOP_DONE_DATA_CNTL__DST_SEL_MASK',
    'CP_EOP_DONE_DATA_CNTL__DST_SEL__SHIFT',
    'CP_EOP_DONE_DATA_CNTL__INT_SEL_MASK',
    'CP_EOP_DONE_DATA_CNTL__INT_SEL__SHIFT',
    'CP_EOP_DONE_DATA_HI__DATA_HI_MASK',
    'CP_EOP_DONE_DATA_HI__DATA_HI__SHIFT',
    'CP_EOP_DONE_DATA_LO__DATA_LO_MASK',
    'CP_EOP_DONE_DATA_LO__DATA_LO__SHIFT',
    'CP_EOP_DONE_EVENT_CNTL__CACHE_POLICY_MASK',
    'CP_EOP_DONE_EVENT_CNTL__CACHE_POLICY__SHIFT',
    'CP_EOP_DONE_EVENT_CNTL__EXECUTE_MASK',
    'CP_EOP_DONE_EVENT_CNTL__EXECUTE__SHIFT',
    'CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA_MASK',
    'CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA__SHIFT',
    'CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP_MASK',
    'CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP__SHIFT',
    'CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI_MASK',
    'CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI__SHIFT',
    'CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO_MASK',
    'CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO__SHIFT',
    'CP_FATAL_ERROR__CPF_FATAL_ERROR_MASK',
    'CP_FATAL_ERROR__CPF_FATAL_ERROR__SHIFT',
    'CP_FATAL_ERROR__CPG_FATAL_ERROR_MASK',
    'CP_FATAL_ERROR__CPG_FATAL_ERROR__SHIFT',
    'CP_FATAL_ERROR__CPG_TAG_FATAL_ERROR_EN_MASK',
    'CP_FATAL_ERROR__CPG_TAG_FATAL_ERROR_EN__SHIFT',
    'CP_FATAL_ERROR__DIS_CPG_FATAL_ERROR_MASK',
    'CP_FATAL_ERROR__DIS_CPG_FATAL_ERROR__SHIFT',
    'CP_FATAL_ERROR__GFX_HALT_PROC_MASK',
    'CP_FATAL_ERROR__GFX_HALT_PROC__SHIFT',
    'CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK',
    'CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT',
    'CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK',
    'CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT',
    'CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK',
    'CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT',
    'CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK',
    'CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT',
    'CP_GDS_BKUP_ADDR_HI__ADDR_HI_MASK',
    'CP_GDS_BKUP_ADDR_HI__ADDR_HI__SHIFT',
    'CP_GDS_BKUP_ADDR__ADDR_LO_MASK',
    'CP_GDS_BKUP_ADDR__ADDR_LO__SHIFT',
    'CP_GFX_ERROR__APPEND_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__APPEND_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__C1_FETCHER_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__C1_FETCHER_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__C2_FETCHER_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__C2_FETCHER_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__CE_DMA_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__CE_DMA_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__CE_INIT_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__CE_INIT_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__CE_TC_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__CE_TC_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__DMA_DST_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__DMA_DST_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__DMA_SRC_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__DMA_SRC_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__EDC_ERROR_ID_MASK',
    'CP_GFX_ERROR__EDC_ERROR_ID__SHIFT',
    'CP_GFX_ERROR__I1_FETCHER_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__I1_FETCHER_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__I2_FETCHER_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__I2_FETCHER_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__ME_TC_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__ME_TC_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__PFP_TC_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__PFP_TC_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__PFP_VGTDMA_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__PFP_VGTDMA_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__PRT_LOD_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__PRT_LOD_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__QU_EOP_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__QU_EOP_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__QU_PIPE_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__QU_PIPE_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__QU_READ_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__QU_READ_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__QU_STRM_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__QU_STRM_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__RB_FETCHER_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__RB_FETCHER_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__RDPTR_RPT_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__RDPTR_RPT_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__RSVD1_ERROR_MASK',
    'CP_GFX_ERROR__RSVD1_ERROR__SHIFT',
    'CP_GFX_ERROR__RSVD2_ERROR_MASK',
    'CP_GFX_ERROR__RSVD2_ERROR__SHIFT',
    'CP_GFX_ERROR__SEM_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__SEM_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__SHADOW_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__SHADOW_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__ST_FETCHER_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__ST_FETCHER_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__SUA_ERROR_MASK', 'CP_GFX_ERROR__SUA_ERROR__SHIFT',
    'CP_GFX_ERROR__SYNC_MEMRD_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__SYNC_MEMRD_UTCL1_ERROR__SHIFT',
    'CP_GFX_ERROR__SYNC_MEMWR_UTCL1_ERROR_MASK',
    'CP_GFX_ERROR__SYNC_MEMWR_UTCL1_ERROR__SHIFT',
    'CP_GFX_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK',
    'CP_GFX_MQD_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT',
    'CP_GFX_MQD_BASE_ADDR__BASE_ADDR_MASK',
    'CP_GFX_MQD_BASE_ADDR__BASE_ADDR__SHIFT',
    'CP_GFX_MQD_CONTROL__CACHE_POLICY_MASK',
    'CP_GFX_MQD_CONTROL__CACHE_POLICY__SHIFT',
    'CP_GFX_MQD_CONTROL__EXE_DISABLE_MASK',
    'CP_GFX_MQD_CONTROL__EXE_DISABLE__SHIFT',
    'CP_GFX_MQD_CONTROL__PRIV_STATE_MASK',
    'CP_GFX_MQD_CONTROL__PRIV_STATE__SHIFT',
    'CP_GFX_MQD_CONTROL__VMID_MASK',
    'CP_GFX_MQD_CONTROL__VMID__SHIFT',
    'CP_GRBM_FREE_COUNT__FREE_COUNT_GDS_MASK',
    'CP_GRBM_FREE_COUNT__FREE_COUNT_GDS__SHIFT',
    'CP_GRBM_FREE_COUNT__FREE_COUNT_MASK',
    'CP_GRBM_FREE_COUNT__FREE_COUNT_PFP_MASK',
    'CP_GRBM_FREE_COUNT__FREE_COUNT_PFP__SHIFT',
    'CP_GRBM_FREE_COUNT__FREE_COUNT__SHIFT',
    'CP_HPD_ROQ_OFFSETS__IB_OFFSET_MASK',
    'CP_HPD_ROQ_OFFSETS__IB_OFFSET__SHIFT',
    'CP_HPD_ROQ_OFFSETS__IQ_OFFSET_MASK',
    'CP_HPD_ROQ_OFFSETS__IQ_OFFSET__SHIFT',
    'CP_HPD_ROQ_OFFSETS__PQ_OFFSET_MASK',
    'CP_HPD_ROQ_OFFSETS__PQ_OFFSET__SHIFT',
    'CP_HPD_STATUS0__ENABLE_OFFLOAD_CHECK_MASK',
    'CP_HPD_STATUS0__ENABLE_OFFLOAD_CHECK__SHIFT',
    'CP_HPD_STATUS0__FETCHING_MQD_MASK',
    'CP_HPD_STATUS0__FETCHING_MQD__SHIFT',
    'CP_HPD_STATUS0__FORCE_QUEUE_MASK',
    'CP_HPD_STATUS0__FORCE_QUEUE_STATE_MASK',
    'CP_HPD_STATUS0__FORCE_QUEUE_STATE__SHIFT',
    'CP_HPD_STATUS0__FORCE_QUEUE__SHIFT',
    'CP_HPD_STATUS0__MAPPED_QUEUE_MASK',
    'CP_HPD_STATUS0__MAPPED_QUEUE__SHIFT',
    'CP_HPD_STATUS0__PEND_TXFER_SIZE_IQ_MASK',
    'CP_HPD_STATUS0__PEND_TXFER_SIZE_IQ__SHIFT',
    'CP_HPD_STATUS0__PEND_TXFER_SIZE_PQIB_MASK',
    'CP_HPD_STATUS0__PEND_TXFER_SIZE_PQIB__SHIFT',
    'CP_HPD_STATUS0__QUEUE_AVAILABLE_MASK',
    'CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT',
    'CP_HPD_STATUS0__QUEUE_STATE_MASK',
    'CP_HPD_STATUS0__QUEUE_STATE__SHIFT',
    'CP_HPD_UTCL1_CNTL__SELECT_MASK',
    'CP_HPD_UTCL1_CNTL__SELECT__SHIFT',
    'CP_HPD_UTCL1_ERROR_ADDR__ADDR_MASK',
    'CP_HPD_UTCL1_ERROR_ADDR__ADDR__SHIFT',
    'CP_HPD_UTCL1_ERROR__ADDR_HI_MASK',
    'CP_HPD_UTCL1_ERROR__ADDR_HI__SHIFT',
    'CP_HPD_UTCL1_ERROR__TYPE_MASK',
    'CP_HPD_UTCL1_ERROR__TYPE__SHIFT',
    'CP_HPD_UTCL1_ERROR__VMID_MASK',
    'CP_HPD_UTCL1_ERROR__VMID__SHIFT', 'CP_HQD_ACTIVE__ACTIVE_MASK',
    'CP_HQD_ACTIVE__ACTIVE__SHIFT', 'CP_HQD_ACTIVE__BUSY_GATE_MASK',
    'CP_HQD_ACTIVE__BUSY_GATE__SHIFT',
    'CP_HQD_AQL_CONTROL_1__RESERVED_MASK',
    'CP_HQD_AQL_CONTROL_1__RESERVED__SHIFT',
    'CP_HQD_AQL_CONTROL__CONTROL0_EN_MASK',
    'CP_HQD_AQL_CONTROL__CONTROL0_EN__SHIFT',
    'CP_HQD_AQL_CONTROL__CONTROL0_MASK',
    'CP_HQD_AQL_CONTROL__CONTROL0__SHIFT',
    'CP_HQD_AQL_CONTROL__CONTROL1_EN_MASK',
    'CP_HQD_AQL_CONTROL__CONTROL1_EN__SHIFT',
    'CP_HQD_AQL_CONTROL__CONTROL1_MASK',
    'CP_HQD_AQL_CONTROL__CONTROL1__SHIFT',
    'CP_HQD_AQL_DISPATCH_ID_HI__CONSUMED_OFFSET_MASK',
    'CP_HQD_AQL_DISPATCH_ID_HI__CONSUMED_OFFSET__SHIFT',
    'CP_HQD_AQL_DISPATCH_ID__CONSUMED_OFFSET_MASK',
    'CP_HQD_AQL_DISPATCH_ID__CONSUMED_OFFSET__SHIFT',
    'CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI_MASK',
    'CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI__SHIFT',
    'CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO_MASK',
    'CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO__SHIFT',
    'CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI_MASK',
    'CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI__SHIFT',
    'CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO_MASK',
    'CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO__SHIFT',
    'CP_HQD_CNTL_STACK_OFFSET__OFFSET_MASK',
    'CP_HQD_CNTL_STACK_OFFSET__OFFSET__SHIFT',
    'CP_HQD_CNTL_STACK_SIZE__SIZE_MASK',
    'CP_HQD_CNTL_STACK_SIZE__SIZE__SHIFT',
    'CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI_MASK',
    'CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI__SHIFT',
    'CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR_MASK',
    'CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR__SHIFT',
    'CP_HQD_CTX_SAVE_CONTROL__EXE_DISABLE_MASK',
    'CP_HQD_CTX_SAVE_CONTROL__EXE_DISABLE__SHIFT',
    'CP_HQD_CTX_SAVE_CONTROL__POLICY_MASK',
    'CP_HQD_CTX_SAVE_CONTROL__POLICY__SHIFT',
    'CP_HQD_CTX_SAVE_SIZE__SIZE_MASK',
    'CP_HQD_CTX_SAVE_SIZE__SIZE__SHIFT',
    'CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT_MASK',
    'CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT__SHIFT',
    'CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN_MASK',
    'CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN__SHIFT',
    'CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_MASK',
    'CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ__SHIFT',
    'CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK',
    'CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN__SHIFT',
    'CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_MASK',
    'CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND__SHIFT',
    'CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD_MASK',
    'CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD__SHIFT',
    'CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI_MASK',
    'CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT',
    'CP_HQD_EOP_BASE_ADDR__BASE_ADDR_MASK',
    'CP_HQD_EOP_BASE_ADDR__BASE_ADDR__SHIFT',
    'CP_HQD_EOP_CONTROL__CACHE_POLICY_MASK',
    'CP_HQD_EOP_CONTROL__CACHE_POLICY__SHIFT',
    'CP_HQD_EOP_CONTROL__EOP_SIZE_MASK',
    'CP_HQD_EOP_CONTROL__EOP_SIZE__SHIFT',
    'CP_HQD_EOP_CONTROL__EXE_DISABLE_MASK',
    'CP_HQD_EOP_CONTROL__EXE_DISABLE__SHIFT',
    'CP_HQD_EOP_CONTROL__HALT_FETCHER_EN_MASK',
    'CP_HQD_EOP_CONTROL__HALT_FETCHER_EN__SHIFT',
    'CP_HQD_EOP_CONTROL__HALT_FETCHER_MASK',
    'CP_HQD_EOP_CONTROL__HALT_FETCHER__SHIFT',
    'CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK',
    'CP_HQD_EOP_CONTROL__PEND_SIG_SEM__SHIFT',
    'CP_HQD_EOP_CONTROL__PROCESSING_EOPIB_MASK',
    'CP_HQD_EOP_CONTROL__PROCESSING_EOPIB__SHIFT',
    'CP_HQD_EOP_CONTROL__PROCESSING_EOP_MASK',
    'CP_HQD_EOP_CONTROL__PROCESSING_EOP__SHIFT',
    'CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN_MASK',
    'CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN__SHIFT',
    'CP_HQD_EOP_CONTROL__PROCESS_EOP_EN_MASK',
    'CP_HQD_EOP_CONTROL__PROCESS_EOP_EN__SHIFT',
    'CP_HQD_EOP_CONTROL__SIG_SEM_RESULT_MASK',
    'CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT',
    'CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND_MASK',
    'CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND__SHIFT',
    'CP_HQD_EOP_EVENTS__EVENT_COUNT_MASK',
    'CP_HQD_EOP_EVENTS__EVENT_COUNT__SHIFT',
    'CP_HQD_EOP_RPTR__DEQUEUE_PEND_MASK',
    'CP_HQD_EOP_RPTR__DEQUEUE_PEND__SHIFT',
    'CP_HQD_EOP_RPTR__INIT_FETCHER_MASK',
    'CP_HQD_EOP_RPTR__INIT_FETCHER__SHIFT',
    'CP_HQD_EOP_RPTR__RESET_FETCHER_MASK',
    'CP_HQD_EOP_RPTR__RESET_FETCHER__SHIFT',
    'CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR_MASK',
    'CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR__SHIFT',
    'CP_HQD_EOP_RPTR__RPTR_MASK', 'CP_HQD_EOP_RPTR__RPTR__SHIFT',
    'CP_HQD_EOP_WPTR_MEM__WPTR_MASK',
    'CP_HQD_EOP_WPTR_MEM__WPTR__SHIFT',
    'CP_HQD_EOP_WPTR__EOP_AVAIL_MASK',
    'CP_HQD_EOP_WPTR__EOP_AVAIL__SHIFT',
    'CP_HQD_EOP_WPTR__EOP_EMPTY_MASK',
    'CP_HQD_EOP_WPTR__EOP_EMPTY__SHIFT', 'CP_HQD_EOP_WPTR__WPTR_MASK',
    'CP_HQD_EOP_WPTR__WPTR__SHIFT', 'CP_HQD_ERROR__AQL_ERROR_MASK',
    'CP_HQD_ERROR__AQL_ERROR__SHIFT',
    'CP_HQD_ERROR__DMA_DST_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__DMA_DST_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__DMA_SRC_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__DMA_SRC_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__EDC_ERROR_ID_MASK',
    'CP_HQD_ERROR__EDC_ERROR_ID__SHIFT',
    'CP_HQD_ERROR__EOP_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__EOP_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__IB_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__IB_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__IQ_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__IQ_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__PQ_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__PQ_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__QU_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__QU_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__RRPT_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__RRPT_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__SEM_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__SEM_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__SR_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__SR_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__SUA_ERROR_MASK', 'CP_HQD_ERROR__SUA_ERROR__SHIFT',
    'CP_HQD_ERROR__TC_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__TC_UTCL1_ERROR__SHIFT',
    'CP_HQD_ERROR__WPP_UTCL1_ERROR_MASK',
    'CP_HQD_ERROR__WPP_UTCL1_ERROR__SHIFT',
    'CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR_MASK',
    'CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR__SHIFT',
    'CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE_MASK',
    'CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE__SHIFT',
    'CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED_MASK',
    'CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED__SHIFT',
    'CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED_MASK',
    'CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED__SHIFT',
    'CP_HQD_GFX_CONTROL__DB_UPDATED_MSG_EN_MASK',
    'CP_HQD_GFX_CONTROL__DB_UPDATED_MSG_EN__SHIFT',
    'CP_HQD_GFX_CONTROL__MESSAGE_MASK',
    'CP_HQD_GFX_CONTROL__MESSAGE__SHIFT',
    'CP_HQD_GFX_CONTROL__MISC_MASK',
    'CP_HQD_GFX_CONTROL__MISC__SHIFT',
    'CP_HQD_GFX_STATUS__STATUS_MASK',
    'CP_HQD_GFX_STATUS__STATUS__SHIFT',
    'CP_HQD_HQ_CONTROL0__CONTROL_MASK',
    'CP_HQD_HQ_CONTROL0__CONTROL__SHIFT',
    'CP_HQD_HQ_CONTROL1__CONTROL_MASK',
    'CP_HQD_HQ_CONTROL1__CONTROL__SHIFT',
    'CP_HQD_HQ_SCHEDULER0__SCHEDULER_MASK',
    'CP_HQD_HQ_SCHEDULER0__SCHEDULER__SHIFT',
    'CP_HQD_HQ_SCHEDULER1__SCHEDULER_MASK',
    'CP_HQD_HQ_SCHEDULER1__SCHEDULER__SHIFT',
    'CP_HQD_HQ_STATUS0__DB_UPDATED_MSG_EN_MASK',
    'CP_HQD_HQ_STATUS0__DB_UPDATED_MSG_EN__SHIFT',
    'CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT_MASK',
    'CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT__SHIFT',
    'CP_HQD_HQ_STATUS0__DEQUEUE_STATUS_MASK',
    'CP_HQD_HQ_STATUS0__DEQUEUE_STATUS__SHIFT',
    'CP_HQD_HQ_STATUS0__PG_ACTIVATED_MASK',
    'CP_HQD_HQ_STATUS0__PG_ACTIVATED__SHIFT',
    'CP_HQD_HQ_STATUS0__QUEUE_IDLE_MASK',
    'CP_HQD_HQ_STATUS0__QUEUE_IDLE__SHIFT',
    'CP_HQD_HQ_STATUS0__RSVR_29_10_MASK',
    'CP_HQD_HQ_STATUS0__RSVR_29_10__SHIFT',
    'CP_HQD_HQ_STATUS0__RSV_6_4_MASK',
    'CP_HQD_HQ_STATUS0__RSV_6_4__SHIFT',
    'CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT_MASK',
    'CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT__SHIFT',
    'CP_HQD_HQ_STATUS0__TCL2_DIRTY_MASK',
    'CP_HQD_HQ_STATUS0__TCL2_DIRTY__SHIFT',
    'CP_HQD_HQ_STATUS1__STATUS_MASK',
    'CP_HQD_HQ_STATUS1__STATUS__SHIFT',
    'CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI_MASK',
    'CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI__SHIFT',
    'CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR_MASK',
    'CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR__SHIFT',
    'CP_HQD_IB_CONTROL__IB_CACHE_POLICY_MASK',
    'CP_HQD_IB_CONTROL__IB_CACHE_POLICY__SHIFT',
    'CP_HQD_IB_CONTROL__IB_EXE_DISABLE_MASK',
    'CP_HQD_IB_CONTROL__IB_EXE_DISABLE__SHIFT',
    'CP_HQD_IB_CONTROL__IB_PRIV_STATE_MASK',
    'CP_HQD_IB_CONTROL__IB_PRIV_STATE__SHIFT',
    'CP_HQD_IB_CONTROL__IB_SIZE_MASK',
    'CP_HQD_IB_CONTROL__IB_SIZE__SHIFT',
    'CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE_MASK',
    'CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE__SHIFT',
    'CP_HQD_IB_CONTROL__PROCESSING_IB_MASK',
    'CP_HQD_IB_CONTROL__PROCESSING_IB__SHIFT',
    'CP_HQD_IB_RPTR__CONSUMED_OFFSET_MASK',
    'CP_HQD_IB_RPTR__CONSUMED_OFFSET__SHIFT',
    'CP_HQD_IQ_RPTR__OFFSET_MASK', 'CP_HQD_IQ_RPTR__OFFSET__SHIFT',
    'CP_HQD_IQ_TIMER__ACTIVE_MASK', 'CP_HQD_IQ_TIMER__ACTIVE__SHIFT',
    'CP_HQD_IQ_TIMER__CACHE_POLICY_MASK',
    'CP_HQD_IQ_TIMER__CACHE_POLICY__SHIFT',
    'CP_HQD_IQ_TIMER__CLOCK_COUNT_MASK',
    'CP_HQD_IQ_TIMER__CLOCK_COUNT__SHIFT',
    'CP_HQD_IQ_TIMER__EXE_DISABLE_MASK',
    'CP_HQD_IQ_TIMER__EXE_DISABLE__SHIFT',
    'CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE_MASK',
    'CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE__SHIFT',
    'CP_HQD_IQ_TIMER__INTERRUPT_SIZE_MASK',
    'CP_HQD_IQ_TIMER__INTERRUPT_SIZE__SHIFT',
    'CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK',
    'CP_HQD_IQ_TIMER__INTERRUPT_TYPE__SHIFT',
    'CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK',
    'CP_HQD_IQ_TIMER__PROCESSING_IQ__SHIFT',
    'CP_HQD_IQ_TIMER__PROCESS_IQ_EN_MASK',
    'CP_HQD_IQ_TIMER__PROCESS_IQ_EN__SHIFT',
    'CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK',
    'CP_HQD_IQ_TIMER__QUANTUM_TIMER__SHIFT',
    'CP_HQD_IQ_TIMER__QUEUE_TYPE_MASK',
    'CP_HQD_IQ_TIMER__QUEUE_TYPE__SHIFT',
    'CP_HQD_IQ_TIMER__REARM_TIMER_MASK',
    'CP_HQD_IQ_TIMER__REARM_TIMER__SHIFT',
    'CP_HQD_IQ_TIMER__RETRY_TYPE_MASK',
    'CP_HQD_IQ_TIMER__RETRY_TYPE__SHIFT',
    'CP_HQD_IQ_TIMER__WAIT_TIME_MASK',
    'CP_HQD_IQ_TIMER__WAIT_TIME__SHIFT',
    'CP_HQD_MSG_TYPE__ACTION_MASK', 'CP_HQD_MSG_TYPE__ACTION__SHIFT',
    'CP_HQD_MSG_TYPE__SAVE_STATE_MASK',
    'CP_HQD_MSG_TYPE__SAVE_STATE__SHIFT',
    'CP_HQD_OFFLOAD__AQL_OFFLOAD_EN_MASK',
    'CP_HQD_OFFLOAD__AQL_OFFLOAD_EN__SHIFT',
    'CP_HQD_OFFLOAD__AQL_OFFLOAD_MASK',
    'CP_HQD_OFFLOAD__AQL_OFFLOAD__SHIFT',
    'CP_HQD_OFFLOAD__DMA_OFFLOAD_EN_MASK',
    'CP_HQD_OFFLOAD__DMA_OFFLOAD_EN__SHIFT',
    'CP_HQD_OFFLOAD__DMA_OFFLOAD_MASK',
    'CP_HQD_OFFLOAD__DMA_OFFLOAD__SHIFT',
    'CP_HQD_OFFLOAD__EOP_OFFLOAD_EN_MASK',
    'CP_HQD_OFFLOAD__EOP_OFFLOAD_EN__SHIFT',
    'CP_HQD_OFFLOAD__EOP_OFFLOAD_MASK',
    'CP_HQD_OFFLOAD__EOP_OFFLOAD__SHIFT',
    'CP_HQD_PERSISTENT_STATE__CACHE_FULL_PACKET_EN_MASK',
    'CP_HQD_PERSISTENT_STATE__CACHE_FULL_PACKET_EN__SHIFT',
    'CP_HQD_PERSISTENT_STATE__DISP_ACTIVE_MASK',
    'CP_HQD_PERSISTENT_STATE__DISP_ACTIVE__SHIFT',
    'CP_HQD_PERSISTENT_STATE__EOP_SWITCH_QOS_EN_MASK',
    'CP_HQD_PERSISTENT_STATE__EOP_SWITCH_QOS_EN__SHIFT',
    'CP_HQD_PERSISTENT_STATE__IB_SWITCH_QOS_EN_MASK',
    'CP_HQD_PERSISTENT_STATE__IB_SWITCH_QOS_EN__SHIFT',
    'CP_HQD_PERSISTENT_STATE__IQ_SWITCH_QOS_EN_MASK',
    'CP_HQD_PERSISTENT_STATE__IQ_SWITCH_QOS_EN__SHIFT',
    'CP_HQD_PERSISTENT_STATE__PQ_SWITCH_QOS_EN_MASK',
    'CP_HQD_PERSISTENT_STATE__PQ_SWITCH_QOS_EN__SHIFT',
    'CP_HQD_PERSISTENT_STATE__PRELOAD_REQ_MASK',
    'CP_HQD_PERSISTENT_STATE__PRELOAD_REQ__SHIFT',
    'CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE_MASK',
    'CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE__SHIFT',
    'CP_HQD_PERSISTENT_STATE__QSWITCH_MODE_MASK',
    'CP_HQD_PERSISTENT_STATE__QSWITCH_MODE__SHIFT',
    'CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES_MASK',
    'CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES__SHIFT',
    'CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE_MASK',
    'CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE__SHIFT',
    'CP_HQD_PERSISTENT_STATE__TC_OFFLOAD_QOS_EN_MASK',
    'CP_HQD_PERSISTENT_STATE__TC_OFFLOAD_QOS_EN__SHIFT',
    'CP_HQD_PERSISTENT_STATE__WPP_SWITCH_QOS_EN_MASK',
    'CP_HQD_PERSISTENT_STATE__WPP_SWITCH_QOS_EN__SHIFT',
    'CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY_MASK',
    'CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY__SHIFT',
    'CP_HQD_PQ_BASE_HI__ADDR_HI_MASK',
    'CP_HQD_PQ_BASE_HI__ADDR_HI__SHIFT', 'CP_HQD_PQ_BASE__ADDR_MASK',
    'CP_HQD_PQ_BASE__ADDR__SHIFT',
    'CP_HQD_PQ_CONTROL__CACHE_POLICY_MASK',
    'CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT',
    'CP_HQD_PQ_CONTROL__ENDIAN_SWAP_MASK',
    'CP_HQD_PQ_CONTROL__ENDIAN_SWAP__SHIFT',
    'CP_HQD_PQ_CONTROL__EXE_DISABLE_MASK',
    'CP_HQD_PQ_CONTROL__EXE_DISABLE__SHIFT',
    'CP_HQD_PQ_CONTROL__KMD_QUEUE_MASK',
    'CP_HQD_PQ_CONTROL__KMD_QUEUE__SHIFT',
    'CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE_MASK',
    'CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE__SHIFT',
    'CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR_MASK',
    'CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR__SHIFT',
    'CP_HQD_PQ_CONTROL__PQ_EMPTY_MASK',
    'CP_HQD_PQ_CONTROL__PQ_EMPTY__SHIFT',
    'CP_HQD_PQ_CONTROL__PRIV_STATE_MASK',
    'CP_HQD_PQ_CONTROL__PRIV_STATE__SHIFT',
    'CP_HQD_PQ_CONTROL__QUEUE_FULL_EN_MASK',
    'CP_HQD_PQ_CONTROL__QUEUE_FULL_EN__SHIFT',
    'CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK',
    'CP_HQD_PQ_CONTROL__QUEUE_SIZE__SHIFT',
    'CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP_MASK',
    'CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP__SHIFT',
    'CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE_MASK',
    'CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE__SHIFT',
    'CP_HQD_PQ_CONTROL__RPTR_CARRY_MASK',
    'CP_HQD_PQ_CONTROL__RPTR_CARRY__SHIFT',
    'CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK',
    'CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR__SHIFT',
    'CP_HQD_PQ_CONTROL__TMZ_MASK', 'CP_HQD_PQ_CONTROL__TMZ__SHIFT',
    'CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK',
    'CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT',
    'CP_HQD_PQ_CONTROL__WPP_CLAMP_EN_MASK',
    'CP_HQD_PQ_CONTROL__WPP_CLAMP_EN__SHIFT',
    'CP_HQD_PQ_CONTROL__WPTR_CARRY_MASK',
    'CP_HQD_PQ_CONTROL__WPTR_CARRY__SHIFT',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP__SHIFT',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN_MASK',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN__SHIFT',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT_MASK',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT__SHIFT',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE_MASK',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE__SHIFT',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT_MASK',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT__SHIFT',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE_MASK',
    'CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE__SHIFT',
    'CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI_MASK',
    'CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI__SHIFT',
    'CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR_MASK',
    'CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR__SHIFT',
    'CP_HQD_PQ_RPTR__CONSUMED_OFFSET_MASK',
    'CP_HQD_PQ_RPTR__CONSUMED_OFFSET__SHIFT',
    'CP_HQD_PQ_WPTR_HI__DATA_MASK', 'CP_HQD_PQ_WPTR_HI__DATA__SHIFT',
    'CP_HQD_PQ_WPTR_LO__OFFSET_MASK',
    'CP_HQD_PQ_WPTR_LO__OFFSET__SHIFT',
    'CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI_MASK',
    'CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI__SHIFT',
    'CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR_MASK',
    'CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR__SHIFT',
    'CP_HQD_QUANTUM__QUANTUM_ACTIVE_MASK',
    'CP_HQD_QUANTUM__QUANTUM_ACTIVE__SHIFT',
    'CP_HQD_QUANTUM__QUANTUM_DURATION_MASK',
    'CP_HQD_QUANTUM__QUANTUM_DURATION__SHIFT',
    'CP_HQD_QUANTUM__QUANTUM_EN_MASK',
    'CP_HQD_QUANTUM__QUANTUM_EN__SHIFT',
    'CP_HQD_QUANTUM__QUANTUM_SCALE_MASK',
    'CP_HQD_QUANTUM__QUANTUM_SCALE__SHIFT',
    'CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL_MASK',
    'CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL__SHIFT',
    'CP_HQD_SEMA_CMD__RESULT_MASK', 'CP_HQD_SEMA_CMD__RESULT__SHIFT',
    'CP_HQD_SEMA_CMD__RETRY_MASK', 'CP_HQD_SEMA_CMD__RETRY__SHIFT',
    'CP_HQD_VMID__IB_VMID_MASK', 'CP_HQD_VMID__IB_VMID__SHIFT',
    'CP_HQD_VMID__VMID_MASK', 'CP_HQD_VMID__VMID__SHIFT',
    'CP_HQD_VMID__VQID_MASK', 'CP_HQD_VMID__VQID__SHIFT',
    'CP_HQD_WG_STATE_OFFSET__OFFSET_MASK',
    'CP_HQD_WG_STATE_OFFSET__OFFSET__SHIFT',
    'CP_HYP_CE_UCODE_ADDR__UCODE_ADDR_MASK',
    'CP_HYP_CE_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'CP_HYP_CE_UCODE_CHKSUM__UCODE_CHKSUM_MASK',
    'CP_HYP_CE_UCODE_CHKSUM__UCODE_CHKSUM__SHIFT',
    'CP_HYP_CE_UCODE_DATA__UCODE_DATA_MASK',
    'CP_HYP_CE_UCODE_DATA__UCODE_DATA__SHIFT',
    'CP_HYP_MEC1_UCODE_ADDR__UCODE_ADDR_MASK',
    'CP_HYP_MEC1_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'CP_HYP_MEC1_UCODE_DATA__UCODE_DATA_MASK',
    'CP_HYP_MEC1_UCODE_DATA__UCODE_DATA__SHIFT',
    'CP_HYP_MEC2_UCODE_ADDR__UCODE_ADDR_MASK',
    'CP_HYP_MEC2_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'CP_HYP_MEC2_UCODE_DATA__UCODE_DATA_MASK',
    'CP_HYP_MEC2_UCODE_DATA__UCODE_DATA__SHIFT',
    'CP_HYP_MEC_ME1_UCODE_CHKSUM__UCODE_CHKSUM_MASK',
    'CP_HYP_MEC_ME1_UCODE_CHKSUM__UCODE_CHKSUM__SHIFT',
    'CP_HYP_MEC_ME2_UCODE_CHKSUM__UCODE_CHKSUM_MASK',
    'CP_HYP_MEC_ME2_UCODE_CHKSUM__UCODE_CHKSUM__SHIFT',
    'CP_HYP_ME_UCODE_ADDR__UCODE_ADDR_MASK',
    'CP_HYP_ME_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'CP_HYP_ME_UCODE_CHKSUM__UCODE_CHKSUM_MASK',
    'CP_HYP_ME_UCODE_CHKSUM__UCODE_CHKSUM__SHIFT',
    'CP_HYP_ME_UCODE_DATA__UCODE_DATA_MASK',
    'CP_HYP_ME_UCODE_DATA__UCODE_DATA__SHIFT',
    'CP_HYP_PFP_UCODE_ADDR__UCODE_ADDR_MASK',
    'CP_HYP_PFP_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'CP_HYP_PFP_UCODE_CHKSUM__UCODE_CHKSUM_MASK',
    'CP_HYP_PFP_UCODE_CHKSUM__UCODE_CHKSUM__SHIFT',
    'CP_HYP_PFP_UCODE_DATA__UCODE_DATA_MASK',
    'CP_HYP_PFP_UCODE_DATA__UCODE_DATA__SHIFT',
    'CP_HYP_XCP_CTL__NUM_XCC_IN_XCP_MASK',
    'CP_HYP_XCP_CTL__NUM_XCC_IN_XCP__SHIFT',
    'CP_HYP_XCP_CTL__VIRTUAL_XCC_ID_MASK',
    'CP_HYP_XCP_CTL__VIRTUAL_XCC_ID__SHIFT',
    'CP_IB1_BASE_HI__IB1_BASE_HI_MASK',
    'CP_IB1_BASE_HI__IB1_BASE_HI__SHIFT',
    'CP_IB1_BASE_LO__IB1_BASE_LO_MASK',
    'CP_IB1_BASE_LO__IB1_BASE_LO__SHIFT',
    'CP_IB1_BUFSZ__IB1_BUFSZ_MASK', 'CP_IB1_BUFSZ__IB1_BUFSZ__SHIFT',
    'CP_IB1_CMD_BUFSZ__IB1_CMD_REQSZ_MASK',
    'CP_IB1_CMD_BUFSZ__IB1_CMD_REQSZ__SHIFT',
    'CP_IB1_OFFSET__IB1_OFFSET_MASK',
    'CP_IB1_OFFSET__IB1_OFFSET__SHIFT',
    'CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN_MASK',
    'CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN__SHIFT',
    'CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END_MASK',
    'CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END__SHIFT',
    'CP_IB2_BASE_HI__IB2_BASE_HI_MASK',
    'CP_IB2_BASE_HI__IB2_BASE_HI__SHIFT',
    'CP_IB2_BASE_LO__IB2_BASE_LO_MASK',
    'CP_IB2_BASE_LO__IB2_BASE_LO__SHIFT',
    'CP_IB2_BUFSZ__IB2_BUFSZ_MASK', 'CP_IB2_BUFSZ__IB2_BUFSZ__SHIFT',
    'CP_IB2_CMD_BUFSZ__IB2_CMD_REQSZ_MASK',
    'CP_IB2_CMD_BUFSZ__IB2_CMD_REQSZ__SHIFT',
    'CP_IB2_OFFSET__IB2_OFFSET_MASK',
    'CP_IB2_OFFSET__IB2_OFFSET__SHIFT',
    'CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN_MASK',
    'CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN__SHIFT',
    'CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END_MASK',
    'CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END__SHIFT',
    'CP_INDEX_BASE_ADDR_HI__ADDR_HI_MASK',
    'CP_INDEX_BASE_ADDR_HI__ADDR_HI__SHIFT',
    'CP_INDEX_BASE_ADDR__ADDR_LO_MASK',
    'CP_INDEX_BASE_ADDR__ADDR_LO__SHIFT',
    'CP_INDEX_TYPE__INDEX_TYPE_MASK',
    'CP_INDEX_TYPE__INDEX_TYPE__SHIFT',
    'CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__GPF_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__GPF_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__GPF_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__GPF_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__GPF_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__CMP_BUSY_INT_ENABLE_MASK',
    'CP_INT_CNTL__CMP_BUSY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK',
    'CP_INT_CNTL__CNTX_BUSY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE_MASK',
    'CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE_MASK',
    'CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__GENERIC0_INT_ENABLE_MASK',
    'CP_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__GENERIC1_INT_ENABLE_MASK',
    'CP_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__GENERIC2_INT_ENABLE_MASK',
    'CP_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__GFX_IDLE_INT_ENABLE_MASK',
    'CP_INT_CNTL__GFX_IDLE_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__GPF_INT_ENABLE_MASK',
    'CP_INT_CNTL__GPF_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__PRIV_INSTR_INT_ENABLE_MASK',
    'CP_INT_CNTL__PRIV_INSTR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__PRIV_REG_INT_ENABLE_MASK',
    'CP_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK',
    'CP_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__GENERIC0_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__GENERIC0_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__GENERIC1_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__GENERIC2_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__GENERIC2_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__GPF_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__GPF_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__PRIV_REG_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__PRIV_REG_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT_MASK',
    'CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__GENERIC0_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__GENERIC0_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__GENERIC1_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__GENERIC1_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__GENERIC2_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__GENERIC2_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__GPF_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__GPF_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__PRIV_REG_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__PRIV_REG_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT_MASK',
    'CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__GENERIC0_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__GENERIC0_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__GENERIC1_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__GENERIC1_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__GENERIC2_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__GENERIC2_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__GPF_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__GPF_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__PRIV_REG_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__PRIV_REG_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT__SHIFT',
    'CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT_MASK',
    'CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT__SHIFT',
    'CP_INT_STATUS__CMP_BUSY_INT_STAT_MASK',
    'CP_INT_STATUS__CMP_BUSY_INT_STAT__SHIFT',
    'CP_INT_STATUS__CNTX_BUSY_INT_STAT_MASK',
    'CP_INT_STATUS__CNTX_BUSY_INT_STAT__SHIFT',
    'CP_INT_STATUS__CNTX_EMPTY_INT_STAT_MASK',
    'CP_INT_STATUS__CNTX_EMPTY_INT_STAT__SHIFT',
    'CP_INT_STATUS__CP_ECC_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS__CP_ECC_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT_MASK',
    'CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT__SHIFT',
    'CP_INT_STATUS__GENERIC0_INT_STAT_MASK',
    'CP_INT_STATUS__GENERIC0_INT_STAT__SHIFT',
    'CP_INT_STATUS__GENERIC1_INT_STAT_MASK',
    'CP_INT_STATUS__GENERIC1_INT_STAT__SHIFT',
    'CP_INT_STATUS__GENERIC2_INT_STAT_MASK',
    'CP_INT_STATUS__GENERIC2_INT_STAT__SHIFT',
    'CP_INT_STATUS__GFX_IDLE_INT_STAT_MASK',
    'CP_INT_STATUS__GFX_IDLE_INT_STAT__SHIFT',
    'CP_INT_STATUS__GPF_INT_STAT_MASK',
    'CP_INT_STATUS__GPF_INT_STAT__SHIFT',
    'CP_INT_STATUS__OPCODE_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS__OPCODE_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS__PRIV_INSTR_INT_STAT_MASK',
    'CP_INT_STATUS__PRIV_INSTR_INT_STAT__SHIFT',
    'CP_INT_STATUS__PRIV_REG_INT_STAT_MASK',
    'CP_INT_STATUS__PRIV_REG_INT_STAT__SHIFT',
    'CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT_MASK',
    'CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT__SHIFT',
    'CP_INT_STATUS__TIME_STAMP_INT_STAT_MASK',
    'CP_INT_STATUS__TIME_STAMP_INT_STAT__SHIFT',
    'CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT_MASK',
    'CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT__SHIFT',
    'CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__GPF_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT',
    'CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK',
    'CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT',
    'CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD_MASK',
    'CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD__SHIFT',
    'CP_IQ_WAIT_TIME1__GWS_MASK', 'CP_IQ_WAIT_TIME1__GWS__SHIFT',
    'CP_IQ_WAIT_TIME1__IB_OFFLOAD_MASK',
    'CP_IQ_WAIT_TIME1__IB_OFFLOAD__SHIFT',
    'CP_IQ_WAIT_TIME1__WRM_OFFLOAD_MASK',
    'CP_IQ_WAIT_TIME1__WRM_OFFLOAD__SHIFT',
    'CP_IQ_WAIT_TIME2__DEQ_RETRY_MASK',
    'CP_IQ_WAIT_TIME2__DEQ_RETRY__SHIFT',
    'CP_IQ_WAIT_TIME2__QUE_SLEEP_MASK',
    'CP_IQ_WAIT_TIME2__QUE_SLEEP__SHIFT',
    'CP_IQ_WAIT_TIME2__SCH_WAVE_MASK',
    'CP_IQ_WAIT_TIME2__SCH_WAVE__SHIFT',
    'CP_IQ_WAIT_TIME2__SEM_REARM_MASK',
    'CP_IQ_WAIT_TIME2__SEM_REARM__SHIFT',
    'CP_MAX_CONTEXT__MAX_CONTEXT_MASK',
    'CP_MAX_CONTEXT__MAX_CONTEXT__SHIFT',
    'CP_ME0_PIPE0_PRIORITY__PRIORITY_MASK',
    'CP_ME0_PIPE0_PRIORITY__PRIORITY__SHIFT',
    'CP_ME0_PIPE0_VMID__VMID_MASK', 'CP_ME0_PIPE0_VMID__VMID__SHIFT',
    'CP_ME0_PIPE1_PRIORITY__PRIORITY_MASK',
    'CP_ME0_PIPE1_PRIORITY__PRIORITY__SHIFT',
    'CP_ME0_PIPE1_VMID__VMID_MASK', 'CP_ME0_PIPE1_VMID__VMID__SHIFT',
    'CP_ME0_PIPE2_PRIORITY__PRIORITY_MASK',
    'CP_ME0_PIPE2_PRIORITY__PRIORITY__SHIFT',
    'CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK',
    'CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT',
    'CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK',
    'CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT',
    'CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK',
    'CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT',
    'CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK',
    'CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__GPF_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK',
    'CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT',
    'CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK',
    'CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__GPF_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__GPF_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__GPF_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__GPF_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK',
    'CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT',
    'CP_ME1_PIPE0_PRIORITY__PRIORITY_MASK',
    'CP_ME1_PIPE0_PRIORITY__PRIORITY__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__GPF_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__GPF_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__GPF_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__GPF_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK',
    'CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT',
    'CP_ME1_PIPE1_PRIORITY__PRIORITY_MASK',
    'CP_ME1_PIPE1_PRIORITY__PRIORITY__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__GPF_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__GPF_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__GPF_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__GPF_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK',
    'CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT',
    'CP_ME1_PIPE2_PRIORITY__PRIORITY_MASK',
    'CP_ME1_PIPE2_PRIORITY__PRIORITY__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__GPF_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__GPF_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__GPF_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__GPF_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK',
    'CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT',
    'CP_ME1_PIPE3_PRIORITY__PRIORITY_MASK',
    'CP_ME1_PIPE3_PRIORITY__PRIORITY__SHIFT',
    'CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK',
    'CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT',
    'CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK',
    'CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT',
    'CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK',
    'CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT',
    'CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK',
    'CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__GPF_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK',
    'CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED__SHIFT',
    'CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK',
    'CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__GPF_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__GPF_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__GPF_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__GPF_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK',
    'CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT',
    'CP_ME2_PIPE0_PRIORITY__PRIORITY_MASK',
    'CP_ME2_PIPE0_PRIORITY__PRIORITY__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__GPF_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__GPF_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__GPF_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__GPF_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK',
    'CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT',
    'CP_ME2_PIPE1_PRIORITY__PRIORITY_MASK',
    'CP_ME2_PIPE1_PRIORITY__PRIORITY__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__GPF_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__GPF_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__GPF_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__GPF_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK',
    'CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT',
    'CP_ME2_PIPE2_PRIORITY__PRIORITY_MASK',
    'CP_ME2_PIPE2_PRIORITY__PRIORITY__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__GPF_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__GPF_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK',
    'CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__GPF_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__GPF_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK',
    'CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS__SHIFT',
    'CP_ME2_PIPE3_PRIORITY__PRIORITY_MASK',
    'CP_ME2_PIPE3_PRIORITY__PRIORITY__SHIFT',
    'CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK',
    'CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT',
    'CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK',
    'CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT',
    'CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK',
    'CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT',
    'CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK',
    'CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__EDC_DMA_FED_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__EDC_DMA_FED_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__EDC_GDS_FED_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__EDC_GDS_FED_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__EDC_ROQ_FED_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__EDC_ROQ_FED_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__EDC_SCRATCH_FED_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__EDC_SCRATCH_FED_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__EDC_SR_MEM_FED_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__EDC_SR_MEM_FED_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__EDC_TC_FED_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__EDC_TC_FED_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__FATAL_EDC_ERROR_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__FATAL_EDC_ERROR_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__GPF_INT_CPC_MASK',
    'CP_MEC1_F32_INTERRUPT__GPF_INT_CPC__SHIFT',
    'CP_MEC1_F32_INTERRUPT__GPF_INT_CPF_MASK',
    'CP_MEC1_F32_INTERRUPT__GPF_INT_CPF__SHIFT',
    'CP_MEC1_F32_INTERRUPT__GPF_INT_DMA_MASK',
    'CP_MEC1_F32_INTERRUPT__GPF_INT_DMA__SHIFT',
    'CP_MEC1_F32_INTERRUPT__IQ_TIMER_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__IQ_TIMER_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__PRIV_REG_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__PRIV_REG_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__QUEUE_MESSAGE_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__QUEUE_MESSAGE_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__RESERVED_BIT_ERR_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__SUA_VIOLATION_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__SUA_VIOLATION_INT__SHIFT',
    'CP_MEC1_F32_INTERRUPT__WAVE_RESTORE_INT_MASK',
    'CP_MEC1_F32_INTERRUPT__WAVE_RESTORE_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT_MASK',
    'CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT_MASK',
    'CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT_MASK',
    'CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK',
    'CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__EDC_SR_MEM_FED_INT_MASK',
    'CP_MEC1_F32_INT_DIS__EDC_SR_MEM_FED_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT_MASK',
    'CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__FATAL_EDC_ERROR_INT_MASK',
    'CP_MEC1_F32_INT_DIS__FATAL_EDC_ERROR_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__GPF_INT_CPC_MASK',
    'CP_MEC1_F32_INT_DIS__GPF_INT_CPC__SHIFT',
    'CP_MEC1_F32_INT_DIS__GPF_INT_CPF_MASK',
    'CP_MEC1_F32_INT_DIS__GPF_INT_CPF__SHIFT',
    'CP_MEC1_F32_INT_DIS__GPF_INT_DMA_MASK',
    'CP_MEC1_F32_INT_DIS__GPF_INT_DMA__SHIFT',
    'CP_MEC1_F32_INT_DIS__IQ_TIMER_INT_MASK',
    'CP_MEC1_F32_INT_DIS__IQ_TIMER_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__PRIV_REG_INT_MASK',
    'CP_MEC1_F32_INT_DIS__PRIV_REG_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__QUEUE_MESSAGE_INT_MASK',
    'CP_MEC1_F32_INT_DIS__QUEUE_MESSAGE_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK',
    'CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT_MASK',
    'CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT__SHIFT',
    'CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT_MASK',
    'CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT__SHIFT',
    'CP_MEC1_INSTR_PNTR__INSTR_PNTR_MASK',
    'CP_MEC1_INSTR_PNTR__INSTR_PNTR__SHIFT',
    'CP_MEC1_INTR_ROUTINE_START__IR_START_MASK',
    'CP_MEC1_INTR_ROUTINE_START__IR_START__SHIFT',
    'CP_MEC1_PRGRM_CNTR_START__IP_START_MASK',
    'CP_MEC1_PRGRM_CNTR_START__IP_START__SHIFT',
    'CP_MEC2_F32_INTERRUPT__EDC_DMA_FED_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__EDC_DMA_FED_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__EDC_GDS_FED_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__EDC_GDS_FED_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__EDC_ROQ_FED_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__EDC_ROQ_FED_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__EDC_SCRATCH_FED_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__EDC_SCRATCH_FED_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__EDC_SR_MEM_FED_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__EDC_SR_MEM_FED_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__EDC_TC_FED_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__EDC_TC_FED_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__FATAL_EDC_ERROR_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__FATAL_EDC_ERROR_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__GPF_INT_CPC_MASK',
    'CP_MEC2_F32_INTERRUPT__GPF_INT_CPC__SHIFT',
    'CP_MEC2_F32_INTERRUPT__GPF_INT_CPF_MASK',
    'CP_MEC2_F32_INTERRUPT__GPF_INT_CPF__SHIFT',
    'CP_MEC2_F32_INTERRUPT__GPF_INT_DMA_MASK',
    'CP_MEC2_F32_INTERRUPT__GPF_INT_DMA__SHIFT',
    'CP_MEC2_F32_INTERRUPT__IQ_TIMER_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__IQ_TIMER_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__PRIV_REG_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__PRIV_REG_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__QUEUE_MESSAGE_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__QUEUE_MESSAGE_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__RESERVED_BIT_ERR_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__SUA_VIOLATION_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__SUA_VIOLATION_INT__SHIFT',
    'CP_MEC2_F32_INTERRUPT__WAVE_RESTORE_INT_MASK',
    'CP_MEC2_F32_INTERRUPT__WAVE_RESTORE_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT_MASK',
    'CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT_MASK',
    'CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT_MASK',
    'CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK',
    'CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__EDC_SR_MEM_FED_INT_MASK',
    'CP_MEC2_F32_INT_DIS__EDC_SR_MEM_FED_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT_MASK',
    'CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__FATAL_EDC_ERROR_INT_MASK',
    'CP_MEC2_F32_INT_DIS__FATAL_EDC_ERROR_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__GPF_INT_CPC_MASK',
    'CP_MEC2_F32_INT_DIS__GPF_INT_CPC__SHIFT',
    'CP_MEC2_F32_INT_DIS__GPF_INT_CPF_MASK',
    'CP_MEC2_F32_INT_DIS__GPF_INT_CPF__SHIFT',
    'CP_MEC2_F32_INT_DIS__GPF_INT_DMA_MASK',
    'CP_MEC2_F32_INT_DIS__GPF_INT_DMA__SHIFT',
    'CP_MEC2_F32_INT_DIS__IQ_TIMER_INT_MASK',
    'CP_MEC2_F32_INT_DIS__IQ_TIMER_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__PRIV_REG_INT_MASK',
    'CP_MEC2_F32_INT_DIS__PRIV_REG_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__QUEUE_MESSAGE_INT_MASK',
    'CP_MEC2_F32_INT_DIS__QUEUE_MESSAGE_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK',
    'CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT_MASK',
    'CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT__SHIFT',
    'CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT_MASK',
    'CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT__SHIFT',
    'CP_MEC2_INSTR_PNTR__INSTR_PNTR_MASK',
    'CP_MEC2_INSTR_PNTR__INSTR_PNTR__SHIFT',
    'CP_MEC2_INTR_ROUTINE_START__IR_START_MASK',
    'CP_MEC2_INTR_ROUTINE_START__IR_START__SHIFT',
    'CP_MEC2_PRGRM_CNTR_START__IP_START_MASK',
    'CP_MEC2_PRGRM_CNTR_START__IP_START__SHIFT',
    'CP_MEC_CNTL__MEC_INVALIDATE_ICACHE_MASK',
    'CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT',
    'CP_MEC_CNTL__MEC_ME1_HALT_MASK',
    'CP_MEC_CNTL__MEC_ME1_HALT__SHIFT',
    'CP_MEC_CNTL__MEC_ME1_PIPE0_RESET_MASK',
    'CP_MEC_CNTL__MEC_ME1_PIPE0_RESET__SHIFT',
    'CP_MEC_CNTL__MEC_ME1_PIPE1_RESET_MASK',
    'CP_MEC_CNTL__MEC_ME1_PIPE1_RESET__SHIFT',
    'CP_MEC_CNTL__MEC_ME1_PIPE2_RESET_MASK',
    'CP_MEC_CNTL__MEC_ME1_PIPE2_RESET__SHIFT',
    'CP_MEC_CNTL__MEC_ME1_PIPE3_RESET_MASK',
    'CP_MEC_CNTL__MEC_ME1_PIPE3_RESET__SHIFT',
    'CP_MEC_CNTL__MEC_ME1_STEP_MASK',
    'CP_MEC_CNTL__MEC_ME1_STEP__SHIFT',
    'CP_MEC_CNTL__MEC_ME2_HALT_MASK',
    'CP_MEC_CNTL__MEC_ME2_HALT__SHIFT',
    'CP_MEC_CNTL__MEC_ME2_PIPE0_RESET_MASK',
    'CP_MEC_CNTL__MEC_ME2_PIPE0_RESET__SHIFT',
    'CP_MEC_CNTL__MEC_ME2_PIPE1_RESET_MASK',
    'CP_MEC_CNTL__MEC_ME2_PIPE1_RESET__SHIFT',
    'CP_MEC_CNTL__MEC_ME2_STEP_MASK',
    'CP_MEC_CNTL__MEC_ME2_STEP__SHIFT',
    'CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK',
    'CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER__SHIFT',
    'CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK',
    'CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER__SHIFT',
    'CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP_MASK',
    'CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP__SHIFT',
    'CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR_MASK',
    'CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'CP_MEC_ME1_UCODE_DATA__UCODE_DATA_MASK',
    'CP_MEC_ME1_UCODE_DATA__UCODE_DATA__SHIFT',
    'CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP_MASK',
    'CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP__SHIFT',
    'CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR_MASK',
    'CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'CP_MEC_ME2_UCODE_DATA__UCODE_DATA_MASK',
    'CP_MEC_ME2_UCODE_DATA__UCODE_DATA__SHIFT',
    'CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE_MASK',
    'CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE__SHIFT',
    'CP_MEM_SLP_CNTL__CP_MEM_DS_EN_MASK',
    'CP_MEM_SLP_CNTL__CP_MEM_DS_EN__SHIFT',
    'CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK',
    'CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT',
    'CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY_MASK',
    'CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY__SHIFT',
    'CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY_MASK',
    'CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY__SHIFT',
    'CP_MEM_SLP_CNTL__RESERVED1_MASK',
    'CP_MEM_SLP_CNTL__RESERVED1__SHIFT',
    'CP_MEM_SLP_CNTL__RESERVED_MASK',
    'CP_MEM_SLP_CNTL__RESERVED__SHIFT', 'CP_MEQ_AVAIL__MEQ_CNT_MASK',
    'CP_MEQ_AVAIL__MEQ_CNT__SHIFT', 'CP_MEQ_STAT__MEQ_RPTR_MASK',
    'CP_MEQ_STAT__MEQ_RPTR__SHIFT', 'CP_MEQ_STAT__MEQ_WPTR_MASK',
    'CP_MEQ_STAT__MEQ_WPTR__SHIFT',
    'CP_MEQ_STQ_THRESHOLD__STQ_START_MASK',
    'CP_MEQ_STQ_THRESHOLD__STQ_START__SHIFT',
    'CP_MEQ_THRESHOLDS__MEQ1_START_MASK',
    'CP_MEQ_THRESHOLDS__MEQ1_START__SHIFT',
    'CP_MEQ_THRESHOLDS__MEQ2_START_MASK',
    'CP_MEQ_THRESHOLDS__MEQ2_START__SHIFT',
    'CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK',
    'CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT',
    'CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK',
    'CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT',
    'CP_ME_CNTL__CE_HALT_MASK', 'CP_ME_CNTL__CE_HALT__SHIFT',
    'CP_ME_CNTL__CE_INVALIDATE_ICACHE_MASK',
    'CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT',
    'CP_ME_CNTL__CE_PIPE0_RESET_MASK',
    'CP_ME_CNTL__CE_PIPE0_RESET__SHIFT',
    'CP_ME_CNTL__CE_PIPE1_RESET_MASK',
    'CP_ME_CNTL__CE_PIPE1_RESET__SHIFT', 'CP_ME_CNTL__CE_STEP_MASK',
    'CP_ME_CNTL__CE_STEP__SHIFT', 'CP_ME_CNTL__ME_HALT_MASK',
    'CP_ME_CNTL__ME_HALT__SHIFT',
    'CP_ME_CNTL__ME_INVALIDATE_ICACHE_MASK',
    'CP_ME_CNTL__ME_INVALIDATE_ICACHE__SHIFT',
    'CP_ME_CNTL__ME_PIPE0_RESET_MASK',
    'CP_ME_CNTL__ME_PIPE0_RESET__SHIFT',
    'CP_ME_CNTL__ME_PIPE1_RESET_MASK',
    'CP_ME_CNTL__ME_PIPE1_RESET__SHIFT', 'CP_ME_CNTL__ME_STEP_MASK',
    'CP_ME_CNTL__ME_STEP__SHIFT', 'CP_ME_CNTL__PFP_HALT_MASK',
    'CP_ME_CNTL__PFP_HALT__SHIFT',
    'CP_ME_CNTL__PFP_INVALIDATE_ICACHE_MASK',
    'CP_ME_CNTL__PFP_INVALIDATE_ICACHE__SHIFT',
    'CP_ME_CNTL__PFP_PIPE0_RESET_MASK',
    'CP_ME_CNTL__PFP_PIPE0_RESET__SHIFT',
    'CP_ME_CNTL__PFP_PIPE1_RESET_MASK',
    'CP_ME_CNTL__PFP_PIPE1_RESET__SHIFT', 'CP_ME_CNTL__PFP_STEP_MASK',
    'CP_ME_CNTL__PFP_STEP__SHIFT',
    'CP_ME_COHER_BASE_HI__COHER_BASE_HI_256B_MASK',
    'CP_ME_COHER_BASE_HI__COHER_BASE_HI_256B__SHIFT',
    'CP_ME_COHER_BASE__COHER_BASE_256B_MASK',
    'CP_ME_COHER_BASE__COHER_BASE_256B__SHIFT',
    'CP_ME_COHER_CNTL__CB0_DEST_BASE_ENA_MASK',
    'CP_ME_COHER_CNTL__CB0_DEST_BASE_ENA__SHIFT',
    'CP_ME_COHER_CNTL__CB1_DEST_BASE_ENA_MASK',
    'CP_ME_COHER_CNTL__CB1_DEST_BASE_ENA__SHIFT',
    'CP_ME_COHER_CNTL__CB2_DEST_BASE_ENA_MASK',
    'CP_ME_COHER_CNTL__CB2_DEST_BASE_ENA__SHIFT',
    'CP_ME_COHER_CNTL__CB3_DEST_BASE_ENA_MASK',
    'CP_ME_COHER_CNTL__CB3_DEST_BASE_ENA__SHIFT',
    'CP_ME_COHER_CNTL__CB4_DEST_BASE_ENA_MASK',
    'CP_ME_COHER_CNTL__CB4_DEST_BASE_ENA__SHIFT',
    'CP_ME_COHER_CNTL__CB5_DEST_BASE_ENA_MASK',
    'CP_ME_COHER_CNTL__CB5_DEST_BASE_ENA__SHIFT',
    'CP_ME_COHER_CNTL__CB6_DEST_BASE_ENA_MASK',
    'CP_ME_COHER_CNTL__CB6_DEST_BASE_ENA__SHIFT',
    'CP_ME_COHER_CNTL__CB7_DEST_BASE_ENA_MASK',
    'CP_ME_COHER_CNTL__CB7_DEST_BASE_ENA__SHIFT',
    'CP_ME_COHER_CNTL__DB_DEST_BASE_ENA_MASK',
    'CP_ME_COHER_CNTL__DB_DEST_BASE_ENA__SHIFT',
    'CP_ME_COHER_CNTL__DEST_BASE_0_ENA_MASK',
    'CP_ME_COHER_CNTL__DEST_BASE_0_ENA__SHIFT',
    'CP_ME_COHER_CNTL__DEST_BASE_1_ENA_MASK',
    'CP_ME_COHER_CNTL__DEST_BASE_1_ENA__SHIFT',
    'CP_ME_COHER_CNTL__DEST_BASE_2_ENA_MASK',
    'CP_ME_COHER_CNTL__DEST_BASE_2_ENA__SHIFT',
    'CP_ME_COHER_CNTL__DEST_BASE_3_ENA_MASK',
    'CP_ME_COHER_CNTL__DEST_BASE_3_ENA__SHIFT',
    'CP_ME_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK',
    'CP_ME_COHER_SIZE_HI__COHER_SIZE_HI_256B__SHIFT',
    'CP_ME_COHER_SIZE__COHER_SIZE_256B_MASK',
    'CP_ME_COHER_SIZE__COHER_SIZE_256B__SHIFT',
    'CP_ME_COHER_STATUS__MATCHING_GFX_CNTX_MASK',
    'CP_ME_COHER_STATUS__MATCHING_GFX_CNTX__SHIFT',
    'CP_ME_COHER_STATUS__STATUS_MASK',
    'CP_ME_COHER_STATUS__STATUS__SHIFT',
    'CP_ME_F32_INTERRUPT__ECC_ERROR_INT_MASK',
    'CP_ME_F32_INTERRUPT__ECC_ERROR_INT__SHIFT',
    'CP_ME_F32_INTERRUPT__ME_F32_INT_2_MASK',
    'CP_ME_F32_INTERRUPT__ME_F32_INT_2__SHIFT',
    'CP_ME_F32_INTERRUPT__ME_F32_INT_3_MASK',
    'CP_ME_F32_INTERRUPT__ME_F32_INT_3__SHIFT',
    'CP_ME_F32_INTERRUPT__TIME_STAMP_INT_MASK',
    'CP_ME_F32_INTERRUPT__TIME_STAMP_INT__SHIFT',
    'CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK',
    'CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT',
    'CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK',
    'CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT',
    'CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK',
    'CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT',
    'CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK',
    'CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT',
    'CP_ME_HEADER_DUMP__ME_HEADER_DUMP_MASK',
    'CP_ME_HEADER_DUMP__ME_HEADER_DUMP__SHIFT',
    'CP_ME_INSTR_PNTR__INSTR_PNTR_MASK',
    'CP_ME_INSTR_PNTR__INSTR_PNTR__SHIFT',
    'CP_ME_INTR_ROUTINE_START__IR_START_MASK',
    'CP_ME_INTR_ROUTINE_START__IR_START__SHIFT',
    'CP_ME_MC_RADDR_HI__CACHE_POLICY_MASK',
    'CP_ME_MC_RADDR_HI__CACHE_POLICY__SHIFT',
    'CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI_MASK',
    'CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI__SHIFT',
    'CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO_MASK',
    'CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO__SHIFT',
    'CP_ME_MC_WADDR_HI__CACHE_POLICY_MASK',
    'CP_ME_MC_WADDR_HI__CACHE_POLICY__SHIFT',
    'CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI_MASK',
    'CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI__SHIFT',
    'CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO_MASK',
    'CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO__SHIFT',
    'CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI_MASK',
    'CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI__SHIFT',
    'CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO_MASK',
    'CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO__SHIFT',
    'CP_ME_PREEMPTION__OBSOLETE_MASK',
    'CP_ME_PREEMPTION__OBSOLETE__SHIFT',
    'CP_ME_PRGRM_CNTR_START__IP_START_MASK',
    'CP_ME_PRGRM_CNTR_START__IP_START__SHIFT',
    'CP_ME_RAM_DATA__ME_RAM_DATA_MASK',
    'CP_ME_RAM_DATA__ME_RAM_DATA__SHIFT',
    'CP_ME_RAM_RADDR__ME_RAM_RADDR_MASK',
    'CP_ME_RAM_RADDR__ME_RAM_RADDR__SHIFT',
    'CP_ME_RAM_WADDR__ME_RAM_WADDR_MASK',
    'CP_ME_RAM_WADDR__ME_RAM_WADDR__SHIFT',
    'CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK',
    'CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI__SHIFT',
    'CP_MQD_BASE_ADDR__BASE_ADDR_MASK',
    'CP_MQD_BASE_ADDR__BASE_ADDR__SHIFT',
    'CP_MQD_CONTROL__CACHE_POLICY_MASK',
    'CP_MQD_CONTROL__CACHE_POLICY__SHIFT',
    'CP_MQD_CONTROL__EXE_DISABLE_MASK',
    'CP_MQD_CONTROL__EXE_DISABLE__SHIFT',
    'CP_MQD_CONTROL__PRIV_STATE_MASK',
    'CP_MQD_CONTROL__PRIV_STATE__SHIFT',
    'CP_MQD_CONTROL__PROCESSING_MQD_EN_MASK',
    'CP_MQD_CONTROL__PROCESSING_MQD_EN__SHIFT',
    'CP_MQD_CONTROL__PROCESSING_MQD_MASK',
    'CP_MQD_CONTROL__PROCESSING_MQD__SHIFT',
    'CP_MQD_CONTROL__VMID_MASK', 'CP_MQD_CONTROL__VMID__SHIFT',
    'CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI_MASK',
    'CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI__SHIFT',
    'CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO_MASK',
    'CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO__SHIFT',
    'CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI_MASK',
    'CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI__SHIFT',
    'CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO_MASK',
    'CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO__SHIFT',
    'CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI_MASK',
    'CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI__SHIFT',
    'CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO_MASK',
    'CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO__SHIFT',
    'CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI_MASK',
    'CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI__SHIFT',
    'CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO_MASK',
    'CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO__SHIFT',
    'CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI_MASK',
    'CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI__SHIFT',
    'CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO_MASK',
    'CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO__SHIFT',
    'CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI_MASK',
    'CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI__SHIFT',
    'CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO_MASK',
    'CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO__SHIFT',
    'CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI_MASK',
    'CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI__SHIFT',
    'CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO_MASK',
    'CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO__SHIFT',
    'CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI_MASK',
    'CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI__SHIFT',
    'CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO_MASK',
    'CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO__SHIFT',
    'CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI_MASK',
    'CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI__SHIFT',
    'CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO_MASK',
    'CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO__SHIFT',
    'CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI_MASK',
    'CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI__SHIFT',
    'CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO_MASK',
    'CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO__SHIFT',
    'CP_PERFMON_CNTL__PERFMON_ENABLE_MODE_MASK',
    'CP_PERFMON_CNTL__PERFMON_ENABLE_MODE__SHIFT',
    'CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK',
    'CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT',
    'CP_PERFMON_CNTL__PERFMON_STATE_MASK',
    'CP_PERFMON_CNTL__PERFMON_STATE__SHIFT',
    'CP_PERFMON_CNTL__SPM_PERFMON_STATE_MASK',
    'CP_PERFMON_CNTL__SPM_PERFMON_STATE__SHIFT',
    'CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE_MASK',
    'CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE__SHIFT',
    'CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK',
    'CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI__SHIFT',
    'CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK',
    'CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO__SHIFT',
    'CP_PFP_COMPLETION_STATUS__STATUS_MASK',
    'CP_PFP_COMPLETION_STATUS__STATUS__SHIFT',
    'CP_PFP_F32_INTERRUPT__ECC_ERROR_INT_MASK',
    'CP_PFP_F32_INTERRUPT__ECC_ERROR_INT__SHIFT',
    'CP_PFP_F32_INTERRUPT__PFP_F32_INT_3_MASK',
    'CP_PFP_F32_INTERRUPT__PFP_F32_INT_3__SHIFT',
    'CP_PFP_F32_INTERRUPT__PRIV_REG_INT_MASK',
    'CP_PFP_F32_INTERRUPT__PRIV_REG_INT__SHIFT',
    'CP_PFP_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK',
    'CP_PFP_F32_INTERRUPT__RESERVED_BIT_ERR_INT__SHIFT',
    'CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK',
    'CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI__SHIFT',
    'CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK',
    'CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO__SHIFT',
    'CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK',
    'CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI__SHIFT',
    'CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK',
    'CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO__SHIFT',
    'CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP_MASK',
    'CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP__SHIFT',
    'CP_PFP_IB_CONTROL__IB_EN_MASK',
    'CP_PFP_IB_CONTROL__IB_EN__SHIFT',
    'CP_PFP_INSTR_PNTR__INSTR_PNTR_MASK',
    'CP_PFP_INSTR_PNTR__INSTR_PNTR__SHIFT',
    'CP_PFP_INTR_ROUTINE_START__IR_START_MASK',
    'CP_PFP_INTR_ROUTINE_START__IR_START__SHIFT',
    'CP_PFP_LOAD_CONTROL__CNTX_REG_EN_MASK',
    'CP_PFP_LOAD_CONTROL__CNTX_REG_EN__SHIFT',
    'CP_PFP_LOAD_CONTROL__CONFIG_REG_EN_MASK',
    'CP_PFP_LOAD_CONTROL__CONFIG_REG_EN__SHIFT',
    'CP_PFP_LOAD_CONTROL__SH_CS_REG_EN_MASK',
    'CP_PFP_LOAD_CONTROL__SH_CS_REG_EN__SHIFT',
    'CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN_MASK',
    'CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN__SHIFT',
    'CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI_MASK',
    'CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI__SHIFT',
    'CP_PFP_METADATA_BASE_ADDR__ADDR_LO_MASK',
    'CP_PFP_METADATA_BASE_ADDR__ADDR_LO__SHIFT',
    'CP_PFP_PRGRM_CNTR_START__IP_START_MASK',
    'CP_PFP_PRGRM_CNTR_START__IP_START__SHIFT',
    'CP_PFP_UCODE_ADDR__UCODE_ADDR_MASK',
    'CP_PFP_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'CP_PFP_UCODE_DATA__UCODE_DATA_MASK',
    'CP_PFP_UCODE_DATA__UCODE_DATA__SHIFT', 'CP_PIPEID__PIPE_ID_MASK',
    'CP_PIPEID__PIPE_ID__SHIFT',
    'CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI_MASK',
    'CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI__SHIFT',
    'CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO_MASK',
    'CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO__SHIFT',
    'CP_PIPE_STATS_CONTROL__CACHE_POLICY_MASK',
    'CP_PIPE_STATS_CONTROL__CACHE_POLICY__SHIFT',
    'CP_PQ_STATUS__DOORBELL_ENABLE_MASK',
    'CP_PQ_STATUS__DOORBELL_ENABLE__SHIFT',
    'CP_PQ_STATUS__DOORBELL_UPDATED_EN_MASK',
    'CP_PQ_STATUS__DOORBELL_UPDATED_EN__SHIFT',
    'CP_PQ_STATUS__DOORBELL_UPDATED_MASK',
    'CP_PQ_STATUS__DOORBELL_UPDATED__SHIFT',
    'CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK_MASK',
    'CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK__SHIFT',
    'CP_PQ_WPTR_POLL_CNTL__DISABLE_PEND_REQ_ONE_SHOT_MASK',
    'CP_PQ_WPTR_POLL_CNTL__DISABLE_PEND_REQ_ONE_SHOT__SHIFT',
    'CP_PQ_WPTR_POLL_CNTL__EN_MASK',
    'CP_PQ_WPTR_POLL_CNTL__EN__SHIFT',
    'CP_PQ_WPTR_POLL_CNTL__PERIOD_MASK',
    'CP_PQ_WPTR_POLL_CNTL__PERIOD__SHIFT',
    'CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE_MASK',
    'CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE__SHIFT',
    'CP_PRED_NOT_VISIBLE__NOT_VISIBLE_MASK',
    'CP_PRED_NOT_VISIBLE__NOT_VISIBLE__SHIFT',
    'CP_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR_MASK',
    'CP_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR__SHIFT',
    'CP_PSP_XCP_CTL__PHYSICAL_XCC_ID_MASK',
    'CP_PSP_XCP_CTL__PHYSICAL_XCC_ID__SHIFT',
    'CP_PSP_XCP_CTL__XCC_DIE_ID_MASK',
    'CP_PSP_XCP_CTL__XCC_DIE_ID__SHIFT',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0_MASK',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0__SHIFT',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1_MASK',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1__SHIFT',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2_MASK',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2__SHIFT',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3__SHIFT',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0__SHIFT',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1_MASK',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1__SHIFT',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2_MASK',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2__SHIFT',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3_MASK',
    'CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3__SHIFT',
    'CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0_MASK',
    'CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0__SHIFT',
    'CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK',
    'CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1__SHIFT',
    'CP_QUEUE_THRESHOLDS__ROQ_IB1_START_MASK',
    'CP_QUEUE_THRESHOLDS__ROQ_IB1_START__SHIFT',
    'CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK',
    'CP_QUEUE_THRESHOLDS__ROQ_IB2_START__SHIFT',
    'CP_RB0_ACTIVE__ACTIVE_MASK', 'CP_RB0_ACTIVE__ACTIVE__SHIFT',
    'CP_RB0_BASE_HI__RB_BASE_HI_MASK',
    'CP_RB0_BASE_HI__RB_BASE_HI__SHIFT', 'CP_RB0_BASE__RB_BASE_MASK',
    'CP_RB0_BASE__RB_BASE__SHIFT', 'CP_RB0_BUFSZ_MASK__DATA_MASK',
    'CP_RB0_BUFSZ_MASK__DATA__SHIFT', 'CP_RB0_CNTL__BUF_SWAP_MASK',
    'CP_RB0_CNTL__BUF_SWAP__SHIFT', 'CP_RB0_CNTL__CACHE_POLICY_MASK',
    'CP_RB0_CNTL__CACHE_POLICY__SHIFT',
    'CP_RB0_CNTL__MIN_AVAILSZ_MASK',
    'CP_RB0_CNTL__MIN_AVAILSZ__SHIFT',
    'CP_RB0_CNTL__MIN_IB_AVAILSZ_MASK',
    'CP_RB0_CNTL__MIN_IB_AVAILSZ__SHIFT',
    'CP_RB0_CNTL__RB_BLKSZ_MASK', 'CP_RB0_CNTL__RB_BLKSZ__SHIFT',
    'CP_RB0_CNTL__RB_BUFSZ_MASK', 'CP_RB0_CNTL__RB_BUFSZ__SHIFT',
    'CP_RB0_CNTL__RB_NO_UPDATE_MASK',
    'CP_RB0_CNTL__RB_NO_UPDATE__SHIFT',
    'CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK',
    'CP_RB0_CNTL__RB_RPTR_WR_ENA__SHIFT',
    'CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK',
    'CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT',
    'CP_RB0_RPTR_ADDR__RB_RPTR_ADDR_MASK',
    'CP_RB0_RPTR_ADDR__RB_RPTR_ADDR__SHIFT',
    'CP_RB0_RPTR__RB_RPTR_MASK', 'CP_RB0_RPTR__RB_RPTR__SHIFT',
    'CP_RB0_WPTR_HI__RB_WPTR_MASK', 'CP_RB0_WPTR_HI__RB_WPTR__SHIFT',
    'CP_RB0_WPTR__RB_WPTR_MASK', 'CP_RB0_WPTR__RB_WPTR__SHIFT',
    'CP_RB1_BASE_HI__RB_BASE_HI_MASK',
    'CP_RB1_BASE_HI__RB_BASE_HI__SHIFT', 'CP_RB1_BASE__RB_BASE_MASK',
    'CP_RB1_BASE__RB_BASE__SHIFT', 'CP_RB1_CNTL__CACHE_POLICY_MASK',
    'CP_RB1_CNTL__CACHE_POLICY__SHIFT',
    'CP_RB1_CNTL__MIN_AVAILSZ_MASK',
    'CP_RB1_CNTL__MIN_AVAILSZ__SHIFT',
    'CP_RB1_CNTL__MIN_IB_AVAILSZ_MASK',
    'CP_RB1_CNTL__MIN_IB_AVAILSZ__SHIFT',
    'CP_RB1_CNTL__RB_BLKSZ_MASK', 'CP_RB1_CNTL__RB_BLKSZ__SHIFT',
    'CP_RB1_CNTL__RB_BUFSZ_MASK', 'CP_RB1_CNTL__RB_BUFSZ__SHIFT',
    'CP_RB1_CNTL__RB_NO_UPDATE_MASK',
    'CP_RB1_CNTL__RB_NO_UPDATE__SHIFT',
    'CP_RB1_CNTL__RB_RPTR_WR_ENA_MASK',
    'CP_RB1_CNTL__RB_RPTR_WR_ENA__SHIFT',
    'CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK',
    'CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT',
    'CP_RB1_RPTR_ADDR__RB_RPTR_ADDR_MASK',
    'CP_RB1_RPTR_ADDR__RB_RPTR_ADDR__SHIFT',
    'CP_RB1_RPTR__RB_RPTR_MASK', 'CP_RB1_RPTR__RB_RPTR__SHIFT',
    'CP_RB1_WPTR_HI__RB_WPTR_MASK', 'CP_RB1_WPTR_HI__RB_WPTR__SHIFT',
    'CP_RB1_WPTR__RB_WPTR_MASK', 'CP_RB1_WPTR__RB_WPTR__SHIFT',
    'CP_RB2_BASE__RB_BASE_MASK', 'CP_RB2_BASE__RB_BASE__SHIFT',
    'CP_RB2_CNTL__CACHE_POLICY_MASK',
    'CP_RB2_CNTL__CACHE_POLICY__SHIFT',
    'CP_RB2_CNTL__MIN_AVAILSZ_MASK',
    'CP_RB2_CNTL__MIN_AVAILSZ__SHIFT',
    'CP_RB2_CNTL__MIN_IB_AVAILSZ_MASK',
    'CP_RB2_CNTL__MIN_IB_AVAILSZ__SHIFT',
    'CP_RB2_CNTL__RB_BLKSZ_MASK', 'CP_RB2_CNTL__RB_BLKSZ__SHIFT',
    'CP_RB2_CNTL__RB_BUFSZ_MASK', 'CP_RB2_CNTL__RB_BUFSZ__SHIFT',
    'CP_RB2_CNTL__RB_NO_UPDATE_MASK',
    'CP_RB2_CNTL__RB_NO_UPDATE__SHIFT',
    'CP_RB2_CNTL__RB_RPTR_WR_ENA_MASK',
    'CP_RB2_CNTL__RB_RPTR_WR_ENA__SHIFT',
    'CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK',
    'CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT',
    'CP_RB2_RPTR_ADDR__RB_RPTR_ADDR_MASK',
    'CP_RB2_RPTR_ADDR__RB_RPTR_ADDR__SHIFT',
    'CP_RB2_RPTR__RB_RPTR_MASK', 'CP_RB2_RPTR__RB_RPTR__SHIFT',
    'CP_RB2_WPTR__RB_WPTR_MASK', 'CP_RB2_WPTR__RB_WPTR__SHIFT',
    'CP_RB_ACTIVE__ACTIVE_MASK', 'CP_RB_ACTIVE__ACTIVE__SHIFT',
    'CP_RB_BASE__RB_BASE_MASK', 'CP_RB_BASE__RB_BASE__SHIFT',
    'CP_RB_BUFSZ_MASK__DATA_MASK', 'CP_RB_BUFSZ_MASK__DATA__SHIFT',
    'CP_RB_CNTL__CACHE_POLICY_MASK',
    'CP_RB_CNTL__CACHE_POLICY__SHIFT', 'CP_RB_CNTL__MIN_AVAILSZ_MASK',
    'CP_RB_CNTL__MIN_AVAILSZ__SHIFT',
    'CP_RB_CNTL__MIN_IB_AVAILSZ_MASK',
    'CP_RB_CNTL__MIN_IB_AVAILSZ__SHIFT', 'CP_RB_CNTL__RB_BLKSZ_MASK',
    'CP_RB_CNTL__RB_BLKSZ__SHIFT', 'CP_RB_CNTL__RB_BUFSZ_MASK',
    'CP_RB_CNTL__RB_BUFSZ__SHIFT', 'CP_RB_CNTL__RB_NO_UPDATE_MASK',
    'CP_RB_CNTL__RB_NO_UPDATE__SHIFT',
    'CP_RB_CNTL__RB_RPTR_WR_ENA_MASK',
    'CP_RB_CNTL__RB_RPTR_WR_ENA__SHIFT',
    'CP_RB_DOORBELL_CLEAR__MAPPED_QUEUE_MASK',
    'CP_RB_DOORBELL_CLEAR__MAPPED_QUEUE__SHIFT',
    'CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_EN_CLEAR_MASK',
    'CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_EN_CLEAR__SHIFT',
    'CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_HIT_CLEAR_MASK',
    'CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_HIT_CLEAR__SHIFT',
    'CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_EN_CLEAR_MASK',
    'CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_EN_CLEAR__SHIFT',
    'CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_HIT_CLEAR_MASK',
    'CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_HIT_CLEAR__SHIFT',
    'CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_EN_CLEAR_MASK',
    'CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_EN_CLEAR__SHIFT',
    'CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_HIT_CLEAR_MASK',
    'CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_HIT_CLEAR__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_EN_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_EN__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_HIT_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_HIT__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_OFFSET_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_OFFSET__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_EN_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_EN__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_HIT_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_HIT__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_OFFSET_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_OFFSET__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_EN_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_EN__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_HIT_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_HIT__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_OFFSET_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_OFFSET__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_EN_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_EN__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_HIT_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_HIT__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_OFFSET_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_OFFSET__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_EN_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_EN__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_HIT_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_HIT__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_OFFSET_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_OFFSET__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_EN_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_EN__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_HIT_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_HIT__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_OFFSET_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_OFFSET__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_EN_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_EN__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_HIT_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_HIT__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_OFFSET_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_OFFSET__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_EN_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_EN__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_HIT_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_HIT__SHIFT',
    'CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_OFFSET_MASK',
    'CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_OFFSET__SHIFT',
    'CP_RB_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK',
    'CP_RB_DOORBELL_CONTROL__DOORBELL_BIF_DROP__SHIFT',
    'CP_RB_DOORBELL_CONTROL__DOORBELL_EN_MASK',
    'CP_RB_DOORBELL_CONTROL__DOORBELL_EN__SHIFT',
    'CP_RB_DOORBELL_CONTROL__DOORBELL_HIT_MASK',
    'CP_RB_DOORBELL_CONTROL__DOORBELL_HIT__SHIFT',
    'CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK',
    'CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT',
    'CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK',
    'CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER__SHIFT',
    'CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK',
    'CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER__SHIFT',
    'CP_RB_OFFSET__RB_OFFSET_MASK', 'CP_RB_OFFSET__RB_OFFSET__SHIFT',
    'CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK',
    'CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI__SHIFT',
    'CP_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK',
    'CP_RB_RPTR_ADDR__RB_RPTR_ADDR__SHIFT',
    'CP_RB_RPTR_WR__RB_RPTR_WR_MASK',
    'CP_RB_RPTR_WR__RB_RPTR_WR__SHIFT', 'CP_RB_RPTR__RB_RPTR_MASK',
    'CP_RB_RPTR__RB_RPTR__SHIFT',
    'CP_RB_STATUS__DOORBELL_ENABLE_MASK',
    'CP_RB_STATUS__DOORBELL_ENABLE__SHIFT',
    'CP_RB_STATUS__DOORBELL_UPDATED_MASK',
    'CP_RB_STATUS__DOORBELL_UPDATED__SHIFT',
    'CP_RB_VMID__RB0_VMID_MASK', 'CP_RB_VMID__RB0_VMID__SHIFT',
    'CP_RB_VMID__RB1_VMID_MASK', 'CP_RB_VMID__RB1_VMID__SHIFT',
    'CP_RB_VMID__RB2_VMID_MASK', 'CP_RB_VMID__RB2_VMID__SHIFT',
    'CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK',
    'CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT__SHIFT',
    'CP_RB_WPTR_DELAY__PRE_WRITE_TIMER_MASK',
    'CP_RB_WPTR_DELAY__PRE_WRITE_TIMER__SHIFT',
    'CP_RB_WPTR_HI__RB_WPTR_MASK', 'CP_RB_WPTR_HI__RB_WPTR__SHIFT',
    'CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI_MASK',
    'CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI__SHIFT',
    'CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO_MASK',
    'CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO__SHIFT',
    'CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK',
    'CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT',
    'CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY_MASK',
    'CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY__SHIFT',
    'CP_RB_WPTR__RB_WPTR_MASK', 'CP_RB_WPTR__RB_WPTR__SHIFT',
    'CP_RING0_PRIORITY__PRIORITY_MASK',
    'CP_RING0_PRIORITY__PRIORITY__SHIFT',
    'CP_RING1_PRIORITY__PRIORITY_MASK',
    'CP_RING1_PRIORITY__PRIORITY__SHIFT',
    'CP_RING2_PRIORITY__PRIORITY_MASK',
    'CP_RING2_PRIORITY__PRIORITY__SHIFT', 'CP_RINGID__RINGID_MASK',
    'CP_RINGID__RINGID__SHIFT',
    'CP_RING_PRIORITY_CNTS__PRIORITY1_CNT_MASK',
    'CP_RING_PRIORITY_CNTS__PRIORITY1_CNT__SHIFT',
    'CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT_MASK',
    'CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT__SHIFT',
    'CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT_MASK',
    'CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT__SHIFT',
    'CP_RING_PRIORITY_CNTS__PRIORITY3_CNT_MASK',
    'CP_RING_PRIORITY_CNTS__PRIORITY3_CNT__SHIFT',
    'CP_ROQ1_THRESHOLDS__R0_IB1_START_MASK',
    'CP_ROQ1_THRESHOLDS__R0_IB1_START__SHIFT',
    'CP_ROQ1_THRESHOLDS__R1_IB1_START_MASK',
    'CP_ROQ1_THRESHOLDS__R1_IB1_START__SHIFT',
    'CP_ROQ1_THRESHOLDS__RB1_START_MASK',
    'CP_ROQ1_THRESHOLDS__RB1_START__SHIFT',
    'CP_ROQ1_THRESHOLDS__RB2_START_MASK',
    'CP_ROQ1_THRESHOLDS__RB2_START__SHIFT',
    'CP_ROQ2_AVAIL__ROQ_CNT_IB2_MASK',
    'CP_ROQ2_AVAIL__ROQ_CNT_IB2__SHIFT',
    'CP_ROQ2_THRESHOLDS__R0_IB2_START_MASK',
    'CP_ROQ2_THRESHOLDS__R0_IB2_START__SHIFT',
    'CP_ROQ2_THRESHOLDS__R1_IB2_START_MASK',
    'CP_ROQ2_THRESHOLDS__R1_IB2_START__SHIFT',
    'CP_ROQ2_THRESHOLDS__R2_IB1_START_MASK',
    'CP_ROQ2_THRESHOLDS__R2_IB1_START__SHIFT',
    'CP_ROQ2_THRESHOLDS__R2_IB2_START_MASK',
    'CP_ROQ2_THRESHOLDS__R2_IB2_START__SHIFT',
    'CP_ROQ_AVAIL__ROQ_CNT_IB1_MASK',
    'CP_ROQ_AVAIL__ROQ_CNT_IB1__SHIFT',
    'CP_ROQ_AVAIL__ROQ_CNT_RING_MASK',
    'CP_ROQ_AVAIL__ROQ_CNT_RING__SHIFT',
    'CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1_MASK',
    'CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1__SHIFT',
    'CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1_MASK',
    'CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1__SHIFT',
    'CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2_MASK',
    'CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2__SHIFT',
    'CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2_MASK',
    'CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2__SHIFT',
    'CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY_MASK',
    'CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY__SHIFT',
    'CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY_MASK',
    'CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY__SHIFT',
    'CP_ROQ_THRESHOLDS__IB1_START_MASK',
    'CP_ROQ_THRESHOLDS__IB1_START__SHIFT',
    'CP_ROQ_THRESHOLDS__IB2_START_MASK',
    'CP_ROQ_THRESHOLDS__IB2_START__SHIFT',
    'CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE_MASK',
    'CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE__SHIFT',
    'CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE_MASK',
    'CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE__SHIFT',
    'CP_SAMPLE_STATUS__PIPELINE_ACTIVE_MASK',
    'CP_SAMPLE_STATUS__PIPELINE_ACTIVE__SHIFT',
    'CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE_MASK',
    'CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE__SHIFT',
    'CP_SAMPLE_STATUS__STIPPLE_ACTIVE_MASK',
    'CP_SAMPLE_STATUS__STIPPLE_ACTIVE__SHIFT',
    'CP_SAMPLE_STATUS__STREAMOUT_ACTIVE_MASK',
    'CP_SAMPLE_STATUS__STREAMOUT_ACTIVE__SHIFT',
    'CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE_MASK',
    'CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE__SHIFT',
    'CP_SAMPLE_STATUS__Z_PASS_ACITVE_MASK',
    'CP_SAMPLE_STATUS__Z_PASS_ACITVE__SHIFT',
    'CP_SCRATCH_DATA__SCRATCH_DATA_MASK',
    'CP_SCRATCH_DATA__SCRATCH_DATA__SHIFT',
    'CP_SCRATCH_INDEX__SCRATCH_INDEX_MASK',
    'CP_SCRATCH_INDEX__SCRATCH_INDEX__SHIFT',
    'CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI_MASK',
    'CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI__SHIFT',
    'CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO_MASK',
    'CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO__SHIFT',
    'CP_SC_PSINVOC_COUNT1_HI__OBSOLETE_MASK',
    'CP_SC_PSINVOC_COUNT1_HI__OBSOLETE__SHIFT',
    'CP_SC_PSINVOC_COUNT1_LO__OBSOLETE_MASK',
    'CP_SC_PSINVOC_COUNT1_LO__OBSOLETE__SHIFT',
    'CP_SD_CNTL__CPC_EN_MASK', 'CP_SD_CNTL__CPC_EN__SHIFT',
    'CP_SD_CNTL__CPF_EN_MASK', 'CP_SD_CNTL__CPF_EN__SHIFT',
    'CP_SD_CNTL__CPG_EN_MASK', 'CP_SD_CNTL__CPG_EN__SHIFT',
    'CP_SD_CNTL__EA_EN_MASK', 'CP_SD_CNTL__EA_EN__SHIFT',
    'CP_SD_CNTL__IA_EN_MASK', 'CP_SD_CNTL__IA_EN__SHIFT',
    'CP_SD_CNTL__PA_EN_MASK', 'CP_SD_CNTL__PA_EN__SHIFT',
    'CP_SD_CNTL__RLC_EN_MASK', 'CP_SD_CNTL__RLC_EN__SHIFT',
    'CP_SD_CNTL__RMI_EN_MASK', 'CP_SD_CNTL__RMI_EN__SHIFT',
    'CP_SD_CNTL__SPI_EN_MASK', 'CP_SD_CNTL__SPI_EN__SHIFT',
    'CP_SD_CNTL__WD_EN_MASK', 'CP_SD_CNTL__WD_EN__SHIFT',
    'CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER_MASK',
    'CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER__SHIFT',
    'CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI_MASK',
    'CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI__SHIFT',
    'CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK',
    'CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE__SHIFT',
    'CP_SIG_SEM_ADDR_HI__SEM_SELECT_MASK',
    'CP_SIG_SEM_ADDR_HI__SEM_SELECT__SHIFT',
    'CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK',
    'CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE__SHIFT',
    'CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK',
    'CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX__SHIFT',
    'CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO_MASK',
    'CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT',
    'CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK',
    'CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP__SHIFT',
    'CP_SOFT_RESET_CNTL__CMP_HQD_QUEUE_DOORBELL_RESET_MASK',
    'CP_SOFT_RESET_CNTL__CMP_HQD_QUEUE_DOORBELL_RESET__SHIFT',
    'CP_SOFT_RESET_CNTL__CMP_HQD_REG_RESET_MASK',
    'CP_SOFT_RESET_CNTL__CMP_HQD_REG_RESET__SHIFT',
    'CP_SOFT_RESET_CNTL__CMP_INTR_REG_RESET_MASK',
    'CP_SOFT_RESET_CNTL__CMP_INTR_REG_RESET__SHIFT',
    'CP_SOFT_RESET_CNTL__CMP_ONLY_SOFT_RESET_MASK',
    'CP_SOFT_RESET_CNTL__CMP_ONLY_SOFT_RESET__SHIFT',
    'CP_SOFT_RESET_CNTL__GFX_INTR_REG_RESET_MASK',
    'CP_SOFT_RESET_CNTL__GFX_INTR_REG_RESET__SHIFT',
    'CP_SOFT_RESET_CNTL__GFX_ONLY_SOFT_RESET_MASK',
    'CP_SOFT_RESET_CNTL__GFX_ONLY_SOFT_RESET__SHIFT',
    'CP_SOFT_RESET_CNTL__GFX_RB_DOORBELL_RESET_MASK',
    'CP_SOFT_RESET_CNTL__GFX_RB_DOORBELL_RESET__SHIFT',
    'CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG_MASK',
    'CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG__SHIFT',
    'CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG_MASK',
    'CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG__SHIFT',
    'CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA_MASK',
    'CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA__SHIFT',
    'CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM_MASK',
    'CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM__SHIFT',
    'CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA_MASK',
    'CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA__SHIFT',
    'CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA_MASK',
    'CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA__SHIFT',
    'CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION_MASK',
    'CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION__SHIFT',
    'CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ_MASK',
    'CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ__SHIFT',
    'CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ_MASK',
    'CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ__SHIFT',
    'CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ_MASK',
    'CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ__SHIFT',
    'CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE_MASK',
    'CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE__SHIFT',
    'CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE_MASK',
    'CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE__SHIFT',
    'CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE_MASK',
    'CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE__SHIFT',
    'CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION_MASK',
    'CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION__SHIFT',
    'CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE_MASK',
    'CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE__SHIFT',
    'CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE_MASK',
    'CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE__SHIFT',
    'CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE_MASK',
    'CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE__SHIFT',
    'CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM_MASK',
    'CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM__SHIFT',
    'CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE_MASK',
    'CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE__SHIFT',
    'CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM_MASK',
    'CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM__SHIFT',
    'CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME_MASK',
    'CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME__SHIFT',
    'CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP_MASK',
    'CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP__SHIFT',
    'CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ_MASK',
    'CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ__SHIFT',
    'CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH_MASK',
    'CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH__SHIFT',
    'CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER_MASK',
    'CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER__SHIFT',
    'CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER_MASK',
    'CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER__SHIFT',
    'CP_STALLED_STAT2__PFP_RCIU_READ_PENDING_MASK',
    'CP_STALLED_STAT2__PFP_RCIU_READ_PENDING__SHIFT',
    'CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA_MASK',
    'CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA__SHIFT',
    'CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM_MASK',
    'CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM__SHIFT',
    'CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING_MASK',
    'CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING__SHIFT',
    'CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA_MASK',
    'CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA__SHIFT',
    'CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING_MASK',
    'CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING__SHIFT',
    'CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING_MASK',
    'CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING__SHIFT',
    'CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN_MASK',
    'CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN__SHIFT',
    'CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS_MASK',
    'CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS__SHIFT',
    'CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA_MASK',
    'CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA__SHIFT',
    'CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM_MASK',
    'CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM__SHIFT',
    'CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY_MASK',
    'CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY__SHIFT',
    'CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY_MASK',
    'CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY__SHIFT',
    'CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY_MASK',
    'CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY__SHIFT',
    'CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV_MASK',
    'CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV__SHIFT',
    'CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA_MASK',
    'CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA__SHIFT',
    'CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG_MASK',
    'CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG__SHIFT',
    'CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER_MASK',
    'CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER__SHIFT',
    'CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_MASK',
    'CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW_MASK',
    'CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW__SHIFT',
    'CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER__SHIFT',
    'CP_STALLED_STAT3__TCIU_WAITING_ON_FREE_MASK',
    'CP_STALLED_STAT3__TCIU_WAITING_ON_FREE__SHIFT',
    'CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS_MASK',
    'CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS__SHIFT',
    'CP_STALLED_STAT3__UTCL1_WAITING_ON_TRANS_MASK',
    'CP_STALLED_STAT3__UTCL1_WAITING_ON_TRANS__SHIFT',
    'CP_STALLED_STAT3__UTCL2IU_WAITING_ON_FREE_MASK',
    'CP_STALLED_STAT3__UTCL2IU_WAITING_ON_FREE__SHIFT',
    'CP_STALLED_STAT3__UTCL2IU_WAITING_ON_TAGS_MASK',
    'CP_STALLED_STAT3__UTCL2IU_WAITING_ON_TAGS__SHIFT',
    'CP_STAT__CE_BUSY_MASK', 'CP_STAT__CE_BUSY__SHIFT',
    'CP_STAT__CP_BUSY_MASK', 'CP_STAT__CP_BUSY__SHIFT',
    'CP_STAT__DC_BUSY_MASK', 'CP_STAT__DC_BUSY__SHIFT',
    'CP_STAT__DMA_BUSY_MASK', 'CP_STAT__DMA_BUSY__SHIFT',
    'CP_STAT__INTERRUPT_BUSY_MASK', 'CP_STAT__INTERRUPT_BUSY__SHIFT',
    'CP_STAT__MEQ_BUSY_MASK', 'CP_STAT__MEQ_BUSY__SHIFT',
    'CP_STAT__ME_BUSY_MASK', 'CP_STAT__ME_BUSY__SHIFT',
    'CP_STAT__PFP_BUSY_MASK', 'CP_STAT__PFP_BUSY__SHIFT',
    'CP_STAT__QUERY_BUSY_MASK', 'CP_STAT__QUERY_BUSY__SHIFT',
    'CP_STAT__RCIU_BUSY_MASK', 'CP_STAT__RCIU_BUSY__SHIFT',
    'CP_STAT__ROQ_CE_INDIRECT1_BUSY_MASK',
    'CP_STAT__ROQ_CE_INDIRECT1_BUSY__SHIFT',
    'CP_STAT__ROQ_CE_INDIRECT2_BUSY_MASK',
    'CP_STAT__ROQ_CE_INDIRECT2_BUSY__SHIFT',
    'CP_STAT__ROQ_CE_RING_BUSY_MASK',
    'CP_STAT__ROQ_CE_RING_BUSY__SHIFT',
    'CP_STAT__ROQ_INDIRECT1_BUSY_MASK',
    'CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT',
    'CP_STAT__ROQ_INDIRECT2_BUSY_MASK',
    'CP_STAT__ROQ_INDIRECT2_BUSY__SHIFT',
    'CP_STAT__ROQ_RING_BUSY_MASK', 'CP_STAT__ROQ_RING_BUSY__SHIFT',
    'CP_STAT__ROQ_STATE_BUSY_MASK', 'CP_STAT__ROQ_STATE_BUSY__SHIFT',
    'CP_STAT__SCRATCH_RAM_BUSY_MASK',
    'CP_STAT__SCRATCH_RAM_BUSY__SHIFT',
    'CP_STAT__SEMAPHORE_BUSY_MASK', 'CP_STAT__SEMAPHORE_BUSY__SHIFT',
    'CP_STAT__SURFACE_SYNC_BUSY_MASK',
    'CP_STAT__SURFACE_SYNC_BUSY__SHIFT', 'CP_STAT__TCIU_BUSY_MASK',
    'CP_STAT__TCIU_BUSY__SHIFT', 'CP_STAT__UTCL2IU_BUSY_MASK',
    'CP_STAT__UTCL2IU_BUSY__SHIFT', 'CP_STQ_AVAIL__STQ_CNT_MASK',
    'CP_STQ_AVAIL__STQ_CNT__SHIFT', 'CP_STQ_STAT__STQ_RPTR_MASK',
    'CP_STQ_STAT__STQ_RPTR__SHIFT',
    'CP_STQ_THRESHOLDS__STQ0_START_MASK',
    'CP_STQ_THRESHOLDS__STQ0_START__SHIFT',
    'CP_STQ_THRESHOLDS__STQ1_START_MASK',
    'CP_STQ_THRESHOLDS__STQ1_START__SHIFT',
    'CP_STQ_THRESHOLDS__STQ2_START_MASK',
    'CP_STQ_THRESHOLDS__STQ2_START__SHIFT',
    'CP_STQ_WR_STAT__STQ_WPTR_MASK',
    'CP_STQ_WR_STAT__STQ_WPTR__SHIFT',
    'CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI_MASK',
    'CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI__SHIFT',
    'CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO_MASK',
    'CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO__SHIFT',
    'CP_STREAM_OUT_CONTROL__CACHE_POLICY_MASK',
    'CP_STREAM_OUT_CONTROL__CACHE_POLICY__SHIFT',
    'CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE_MASK',
    'CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE__SHIFT',
    'CP_ST_BASE_HI__ST_BASE_HI_MASK',
    'CP_ST_BASE_HI__ST_BASE_HI__SHIFT',
    'CP_ST_BASE_LO__ST_BASE_LO_MASK',
    'CP_ST_BASE_LO__ST_BASE_LO__SHIFT', 'CP_ST_BUFSZ__ST_BUFSZ_MASK',
    'CP_ST_BUFSZ__ST_BUFSZ__SHIFT',
    'CP_ST_CMD_BUFSZ__ST_CMD_REQSZ_MASK',
    'CP_ST_CMD_BUFSZ__ST_CMD_REQSZ__SHIFT',
    'CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI_MASK',
    'CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI__SHIFT',
    'CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO_MASK',
    'CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO__SHIFT',
    'CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI_MASK',
    'CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI__SHIFT',
    'CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO_MASK',
    'CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO__SHIFT',
    'CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI_MASK',
    'CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI__SHIFT',
    'CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO_MASK',
    'CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO__SHIFT',
    'CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI_MASK',
    'CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI__SHIFT',
    'CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO_MASK',
    'CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO__SHIFT',
    'CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI_MASK',
    'CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI__SHIFT',
    'CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO_MASK',
    'CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO__SHIFT',
    'CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI_MASK',
    'CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI__SHIFT',
    'CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO_MASK',
    'CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO__SHIFT',
    'CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI_MASK',
    'CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI__SHIFT',
    'CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO_MASK',
    'CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO__SHIFT',
    'CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI_MASK',
    'CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI__SHIFT',
    'CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO_MASK',
    'CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO__SHIFT',
    'CP_VIRT_STATUS__VIRT_STATUS_MASK',
    'CP_VIRT_STATUS__VIRT_STATUS__SHIFT',
    'CP_VMID_PREEMPT__PREEMPT_REQUEST_MASK',
    'CP_VMID_PREEMPT__PREEMPT_REQUEST__SHIFT',
    'CP_VMID_PREEMPT__VIRT_COMMAND_MASK',
    'CP_VMID_PREEMPT__VIRT_COMMAND__SHIFT',
    'CP_VMID_RESET__RESET_REQUEST_MASK',
    'CP_VMID_RESET__RESET_REQUEST__SHIFT',
    'CP_VMID_STATUS__PREEMPT_CE_STATUS_MASK',
    'CP_VMID_STATUS__PREEMPT_CE_STATUS__SHIFT',
    'CP_VMID_STATUS__PREEMPT_DE_STATUS_MASK',
    'CP_VMID_STATUS__PREEMPT_DE_STATUS__SHIFT', 'CP_VMID__VMID_MASK',
    'CP_VMID__VMID__SHIFT',
    'CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT_MASK',
    'CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT__SHIFT',
    'CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI_MASK',
    'CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI__SHIFT',
    'CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK',
    'CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE__SHIFT',
    'CP_WAIT_SEM_ADDR_HI__SEM_SELECT_MASK',
    'CP_WAIT_SEM_ADDR_HI__SEM_SELECT__SHIFT',
    'CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK',
    'CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE__SHIFT',
    'CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK',
    'CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX__SHIFT',
    'CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO_MASK',
    'CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT',
    'CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK',
    'CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP__SHIFT',
    'CS_COPY_STATE__SRC_STATE_ID_MASK',
    'CS_COPY_STATE__SRC_STATE_ID__SHIFT',
    'DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE_MASK',
    'DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE__SHIFT',
    'DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0_MASK',
    'DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0__SHIFT',
    'DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1_MASK',
    'DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1__SHIFT',
    'DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2_MASK',
    'DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2__SHIFT',
    'DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3_MASK',
    'DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3__SHIFT',
    'DB_ALPHA_TO_MASK__OFFSET_ROUND_MASK',
    'DB_ALPHA_TO_MASK__OFFSET_ROUND__SHIFT',
    'DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS_MASK',
    'DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS__SHIFT',
    'DB_CGTT_CLK_CTRL_0__ON_DELAY_MASK',
    'DB_CGTT_CLK_CTRL_0__ON_DELAY__SHIFT',
    'DB_CGTT_CLK_CTRL_0__RESERVED_MASK',
    'DB_CGTT_CLK_CTRL_0__RESERVED__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE0_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE0__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE1_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE1__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE2_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE2__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE3_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE3__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE4_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE4__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE5_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE5__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE6_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE6__SHIFT',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE7_MASK',
    'DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE7__SHIFT',
    'DB_COUNT_CONTROL__DBFAIL_ENABLE_MASK',
    'DB_COUNT_CONTROL__DBFAIL_ENABLE__SHIFT',
    'DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS_MASK',
    'DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS__SHIFT',
    'DB_COUNT_CONTROL__SAMPLE_RATE_MASK',
    'DB_COUNT_CONTROL__SAMPLE_RATE__SHIFT',
    'DB_COUNT_CONTROL__SFAIL_ENABLE_MASK',
    'DB_COUNT_CONTROL__SFAIL_ENABLE__SHIFT',
    'DB_COUNT_CONTROL__SLICE_EVEN_ENABLE_MASK',
    'DB_COUNT_CONTROL__SLICE_EVEN_ENABLE__SHIFT',
    'DB_COUNT_CONTROL__SLICE_ODD_ENABLE_MASK',
    'DB_COUNT_CONTROL__SLICE_ODD_ENABLE__SHIFT',
    'DB_COUNT_CONTROL__ZFAIL_ENABLE_MASK',
    'DB_COUNT_CONTROL__ZFAIL_ENABLE__SHIFT',
    'DB_COUNT_CONTROL__ZPASS_ENABLE_MASK',
    'DB_COUNT_CONTROL__ZPASS_ENABLE__SHIFT',
    'DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK',
    'DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE__SHIFT',
    'DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS_MASK',
    'DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS__SHIFT',
    'DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS_MASK',
    'DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS__SHIFT',
    'DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS_MASK',
    'DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS__SHIFT',
    'DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS_MASK',
    'DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS__SHIFT',
    'DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING_MASK',
    'DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING__SHIFT',
    'DB_DEBUG2__CLK_OFF_DELAY_MASK',
    'DB_DEBUG2__CLK_OFF_DELAY__SHIFT',
    'DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING_MASK',
    'DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING__SHIFT',
    'DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING_MASK',
    'DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING__SHIFT',
    'DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_MASK',
    'DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_REZ_MASK',
    'DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_REZ__SHIFT',
    'DB_DEBUG2__DISABLE_PREZL_FIFO_STALL__SHIFT',
    'DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL_MASK',
    'DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL__SHIFT',
    'DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL_MASK',
    'DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL__SHIFT',
    'DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM_MASK',
    'DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM__SHIFT',
    'DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE_MASK',
    'DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE__SHIFT',
    'DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE_MASK',
    'DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE__SHIFT',
    'DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER_MASK',
    'DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER__SHIFT',
    'DB_DEBUG2__DISABLE_VR_OBJ_PRIM_ID_MASK',
    'DB_DEBUG2__DISABLE_VR_OBJ_PRIM_ID__SHIFT',
    'DB_DEBUG2__DISABLE_VR_PS_INVOKE_MASK',
    'DB_DEBUG2__DISABLE_VR_PS_INVOKE__SHIFT',
    'DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT_MASK',
    'DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT__SHIFT',
    'DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM_MASK',
    'DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT',
    'DB_DEBUG2__DTR_ROUND_ROBIN_ARB_MASK',
    'DB_DEBUG2__DTR_ROUND_ROBIN_ARB__SHIFT',
    'DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM_MASK',
    'DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM__SHIFT',
    'DB_DEBUG2__ENABLE_SUBTILE_GROUPING_MASK',
    'DB_DEBUG2__ENABLE_SUBTILE_GROUPING__SHIFT',
    'DB_DEBUG2__ENABLE_VIEWPORT_STALL_ON_ALL_MASK',
    'DB_DEBUG2__ENABLE_VIEWPORT_STALL_ON_ALL__SHIFT',
    'DB_DEBUG2__OPTIMIZE_HIZ_MATCHES_FB_DISABLE_MASK',
    'DB_DEBUG2__OPTIMIZE_HIZ_MATCHES_FB_DISABLE__SHIFT',
    'DB_DEBUG2__RESERVED_MASK', 'DB_DEBUG2__RESERVED__SHIFT',
    'DB_DEBUG3__ALLOW_RF2P_RW_COLLISION_MASK',
    'DB_DEBUG3__ALLOW_RF2P_RW_COLLISION__SHIFT',
    'DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE_MASK',
    'DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE__SHIFT',
    'DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK_MASK',
    'DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK__SHIFT',
    'DB_DEBUG3__DISABLE_CLEAR_ZRANGE_CORRECTION_MASK',
    'DB_DEBUG3__DISABLE_CLEAR_ZRANGE_CORRECTION__SHIFT',
    'DB_DEBUG3__DISABLE_DI_DT_STALL_MASK',
    'DB_DEBUG3__DISABLE_DI_DT_STALL__SHIFT',
    'DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT_MASK',
    'DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT__SHIFT',
    'DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP_MASK',
    'DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP__SHIFT',
    'DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE_MASK',
    'DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE__SHIFT',
    'DB_DEBUG3__DISABLE_OP_DF_BYPASS_MASK',
    'DB_DEBUG3__DISABLE_OP_DF_BYPASS__SHIFT',
    'DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK_MASK',
    'DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK__SHIFT',
    'DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE_MASK',
    'DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE__SHIFT',
    'DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING_MASK',
    'DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING__SHIFT',
    'DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING_MASK',
    'DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING__SHIFT',
    'DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX_MASK',
    'DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX__SHIFT',
    'DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD_MASK',
    'DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD__SHIFT',
    'DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP_MASK',
    'DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP__SHIFT',
    'DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT_MASK',
    'DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT__SHIFT',
    'DB_DEBUG3__DISABLE_TCP_CAM_BYPASS_MASK',
    'DB_DEBUG3__DISABLE_TCP_CAM_BYPASS__SHIFT',
    'DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE_MASK',
    'DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE__SHIFT',
    'DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION_MASK',
    'DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION__SHIFT',
    'DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION_MASK',
    'DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION__SHIFT',
    'DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND_MASK',
    'DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND__SHIFT',
    'DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND_MASK',
    'DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND__SHIFT',
    'DB_DEBUG3__ENABLE_DB_PROCESS_RESET_MASK',
    'DB_DEBUG3__ENABLE_DB_PROCESS_RESET__SHIFT',
    'DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS_MASK',
    'DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS__SHIFT',
    'DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT_MASK',
    'DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT__SHIFT',
    'DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB_MASK',
    'DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB__SHIFT',
    'DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z_MASK',
    'DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z__SHIFT',
    'DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z_MASK',
    'DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z__SHIFT',
    'DB_DEBUG3__FORCE_DB_IS_GOOD_MASK',
    'DB_DEBUG3__FORCE_DB_IS_GOOD__SHIFT',
    'DB_DEBUG3__ROUND_ZRANGE_CORRECTION_MASK',
    'DB_DEBUG3__ROUND_ZRANGE_CORRECTION__SHIFT',
    'DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE_MASK',
    'DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE__SHIFT',
    'DB_DEBUG4__ALWAYS_ON_RMI_CLK_EN_MASK',
    'DB_DEBUG4__ALWAYS_ON_RMI_CLK_EN__SHIFT',
    'DB_DEBUG4__DB_EXTRA_DEBUG4_MASK',
    'DB_DEBUG4__DB_EXTRA_DEBUG4__SHIFT',
    'DB_DEBUG4__DFSM_CONVERT_PASSTHROUGH_TO_BYPASS_MASK',
    'DB_DEBUG4__DFSM_CONVERT_PASSTHROUGH_TO_BYPASS__SHIFT',
    'DB_DEBUG4__DISABLE_4XAA_2P_ZD_HOLDOFF_MASK',
    'DB_DEBUG4__DISABLE_4XAA_2P_ZD_HOLDOFF__SHIFT',
    'DB_DEBUG4__DISABLE_8PPC_OBJPRIMID_WHEN_NO_SHADER_EXPORTS_MASK',
    'DB_DEBUG4__DISABLE_8PPC_OBJPRIMID_WHEN_NO_SHADER_EXPORTS__SHIFT',
    'DB_DEBUG4__DISABLE_DTT_FAST_HTILENACK_LOOKUP_MASK',
    'DB_DEBUG4__DISABLE_DTT_FAST_HTILENACK_LOOKUP__SHIFT',
    'DB_DEBUG4__DISABLE_DYNAMIC_RAM_LIGHT_SLEEP_MODE_MASK',
    'DB_DEBUG4__DISABLE_DYNAMIC_RAM_LIGHT_SLEEP_MODE__SHIFT',
    'DB_DEBUG4__DISABLE_HIZ_Q1_TS_COLLISION_DETECT_MASK',
    'DB_DEBUG4__DISABLE_HIZ_Q1_TS_COLLISION_DETECT__SHIFT',
    'DB_DEBUG4__DISABLE_HIZ_Q2_TS_COLLISION_DETECT_MASK',
    'DB_DEBUG4__DISABLE_HIZ_Q2_TS_COLLISION_DETECT__SHIFT',
    'DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL_MASK',
    'DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL__SHIFT',
    'DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION_MASK',
    'DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION__SHIFT',
    'DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION_MASK',
    'DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION__SHIFT',
    'DB_DEBUG4__DISABLE_RESCHECK_MEMCOHER_OPTIMIZATION_MASK',
    'DB_DEBUG4__DISABLE_RESCHECK_MEMCOHER_OPTIMIZATION__SHIFT',
    'DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL_MASK',
    'DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL__SHIFT',
    'DB_DEBUG4__DISABLE_SEPARATE_DFSM_CLK_MASK',
    'DB_DEBUG4__DISABLE_SEPARATE_DFSM_CLK__SHIFT',
    'DB_DEBUG4__DISABLE_TS_WRITE_L0_MASK',
    'DB_DEBUG4__DISABLE_TS_WRITE_L0__SHIFT',
    'DB_DEBUG4__DISABLE_UNMAPPED_H_INDICATOR_MASK',
    'DB_DEBUG4__DISABLE_UNMAPPED_H_INDICATOR__SHIFT',
    'DB_DEBUG4__DISABLE_UNMAPPED_S_INDICATOR_MASK',
    'DB_DEBUG4__DISABLE_UNMAPPED_S_INDICATOR__SHIFT',
    'DB_DEBUG4__DISABLE_UNMAPPED_Z_INDICATOR_MASK',
    'DB_DEBUG4__DISABLE_UNMAPPED_Z_INDICATOR__SHIFT',
    'DB_DEBUG4__ENABLE_A2M_DQUAD_OPTIMIZATION_MASK',
    'DB_DEBUG4__ENABLE_A2M_DQUAD_OPTIMIZATION__SHIFT',
    'DB_DEBUG4__ENABLE_DBCB_SLOW_FORMAT_COLLAPSE_MASK',
    'DB_DEBUG4__ENABLE_DBCB_SLOW_FORMAT_COLLAPSE__SHIFT',
    'DB_DEBUG4__FULL_TILE_CACHE_EVICT_ON_HALF_FULL_MASK',
    'DB_DEBUG4__FULL_TILE_CACHE_EVICT_ON_HALF_FULL__SHIFT',
    'DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE_MASK',
    'DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE__SHIFT',
    'DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE_MASK',
    'DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE__SHIFT',
    'DB_DEBUG__DEBUG_FAST_Z_DISABLE_MASK',
    'DB_DEBUG__DEBUG_FAST_Z_DISABLE__SHIFT',
    'DB_DEBUG__DEBUG_FORCE_DEPTH_READ_MASK',
    'DB_DEBUG__DEBUG_FORCE_DEPTH_READ__SHIFT',
    'DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE_MASK',
    'DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE__SHIFT',
    'DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0_MASK',
    'DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0__SHIFT',
    'DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1_MASK',
    'DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1__SHIFT',
    'DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE_MASK',
    'DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE__SHIFT',
    'DB_DEBUG__DEBUG_FORCE_STENCIL_READ_MASK',
    'DB_DEBUG__DEBUG_FORCE_STENCIL_READ__SHIFT',
    'DB_DEBUG__DEBUG_NOOP_CULL_DISABLE_MASK',
    'DB_DEBUG__DEBUG_NOOP_CULL_DISABLE__SHIFT',
    'DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE_MASK',
    'DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE__SHIFT',
    'DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES_MASK',
    'DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES__SHIFT',
    'DB_DEBUG__DEPTH_CACHE_FORCE_MISS_MASK',
    'DB_DEBUG__DEPTH_CACHE_FORCE_MISS__SHIFT',
    'DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC_MASK',
    'DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC__SHIFT',
    'DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC_MASK',
    'DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC__SHIFT',
    'DB_DEBUG__DISABLE_SUMM_SQUADS_MASK',
    'DB_DEBUG__DISABLE_SUMM_SQUADS__SHIFT',
    'DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION_MASK',
    'DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION__SHIFT',
    'DB_DEBUG__FETCH_FULL_STENCIL_TILE_MASK',
    'DB_DEBUG__FETCH_FULL_STENCIL_TILE__SHIFT',
    'DB_DEBUG__FETCH_FULL_Z_TILE_MASK',
    'DB_DEBUG__FETCH_FULL_Z_TILE__SHIFT',
    'DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT_MASK',
    'DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT__SHIFT',
    'DB_DEBUG__FORCE_Z_MODE_MASK', 'DB_DEBUG__FORCE_Z_MODE__SHIFT',
    'DB_DEBUG__NEVER_FREE_Z_ONLY_MASK',
    'DB_DEBUG__NEVER_FREE_Z_ONLY__SHIFT',
    'DB_DEBUG__ONE_FREE_IN_FLIGHT_MASK',
    'DB_DEBUG__ONE_FREE_IN_FLIGHT__SHIFT',
    'DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS_MASK',
    'DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS__SHIFT',
    'DB_DEPTH_BOUNDS_MAX__MAX_MASK',
    'DB_DEPTH_BOUNDS_MAX__MAX__SHIFT',
    'DB_DEPTH_BOUNDS_MIN__MIN_MASK',
    'DB_DEPTH_BOUNDS_MIN__MIN__SHIFT',
    'DB_DEPTH_CLEAR__DEPTH_CLEAR_MASK',
    'DB_DEPTH_CLEAR__DEPTH_CLEAR__SHIFT',
    'DB_DEPTH_CONTROL__BACKFACE_ENABLE_MASK',
    'DB_DEPTH_CONTROL__BACKFACE_ENABLE__SHIFT',
    'DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE_MASK',
    'DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE__SHIFT',
    'DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS_MASK',
    'DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS__SHIFT',
    'DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL_MASK',
    'DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL__SHIFT',
    'DB_DEPTH_CONTROL__STENCILFUNC_BF_MASK',
    'DB_DEPTH_CONTROL__STENCILFUNC_BF__SHIFT',
    'DB_DEPTH_CONTROL__STENCILFUNC_MASK',
    'DB_DEPTH_CONTROL__STENCILFUNC__SHIFT',
    'DB_DEPTH_CONTROL__STENCIL_ENABLE_MASK',
    'DB_DEPTH_CONTROL__STENCIL_ENABLE__SHIFT',
    'DB_DEPTH_CONTROL__ZFUNC_MASK', 'DB_DEPTH_CONTROL__ZFUNC__SHIFT',
    'DB_DEPTH_CONTROL__Z_ENABLE_MASK',
    'DB_DEPTH_CONTROL__Z_ENABLE__SHIFT',
    'DB_DEPTH_CONTROL__Z_WRITE_ENABLE_MASK',
    'DB_DEPTH_CONTROL__Z_WRITE_ENABLE__SHIFT',
    'DB_DEPTH_SIZE__X_MAX_MASK', 'DB_DEPTH_SIZE__X_MAX__SHIFT',
    'DB_DEPTH_SIZE__Y_MAX_MASK', 'DB_DEPTH_SIZE__Y_MAX__SHIFT',
    'DB_DEPTH_VIEW__MIPID_MASK', 'DB_DEPTH_VIEW__MIPID__SHIFT',
    'DB_DEPTH_VIEW__SLICE_MAX_MASK',
    'DB_DEPTH_VIEW__SLICE_MAX__SHIFT',
    'DB_DEPTH_VIEW__SLICE_START_MASK',
    'DB_DEPTH_VIEW__SLICE_START__SHIFT',
    'DB_DEPTH_VIEW__STENCIL_READ_ONLY_MASK',
    'DB_DEPTH_VIEW__STENCIL_READ_ONLY__SHIFT',
    'DB_DEPTH_VIEW__Z_READ_ONLY_MASK',
    'DB_DEPTH_VIEW__Z_READ_ONLY__SHIFT',
    'DB_DFSM_CONFIG__BYPASS_DFSM_MASK',
    'DB_DFSM_CONFIG__BYPASS_DFSM__SHIFT',
    'DB_DFSM_CONFIG__DISABLE_POPS_MASK',
    'DB_DFSM_CONFIG__DISABLE_POPS__SHIFT',
    'DB_DFSM_CONFIG__DISABLE_PUNCHOUT_MASK',
    'DB_DFSM_CONFIG__DISABLE_PUNCHOUT__SHIFT',
    'DB_DFSM_CONFIG__FORCE_FLUSH_MASK',
    'DB_DFSM_CONFIG__FORCE_FLUSH__SHIFT',
    'DB_DFSM_CONFIG__MIDDLE_PIPE_MAX_DEPTH_MASK',
    'DB_DFSM_CONFIG__MIDDLE_PIPE_MAX_DEPTH__SHIFT',
    'DB_DFSM_CONTROL__DISALLOW_OVERFLOW_MASK',
    'DB_DFSM_CONTROL__DISALLOW_OVERFLOW__SHIFT',
    'DB_DFSM_CONTROL__POPS_DRAIN_PS_ON_OVERLAP_MASK',
    'DB_DFSM_CONTROL__POPS_DRAIN_PS_ON_OVERLAP__SHIFT',
    'DB_DFSM_CONTROL__PUNCHOUT_MODE_MASK',
    'DB_DFSM_CONTROL__PUNCHOUT_MODE__SHIFT',
    'DB_DFSM_FLUSH_AUX_EVENT__EVENT_A_MASK',
    'DB_DFSM_FLUSH_AUX_EVENT__EVENT_A__SHIFT',
    'DB_DFSM_FLUSH_AUX_EVENT__EVENT_B_MASK',
    'DB_DFSM_FLUSH_AUX_EVENT__EVENT_B__SHIFT',
    'DB_DFSM_FLUSH_AUX_EVENT__EVENT_C_MASK',
    'DB_DFSM_FLUSH_AUX_EVENT__EVENT_C__SHIFT',
    'DB_DFSM_FLUSH_AUX_EVENT__EVENT_D_MASK',
    'DB_DFSM_FLUSH_AUX_EVENT__EVENT_D__SHIFT',
    'DB_DFSM_FLUSH_ENABLE__AUX_EVENTS_MASK',
    'DB_DFSM_FLUSH_ENABLE__AUX_EVENTS__SHIFT',
    'DB_DFSM_FLUSH_ENABLE__AUX_FORCE_PASSTHRU_MASK',
    'DB_DFSM_FLUSH_ENABLE__AUX_FORCE_PASSTHRU__SHIFT',
    'DB_DFSM_FLUSH_ENABLE__PRIMARY_EVENTS_MASK',
    'DB_DFSM_FLUSH_ENABLE__PRIMARY_EVENTS__SHIFT',
    'DB_DFSM_PRIMS_IN_FLIGHT__HARD_LIMIT_MASK',
    'DB_DFSM_PRIMS_IN_FLIGHT__HARD_LIMIT__SHIFT',
    'DB_DFSM_PRIMS_IN_FLIGHT__HIGH_WATERMARK_MASK',
    'DB_DFSM_PRIMS_IN_FLIGHT__HIGH_WATERMARK__SHIFT',
    'DB_DFSM_TILES_IN_FLIGHT__HARD_LIMIT_MASK',
    'DB_DFSM_TILES_IN_FLIGHT__HARD_LIMIT__SHIFT',
    'DB_DFSM_TILES_IN_FLIGHT__HIGH_WATERMARK_MASK',
    'DB_DFSM_TILES_IN_FLIGHT__HIGH_WATERMARK__SHIFT',
    'DB_DFSM_WATCHDOG__TIMER_TARGET_MASK',
    'DB_DFSM_WATCHDOG__TIMER_TARGET__SHIFT',
    'DB_DFSM_WATERMARK__DFSM_HIGH_WATERMARK_MASK',
    'DB_DFSM_WATERMARK__DFSM_HIGH_WATERMARK__SHIFT',
    'DB_DFSM_WATERMARK__POPS_HIGH_WATERMARK_MASK',
    'DB_DFSM_WATERMARK__POPS_HIGH_WATERMARK__SHIFT',
    'DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE_MASK',
    'DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE__SHIFT',
    'DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES_MASK',
    'DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES__SHIFT',
    'DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION_MASK',
    'DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION__SHIFT',
    'DB_EQAA__HIGH_QUALITY_INTERSECTIONS_MASK',
    'DB_EQAA__HIGH_QUALITY_INTERSECTIONS__SHIFT',
    'DB_EQAA__INCOHERENT_EQAA_READS_MASK',
    'DB_EQAA__INCOHERENT_EQAA_READS__SHIFT',
    'DB_EQAA__INTERPOLATE_COMP_Z_MASK',
    'DB_EQAA__INTERPOLATE_COMP_Z__SHIFT',
    'DB_EQAA__INTERPOLATE_SRC_Z_MASK',
    'DB_EQAA__INTERPOLATE_SRC_Z__SHIFT',
    'DB_EQAA__MASK_EXPORT_NUM_SAMPLES_MASK',
    'DB_EQAA__MASK_EXPORT_NUM_SAMPLES__SHIFT',
    'DB_EQAA__MAX_ANCHOR_SAMPLES_MASK',
    'DB_EQAA__MAX_ANCHOR_SAMPLES__SHIFT',
    'DB_EQAA__OVERRASTERIZATION_AMOUNT_MASK',
    'DB_EQAA__OVERRASTERIZATION_AMOUNT__SHIFT',
    'DB_EQAA__PS_ITER_SAMPLES_MASK',
    'DB_EQAA__PS_ITER_SAMPLES__SHIFT',
    'DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS_MASK',
    'DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS__SHIFT',
    'DB_EXCEPTION_CONTROL__EARLY_Z_PANIC_DISABLE_MASK',
    'DB_EXCEPTION_CONTROL__EARLY_Z_PANIC_DISABLE__SHIFT',
    'DB_EXCEPTION_CONTROL__LATE_Z_PANIC_DISABLE_MASK',
    'DB_EXCEPTION_CONTROL__LATE_Z_PANIC_DISABLE__SHIFT',
    'DB_EXCEPTION_CONTROL__RE_Z_PANIC_DISABLE_MASK',
    'DB_EXCEPTION_CONTROL__RE_Z_PANIC_DISABLE__SHIFT',
    'DB_FIFO_DEPTH1__DB_RMI_RDREQ_CREDITS_MASK',
    'DB_FIFO_DEPTH1__DB_RMI_RDREQ_CREDITS__SHIFT',
    'DB_FIFO_DEPTH1__DB_RMI_WRREQ_CREDITS_MASK',
    'DB_FIFO_DEPTH1__DB_RMI_WRREQ_CREDITS__SHIFT',
    'DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH_MASK',
    'DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH__SHIFT',
    'DB_FIFO_DEPTH1__MCC_DEPTH_MASK',
    'DB_FIFO_DEPTH1__MCC_DEPTH__SHIFT',
    'DB_FIFO_DEPTH1__QC_DEPTH_MASK',
    'DB_FIFO_DEPTH1__QC_DEPTH__SHIFT',
    'DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH_MASK',
    'DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH__SHIFT',
    'DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH_MASK',
    'DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH__SHIFT',
    'DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH_MASK',
    'DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH__SHIFT',
    'DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH_MASK',
    'DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH__SHIFT',
    'DB_FREE_CACHELINES__FREE_DTILE_DEPTH_MASK',
    'DB_FREE_CACHELINES__FREE_DTILE_DEPTH__SHIFT',
    'DB_FREE_CACHELINES__FREE_HTILE_DEPTH_MASK',
    'DB_FREE_CACHELINES__FREE_HTILE_DEPTH__SHIFT',
    'DB_FREE_CACHELINES__FREE_PLANE_DEPTH_MASK',
    'DB_FREE_CACHELINES__FREE_PLANE_DEPTH__SHIFT',
    'DB_FREE_CACHELINES__FREE_Z_DEPTH_MASK',
    'DB_FREE_CACHELINES__FREE_Z_DEPTH__SHIFT',
    'DB_FREE_CACHELINES__QUAD_READ_REQS_MASK',
    'DB_FREE_CACHELINES__QUAD_READ_REQS__SHIFT',
    'DB_HTILE_DATA_BASE_HI__BASE_HI_MASK',
    'DB_HTILE_DATA_BASE_HI__BASE_HI__SHIFT',
    'DB_HTILE_DATA_BASE__BASE_256B_MASK',
    'DB_HTILE_DATA_BASE__BASE_256B__SHIFT',
    'DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE_MASK',
    'DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE__SHIFT',
    'DB_HTILE_SURFACE__FULL_CACHE_MASK',
    'DB_HTILE_SURFACE__FULL_CACHE__SHIFT',
    'DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN_MASK',
    'DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN__SHIFT',
    'DB_HTILE_SURFACE__PIPE_ALIGNED_MASK',
    'DB_HTILE_SURFACE__PIPE_ALIGNED__SHIFT',
    'DB_HTILE_SURFACE__PREFETCH_HEIGHT_MASK',
    'DB_HTILE_SURFACE__PREFETCH_HEIGHT__SHIFT',
    'DB_HTILE_SURFACE__PREFETCH_WIDTH_MASK',
    'DB_HTILE_SURFACE__PREFETCH_WIDTH__SHIFT',
    'DB_HTILE_SURFACE__PRELOAD_MASK',
    'DB_HTILE_SURFACE__PRELOAD__SHIFT',
    'DB_HTILE_SURFACE__RB_ALIGNED_MASK',
    'DB_HTILE_SURFACE__RB_ALIGNED__SHIFT',
    'DB_MEM_ARB_WATERMARKS__CLIENT0_WATERMARK_MASK',
    'DB_MEM_ARB_WATERMARKS__CLIENT0_WATERMARK__SHIFT',
    'DB_MEM_ARB_WATERMARKS__CLIENT1_WATERMARK_MASK',
    'DB_MEM_ARB_WATERMARKS__CLIENT1_WATERMARK__SHIFT',
    'DB_MEM_ARB_WATERMARKS__CLIENT2_WATERMARK_MASK',
    'DB_MEM_ARB_WATERMARKS__CLIENT2_WATERMARK__SHIFT',
    'DB_MEM_ARB_WATERMARKS__CLIENT3_WATERMARK_MASK',
    'DB_MEM_ARB_WATERMARKS__CLIENT3_WATERMARK__SHIFT',
    'DB_OCCLUSION_COUNT0_HI__COUNT_HI_MASK',
    'DB_OCCLUSION_COUNT0_HI__COUNT_HI__SHIFT',
    'DB_OCCLUSION_COUNT0_LOW__COUNT_LOW_MASK',
    'DB_OCCLUSION_COUNT0_LOW__COUNT_LOW__SHIFT',
    'DB_OCCLUSION_COUNT1_HI__COUNT_HI_MASK',
    'DB_OCCLUSION_COUNT1_HI__COUNT_HI__SHIFT',
    'DB_OCCLUSION_COUNT1_LOW__COUNT_LOW_MASK',
    'DB_OCCLUSION_COUNT1_LOW__COUNT_LOW__SHIFT',
    'DB_OCCLUSION_COUNT2_HI__COUNT_HI_MASK',
    'DB_OCCLUSION_COUNT2_HI__COUNT_HI__SHIFT',
    'DB_OCCLUSION_COUNT2_LOW__COUNT_LOW_MASK',
    'DB_OCCLUSION_COUNT2_LOW__COUNT_LOW__SHIFT',
    'DB_OCCLUSION_COUNT3_HI__COUNT_HI_MASK',
    'DB_OCCLUSION_COUNT3_HI__COUNT_HI__SHIFT',
    'DB_OCCLUSION_COUNT3_LOW__COUNT_LOW_MASK',
    'DB_OCCLUSION_COUNT3_LOW__COUNT_LOW__SHIFT',
    'DB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'DB_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'DB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'DB_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'DB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'DB_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'DB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'DB_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'DB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'DB_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'DB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'DB_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'DB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'DB_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'DB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'DB_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'DB_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'DB_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'DB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'DB_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'DB_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'DB_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'DB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'DB_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'DB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'DB_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'DB_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK',
    'DB_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT',
    'DB_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK',
    'DB_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT',
    'DB_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK',
    'DB_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT',
    'DB_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK',
    'DB_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT',
    'DB_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'DB_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'DB_PERFCOUNTER1_SELECT__PERF_MODE1_MASK',
    'DB_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT',
    'DB_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'DB_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'DB_PERFCOUNTER1_SELECT__PERF_SEL1_MASK',
    'DB_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT',
    'DB_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'DB_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'DB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'DB_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'DB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'DB_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'DB_PERFCOUNTER2_SELECT__CNTR_MODE_MASK',
    'DB_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT',
    'DB_PERFCOUNTER2_SELECT__PERF_MODE1_MASK',
    'DB_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT',
    'DB_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'DB_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'DB_PERFCOUNTER2_SELECT__PERF_SEL1_MASK',
    'DB_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT',
    'DB_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'DB_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'DB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'DB_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'DB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'DB_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'DB_PERFCOUNTER3_SELECT__CNTR_MODE_MASK',
    'DB_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT',
    'DB_PERFCOUNTER3_SELECT__PERF_MODE1_MASK',
    'DB_PERFCOUNTER3_SELECT__PERF_MODE1__SHIFT',
    'DB_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'DB_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'DB_PERFCOUNTER3_SELECT__PERF_SEL1_MASK',
    'DB_PERFCOUNTER3_SELECT__PERF_SEL1__SHIFT',
    'DB_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'DB_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'DB_PRELOAD_CONTROL__MAX_X_MASK',
    'DB_PRELOAD_CONTROL__MAX_X__SHIFT',
    'DB_PRELOAD_CONTROL__MAX_Y_MASK',
    'DB_PRELOAD_CONTROL__MAX_Y__SHIFT',
    'DB_PRELOAD_CONTROL__START_X_MASK',
    'DB_PRELOAD_CONTROL__START_X__SHIFT',
    'DB_PRELOAD_CONTROL__START_Y_MASK',
    'DB_PRELOAD_CONTROL__START_Y__SHIFT',
    'DB_RENDER_CONTROL__COPY_CENTROID_MASK',
    'DB_RENDER_CONTROL__COPY_CENTROID__SHIFT',
    'DB_RENDER_CONTROL__COPY_SAMPLE_MASK',
    'DB_RENDER_CONTROL__COPY_SAMPLE__SHIFT',
    'DB_RENDER_CONTROL__DECOMPRESS_ENABLE_MASK',
    'DB_RENDER_CONTROL__DECOMPRESS_ENABLE__SHIFT',
    'DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE_MASK',
    'DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE__SHIFT',
    'DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE_MASK',
    'DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE__SHIFT',
    'DB_RENDER_CONTROL__DEPTH_COPY_MASK',
    'DB_RENDER_CONTROL__DEPTH_COPY__SHIFT',
    'DB_RENDER_CONTROL__RESUMMARIZE_ENABLE_MASK',
    'DB_RENDER_CONTROL__RESUMMARIZE_ENABLE__SHIFT',
    'DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE_MASK',
    'DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE__SHIFT',
    'DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE_MASK',
    'DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE__SHIFT',
    'DB_RENDER_CONTROL__STENCIL_COPY_MASK',
    'DB_RENDER_CONTROL__STENCIL_COPY__SHIFT',
    'DB_RENDER_OVERRIDE2__ALLOW_PARTIAL_RES_HIER_KILL_MASK',
    'DB_RENDER_OVERRIDE2__ALLOW_PARTIAL_RES_HIER_KILL__SHIFT',
    'DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH_MASK',
    'DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH__SHIFT',
    'DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE_MASK',
    'DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE__SHIFT',
    'DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION_MASK',
    'DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION__SHIFT',
    'DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS_MASK',
    'DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS__SHIFT',
    'DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP_MASK',
    'DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP__SHIFT',
    'DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION_MASK',
    'DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION__SHIFT',
    'DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION_MASK',
    'DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION__SHIFT',
    'DB_RENDER_OVERRIDE2__HIS_SFUNC_BF_MASK',
    'DB_RENDER_OVERRIDE2__HIS_SFUNC_BF__SHIFT',
    'DB_RENDER_OVERRIDE2__HIS_SFUNC_FF_MASK',
    'DB_RENDER_OVERRIDE2__HIS_SFUNC_FF__SHIFT',
    'DB_RENDER_OVERRIDE2__HIZ_ZFUNC_MASK',
    'DB_RENDER_OVERRIDE2__HIZ_ZFUNC__SHIFT',
    'DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL_MASK',
    'DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL__SHIFT',
    'DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN_MASK',
    'DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN__SHIFT',
    'DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS_MASK',
    'DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS__SHIFT',
    'DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE_MASK',
    'DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE__SHIFT',
    'DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE_MASK',
    'DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE__SHIFT',
    'DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED_MASK',
    'DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED__SHIFT',
    'DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES_MASK',
    'DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES__SHIFT',
    'DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP_MASK',
    'DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP__SHIFT',
    'DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE_MASK',
    'DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE__SHIFT',
    'DB_RENDER_OVERRIDE__FAST_Z_DISABLE_MASK',
    'DB_RENDER_OVERRIDE__FAST_Z_DISABLE__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_COLOR_KILL_MASK',
    'DB_RENDER_OVERRIDE__FORCE_COLOR_KILL__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE_MASK',
    'DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0_MASK',
    'DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1_MASK',
    'DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE_MASK',
    'DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT_MASK',
    'DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER_MASK',
    'DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY_MASK',
    'DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_STENCIL_READ_MASK',
    'DB_RENDER_OVERRIDE__FORCE_STENCIL_READ__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID_MASK',
    'DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_Z_DIRTY_MASK',
    'DB_RENDER_OVERRIDE__FORCE_Z_DIRTY__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM_MASK',
    'DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_Z_READ_MASK',
    'DB_RENDER_OVERRIDE__FORCE_Z_READ__SHIFT',
    'DB_RENDER_OVERRIDE__FORCE_Z_VALID_MASK',
    'DB_RENDER_OVERRIDE__FORCE_Z_VALID__SHIFT',
    'DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE_MASK',
    'DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE__SHIFT',
    'DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT_MASK',
    'DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT__SHIFT',
    'DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE_MASK',
    'DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE__SHIFT',
    'DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION_MASK',
    'DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION__SHIFT',
    'DB_RING_CONTROL__COUNTER_CONTROL_MASK',
    'DB_RING_CONTROL__COUNTER_CONTROL__SHIFT',
    'DB_RMI_CACHE_POLICY__CC_RD_MASK',
    'DB_RMI_CACHE_POLICY__CC_RD__SHIFT',
    'DB_RMI_CACHE_POLICY__CC_WR_MASK',
    'DB_RMI_CACHE_POLICY__CC_WR__SHIFT',
    'DB_RMI_CACHE_POLICY__CMASK_RD_MASK',
    'DB_RMI_CACHE_POLICY__CMASK_RD__SHIFT',
    'DB_RMI_CACHE_POLICY__CMASK_WR_MASK',
    'DB_RMI_CACHE_POLICY__CMASK_WR__SHIFT',
    'DB_RMI_CACHE_POLICY__DCC_RD_MASK',
    'DB_RMI_CACHE_POLICY__DCC_RD__SHIFT',
    'DB_RMI_CACHE_POLICY__DCC_WR_MASK',
    'DB_RMI_CACHE_POLICY__DCC_WR__SHIFT',
    'DB_RMI_CACHE_POLICY__FMASK_RD_MASK',
    'DB_RMI_CACHE_POLICY__FMASK_RD__SHIFT',
    'DB_RMI_CACHE_POLICY__FMASK_WR_MASK',
    'DB_RMI_CACHE_POLICY__FMASK_WR__SHIFT',
    'DB_RMI_CACHE_POLICY__HTILE_RD_MASK',
    'DB_RMI_CACHE_POLICY__HTILE_RD__SHIFT',
    'DB_RMI_CACHE_POLICY__HTILE_WR_MASK',
    'DB_RMI_CACHE_POLICY__HTILE_WR__SHIFT',
    'DB_RMI_CACHE_POLICY__S_RD_MASK',
    'DB_RMI_CACHE_POLICY__S_RD__SHIFT',
    'DB_RMI_CACHE_POLICY__S_WR_MASK',
    'DB_RMI_CACHE_POLICY__S_WR__SHIFT',
    'DB_RMI_CACHE_POLICY__ZPCPSD_WR_MASK',
    'DB_RMI_CACHE_POLICY__ZPCPSD_WR__SHIFT',
    'DB_RMI_CACHE_POLICY__Z_RD_MASK',
    'DB_RMI_CACHE_POLICY__Z_RD__SHIFT',
    'DB_RMI_CACHE_POLICY__Z_WR_MASK',
    'DB_RMI_CACHE_POLICY__Z_WR__SHIFT',
    'DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE_MASK',
    'DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE__SHIFT',
    'DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT_MASK',
    'DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT__SHIFT',
    'DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE_MASK',
    'DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE__SHIFT',
    'DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER_MASK',
    'DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER__SHIFT',
    'DB_SHADER_CONTROL__DUAL_QUAD_DISABLE_MASK',
    'DB_SHADER_CONTROL__DUAL_QUAD_DISABLE__SHIFT',
    'DB_SHADER_CONTROL__EXEC_IF_OVERLAPPED_MASK',
    'DB_SHADER_CONTROL__EXEC_IF_OVERLAPPED__SHIFT',
    'DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL_MASK',
    'DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL__SHIFT',
    'DB_SHADER_CONTROL__EXEC_ON_NOOP_MASK',
    'DB_SHADER_CONTROL__EXEC_ON_NOOP__SHIFT',
    'DB_SHADER_CONTROL__KILL_ENABLE_MASK',
    'DB_SHADER_CONTROL__KILL_ENABLE__SHIFT',
    'DB_SHADER_CONTROL__MASK_EXPORT_ENABLE_MASK',
    'DB_SHADER_CONTROL__MASK_EXPORT_ENABLE__SHIFT',
    'DB_SHADER_CONTROL__POPS_OVERLAP_NUM_SAMPLES_MASK',
    'DB_SHADER_CONTROL__POPS_OVERLAP_NUM_SAMPLES__SHIFT',
    'DB_SHADER_CONTROL__PRIMITIVE_ORDERED_PIXEL_SHADER_MASK',
    'DB_SHADER_CONTROL__PRIMITIVE_ORDERED_PIXEL_SHADER__SHIFT',
    'DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE_MASK',
    'DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE__SHIFT',
    'DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE_MASK',
    'DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE__SHIFT',
    'DB_SHADER_CONTROL__Z_EXPORT_ENABLE_MASK',
    'DB_SHADER_CONTROL__Z_EXPORT_ENABLE__SHIFT',
    'DB_SHADER_CONTROL__Z_ORDER_MASK',
    'DB_SHADER_CONTROL__Z_ORDER__SHIFT',
    'DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0_MASK',
    'DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0__SHIFT',
    'DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0_MASK',
    'DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0__SHIFT',
    'DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0_MASK',
    'DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0__SHIFT',
    'DB_SRESULTS_COMPARE_STATE0__ENABLE0_MASK',
    'DB_SRESULTS_COMPARE_STATE0__ENABLE0__SHIFT',
    'DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1_MASK',
    'DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1__SHIFT',
    'DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1_MASK',
    'DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1__SHIFT',
    'DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1_MASK',
    'DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1__SHIFT',
    'DB_SRESULTS_COMPARE_STATE1__ENABLE1_MASK',
    'DB_SRESULTS_COMPARE_STATE1__ENABLE1__SHIFT',
    'DB_STENCILREFMASK_BF__STENCILMASK_BF_MASK',
    'DB_STENCILREFMASK_BF__STENCILMASK_BF__SHIFT',
    'DB_STENCILREFMASK_BF__STENCILOPVAL_BF_MASK',
    'DB_STENCILREFMASK_BF__STENCILOPVAL_BF__SHIFT',
    'DB_STENCILREFMASK_BF__STENCILTESTVAL_BF_MASK',
    'DB_STENCILREFMASK_BF__STENCILTESTVAL_BF__SHIFT',
    'DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF_MASK',
    'DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF__SHIFT',
    'DB_STENCILREFMASK__STENCILMASK_MASK',
    'DB_STENCILREFMASK__STENCILMASK__SHIFT',
    'DB_STENCILREFMASK__STENCILOPVAL_MASK',
    'DB_STENCILREFMASK__STENCILOPVAL__SHIFT',
    'DB_STENCILREFMASK__STENCILTESTVAL_MASK',
    'DB_STENCILREFMASK__STENCILTESTVAL__SHIFT',
    'DB_STENCILREFMASK__STENCILWRITEMASK_MASK',
    'DB_STENCILREFMASK__STENCILWRITEMASK__SHIFT',
    'DB_STENCIL_CLEAR__CLEAR_MASK', 'DB_STENCIL_CLEAR__CLEAR__SHIFT',
    'DB_STENCIL_CONTROL__STENCILFAIL_BF_MASK',
    'DB_STENCIL_CONTROL__STENCILFAIL_BF__SHIFT',
    'DB_STENCIL_CONTROL__STENCILFAIL_MASK',
    'DB_STENCIL_CONTROL__STENCILFAIL__SHIFT',
    'DB_STENCIL_CONTROL__STENCILZFAIL_BF_MASK',
    'DB_STENCIL_CONTROL__STENCILZFAIL_BF__SHIFT',
    'DB_STENCIL_CONTROL__STENCILZFAIL_MASK',
    'DB_STENCIL_CONTROL__STENCILZFAIL__SHIFT',
    'DB_STENCIL_CONTROL__STENCILZPASS_BF_MASK',
    'DB_STENCIL_CONTROL__STENCILZPASS_BF__SHIFT',
    'DB_STENCIL_CONTROL__STENCILZPASS_MASK',
    'DB_STENCIL_CONTROL__STENCILZPASS__SHIFT',
    'DB_STENCIL_INFO2__EPITCH_MASK',
    'DB_STENCIL_INFO2__EPITCH__SHIFT',
    'DB_STENCIL_INFO__ALLOW_EXPCLEAR_MASK',
    'DB_STENCIL_INFO__ALLOW_EXPCLEAR__SHIFT',
    'DB_STENCIL_INFO__CLEAR_DISALLOWED_MASK',
    'DB_STENCIL_INFO__CLEAR_DISALLOWED__SHIFT',
    'DB_STENCIL_INFO__FAULT_BEHAVIOR_MASK',
    'DB_STENCIL_INFO__FAULT_BEHAVIOR__SHIFT',
    'DB_STENCIL_INFO__FORMAT_MASK', 'DB_STENCIL_INFO__FORMAT__SHIFT',
    'DB_STENCIL_INFO__ITERATE_FLUSH_MASK',
    'DB_STENCIL_INFO__ITERATE_FLUSH__SHIFT',
    'DB_STENCIL_INFO__PARTIALLY_RESIDENT_MASK',
    'DB_STENCIL_INFO__PARTIALLY_RESIDENT__SHIFT',
    'DB_STENCIL_INFO__SW_MODE_MASK',
    'DB_STENCIL_INFO__SW_MODE__SHIFT',
    'DB_STENCIL_INFO__TILE_STENCIL_DISABLE_MASK',
    'DB_STENCIL_INFO__TILE_STENCIL_DISABLE__SHIFT',
    'DB_STENCIL_READ_BASE_HI__BASE_HI_MASK',
    'DB_STENCIL_READ_BASE_HI__BASE_HI__SHIFT',
    'DB_STENCIL_READ_BASE__BASE_256B_MASK',
    'DB_STENCIL_READ_BASE__BASE_256B__SHIFT',
    'DB_STENCIL_WRITE_BASE_HI__BASE_HI_MASK',
    'DB_STENCIL_WRITE_BASE_HI__BASE_HI__SHIFT',
    'DB_STENCIL_WRITE_BASE__BASE_256B_MASK',
    'DB_STENCIL_WRITE_BASE__BASE_256B__SHIFT',
    'DB_SUBTILE_CONTROL__MSAA16_X_MASK',
    'DB_SUBTILE_CONTROL__MSAA16_X__SHIFT',
    'DB_SUBTILE_CONTROL__MSAA16_Y_MASK',
    'DB_SUBTILE_CONTROL__MSAA16_Y__SHIFT',
    'DB_SUBTILE_CONTROL__MSAA1_X_MASK',
    'DB_SUBTILE_CONTROL__MSAA1_X__SHIFT',
    'DB_SUBTILE_CONTROL__MSAA1_Y_MASK',
    'DB_SUBTILE_CONTROL__MSAA1_Y__SHIFT',
    'DB_SUBTILE_CONTROL__MSAA2_X_MASK',
    'DB_SUBTILE_CONTROL__MSAA2_X__SHIFT',
    'DB_SUBTILE_CONTROL__MSAA2_Y_MASK',
    'DB_SUBTILE_CONTROL__MSAA2_Y__SHIFT',
    'DB_SUBTILE_CONTROL__MSAA4_X_MASK',
    'DB_SUBTILE_CONTROL__MSAA4_X__SHIFT',
    'DB_SUBTILE_CONTROL__MSAA4_Y_MASK',
    'DB_SUBTILE_CONTROL__MSAA4_Y__SHIFT',
    'DB_SUBTILE_CONTROL__MSAA8_X_MASK',
    'DB_SUBTILE_CONTROL__MSAA8_X__SHIFT',
    'DB_SUBTILE_CONTROL__MSAA8_Y_MASK',
    'DB_SUBTILE_CONTROL__MSAA8_Y__SHIFT',
    'DB_WATERMARKS__AUTO_FLUSH_HTILE_MASK',
    'DB_WATERMARKS__AUTO_FLUSH_HTILE__SHIFT',
    'DB_WATERMARKS__AUTO_FLUSH_QUAD_MASK',
    'DB_WATERMARKS__AUTO_FLUSH_QUAD__SHIFT',
    'DB_WATERMARKS__DEPTH_CACHELINE_FREE_MASK',
    'DB_WATERMARKS__DEPTH_CACHELINE_FREE__SHIFT',
    'DB_WATERMARKS__DEPTH_FLUSH_MASK',
    'DB_WATERMARKS__DEPTH_FLUSH__SHIFT',
    'DB_WATERMARKS__DEPTH_FREE_MASK',
    'DB_WATERMARKS__DEPTH_FREE__SHIFT',
    'DB_WATERMARKS__DEPTH_PENDING_FREE_MASK',
    'DB_WATERMARKS__DEPTH_PENDING_FREE__SHIFT',
    'DB_WATERMARKS__FORCE_SUMMARIZE_MASK',
    'DB_WATERMARKS__FORCE_SUMMARIZE__SHIFT',
    'DB_ZPASS_COUNT_HI__COUNT_HI_MASK',
    'DB_ZPASS_COUNT_HI__COUNT_HI__SHIFT',
    'DB_ZPASS_COUNT_LOW__COUNT_LOW_MASK',
    'DB_ZPASS_COUNT_LOW__COUNT_LOW__SHIFT', 'DB_Z_INFO2__EPITCH_MASK',
    'DB_Z_INFO2__EPITCH__SHIFT', 'DB_Z_INFO__ALLOW_EXPCLEAR_MASK',
    'DB_Z_INFO__ALLOW_EXPCLEAR__SHIFT',
    'DB_Z_INFO__CLEAR_DISALLOWED_MASK',
    'DB_Z_INFO__CLEAR_DISALLOWED__SHIFT',
    'DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES_MASK',
    'DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES__SHIFT',
    'DB_Z_INFO__FAULT_BEHAVIOR_MASK',
    'DB_Z_INFO__FAULT_BEHAVIOR__SHIFT', 'DB_Z_INFO__FORMAT_MASK',
    'DB_Z_INFO__FORMAT__SHIFT', 'DB_Z_INFO__ITERATE_FLUSH_MASK',
    'DB_Z_INFO__ITERATE_FLUSH__SHIFT', 'DB_Z_INFO__MAXMIP_MASK',
    'DB_Z_INFO__MAXMIP__SHIFT', 'DB_Z_INFO__NUM_SAMPLES_MASK',
    'DB_Z_INFO__NUM_SAMPLES__SHIFT',
    'DB_Z_INFO__PARTIALLY_RESIDENT_MASK',
    'DB_Z_INFO__PARTIALLY_RESIDENT__SHIFT',
    'DB_Z_INFO__READ_SIZE_MASK', 'DB_Z_INFO__READ_SIZE__SHIFT',
    'DB_Z_INFO__SW_MODE_MASK', 'DB_Z_INFO__SW_MODE__SHIFT',
    'DB_Z_INFO__TILE_SURFACE_ENABLE_MASK',
    'DB_Z_INFO__TILE_SURFACE_ENABLE__SHIFT',
    'DB_Z_INFO__ZRANGE_PRECISION_MASK',
    'DB_Z_INFO__ZRANGE_PRECISION__SHIFT',
    'DB_Z_READ_BASE_HI__BASE_HI_MASK',
    'DB_Z_READ_BASE_HI__BASE_HI__SHIFT',
    'DB_Z_READ_BASE__BASE_256B_MASK',
    'DB_Z_READ_BASE__BASE_256B__SHIFT',
    'DB_Z_WRITE_BASE_HI__BASE_HI_MASK',
    'DB_Z_WRITE_BASE_HI__BASE_HI__SHIFT',
    'DB_Z_WRITE_BASE__BASE_256B_MASK',
    'DB_Z_WRITE_BASE__BASE_256B__SHIFT',
    'GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE_MASK',
    'GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE__SHIFT',
    'GB_ADDR_CONFIG_READ__MAX_COMPRESSED_FRAGS_MASK',
    'GB_ADDR_CONFIG_READ__MAX_COMPRESSED_FRAGS__SHIFT',
    'GB_ADDR_CONFIG_READ__MULTI_GPU_TILE_SIZE_MASK',
    'GB_ADDR_CONFIG_READ__MULTI_GPU_TILE_SIZE__SHIFT',
    'GB_ADDR_CONFIG_READ__NUM_BANKS_MASK',
    'GB_ADDR_CONFIG_READ__NUM_BANKS__SHIFT',
    'GB_ADDR_CONFIG_READ__NUM_GPUS_MASK',
    'GB_ADDR_CONFIG_READ__NUM_GPUS__SHIFT',
    'GB_ADDR_CONFIG_READ__NUM_LOWER_PIPES_MASK',
    'GB_ADDR_CONFIG_READ__NUM_LOWER_PIPES__SHIFT',
    'GB_ADDR_CONFIG_READ__NUM_PIPES_MASK',
    'GB_ADDR_CONFIG_READ__NUM_PIPES__SHIFT',
    'GB_ADDR_CONFIG_READ__NUM_RB_PER_SE_MASK',
    'GB_ADDR_CONFIG_READ__NUM_RB_PER_SE__SHIFT',
    'GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES_MASK',
    'GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES__SHIFT',
    'GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE_MASK',
    'GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE__SHIFT',
    'GB_ADDR_CONFIG_READ__ROW_SIZE_MASK',
    'GB_ADDR_CONFIG_READ__ROW_SIZE__SHIFT',
    'GB_ADDR_CONFIG_READ__SE_ENABLE_MASK',
    'GB_ADDR_CONFIG_READ__SE_ENABLE__SHIFT',
    'GB_ADDR_CONFIG_READ__SHADER_ENGINE_TILE_SIZE_MASK',
    'GB_ADDR_CONFIG_READ__SHADER_ENGINE_TILE_SIZE__SHIFT',
    'GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK',
    'GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT',
    'GB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK',
    'GB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT',
    'GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK',
    'GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT',
    'GB_ADDR_CONFIG__NUM_BANKS_MASK',
    'GB_ADDR_CONFIG__NUM_BANKS__SHIFT',
    'GB_ADDR_CONFIG__NUM_GPUS_MASK',
    'GB_ADDR_CONFIG__NUM_GPUS__SHIFT',
    'GB_ADDR_CONFIG__NUM_LOWER_PIPES_MASK',
    'GB_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT',
    'GB_ADDR_CONFIG__NUM_PIPES_MASK',
    'GB_ADDR_CONFIG__NUM_PIPES__SHIFT',
    'GB_ADDR_CONFIG__NUM_RB_PER_SE_MASK',
    'GB_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT',
    'GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK',
    'GB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT',
    'GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK',
    'GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT',
    'GB_ADDR_CONFIG__ROW_SIZE_MASK',
    'GB_ADDR_CONFIG__ROW_SIZE__SHIFT',
    'GB_ADDR_CONFIG__SE_ENABLE_MASK',
    'GB_ADDR_CONFIG__SE_ENABLE__SHIFT',
    'GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK',
    'GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT',
    'GB_BACKEND_MAP__BACKEND_MAP_MASK',
    'GB_BACKEND_MAP__BACKEND_MAP__SHIFT', 'GB_EDC_MODE__BYPASS_MASK',
    'GB_EDC_MODE__BYPASS__SHIFT', 'GB_EDC_MODE__COUNT_FED_OUT_MASK',
    'GB_EDC_MODE__COUNT_FED_OUT__SHIFT', 'GB_EDC_MODE__DED_MODE_MASK',
    'GB_EDC_MODE__DED_MODE__SHIFT',
    'GB_EDC_MODE__FORCE_SEC_ON_DED_MASK',
    'GB_EDC_MODE__FORCE_SEC_ON_DED__SHIFT',
    'GB_EDC_MODE__GATE_FUE_MASK', 'GB_EDC_MODE__GATE_FUE__SHIFT',
    'GB_EDC_MODE__PROP_FED_MASK', 'GB_EDC_MODE__PROP_FED__SHIFT',
    'GB_GPU_ID__GPU_ID_MASK', 'GB_GPU_ID__GPU_ID__SHIFT',
    'GB_MACROTILE_MODE0__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE0__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE0__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE0__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE0__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE0__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE0__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE0__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE10__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE10__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE10__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE10__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE10__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE10__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE10__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE10__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE11__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE11__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE11__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE11__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE11__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE11__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE11__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE11__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE12__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE12__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE12__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE12__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE12__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE12__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE12__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE12__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE13__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE13__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE13__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE13__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE13__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE13__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE13__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE13__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE14__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE14__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE14__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE14__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE14__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE14__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE14__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE14__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE15__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE15__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE15__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE15__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE15__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE15__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE15__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE15__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE1__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE1__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE1__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE1__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE1__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE1__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE1__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE1__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE2__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE2__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE2__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE2__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE2__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE2__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE2__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE2__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE3__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE3__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE3__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE3__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE3__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE3__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE3__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE3__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE4__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE4__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE4__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE4__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE4__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE4__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE4__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE4__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE5__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE5__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE5__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE5__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE5__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE5__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE5__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE5__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE6__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE6__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE6__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE6__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE6__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE6__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE6__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE6__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE7__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE7__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE7__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE7__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE7__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE7__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE7__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE7__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE8__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE8__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE8__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE8__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE8__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE8__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE8__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE8__NUM_BANKS__SHIFT',
    'GB_MACROTILE_MODE9__BANK_HEIGHT_MASK',
    'GB_MACROTILE_MODE9__BANK_HEIGHT__SHIFT',
    'GB_MACROTILE_MODE9__BANK_WIDTH_MASK',
    'GB_MACROTILE_MODE9__BANK_WIDTH__SHIFT',
    'GB_MACROTILE_MODE9__MACRO_TILE_ASPECT_MASK',
    'GB_MACROTILE_MODE9__MACRO_TILE_ASPECT__SHIFT',
    'GB_MACROTILE_MODE9__NUM_BANKS_MASK',
    'GB_MACROTILE_MODE9__NUM_BANKS__SHIFT',
    'GB_TILE_MODE0__ARRAY_MODE_MASK',
    'GB_TILE_MODE0__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE0__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE0__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE0__PIPE_CONFIG_MASK',
    'GB_TILE_MODE0__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE0__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE0__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE0__TILE_SPLIT_MASK',
    'GB_TILE_MODE0__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE10__ARRAY_MODE_MASK',
    'GB_TILE_MODE10__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE10__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE10__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE10__PIPE_CONFIG_MASK',
    'GB_TILE_MODE10__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE10__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE10__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE10__TILE_SPLIT_MASK',
    'GB_TILE_MODE10__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE11__ARRAY_MODE_MASK',
    'GB_TILE_MODE11__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE11__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE11__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE11__PIPE_CONFIG_MASK',
    'GB_TILE_MODE11__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE11__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE11__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE11__TILE_SPLIT_MASK',
    'GB_TILE_MODE11__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE12__ARRAY_MODE_MASK',
    'GB_TILE_MODE12__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE12__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE12__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE12__PIPE_CONFIG_MASK',
    'GB_TILE_MODE12__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE12__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE12__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE12__TILE_SPLIT_MASK',
    'GB_TILE_MODE12__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE13__ARRAY_MODE_MASK',
    'GB_TILE_MODE13__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE13__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE13__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE13__PIPE_CONFIG_MASK',
    'GB_TILE_MODE13__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE13__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE13__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE13__TILE_SPLIT_MASK',
    'GB_TILE_MODE13__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE14__ARRAY_MODE_MASK',
    'GB_TILE_MODE14__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE14__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE14__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE14__PIPE_CONFIG_MASK',
    'GB_TILE_MODE14__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE14__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE14__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE14__TILE_SPLIT_MASK',
    'GB_TILE_MODE14__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE15__ARRAY_MODE_MASK',
    'GB_TILE_MODE15__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE15__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE15__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE15__PIPE_CONFIG_MASK',
    'GB_TILE_MODE15__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE15__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE15__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE15__TILE_SPLIT_MASK',
    'GB_TILE_MODE15__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE16__ARRAY_MODE_MASK',
    'GB_TILE_MODE16__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE16__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE16__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE16__PIPE_CONFIG_MASK',
    'GB_TILE_MODE16__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE16__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE16__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE16__TILE_SPLIT_MASK',
    'GB_TILE_MODE16__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE17__ARRAY_MODE_MASK',
    'GB_TILE_MODE17__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE17__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE17__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE17__PIPE_CONFIG_MASK',
    'GB_TILE_MODE17__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE17__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE17__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE17__TILE_SPLIT_MASK',
    'GB_TILE_MODE17__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE18__ARRAY_MODE_MASK',
    'GB_TILE_MODE18__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE18__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE18__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE18__PIPE_CONFIG_MASK',
    'GB_TILE_MODE18__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE18__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE18__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE18__TILE_SPLIT_MASK',
    'GB_TILE_MODE18__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE19__ARRAY_MODE_MASK',
    'GB_TILE_MODE19__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE19__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE19__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE19__PIPE_CONFIG_MASK',
    'GB_TILE_MODE19__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE19__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE19__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE19__TILE_SPLIT_MASK',
    'GB_TILE_MODE19__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE1__ARRAY_MODE_MASK',
    'GB_TILE_MODE1__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE1__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE1__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE1__PIPE_CONFIG_MASK',
    'GB_TILE_MODE1__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE1__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE1__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE1__TILE_SPLIT_MASK',
    'GB_TILE_MODE1__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE20__ARRAY_MODE_MASK',
    'GB_TILE_MODE20__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE20__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE20__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE20__PIPE_CONFIG_MASK',
    'GB_TILE_MODE20__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE20__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE20__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE20__TILE_SPLIT_MASK',
    'GB_TILE_MODE20__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE21__ARRAY_MODE_MASK',
    'GB_TILE_MODE21__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE21__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE21__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE21__PIPE_CONFIG_MASK',
    'GB_TILE_MODE21__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE21__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE21__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE21__TILE_SPLIT_MASK',
    'GB_TILE_MODE21__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE22__ARRAY_MODE_MASK',
    'GB_TILE_MODE22__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE22__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE22__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE22__PIPE_CONFIG_MASK',
    'GB_TILE_MODE22__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE22__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE22__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE22__TILE_SPLIT_MASK',
    'GB_TILE_MODE22__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE23__ARRAY_MODE_MASK',
    'GB_TILE_MODE23__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE23__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE23__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE23__PIPE_CONFIG_MASK',
    'GB_TILE_MODE23__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE23__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE23__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE23__TILE_SPLIT_MASK',
    'GB_TILE_MODE23__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE24__ARRAY_MODE_MASK',
    'GB_TILE_MODE24__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE24__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE24__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE24__PIPE_CONFIG_MASK',
    'GB_TILE_MODE24__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE24__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE24__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE24__TILE_SPLIT_MASK',
    'GB_TILE_MODE24__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE25__ARRAY_MODE_MASK',
    'GB_TILE_MODE25__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE25__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE25__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE25__PIPE_CONFIG_MASK',
    'GB_TILE_MODE25__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE25__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE25__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE25__TILE_SPLIT_MASK',
    'GB_TILE_MODE25__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE26__ARRAY_MODE_MASK',
    'GB_TILE_MODE26__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE26__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE26__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE26__PIPE_CONFIG_MASK',
    'GB_TILE_MODE26__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE26__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE26__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE26__TILE_SPLIT_MASK',
    'GB_TILE_MODE26__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE27__ARRAY_MODE_MASK',
    'GB_TILE_MODE27__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE27__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE27__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE27__PIPE_CONFIG_MASK',
    'GB_TILE_MODE27__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE27__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE27__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE27__TILE_SPLIT_MASK',
    'GB_TILE_MODE27__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE28__ARRAY_MODE_MASK',
    'GB_TILE_MODE28__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE28__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE28__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE28__PIPE_CONFIG_MASK',
    'GB_TILE_MODE28__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE28__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE28__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE28__TILE_SPLIT_MASK',
    'GB_TILE_MODE28__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE29__ARRAY_MODE_MASK',
    'GB_TILE_MODE29__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE29__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE29__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE29__PIPE_CONFIG_MASK',
    'GB_TILE_MODE29__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE29__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE29__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE29__TILE_SPLIT_MASK',
    'GB_TILE_MODE29__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE2__ARRAY_MODE_MASK',
    'GB_TILE_MODE2__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE2__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE2__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE2__PIPE_CONFIG_MASK',
    'GB_TILE_MODE2__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE2__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE2__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE2__TILE_SPLIT_MASK',
    'GB_TILE_MODE2__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE30__ARRAY_MODE_MASK',
    'GB_TILE_MODE30__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE30__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE30__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE30__PIPE_CONFIG_MASK',
    'GB_TILE_MODE30__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE30__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE30__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE30__TILE_SPLIT_MASK',
    'GB_TILE_MODE30__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE31__ARRAY_MODE_MASK',
    'GB_TILE_MODE31__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE31__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE31__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE31__PIPE_CONFIG_MASK',
    'GB_TILE_MODE31__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE31__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE31__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE31__TILE_SPLIT_MASK',
    'GB_TILE_MODE31__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE3__ARRAY_MODE_MASK',
    'GB_TILE_MODE3__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE3__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE3__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE3__PIPE_CONFIG_MASK',
    'GB_TILE_MODE3__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE3__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE3__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE3__TILE_SPLIT_MASK',
    'GB_TILE_MODE3__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE4__ARRAY_MODE_MASK',
    'GB_TILE_MODE4__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE4__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE4__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE4__PIPE_CONFIG_MASK',
    'GB_TILE_MODE4__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE4__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE4__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE4__TILE_SPLIT_MASK',
    'GB_TILE_MODE4__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE5__ARRAY_MODE_MASK',
    'GB_TILE_MODE5__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE5__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE5__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE5__PIPE_CONFIG_MASK',
    'GB_TILE_MODE5__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE5__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE5__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE5__TILE_SPLIT_MASK',
    'GB_TILE_MODE5__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE6__ARRAY_MODE_MASK',
    'GB_TILE_MODE6__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE6__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE6__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE6__PIPE_CONFIG_MASK',
    'GB_TILE_MODE6__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE6__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE6__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE6__TILE_SPLIT_MASK',
    'GB_TILE_MODE6__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE7__ARRAY_MODE_MASK',
    'GB_TILE_MODE7__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE7__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE7__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE7__PIPE_CONFIG_MASK',
    'GB_TILE_MODE7__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE7__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE7__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE7__TILE_SPLIT_MASK',
    'GB_TILE_MODE7__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE8__ARRAY_MODE_MASK',
    'GB_TILE_MODE8__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE8__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE8__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE8__PIPE_CONFIG_MASK',
    'GB_TILE_MODE8__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE8__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE8__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE8__TILE_SPLIT_MASK',
    'GB_TILE_MODE8__TILE_SPLIT__SHIFT',
    'GB_TILE_MODE9__ARRAY_MODE_MASK',
    'GB_TILE_MODE9__ARRAY_MODE__SHIFT',
    'GB_TILE_MODE9__MICRO_TILE_MODE_NEW_MASK',
    'GB_TILE_MODE9__MICRO_TILE_MODE_NEW__SHIFT',
    'GB_TILE_MODE9__PIPE_CONFIG_MASK',
    'GB_TILE_MODE9__PIPE_CONFIG__SHIFT',
    'GB_TILE_MODE9__SAMPLE_SPLIT_MASK',
    'GB_TILE_MODE9__SAMPLE_SPLIT__SHIFT',
    'GB_TILE_MODE9__TILE_SPLIT_MASK',
    'GB_TILE_MODE9__TILE_SPLIT__SHIFT',
    'GCEA_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'GCEA_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'GCEA_CE_ERR_STATUS_HI__ECC_MASK',
    'GCEA_CE_ERR_STATUS_HI__ECC__SHIFT',
    'GCEA_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'GCEA_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'GCEA_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'GCEA_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'GCEA_CE_ERR_STATUS_HI__POISON_MASK',
    'GCEA_CE_ERR_STATUS_HI__POISON__SHIFT',
    'GCEA_CE_ERR_STATUS_HI__RESERVED_FIELD0_MASK',
    'GCEA_CE_ERR_STATUS_HI__RESERVED_FIELD0__SHIFT',
    'GCEA_CE_ERR_STATUS_HI__RESERVED_FIELD1_MASK',
    'GCEA_CE_ERR_STATUS_HI__RESERVED_FIELD1__SHIFT',
    'GCEA_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'GCEA_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'GCEA_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'GCEA_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'GCEA_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'GCEA_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'GCEA_CE_ERR_STATUS_LO__STATUS_VALID_FLAG_MASK',
    'GCEA_CE_ERR_STATUS_LO__STATUS_VALID_FLAG__SHIFT',
    'GCEA_DRAM_PAGE_BURST__RD_LIMIT_HI_MASK',
    'GCEA_DRAM_PAGE_BURST__RD_LIMIT_HI__SHIFT',
    'GCEA_DRAM_PAGE_BURST__RD_LIMIT_LO_MASK',
    'GCEA_DRAM_PAGE_BURST__RD_LIMIT_LO__SHIFT',
    'GCEA_DRAM_PAGE_BURST__WR_LIMIT_HI_MASK',
    'GCEA_DRAM_PAGE_BURST__WR_LIMIT_HI__SHIFT',
    'GCEA_DRAM_PAGE_BURST__WR_LIMIT_LO_MASK',
    'GCEA_DRAM_PAGE_BURST__WR_LIMIT_LO__SHIFT',
    'GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP0_MASK',
    'GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP0__SHIFT',
    'GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP1_MASK',
    'GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP1__SHIFT',
    'GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP2_MASK',
    'GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP2__SHIFT',
    'GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP3_MASK',
    'GCEA_DRAM_RD_CAM_CNTL__DEPTH_GROUP3__SHIFT',
    'GCEA_DRAM_RD_CAM_CNTL__REFILL_CHAIN_MASK',
    'GCEA_DRAM_RD_CAM_CNTL__REFILL_CHAIN__SHIFT',
    'GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP0_MASK',
    'GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP0__SHIFT',
    'GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP1_MASK',
    'GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP1__SHIFT',
    'GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP2_MASK',
    'GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP2__SHIFT',
    'GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP3_MASK',
    'GCEA_DRAM_RD_CAM_CNTL__REORDER_LIMIT_GROUP3__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID0_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID0_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID10_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID10_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID11_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID11_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID12_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID12_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID13_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID13_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID14_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID14_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID15_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID15_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID1_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID1_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID2_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID2_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID3_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID3_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID4_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID4_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID5_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID5_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID6_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID6_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID7_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID7_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID8_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID8_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID9_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP0__CID9_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID16_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID16_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID17_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID17_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID18_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID18_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID19_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID19_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID20_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID20_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID21_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID21_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID22_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID22_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID23_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID23_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID24_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID24_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID25_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID25_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID26_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID26_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID27_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID27_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID28_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID28_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID29_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID29_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID30_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID30_GROUP__SHIFT',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID31_GROUP_MASK',
    'GCEA_DRAM_RD_CLI2GRP_MAP1__CID31_GROUP__SHIFT',
    'GCEA_DRAM_RD_GRP2VC_MAP__GROUP0_VC_MASK',
    'GCEA_DRAM_RD_GRP2VC_MAP__GROUP0_VC__SHIFT',
    'GCEA_DRAM_RD_GRP2VC_MAP__GROUP1_VC_MASK',
    'GCEA_DRAM_RD_GRP2VC_MAP__GROUP1_VC__SHIFT',
    'GCEA_DRAM_RD_GRP2VC_MAP__GROUP2_VC_MASK',
    'GCEA_DRAM_RD_GRP2VC_MAP__GROUP2_VC__SHIFT',
    'GCEA_DRAM_RD_GRP2VC_MAP__GROUP3_VC_MASK',
    'GCEA_DRAM_RD_GRP2VC_MAP__GROUP3_VC__SHIFT',
    'GCEA_DRAM_RD_LAZY__GROUP0_DELAY_MASK',
    'GCEA_DRAM_RD_LAZY__GROUP0_DELAY__SHIFT',
    'GCEA_DRAM_RD_LAZY__GROUP1_DELAY_MASK',
    'GCEA_DRAM_RD_LAZY__GROUP1_DELAY__SHIFT',
    'GCEA_DRAM_RD_LAZY__GROUP2_DELAY_MASK',
    'GCEA_DRAM_RD_LAZY__GROUP2_DELAY__SHIFT',
    'GCEA_DRAM_RD_LAZY__GROUP3_DELAY_MASK',
    'GCEA_DRAM_RD_LAZY__GROUP3_DELAY__SHIFT',
    'GCEA_DRAM_RD_LAZY__REQ_ACCUM_IDLEMAX_MASK',
    'GCEA_DRAM_RD_LAZY__REQ_ACCUM_IDLEMAX__SHIFT',
    'GCEA_DRAM_RD_LAZY__REQ_ACCUM_THRESH_MASK',
    'GCEA_DRAM_RD_LAZY__REQ_ACCUM_THRESH__SHIFT',
    'GCEA_DRAM_RD_LAZY__REQ_ACCUM_TIMEOUT_MASK',
    'GCEA_DRAM_RD_LAZY__REQ_ACCUM_TIMEOUT__SHIFT',
    'GCEA_DRAM_RD_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_AGE__GROUP0_AGE_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_AGE__GROUP0_AGING_RATE_MASK',
    'GCEA_DRAM_RD_PRI_AGE__GROUP0_AGING_RATE__SHIFT',
    'GCEA_DRAM_RD_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_AGE__GROUP1_AGE_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_AGE__GROUP1_AGING_RATE_MASK',
    'GCEA_DRAM_RD_PRI_AGE__GROUP1_AGING_RATE__SHIFT',
    'GCEA_DRAM_RD_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_AGE__GROUP2_AGE_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_AGE__GROUP2_AGING_RATE_MASK',
    'GCEA_DRAM_RD_PRI_AGE__GROUP2_AGING_RATE__SHIFT',
    'GCEA_DRAM_RD_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_AGE__GROUP3_AGE_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_AGE__GROUP3_AGING_RATE_MASK',
    'GCEA_DRAM_RD_PRI_AGE__GROUP3_AGING_RATE__SHIFT',
    'GCEA_DRAM_RD_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_FIXED__GROUP0_FIXED_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_FIXED__GROUP1_FIXED_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_FIXED__GROUP2_FIXED_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_FIXED__GROUP3_FIXED_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP0_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP1_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP2_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI1__GROUP3_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP0_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP1_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP2_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP0_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP1_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP2_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK',
    'GCEA_DRAM_RD_PRI_QUANT_PRI3__GROUP3_THRESHOLD__SHIFT',
    'GCEA_DRAM_RD_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP0_URGENCY_MODE__SHIFT',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP1_URGENCY_MODE__SHIFT',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP2_URGENCY_MODE__SHIFT',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK',
    'GCEA_DRAM_RD_PRI_URGENCY__GROUP3_URGENCY_MODE__SHIFT',
    'GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP0_MASK',
    'GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP0__SHIFT',
    'GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP1_MASK',
    'GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP1__SHIFT',
    'GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP2_MASK',
    'GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP2__SHIFT',
    'GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP3_MASK',
    'GCEA_DRAM_WR_CAM_CNTL__DEPTH_GROUP3__SHIFT',
    'GCEA_DRAM_WR_CAM_CNTL__REFILL_CHAIN_MASK',
    'GCEA_DRAM_WR_CAM_CNTL__REFILL_CHAIN__SHIFT',
    'GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP0_MASK',
    'GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP0__SHIFT',
    'GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP1_MASK',
    'GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP1__SHIFT',
    'GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP2_MASK',
    'GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP2__SHIFT',
    'GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP3_MASK',
    'GCEA_DRAM_WR_CAM_CNTL__REORDER_LIMIT_GROUP3__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID0_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID0_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID10_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID10_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID11_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID11_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID12_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID12_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID13_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID13_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID14_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID14_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID15_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID15_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID1_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID1_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID2_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID2_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID3_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID3_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID4_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID4_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID5_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID5_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID6_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID6_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID7_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID7_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID8_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID8_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID9_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP0__CID9_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID16_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID16_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID17_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID17_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID18_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID18_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID19_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID19_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID20_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID20_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID21_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID21_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID22_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID22_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID23_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID23_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID24_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID24_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID25_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID25_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID26_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID26_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID27_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID27_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID28_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID28_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID29_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID29_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID30_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID30_GROUP__SHIFT',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID31_GROUP_MASK',
    'GCEA_DRAM_WR_CLI2GRP_MAP1__CID31_GROUP__SHIFT',
    'GCEA_DRAM_WR_GRP2VC_MAP__GROUP0_VC_MASK',
    'GCEA_DRAM_WR_GRP2VC_MAP__GROUP0_VC__SHIFT',
    'GCEA_DRAM_WR_GRP2VC_MAP__GROUP1_VC_MASK',
    'GCEA_DRAM_WR_GRP2VC_MAP__GROUP1_VC__SHIFT',
    'GCEA_DRAM_WR_GRP2VC_MAP__GROUP2_VC_MASK',
    'GCEA_DRAM_WR_GRP2VC_MAP__GROUP2_VC__SHIFT',
    'GCEA_DRAM_WR_GRP2VC_MAP__GROUP3_VC_MASK',
    'GCEA_DRAM_WR_GRP2VC_MAP__GROUP3_VC__SHIFT',
    'GCEA_DRAM_WR_LAZY__GROUP0_DELAY_MASK',
    'GCEA_DRAM_WR_LAZY__GROUP0_DELAY__SHIFT',
    'GCEA_DRAM_WR_LAZY__GROUP1_DELAY_MASK',
    'GCEA_DRAM_WR_LAZY__GROUP1_DELAY__SHIFT',
    'GCEA_DRAM_WR_LAZY__GROUP2_DELAY_MASK',
    'GCEA_DRAM_WR_LAZY__GROUP2_DELAY__SHIFT',
    'GCEA_DRAM_WR_LAZY__GROUP3_DELAY_MASK',
    'GCEA_DRAM_WR_LAZY__GROUP3_DELAY__SHIFT',
    'GCEA_DRAM_WR_LAZY__REQ_ACCUM_IDLEMAX_MASK',
    'GCEA_DRAM_WR_LAZY__REQ_ACCUM_IDLEMAX__SHIFT',
    'GCEA_DRAM_WR_LAZY__REQ_ACCUM_THRESH_MASK',
    'GCEA_DRAM_WR_LAZY__REQ_ACCUM_THRESH__SHIFT',
    'GCEA_DRAM_WR_LAZY__REQ_ACCUM_TIMEOUT_MASK',
    'GCEA_DRAM_WR_LAZY__REQ_ACCUM_TIMEOUT__SHIFT',
    'GCEA_DRAM_WR_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_AGE__GROUP0_AGE_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_AGE__GROUP0_AGING_RATE_MASK',
    'GCEA_DRAM_WR_PRI_AGE__GROUP0_AGING_RATE__SHIFT',
    'GCEA_DRAM_WR_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_AGE__GROUP1_AGE_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_AGE__GROUP1_AGING_RATE_MASK',
    'GCEA_DRAM_WR_PRI_AGE__GROUP1_AGING_RATE__SHIFT',
    'GCEA_DRAM_WR_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_AGE__GROUP2_AGE_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_AGE__GROUP2_AGING_RATE_MASK',
    'GCEA_DRAM_WR_PRI_AGE__GROUP2_AGING_RATE__SHIFT',
    'GCEA_DRAM_WR_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_AGE__GROUP3_AGE_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_AGE__GROUP3_AGING_RATE_MASK',
    'GCEA_DRAM_WR_PRI_AGE__GROUP3_AGING_RATE__SHIFT',
    'GCEA_DRAM_WR_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_FIXED__GROUP0_FIXED_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_FIXED__GROUP1_FIXED_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_FIXED__GROUP2_FIXED_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_FIXED__GROUP3_FIXED_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP0_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP1_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP2_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI1__GROUP3_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP0_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP1_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP2_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP0_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP1_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP2_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK',
    'GCEA_DRAM_WR_PRI_QUANT_PRI3__GROUP3_THRESHOLD__SHIFT',
    'GCEA_DRAM_WR_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP0_URGENCY_MODE__SHIFT',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP1_URGENCY_MODE__SHIFT',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP2_URGENCY_MODE__SHIFT',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK',
    'GCEA_DRAM_WR_PRI_URGENCY__GROUP3_URGENCY_MODE__SHIFT',
    'GCEA_DSM_CNTL2A__DRAMRD_PAGEMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2A__DRAMRD_PAGEMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2A__DRAMRD_PAGEMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2A__DRAMRD_PAGEMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2A__DRAMWR_PAGEMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2A__DRAMWR_PAGEMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2A__DRAMWR_PAGEMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2A__DRAMWR_PAGEMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2A__GMIRD_PAGEMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2A__GMIRD_PAGEMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2A__GMIRD_PAGEMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2A__GMIRD_PAGEMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2A__GMIWR_PAGEMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2A__GMIWR_PAGEMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2A__GMIWR_PAGEMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2A__GMIWR_PAGEMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2A__IORD_CMDMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2A__IORD_CMDMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2A__IORD_CMDMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2A__IORD_CMDMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2A__IOWR_CMDMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2A__IOWR_CMDMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2A__IOWR_CMDMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2A__IOWR_CMDMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2A__IOWR_DATAMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2A__IOWR_DATAMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2A__IOWR_DATAMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2A__IOWR_DATAMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_A0MEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2B__MAM_A0MEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_A0MEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2B__MAM_A0MEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_A1MEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2B__MAM_A1MEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_A1MEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2B__MAM_A1MEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_A2MEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2B__MAM_A2MEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_A2MEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2B__MAM_A2MEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_A3MEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2B__MAM_A3MEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_A3MEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2B__MAM_A3MEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_AFMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2B__MAM_AFMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_AFMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2B__MAM_AFMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_D0MEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2B__MAM_D0MEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_D0MEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2B__MAM_D0MEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_D1MEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2B__MAM_D1MEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_D1MEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2B__MAM_D1MEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_D2MEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2B__MAM_D2MEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_D2MEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2B__MAM_D2MEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_D3MEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2B__MAM_D3MEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2B__MAM_D3MEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2B__MAM_D3MEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2__DRAMRD_CMDMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2__DRAMRD_CMDMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2__DRAMRD_CMDMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2__DRAMRD_CMDMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2__DRAMWR_CMDMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2__DRAMWR_CMDMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2__DRAMWR_CMDMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2__DRAMWR_CMDMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2__DRAMWR_DATAMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2__DRAMWR_DATAMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2__DRAMWR_DATAMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2__DRAMWR_DATAMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2__GMIRD_CMDMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2__GMIRD_CMDMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2__GMIRD_CMDMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2__GMIRD_CMDMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2__GMIWR_CMDMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2__GMIWR_CMDMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2__GMIWR_CMDMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2__GMIWR_CMDMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2__GMIWR_DATAMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2__GMIWR_DATAMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2__GMIWR_DATAMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2__GMIWR_DATAMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2__INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2__INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2__RRET_TAGMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2__RRET_TAGMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2__RRET_TAGMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2__RRET_TAGMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTL2__WRET_TAGMEM_ENABLE_ERROR_INJECT_MASK',
    'GCEA_DSM_CNTL2__WRET_TAGMEM_ENABLE_ERROR_INJECT__SHIFT',
    'GCEA_DSM_CNTL2__WRET_TAGMEM_SELECT_INJECT_DELAY_MASK',
    'GCEA_DSM_CNTL2__WRET_TAGMEM_SELECT_INJECT_DELAY__SHIFT',
    'GCEA_DSM_CNTLA__DRAMRD_PAGEMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLA__DRAMRD_PAGEMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLA__DRAMRD_PAGEMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLA__DRAMRD_PAGEMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLA__DRAMWR_PAGEMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLA__DRAMWR_PAGEMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLA__DRAMWR_PAGEMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLA__DRAMWR_PAGEMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLA__GMIRD_PAGEMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLA__GMIRD_PAGEMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLA__GMIRD_PAGEMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLA__GMIRD_PAGEMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLA__GMIWR_PAGEMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLA__GMIWR_PAGEMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLA__GMIWR_PAGEMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLA__GMIWR_PAGEMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLA__IORD_CMDMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLA__IORD_CMDMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLA__IORD_CMDMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLA__IORD_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLA__IOWR_CMDMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLA__IOWR_CMDMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLA__IOWR_CMDMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLA__IOWR_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLA__IOWR_DATAMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLA__IOWR_DATAMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLA__IOWR_DATAMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLA__IOWR_DATAMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLB__MAM_A0MEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLB__MAM_A0MEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLB__MAM_A0MEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLB__MAM_A0MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLB__MAM_A1MEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLB__MAM_A1MEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLB__MAM_A1MEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLB__MAM_A1MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLB__MAM_A2MEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLB__MAM_A2MEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLB__MAM_A2MEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLB__MAM_A2MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLB__MAM_A3MEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLB__MAM_A3MEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLB__MAM_A3MEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLB__MAM_A3MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLB__MAM_AFMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLB__MAM_AFMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLB__MAM_AFMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLB__MAM_AFMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLB__MAM_D0MEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLB__MAM_D0MEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLB__MAM_D0MEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLB__MAM_D0MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLB__MAM_D1MEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLB__MAM_D1MEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLB__MAM_D1MEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLB__MAM_D1MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLB__MAM_D2MEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLB__MAM_D2MEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLB__MAM_D2MEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLB__MAM_D2MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTLB__MAM_D3MEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTLB__MAM_D3MEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTLB__MAM_D3MEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTLB__MAM_D3MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTL__DRAMRD_CMDMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTL__DRAMRD_CMDMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTL__DRAMRD_CMDMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTL__DRAMRD_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTL__DRAMWR_CMDMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTL__DRAMWR_CMDMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTL__DRAMWR_CMDMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTL__DRAMWR_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTL__DRAMWR_DATAMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTL__DRAMWR_DATAMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTL__DRAMWR_DATAMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTL__DRAMWR_DATAMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTL__GMIRD_CMDMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTL__GMIRD_CMDMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTL__GMIRD_CMDMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTL__GMIRD_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTL__GMIWR_CMDMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTL__GMIWR_CMDMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTL__GMIWR_CMDMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTL__GMIWR_CMDMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTL__GMIWR_DATAMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTL__GMIWR_DATAMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTL__GMIWR_DATAMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTL__GMIWR_DATAMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTL__RRET_TAGMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTL__RRET_TAGMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTL__RRET_TAGMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTL__RRET_TAGMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_DSM_CNTL__WRET_TAGMEM_DSM_IRRITATOR_DATA_MASK',
    'GCEA_DSM_CNTL__WRET_TAGMEM_DSM_IRRITATOR_DATA__SHIFT',
    'GCEA_DSM_CNTL__WRET_TAGMEM_ENABLE_SINGLE_WRITE_MASK',
    'GCEA_DSM_CNTL__WRET_TAGMEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GCEA_ERR_STATUS__BUSY_ON_CMPL_FATAL_ERROR_MASK',
    'GCEA_ERR_STATUS__BUSY_ON_CMPL_FATAL_ERROR__SHIFT',
    'GCEA_ERR_STATUS__BUSY_ON_ERROR_MASK',
    'GCEA_ERR_STATUS__BUSY_ON_ERROR__SHIFT',
    'GCEA_ERR_STATUS__CLEAR_ERROR_STATUS_MASK',
    'GCEA_ERR_STATUS__CLEAR_ERROR_STATUS__SHIFT',
    'GCEA_ERR_STATUS__FUE_FLAG_CLIENT_MASK',
    'GCEA_ERR_STATUS__FUE_FLAG_CLIENT__SHIFT',
    'GCEA_ERR_STATUS__FUE_FLAG_MASK',
    'GCEA_ERR_STATUS__FUE_FLAG__SHIFT',
    'GCEA_ERR_STATUS__IGNORE_RDRSP_FED_MASK',
    'GCEA_ERR_STATUS__IGNORE_RDRSP_FED__SHIFT',
    'GCEA_ERR_STATUS__INTERRUPT_IGNORE_CLI_FATAL_MASK',
    'GCEA_ERR_STATUS__INTERRUPT_IGNORE_CLI_FATAL__SHIFT',
    'GCEA_ERR_STATUS__INTERRUPT_ON_FATAL_MASK',
    'GCEA_ERR_STATUS__INTERRUPT_ON_FATAL__SHIFT',
    'GCEA_ERR_STATUS__LEVEL_INTERRUPT_MASK',
    'GCEA_ERR_STATUS__LEVEL_INTERRUPT__SHIFT',
    'GCEA_ERR_STATUS__SDP_RDRSP_DATAPARITY_ERROR_MASK',
    'GCEA_ERR_STATUS__SDP_RDRSP_DATAPARITY_ERROR__SHIFT',
    'GCEA_ERR_STATUS__SDP_RDRSP_DATASTATUS_MASK',
    'GCEA_ERR_STATUS__SDP_RDRSP_DATASTATUS__SHIFT',
    'GCEA_ERR_STATUS__SDP_RDRSP_STATUS_MASK',
    'GCEA_ERR_STATUS__SDP_RDRSP_STATUS__SHIFT',
    'GCEA_ERR_STATUS__SDP_WRRSP_STATUS_MASK',
    'GCEA_ERR_STATUS__SDP_WRRSP_STATUS__SHIFT',
    'GCEA_ICG_CTRL__SOFT_OVERRIDE_READ_MASK',
    'GCEA_ICG_CTRL__SOFT_OVERRIDE_READ__SHIFT',
    'GCEA_ICG_CTRL__SOFT_OVERRIDE_REGISTER_MASK',
    'GCEA_ICG_CTRL__SOFT_OVERRIDE_REGISTER__SHIFT',
    'GCEA_ICG_CTRL__SOFT_OVERRIDE_RETURN_MASK',
    'GCEA_ICG_CTRL__SOFT_OVERRIDE_RETURN__SHIFT',
    'GCEA_ICG_CTRL__SOFT_OVERRIDE_WRITE_MASK',
    'GCEA_ICG_CTRL__SOFT_OVERRIDE_WRITE__SHIFT',
    'GCEA_IO_GROUP_BURST__RD_LIMIT_HI_MASK',
    'GCEA_IO_GROUP_BURST__RD_LIMIT_HI__SHIFT',
    'GCEA_IO_GROUP_BURST__RD_LIMIT_LO_MASK',
    'GCEA_IO_GROUP_BURST__RD_LIMIT_LO__SHIFT',
    'GCEA_IO_GROUP_BURST__WR_LIMIT_HI_MASK',
    'GCEA_IO_GROUP_BURST__WR_LIMIT_HI__SHIFT',
    'GCEA_IO_GROUP_BURST__WR_LIMIT_LO_MASK',
    'GCEA_IO_GROUP_BURST__WR_LIMIT_LO__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID0_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID0_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID10_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID10_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID11_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID11_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID12_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID12_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID13_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID13_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID14_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID14_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID15_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID15_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID1_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID1_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID2_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID2_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID3_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID3_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID4_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID4_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID5_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID5_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID6_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID6_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID7_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID7_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID8_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID8_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID9_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP0__CID9_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID16_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID16_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID17_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID17_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID18_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID18_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID19_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID19_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID20_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID20_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID21_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID21_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID22_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID22_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID23_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID23_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID24_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID24_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID25_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID25_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID26_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID26_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID27_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID27_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID28_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID28_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID29_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID29_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID30_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID30_GROUP__SHIFT',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID31_GROUP_MASK',
    'GCEA_IO_RD_CLI2GRP_MAP1__CID31_GROUP__SHIFT',
    'GCEA_IO_RD_COMBINE_FLUSH__COMB_MODE_MASK',
    'GCEA_IO_RD_COMBINE_FLUSH__COMB_MODE__SHIFT',
    'GCEA_IO_RD_COMBINE_FLUSH__GROUP0_TIMER_MASK',
    'GCEA_IO_RD_COMBINE_FLUSH__GROUP0_TIMER__SHIFT',
    'GCEA_IO_RD_COMBINE_FLUSH__GROUP1_TIMER_MASK',
    'GCEA_IO_RD_COMBINE_FLUSH__GROUP1_TIMER__SHIFT',
    'GCEA_IO_RD_COMBINE_FLUSH__GROUP2_TIMER_MASK',
    'GCEA_IO_RD_COMBINE_FLUSH__GROUP2_TIMER__SHIFT',
    'GCEA_IO_RD_COMBINE_FLUSH__GROUP3_TIMER_MASK',
    'GCEA_IO_RD_COMBINE_FLUSH__GROUP3_TIMER__SHIFT',
    'GCEA_IO_RD_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_AGE__GROUP0_AGE_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_AGE__GROUP0_AGING_RATE_MASK',
    'GCEA_IO_RD_PRI_AGE__GROUP0_AGING_RATE__SHIFT',
    'GCEA_IO_RD_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_AGE__GROUP1_AGE_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_AGE__GROUP1_AGING_RATE_MASK',
    'GCEA_IO_RD_PRI_AGE__GROUP1_AGING_RATE__SHIFT',
    'GCEA_IO_RD_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_AGE__GROUP2_AGE_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_AGE__GROUP2_AGING_RATE_MASK',
    'GCEA_IO_RD_PRI_AGE__GROUP2_AGING_RATE__SHIFT',
    'GCEA_IO_RD_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_AGE__GROUP3_AGE_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_AGE__GROUP3_AGING_RATE_MASK',
    'GCEA_IO_RD_PRI_AGE__GROUP3_AGING_RATE__SHIFT',
    'GCEA_IO_RD_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_FIXED__GROUP0_FIXED_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_FIXED__GROUP1_FIXED_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_FIXED__GROUP2_FIXED_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_FIXED__GROUP3_FIXED_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI1__GROUP0_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI1__GROUP1_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI1__GROUP2_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI1__GROUP3_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI2__GROUP0_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI2__GROUP1_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI2__GROUP2_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI3__GROUP0_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI3__GROUP1_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI3__GROUP2_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK',
    'GCEA_IO_RD_PRI_QUANT_PRI3__GROUP3_THRESHOLD__SHIFT',
    'GCEA_IO_RD_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID0_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID0_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID10_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID10_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID11_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID11_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID12_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID12_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID13_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID13_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID14_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID14_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID15_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID15_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID16_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID16_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID17_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID17_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID18_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID18_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID19_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID19_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID1_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID1_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID20_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID20_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID21_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID21_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID22_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID22_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID23_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID23_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID24_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID24_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID25_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID25_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID26_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID26_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID27_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID27_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID28_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID28_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID29_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID29_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID2_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID2_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID30_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID30_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID31_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID31_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID3_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID3_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID4_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID4_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID5_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID5_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID6_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID6_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID7_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID7_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID8_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID8_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID9_MASK_MASK',
    'GCEA_IO_RD_PRI_URGENCY_MASKING__CID9_MASK__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK',
    'GCEA_IO_RD_PRI_URGENCY__GROUP0_URGENCY_MODE__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK',
    'GCEA_IO_RD_PRI_URGENCY__GROUP1_URGENCY_MODE__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK',
    'GCEA_IO_RD_PRI_URGENCY__GROUP2_URGENCY_MODE__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK',
    'GCEA_IO_RD_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_IO_RD_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK',
    'GCEA_IO_RD_PRI_URGENCY__GROUP3_URGENCY_MODE__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID0_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID0_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID10_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID10_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID11_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID11_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID12_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID12_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID13_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID13_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID14_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID14_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID15_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID15_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID1_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID1_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID2_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID2_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID3_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID3_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID4_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID4_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID5_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID5_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID6_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID6_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID7_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID7_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID8_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID8_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID9_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP0__CID9_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID16_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID16_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID17_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID17_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID18_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID18_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID19_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID19_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID20_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID20_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID21_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID21_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID22_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID22_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID23_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID23_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID24_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID24_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID25_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID25_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID26_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID26_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID27_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID27_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID28_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID28_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID29_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID29_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID30_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID30_GROUP__SHIFT',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID31_GROUP_MASK',
    'GCEA_IO_WR_CLI2GRP_MAP1__CID31_GROUP__SHIFT',
    'GCEA_IO_WR_COMBINE_FLUSH__COMB_MODE_MASK',
    'GCEA_IO_WR_COMBINE_FLUSH__COMB_MODE__SHIFT',
    'GCEA_IO_WR_COMBINE_FLUSH__DISABLE_MAM_CHAINING_MASK',
    'GCEA_IO_WR_COMBINE_FLUSH__DISABLE_MAM_CHAINING__SHIFT',
    'GCEA_IO_WR_COMBINE_FLUSH__GROUP0_TIMER_MASK',
    'GCEA_IO_WR_COMBINE_FLUSH__GROUP0_TIMER__SHIFT',
    'GCEA_IO_WR_COMBINE_FLUSH__GROUP1_TIMER_MASK',
    'GCEA_IO_WR_COMBINE_FLUSH__GROUP1_TIMER__SHIFT',
    'GCEA_IO_WR_COMBINE_FLUSH__GROUP2_TIMER_MASK',
    'GCEA_IO_WR_COMBINE_FLUSH__GROUP2_TIMER__SHIFT',
    'GCEA_IO_WR_COMBINE_FLUSH__GROUP3_TIMER_MASK',
    'GCEA_IO_WR_COMBINE_FLUSH__GROUP3_TIMER__SHIFT',
    'GCEA_IO_WR_PRI_AGE__GROUP0_AGE_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_AGE__GROUP0_AGE_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_AGE__GROUP0_AGING_RATE_MASK',
    'GCEA_IO_WR_PRI_AGE__GROUP0_AGING_RATE__SHIFT',
    'GCEA_IO_WR_PRI_AGE__GROUP1_AGE_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_AGE__GROUP1_AGE_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_AGE__GROUP1_AGING_RATE_MASK',
    'GCEA_IO_WR_PRI_AGE__GROUP1_AGING_RATE__SHIFT',
    'GCEA_IO_WR_PRI_AGE__GROUP2_AGE_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_AGE__GROUP2_AGE_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_AGE__GROUP2_AGING_RATE_MASK',
    'GCEA_IO_WR_PRI_AGE__GROUP2_AGING_RATE__SHIFT',
    'GCEA_IO_WR_PRI_AGE__GROUP3_AGE_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_AGE__GROUP3_AGE_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_AGE__GROUP3_AGING_RATE_MASK',
    'GCEA_IO_WR_PRI_AGE__GROUP3_AGING_RATE__SHIFT',
    'GCEA_IO_WR_PRI_FIXED__GROUP0_FIXED_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_FIXED__GROUP0_FIXED_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_FIXED__GROUP1_FIXED_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_FIXED__GROUP1_FIXED_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_FIXED__GROUP2_FIXED_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_FIXED__GROUP2_FIXED_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_FIXED__GROUP3_FIXED_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_FIXED__GROUP3_FIXED_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI1__GROUP0_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI1__GROUP0_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI1__GROUP1_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI1__GROUP1_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI1__GROUP2_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI1__GROUP2_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI1__GROUP3_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI1__GROUP3_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI2__GROUP0_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI2__GROUP0_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI2__GROUP1_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI2__GROUP1_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI2__GROUP2_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI2__GROUP2_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI2__GROUP3_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI3__GROUP0_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI3__GROUP0_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI3__GROUP1_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI3__GROUP1_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI3__GROUP2_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI3__GROUP2_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUANT_PRI3__GROUP3_THRESHOLD_MASK',
    'GCEA_IO_WR_PRI_QUANT_PRI3__GROUP3_THRESHOLD__SHIFT',
    'GCEA_IO_WR_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_QUEUING__GROUP0_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_QUEUING__GROUP1_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_QUEUING__GROUP2_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_QUEUING__GROUP3_QUEUING_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID0_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID0_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID10_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID10_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID11_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID11_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID12_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID12_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID13_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID13_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID14_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID14_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID15_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID15_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID16_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID16_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID17_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID17_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID18_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID18_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID19_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID19_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID1_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID1_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID20_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID20_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID21_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID21_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID22_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID22_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID23_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID23_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID24_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID24_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID25_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID25_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID26_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID26_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID27_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID27_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID28_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID28_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID29_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID29_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID2_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID2_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID30_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID30_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID31_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID31_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID3_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID3_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID4_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID4_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID5_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID5_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID6_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID6_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID7_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID7_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID8_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID8_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID9_MASK_MASK',
    'GCEA_IO_WR_PRI_URGENCY_MASKING__CID9_MASK__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_URGENCY__GROUP0_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY__GROUP0_URGENCY_MODE_MASK',
    'GCEA_IO_WR_PRI_URGENCY__GROUP0_URGENCY_MODE__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_URGENCY__GROUP1_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY__GROUP1_URGENCY_MODE_MASK',
    'GCEA_IO_WR_PRI_URGENCY__GROUP1_URGENCY_MODE__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_URGENCY__GROUP2_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY__GROUP2_URGENCY_MODE_MASK',
    'GCEA_IO_WR_PRI_URGENCY__GROUP2_URGENCY_MODE__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT_MASK',
    'GCEA_IO_WR_PRI_URGENCY__GROUP3_URGENCY_COEFFICIENT__SHIFT',
    'GCEA_IO_WR_PRI_URGENCY__GROUP3_URGENCY_MODE_MASK',
    'GCEA_IO_WR_PRI_URGENCY__GROUP3_URGENCY_MODE__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_ATOMIC_NORET_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_ATOMIC_NORET__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_ATOMIC_RET_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_ATOMIC_RET__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_DRAM_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_DRAM__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_GMI_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_GMI__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_IO_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_IO__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_READ_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_READ__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_VC_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_VC__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_WRITE_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER0_WRITE__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_ATOMIC_NORET_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_ATOMIC_NORET__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_ATOMIC_RET_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_ATOMIC_RET__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_DRAM_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_DRAM__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_GMI_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_GMI__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_IO_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_IO__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_READ_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_READ__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_VC_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_VC__SHIFT',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_WRITE_MASK',
    'GCEA_LATENCY_SAMPLING__SAMPLER1_WRITE__SHIFT',
    'GCEA_MAM_CTRL2__ADDR_HI_MASK', 'GCEA_MAM_CTRL2__ADDR_HI__SHIFT',
    'GCEA_MAM_CTRL2__ALOG_MODE2_INTR_THRESHOLD_MASK',
    'GCEA_MAM_CTRL2__ALOG_MODE2_INTR_THRESHOLD__SHIFT',
    'GCEA_MAM_CTRL2__ALOG_SPACE_EN_MASK',
    'GCEA_MAM_CTRL2__ALOG_SPACE_EN__SHIFT',
    'GCEA_MAM_CTRL2__ARAM_FLUSH_NOALLOC_MASK',
    'GCEA_MAM_CTRL2__ARAM_FLUSH_NOALLOC__SHIFT',
    'GCEA_MAM_CTRL2__ARAM_FLUSH_SNOOP_EN_MASK',
    'GCEA_MAM_CTRL2__ARAM_FLUSH_SNOOP_EN__SHIFT',
    'GCEA_MAM_CTRL2__RESERVED_FIELD_MASK',
    'GCEA_MAM_CTRL2__RESERVED_FIELD__SHIFT',
    'GCEA_MAM_CTRL__ADRAM_COALESCE_DISABLE_MASK',
    'GCEA_MAM_CTRL__ADRAM_COALESCE_DISABLE__SHIFT',
    'GCEA_MAM_CTRL__ADRAM_MODE_MASK',
    'GCEA_MAM_CTRL__ADRAM_MODE__SHIFT',
    'GCEA_MAM_CTRL__ALOG_ACTIVE_MASK',
    'GCEA_MAM_CTRL__ALOG_ACTIVE__SHIFT',
    'GCEA_MAM_CTRL__ALOG_MODE1_FILTER1_THRESHOLD_MASK',
    'GCEA_MAM_CTRL__ALOG_MODE1_FILTER1_THRESHOLD__SHIFT',
    'GCEA_MAM_CTRL__ALOG_MODE1_FILTER2_BYPASS_MASK',
    'GCEA_MAM_CTRL__ALOG_MODE1_FILTER2_BYPASS__SHIFT',
    'GCEA_MAM_CTRL__ALOG_MODE2_LOCK_WINDOW_MASK',
    'GCEA_MAM_CTRL__ALOG_MODE2_LOCK_WINDOW__SHIFT',
    'GCEA_MAM_CTRL__ALOG_MODE_MASK',
    'GCEA_MAM_CTRL__ALOG_MODE__SHIFT',
    'GCEA_MAM_CTRL__ALOG_TRACK_2M_SEGMENT_MASK',
    'GCEA_MAM_CTRL__ALOG_TRACK_2M_SEGMENT__SHIFT',
    'GCEA_MAM_CTRL__ARAM_FLUSH_CNTR_DISABLE_MASK',
    'GCEA_MAM_CTRL__ARAM_FLUSH_CNTR_DISABLE__SHIFT',
    'GCEA_MAM_CTRL__ARAM_FLUSH_CNTR_THRESHOLD_MASK',
    'GCEA_MAM_CTRL__ARAM_FLUSH_CNTR_THRESHOLD__SHIFT',
    'GCEA_MAM_CTRL__ARAM_FLUSH_RB_SIZE_MASK',
    'GCEA_MAM_CTRL__ARAM_FLUSH_RB_SIZE__SHIFT',
    'GCEA_MAM_CTRL__ARAM_FORCE_FLUSH_MASK',
    'GCEA_MAM_CTRL__ARAM_FORCE_FLUSH__SHIFT',
    'GCEA_MAM_CTRL__CLIENT_ID_MASK',
    'GCEA_MAM_CTRL__CLIENT_ID__SHIFT',
    'GCEA_MAM_CTRL__MAM_DISABLE_MASK',
    'GCEA_MAM_CTRL__MAM_DISABLE__SHIFT',
    'GCEA_MAM_CTRL__SDP_PRIORITY_MASK',
    'GCEA_MAM_CTRL__SDP_PRIORITY__SHIFT',
    'GCEA_MISC2__BLOCK_REQUESTS_MASK',
    'GCEA_MISC2__BLOCK_REQUESTS__SHIFT',
    'GCEA_MISC2__CONTAIN_ILLEGAL_OP_MASK',
    'GCEA_MISC2__CONTAIN_ILLEGAL_OP__SHIFT',
    'GCEA_MISC2__CSGROUP_SWAP_IN_DRAM_ARB_MASK',
    'GCEA_MISC2__CSGROUP_SWAP_IN_DRAM_ARB__SHIFT',
    'GCEA_MISC2__CSGROUP_SWAP_IN_GMI_ARB_MASK',
    'GCEA_MISC2__CSGROUP_SWAP_IN_GMI_ARB__SHIFT',
    'GCEA_MISC2__CSGRP_BURST_LIMIT_DATA_DRAM_MASK',
    'GCEA_MISC2__CSGRP_BURST_LIMIT_DATA_DRAM__SHIFT',
    'GCEA_MISC2__CSGRP_BURST_LIMIT_DATA_GMI_MASK',
    'GCEA_MISC2__CSGRP_BURST_LIMIT_DATA_GMI__SHIFT',
    'GCEA_MISC2__DRAM_RD_THROTTLE_MASK',
    'GCEA_MISC2__DRAM_RD_THROTTLE__SHIFT',
    'GCEA_MISC2__DRAM_WR_THROTTLE_MASK',
    'GCEA_MISC2__DRAM_WR_THROTTLE__SHIFT',
    'GCEA_MISC2__FGCLKEN_OVERRIDE_MASK',
    'GCEA_MISC2__FGCLKEN_OVERRIDE__SHIFT',
    'GCEA_MISC2__GMI_RD_THROTTLE_MASK',
    'GCEA_MISC2__GMI_RD_THROTTLE__SHIFT',
    'GCEA_MISC2__GMI_WR_THROTTLE_MASK',
    'GCEA_MISC2__GMI_WR_THROTTLE__SHIFT',
    'GCEA_MISC2__IO_RDWR_PRIORITY_ENABLE_MASK',
    'GCEA_MISC2__IO_RDWR_PRIORITY_ENABLE__SHIFT',
    'GCEA_MISC2__REPORT_ILLEGAL_OP_MASK',
    'GCEA_MISC2__REPORT_ILLEGAL_OP__SHIFT',
    'GCEA_MISC2__REQUESTS_BLOCKED_MASK',
    'GCEA_MISC2__REQUESTS_BLOCKED__SHIFT',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC0_MASK',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC0__SHIFT',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC1_MASK',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC1__SHIFT',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC2_MASK',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC2__SHIFT',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC3_MASK',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC3__SHIFT',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC4_MASK',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC4__SHIFT',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC5_MASK',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC5__SHIFT',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC6_MASK',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC6__SHIFT',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC7_MASK',
    'GCEA_MISC__EARLYWRRET_ENABLE_VC7__SHIFT',
    'GCEA_MISC__EARLY_SDP_ORIGDATA_MASK',
    'GCEA_MISC__EARLY_SDP_ORIGDATA__SHIFT',
    'GCEA_MISC__FAVOUR_LAST_CS_IN_DRAM_ARB_MASK',
    'GCEA_MISC__FAVOUR_LAST_CS_IN_DRAM_ARB__SHIFT',
    'GCEA_MISC__FAVOUR_LAST_CS_IN_GMI_ARB_MASK',
    'GCEA_MISC__FAVOUR_LAST_CS_IN_GMI_ARB__SHIFT',
    'GCEA_MISC__FAVOUR_MIDCHAIN_CS_IN_DRAM_ARB_MASK',
    'GCEA_MISC__FAVOUR_MIDCHAIN_CS_IN_DRAM_ARB__SHIFT',
    'GCEA_MISC__FAVOUR_MIDCHAIN_CS_IN_GMI_ARB_MASK',
    'GCEA_MISC__FAVOUR_MIDCHAIN_CS_IN_GMI_ARB__SHIFT',
    'GCEA_MISC__LINKMGR_DYNAMIC_MODE_MASK',
    'GCEA_MISC__LINKMGR_DYNAMIC_MODE__SHIFT',
    'GCEA_MISC__LINKMGR_HALT_THRESHOLD_MASK',
    'GCEA_MISC__LINKMGR_HALT_THRESHOLD__SHIFT',
    'GCEA_MISC__LINKMGR_IDLE_THRESHOLD_MASK',
    'GCEA_MISC__LINKMGR_IDLE_THRESHOLD__SHIFT',
    'GCEA_MISC__LINKMGR_RECONNECT_DELAY_MASK',
    'GCEA_MISC__LINKMGR_RECONNECT_DELAY__SHIFT',
    'GCEA_MISC__RELATIVE_PRI_IN_DRAM_RD_ARB_MASK',
    'GCEA_MISC__RELATIVE_PRI_IN_DRAM_RD_ARB__SHIFT',
    'GCEA_MISC__RELATIVE_PRI_IN_DRAM_WR_ARB_MASK',
    'GCEA_MISC__RELATIVE_PRI_IN_DRAM_WR_ARB__SHIFT',
    'GCEA_MISC__RELATIVE_PRI_IN_GMI_RD_ARB_MASK',
    'GCEA_MISC__RELATIVE_PRI_IN_GMI_RD_ARB__SHIFT',
    'GCEA_MISC__RELATIVE_PRI_IN_GMI_WR_ARB_MASK',
    'GCEA_MISC__RELATIVE_PRI_IN_GMI_WR_ARB__SHIFT',
    'GCEA_MISC__RELATIVE_PRI_IN_IO_RD_ARB_MASK',
    'GCEA_MISC__RELATIVE_PRI_IN_IO_RD_ARB__SHIFT',
    'GCEA_MISC__RELATIVE_PRI_IN_IO_WR_ARB_MASK',
    'GCEA_MISC__RELATIVE_PRI_IN_IO_WR_ARB__SHIFT',
    'GCEA_MISC__SWITCH_CS_ON_W2R_IN_DRAM_ARB_MASK',
    'GCEA_MISC__SWITCH_CS_ON_W2R_IN_DRAM_ARB__SHIFT',
    'GCEA_MISC__SWITCH_CS_ON_W2R_IN_GMI_ARB_MASK',
    'GCEA_MISC__SWITCH_CS_ON_W2R_IN_GMI_ARB__SHIFT',
    'GCEA_PERFCOUNTER0_CFG__CLEAR_MASK',
    'GCEA_PERFCOUNTER0_CFG__CLEAR__SHIFT',
    'GCEA_PERFCOUNTER0_CFG__ENABLE_MASK',
    'GCEA_PERFCOUNTER0_CFG__ENABLE__SHIFT',
    'GCEA_PERFCOUNTER0_CFG__PERF_MODE_MASK',
    'GCEA_PERFCOUNTER0_CFG__PERF_MODE__SHIFT',
    'GCEA_PERFCOUNTER0_CFG__PERF_SEL_END_MASK',
    'GCEA_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT',
    'GCEA_PERFCOUNTER0_CFG__PERF_SEL_MASK',
    'GCEA_PERFCOUNTER0_CFG__PERF_SEL__SHIFT',
    'GCEA_PERFCOUNTER1_CFG__CLEAR_MASK',
    'GCEA_PERFCOUNTER1_CFG__CLEAR__SHIFT',
    'GCEA_PERFCOUNTER1_CFG__ENABLE_MASK',
    'GCEA_PERFCOUNTER1_CFG__ENABLE__SHIFT',
    'GCEA_PERFCOUNTER1_CFG__PERF_MODE_MASK',
    'GCEA_PERFCOUNTER1_CFG__PERF_MODE__SHIFT',
    'GCEA_PERFCOUNTER1_CFG__PERF_SEL_END_MASK',
    'GCEA_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT',
    'GCEA_PERFCOUNTER1_CFG__PERF_SEL_MASK',
    'GCEA_PERFCOUNTER1_CFG__PERF_SEL__SHIFT',
    'GCEA_PERFCOUNTER_HI__COMPARE_VALUE_MASK',
    'GCEA_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT',
    'GCEA_PERFCOUNTER_HI__COUNTER_HI_MASK',
    'GCEA_PERFCOUNTER_HI__COUNTER_HI__SHIFT',
    'GCEA_PERFCOUNTER_LO__COUNTER_LO_MASK',
    'GCEA_PERFCOUNTER_LO__COUNTER_LO__SHIFT',
    'GCEA_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK',
    'GCEA_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT',
    'GCEA_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK',
    'GCEA_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT',
    'GCEA_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK',
    'GCEA_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT',
    'GCEA_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK',
    'GCEA_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT',
    'GCEA_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK',
    'GCEA_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT',
    'GCEA_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK',
    'GCEA_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT',
    'GCEA_PROBE_CNTL__PRB_FILTER_DISABLE_MASK',
    'GCEA_PROBE_CNTL__PRB_FILTER_DISABLE__SHIFT',
    'GCEA_PROBE_CNTL__REQ2RSP_DELAY_MASK',
    'GCEA_PROBE_CNTL__REQ2RSP_DELAY__SHIFT',
    'GCEA_PROBE_MAP__CHADDR0_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR0_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR10_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR10_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR11_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR11_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR12_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR12_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR13_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR13_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR14_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR14_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR15_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR15_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR1_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR1_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR2_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR2_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR3_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR3_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR4_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR4_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR5_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR5_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR6_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR6_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR7_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR7_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR8_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR8_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__CHADDR9_TO_RIGHTTCC_MASK',
    'GCEA_PROBE_MAP__CHADDR9_TO_RIGHTTCC__SHIFT',
    'GCEA_PROBE_MAP__INTLV_SIZE_MASK',
    'GCEA_PROBE_MAP__INTLV_SIZE__SHIFT',
    'GCEA_SDP_ARB_DRAM__ALLOW_CHAIN_BREAKING_MASK',
    'GCEA_SDP_ARB_DRAM__ALLOW_CHAIN_BREAKING__SHIFT',
    'GCEA_SDP_ARB_DRAM__DECOUPLE_RDWR_BNKSTATE_MASK',
    'GCEA_SDP_ARB_DRAM__DECOUPLE_RDWR_BNKSTATE__SHIFT',
    'GCEA_SDP_ARB_DRAM__EARLY_SW2RD_ON_PRI_MASK',
    'GCEA_SDP_ARB_DRAM__EARLY_SW2RD_ON_PRI__SHIFT',
    'GCEA_SDP_ARB_DRAM__EARLY_SW2RD_ON_RES_MASK',
    'GCEA_SDP_ARB_DRAM__EARLY_SW2RD_ON_RES__SHIFT',
    'GCEA_SDP_ARB_DRAM__EARLY_SW2WR_ON_PRI_MASK',
    'GCEA_SDP_ARB_DRAM__EARLY_SW2WR_ON_PRI__SHIFT',
    'GCEA_SDP_ARB_DRAM__EARLY_SW2WR_ON_RES_MASK',
    'GCEA_SDP_ARB_DRAM__EARLY_SW2WR_ON_RES__SHIFT',
    'GCEA_SDP_ARB_DRAM__EOB_ON_EXPIRE_MASK',
    'GCEA_SDP_ARB_DRAM__EOB_ON_EXPIRE__SHIFT',
    'GCEA_SDP_ARB_DRAM__RDWR_BURST_LIMIT_CYCL_MASK',
    'GCEA_SDP_ARB_DRAM__RDWR_BURST_LIMIT_CYCL__SHIFT',
    'GCEA_SDP_ARB_DRAM__RDWR_BURST_LIMIT_DATA_MASK',
    'GCEA_SDP_ARB_DRAM__RDWR_BURST_LIMIT_DATA__SHIFT',
    'GCEA_SDP_ARB_FINAL__BURST_LIMIT_MULTIPLIER_MASK',
    'GCEA_SDP_ARB_FINAL__BURST_LIMIT_MULTIPLIER__SHIFT',
    'GCEA_SDP_ARB_FINAL__DRAM_BURST_LIMIT_MASK',
    'GCEA_SDP_ARB_FINAL__DRAM_BURST_LIMIT__SHIFT',
    'GCEA_SDP_ARB_FINAL__DRAM_BURST_STRETCH_MASK',
    'GCEA_SDP_ARB_FINAL__DRAM_BURST_STRETCH__SHIFT',
    'GCEA_SDP_ARB_FINAL__ERREVENT_ON_ERROR_MASK',
    'GCEA_SDP_ARB_FINAL__ERREVENT_ON_ERROR__SHIFT',
    'GCEA_SDP_ARB_FINAL__GMI_BURST_LIMIT_MASK',
    'GCEA_SDP_ARB_FINAL__GMI_BURST_LIMIT__SHIFT',
    'GCEA_SDP_ARB_FINAL__GMI_BURST_STRETCH_MASK',
    'GCEA_SDP_ARB_FINAL__GMI_BURST_STRETCH__SHIFT',
    'GCEA_SDP_ARB_FINAL__HALTREQ_ON_ERROR_MASK',
    'GCEA_SDP_ARB_FINAL__HALTREQ_ON_ERROR__SHIFT',
    'GCEA_SDP_ARB_FINAL__IO_BURST_LIMIT_MASK',
    'GCEA_SDP_ARB_FINAL__IO_BURST_LIMIT__SHIFT',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC0_MASK',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC0__SHIFT',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC1_MASK',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC1__SHIFT',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC2_MASK',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC2__SHIFT',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC3_MASK',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC3__SHIFT',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC4_MASK',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC4__SHIFT',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC5_MASK',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC5__SHIFT',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC6_MASK',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC6__SHIFT',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC7_MASK',
    'GCEA_SDP_ARB_FINAL__RDONLY_VC7__SHIFT',
    'GCEA_SDP_BACKDOOR_CMDCREDITS0__VC0_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_CMDCREDITS0__VC0_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_CMDCREDITS0__VC1_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_CMDCREDITS0__VC1_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_CMDCREDITS0__VC2_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_CMDCREDITS0__VC2_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_CMDCREDITS0__VC3_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_CMDCREDITS0__VC3_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_CMDCREDITS0__VC4_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_CMDCREDITS0__VC4_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_CMDCREDITS1__POOL_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_CMDCREDITS1__POOL_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_CMDCREDITS1__VC4_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_CMDCREDITS1__VC4_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_CMDCREDITS1__VC5_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_CMDCREDITS1__VC5_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_CMDCREDITS1__VC6_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_CMDCREDITS1__VC6_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_CMDCREDITS1__VC7_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_CMDCREDITS1__VC7_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_DATACREDITS0__VC0_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_DATACREDITS0__VC0_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_DATACREDITS0__VC1_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_DATACREDITS0__VC1_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_DATACREDITS0__VC2_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_DATACREDITS0__VC2_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_DATACREDITS0__VC3_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_DATACREDITS0__VC3_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_DATACREDITS0__VC4_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_DATACREDITS0__VC4_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_DATACREDITS1__POOL_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_DATACREDITS1__POOL_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_DATACREDITS1__VC4_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_DATACREDITS1__VC4_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_DATACREDITS1__VC5_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_DATACREDITS1__VC5_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_DATACREDITS1__VC6_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_DATACREDITS1__VC6_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_DATACREDITS1__VC7_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_DATACREDITS1__VC7_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_MISCCREDITS__PRB_REQ_CREDITS_RELEASED_MASK',
    'GCEA_SDP_BACKDOOR_MISCCREDITS__PRB_REQ_CREDITS_RELEASED__SHIFT',
    'GCEA_SDP_BACKDOOR_MISCCREDITS__PRB_RSP_CREDITS_RECEIVED_MASK',
    'GCEA_SDP_BACKDOOR_MISCCREDITS__PRB_RSP_CREDITS_RECEIVED__SHIFT',
    'GCEA_SDP_BACKDOOR_MISCCREDITS__RDRSP_CREDITS_RELEASED_MASK',
    'GCEA_SDP_BACKDOOR_MISCCREDITS__RDRSP_CREDITS_RELEASED__SHIFT',
    'GCEA_SDP_BACKDOOR_MISCCREDITS__WRRSP_CREDITS_RELEASED_MASK',
    'GCEA_SDP_BACKDOOR_MISCCREDITS__WRRSP_CREDITS_RELEASED__SHIFT',
    'GCEA_SDP_CREDITS__PRB_REQ_CREDITS_MASK',
    'GCEA_SDP_CREDITS__PRB_REQ_CREDITS__SHIFT',
    'GCEA_SDP_CREDITS__RD_RESP_CREDITS_MASK',
    'GCEA_SDP_CREDITS__RD_RESP_CREDITS__SHIFT',
    'GCEA_SDP_CREDITS__TAG_LIMIT_MASK',
    'GCEA_SDP_CREDITS__TAG_LIMIT__SHIFT',
    'GCEA_SDP_CREDITS__WR_RESP_CREDITS_MASK',
    'GCEA_SDP_CREDITS__WR_RESP_CREDITS__SHIFT',
    'GCEA_SDP_DRAM_PRIORITY__RD_GROUP0_PRIORITY_MASK',
    'GCEA_SDP_DRAM_PRIORITY__RD_GROUP0_PRIORITY__SHIFT',
    'GCEA_SDP_DRAM_PRIORITY__RD_GROUP1_PRIORITY_MASK',
    'GCEA_SDP_DRAM_PRIORITY__RD_GROUP1_PRIORITY__SHIFT',
    'GCEA_SDP_DRAM_PRIORITY__RD_GROUP2_PRIORITY_MASK',
    'GCEA_SDP_DRAM_PRIORITY__RD_GROUP2_PRIORITY__SHIFT',
    'GCEA_SDP_DRAM_PRIORITY__RD_GROUP3_PRIORITY_MASK',
    'GCEA_SDP_DRAM_PRIORITY__RD_GROUP3_PRIORITY__SHIFT',
    'GCEA_SDP_DRAM_PRIORITY__WR_GROUP0_PRIORITY_MASK',
    'GCEA_SDP_DRAM_PRIORITY__WR_GROUP0_PRIORITY__SHIFT',
    'GCEA_SDP_DRAM_PRIORITY__WR_GROUP1_PRIORITY_MASK',
    'GCEA_SDP_DRAM_PRIORITY__WR_GROUP1_PRIORITY__SHIFT',
    'GCEA_SDP_DRAM_PRIORITY__WR_GROUP2_PRIORITY_MASK',
    'GCEA_SDP_DRAM_PRIORITY__WR_GROUP2_PRIORITY__SHIFT',
    'GCEA_SDP_DRAM_PRIORITY__WR_GROUP3_PRIORITY_MASK',
    'GCEA_SDP_DRAM_PRIORITY__WR_GROUP3_PRIORITY__SHIFT',
    'GCEA_SDP_ENABLE__ENABLE_MASK', 'GCEA_SDP_ENABLE__ENABLE__SHIFT',
    'GCEA_SDP_IO_PRIORITY__RD_GROUP0_PRIORITY_MASK',
    'GCEA_SDP_IO_PRIORITY__RD_GROUP0_PRIORITY__SHIFT',
    'GCEA_SDP_IO_PRIORITY__RD_GROUP1_PRIORITY_MASK',
    'GCEA_SDP_IO_PRIORITY__RD_GROUP1_PRIORITY__SHIFT',
    'GCEA_SDP_IO_PRIORITY__RD_GROUP2_PRIORITY_MASK',
    'GCEA_SDP_IO_PRIORITY__RD_GROUP2_PRIORITY__SHIFT',
    'GCEA_SDP_IO_PRIORITY__RD_GROUP3_PRIORITY_MASK',
    'GCEA_SDP_IO_PRIORITY__RD_GROUP3_PRIORITY__SHIFT',
    'GCEA_SDP_IO_PRIORITY__WR_GROUP0_PRIORITY_MASK',
    'GCEA_SDP_IO_PRIORITY__WR_GROUP0_PRIORITY__SHIFT',
    'GCEA_SDP_IO_PRIORITY__WR_GROUP1_PRIORITY_MASK',
    'GCEA_SDP_IO_PRIORITY__WR_GROUP1_PRIORITY__SHIFT',
    'GCEA_SDP_IO_PRIORITY__WR_GROUP2_PRIORITY_MASK',
    'GCEA_SDP_IO_PRIORITY__WR_GROUP2_PRIORITY__SHIFT',
    'GCEA_SDP_IO_PRIORITY__WR_GROUP3_PRIORITY_MASK',
    'GCEA_SDP_IO_PRIORITY__WR_GROUP3_PRIORITY__SHIFT',
    'GCEA_SDP_REQ_CNTL__INNER_DOMAIN_MODE_MASK',
    'GCEA_SDP_REQ_CNTL__INNER_DOMAIN_MODE__SHIFT',
    'GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_ATOMIC_MASK',
    'GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_ATOMIC__SHIFT',
    'GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_READ_MASK',
    'GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_READ__SHIFT',
    'GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_WRITE_MASK',
    'GCEA_SDP_REQ_CNTL__REQ_BLOCK_LEVEL_WRITE__SHIFT',
    'GCEA_SDP_REQ_CNTL__REQ_CHAIN_OVERRIDE_DRAM_MASK',
    'GCEA_SDP_REQ_CNTL__REQ_CHAIN_OVERRIDE_DRAM__SHIFT',
    'GCEA_SDP_REQ_CNTL__REQ_CHAIN_OVERRIDE_GMI_MASK',
    'GCEA_SDP_REQ_CNTL__REQ_CHAIN_OVERRIDE_GMI__SHIFT',
    'GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_ATOMIC_MASK',
    'GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_ATOMIC__SHIFT',
    'GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_READ_MASK',
    'GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_READ__SHIFT',
    'GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_WRITE_MASK',
    'GCEA_SDP_REQ_CNTL__REQ_PASS_PW_OVERRIDE_WRITE__SHIFT',
    'GCEA_SDP_TAG_RESERVE0__VC0_MASK',
    'GCEA_SDP_TAG_RESERVE0__VC0__SHIFT',
    'GCEA_SDP_TAG_RESERVE0__VC1_MASK',
    'GCEA_SDP_TAG_RESERVE0__VC1__SHIFT',
    'GCEA_SDP_TAG_RESERVE0__VC2_MASK',
    'GCEA_SDP_TAG_RESERVE0__VC2__SHIFT',
    'GCEA_SDP_TAG_RESERVE0__VC3_MASK',
    'GCEA_SDP_TAG_RESERVE0__VC3__SHIFT',
    'GCEA_SDP_TAG_RESERVE1__VC4_MASK',
    'GCEA_SDP_TAG_RESERVE1__VC4__SHIFT',
    'GCEA_SDP_TAG_RESERVE1__VC5_MASK',
    'GCEA_SDP_TAG_RESERVE1__VC5__SHIFT',
    'GCEA_SDP_TAG_RESERVE1__VC6_MASK',
    'GCEA_SDP_TAG_RESERVE1__VC6__SHIFT',
    'GCEA_SDP_TAG_RESERVE1__VC7_MASK',
    'GCEA_SDP_TAG_RESERVE1__VC7__SHIFT',
    'GCEA_SDP_VCC_RESERVE0__VC0_CREDITS_MASK',
    'GCEA_SDP_VCC_RESERVE0__VC0_CREDITS__SHIFT',
    'GCEA_SDP_VCC_RESERVE0__VC1_CREDITS_MASK',
    'GCEA_SDP_VCC_RESERVE0__VC1_CREDITS__SHIFT',
    'GCEA_SDP_VCC_RESERVE0__VC2_CREDITS_MASK',
    'GCEA_SDP_VCC_RESERVE0__VC2_CREDITS__SHIFT',
    'GCEA_SDP_VCC_RESERVE0__VC3_CREDITS_MASK',
    'GCEA_SDP_VCC_RESERVE0__VC3_CREDITS__SHIFT',
    'GCEA_SDP_VCC_RESERVE0__VC4_CREDITS_MASK',
    'GCEA_SDP_VCC_RESERVE0__VC4_CREDITS__SHIFT',
    'GCEA_SDP_VCC_RESERVE1__DISTRIBUTE_POOL_MASK',
    'GCEA_SDP_VCC_RESERVE1__DISTRIBUTE_POOL__SHIFT',
    'GCEA_SDP_VCC_RESERVE1__VC5_CREDITS_MASK',
    'GCEA_SDP_VCC_RESERVE1__VC5_CREDITS__SHIFT',
    'GCEA_SDP_VCC_RESERVE1__VC6_CREDITS_MASK',
    'GCEA_SDP_VCC_RESERVE1__VC6_CREDITS__SHIFT',
    'GCEA_SDP_VCC_RESERVE1__VC7_CREDITS_MASK',
    'GCEA_SDP_VCC_RESERVE1__VC7_CREDITS__SHIFT',
    'GCEA_SDP_VCD_RESERVE0__VC0_CREDITS_MASK',
    'GCEA_SDP_VCD_RESERVE0__VC0_CREDITS__SHIFT',
    'GCEA_SDP_VCD_RESERVE0__VC1_CREDITS_MASK',
    'GCEA_SDP_VCD_RESERVE0__VC1_CREDITS__SHIFT',
    'GCEA_SDP_VCD_RESERVE0__VC2_CREDITS_MASK',
    'GCEA_SDP_VCD_RESERVE0__VC2_CREDITS__SHIFT',
    'GCEA_SDP_VCD_RESERVE0__VC3_CREDITS_MASK',
    'GCEA_SDP_VCD_RESERVE0__VC3_CREDITS__SHIFT',
    'GCEA_SDP_VCD_RESERVE0__VC4_CREDITS_MASK',
    'GCEA_SDP_VCD_RESERVE0__VC4_CREDITS__SHIFT',
    'GCEA_SDP_VCD_RESERVE1__DISTRIBUTE_POOL_MASK',
    'GCEA_SDP_VCD_RESERVE1__DISTRIBUTE_POOL__SHIFT',
    'GCEA_SDP_VCD_RESERVE1__VC5_CREDITS_MASK',
    'GCEA_SDP_VCD_RESERVE1__VC5_CREDITS__SHIFT',
    'GCEA_SDP_VCD_RESERVE1__VC6_CREDITS_MASK',
    'GCEA_SDP_VCD_RESERVE1__VC6_CREDITS__SHIFT',
    'GCEA_SDP_VCD_RESERVE1__VC7_CREDITS_MASK',
    'GCEA_SDP_VCD_RESERVE1__VC7_CREDITS__SHIFT',
    'GCEA_TCC_XBR_CREDITS__DRAM_RD_LIMIT_MASK',
    'GCEA_TCC_XBR_CREDITS__DRAM_RD_LIMIT__SHIFT',
    'GCEA_TCC_XBR_CREDITS__DRAM_RD_RESERVE_MASK',
    'GCEA_TCC_XBR_CREDITS__DRAM_RD_RESERVE__SHIFT',
    'GCEA_TCC_XBR_CREDITS__DRAM_WR_LIMIT_MASK',
    'GCEA_TCC_XBR_CREDITS__DRAM_WR_LIMIT__SHIFT',
    'GCEA_TCC_XBR_CREDITS__DRAM_WR_RESERVE_MASK',
    'GCEA_TCC_XBR_CREDITS__DRAM_WR_RESERVE__SHIFT',
    'GCEA_TCC_XBR_CREDITS__IO_RD_LIMIT_MASK',
    'GCEA_TCC_XBR_CREDITS__IO_RD_LIMIT__SHIFT',
    'GCEA_TCC_XBR_CREDITS__IO_RD_RESERVE_MASK',
    'GCEA_TCC_XBR_CREDITS__IO_RD_RESERVE__SHIFT',
    'GCEA_TCC_XBR_CREDITS__IO_WR_LIMIT_MASK',
    'GCEA_TCC_XBR_CREDITS__IO_WR_LIMIT__SHIFT',
    'GCEA_TCC_XBR_CREDITS__IO_WR_RESERVE_MASK',
    'GCEA_TCC_XBR_CREDITS__IO_WR_RESERVE__SHIFT',
    'GCEA_TCC_XBR_MAXBURST__DRAM_RD_MASK',
    'GCEA_TCC_XBR_MAXBURST__DRAM_RD__SHIFT',
    'GCEA_TCC_XBR_MAXBURST__DRAM_WR_MASK',
    'GCEA_TCC_XBR_MAXBURST__DRAM_WR__SHIFT',
    'GCEA_TCC_XBR_MAXBURST__IO_RD_MASK',
    'GCEA_TCC_XBR_MAXBURST__IO_RD__SHIFT',
    'GCEA_TCC_XBR_MAXBURST__IO_WR_MASK',
    'GCEA_TCC_XBR_MAXBURST__IO_WR__SHIFT',
    'GCEA_UE_ERR_STATUS_HI__ECC_MASK',
    'GCEA_UE_ERR_STATUS_HI__ECC__SHIFT',
    'GCEA_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'GCEA_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'GCEA_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'GCEA_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'GCEA_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'GCEA_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'GCEA_UE_ERR_STATUS_HI__PARITY_MASK',
    'GCEA_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'GCEA_UE_ERR_STATUS_HI__RESERVED_FIELD_MASK',
    'GCEA_UE_ERR_STATUS_HI__RESERVED_FIELD__SHIFT',
    'GCEA_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'GCEA_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'GCEA_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'GCEA_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'GCEA_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'GCEA_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'GCEA_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'GCEA_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'GCEA_UE_ERR_STATUS_LO__STATUS_VALID_FLAG_MASK',
    'GCEA_UE_ERR_STATUS_LO__STATUS_VALID_FLAG__SHIFT',
    'GC_CANE_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'GC_CANE_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'GC_CANE_CE_ERR_STATUS_HI__ECC_MASK',
    'GC_CANE_CE_ERR_STATUS_HI__ECC__SHIFT',
    'GC_CANE_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'GC_CANE_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'GC_CANE_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'GC_CANE_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'GC_CANE_CE_ERR_STATUS_HI__POISON_MASK',
    'GC_CANE_CE_ERR_STATUS_HI__POISON__SHIFT',
    'GC_CANE_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'GC_CANE_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'GC_CANE_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'GC_CANE_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'GC_CANE_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'GC_CANE_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'GC_CANE_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'GC_CANE_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'GC_CANE_ERR_STATUS__BUSY_ON_ERROR_MASK',
    'GC_CANE_ERR_STATUS__BUSY_ON_ERROR__SHIFT',
    'GC_CANE_ERR_STATUS__BUSY_ON_UER_ERROR_MASK',
    'GC_CANE_ERR_STATUS__BUSY_ON_UER_ERROR__SHIFT',
    'GC_CANE_ERR_STATUS__CLEAR_ERROR_STATUS_MASK',
    'GC_CANE_ERR_STATUS__CLEAR_ERROR_STATUS__SHIFT',
    'GC_CANE_ERR_STATUS__FUE_FLAG_MASK',
    'GC_CANE_ERR_STATUS__FUE_FLAG__SHIFT',
    'GC_CANE_ERR_STATUS__INTERRUPT_ON_FATAL_MASK',
    'GC_CANE_ERR_STATUS__INTERRUPT_ON_FATAL__SHIFT',
    'GC_CANE_ERR_STATUS__LEVEL_INTERRUPT_MASK',
    'GC_CANE_ERR_STATUS__LEVEL_INTERRUPT__SHIFT',
    'GC_CANE_ERR_STATUS__SDPM_RDRSP_DATAPARITY_ERROR_MASK',
    'GC_CANE_ERR_STATUS__SDPM_RDRSP_DATAPARITY_ERROR__SHIFT',
    'GC_CANE_ERR_STATUS__SDPM_RDRSP_DATASTATUS_MASK',
    'GC_CANE_ERR_STATUS__SDPM_RDRSP_DATASTATUS__SHIFT',
    'GC_CANE_ERR_STATUS__SDPM_RDRSP_STATUS_MASK',
    'GC_CANE_ERR_STATUS__SDPM_RDRSP_STATUS__SHIFT',
    'GC_CANE_ERR_STATUS__SDPM_WRRSP_STATUS_MASK',
    'GC_CANE_ERR_STATUS__SDPM_WRRSP_STATUS__SHIFT',
    'GC_CANE_ERR_STATUS__SDPS_DAT_ERROR_MASK',
    'GC_CANE_ERR_STATUS__SDPS_DAT_ERROR__SHIFT',
    'GC_CANE_ERR_STATUS__SDPS_DAT_PARITY_ERROR_MASK',
    'GC_CANE_ERR_STATUS__SDPS_DAT_PARITY_ERROR__SHIFT',
    'GC_CANE_UE_ERR_STATUS_HI__ECC_MASK',
    'GC_CANE_UE_ERR_STATUS_HI__ECC__SHIFT',
    'GC_CANE_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'GC_CANE_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'GC_CANE_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'GC_CANE_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'GC_CANE_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'GC_CANE_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'GC_CANE_UE_ERR_STATUS_HI__PARITY_MASK',
    'GC_CANE_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'GC_CANE_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'GC_CANE_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'GC_CANE_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'GC_CANE_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'GC_CANE_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'GC_CANE_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'GC_CANE_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'GC_CANE_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'GC_CANE_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'GC_CANE_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'GC_PRIV_MODE__MC_PRIV_MODE_MASK',
    'GC_PRIV_MODE__MC_PRIV_MODE__SHIFT',
    'GC_USER_PRIM_CONFIG__INACTIVE_IA_MASK',
    'GC_USER_PRIM_CONFIG__INACTIVE_IA__SHIFT',
    'GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA_MASK',
    'GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA__SHIFT',
    'GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK',
    'GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT',
    'GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0_MASK',
    'GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0__SHIFT',
    'GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1_MASK',
    'GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1__SHIFT',
    'GC_USER_RB_REDUNDANCY__FAILED_RB0_MASK',
    'GC_USER_RB_REDUNDANCY__FAILED_RB0__SHIFT',
    'GC_USER_RB_REDUNDANCY__FAILED_RB1_MASK',
    'GC_USER_RB_REDUNDANCY__FAILED_RB1__SHIFT',
    'GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK',
    'GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT',
    'GC_USER_SHADER_RATE_CONFIG__DPFP_RATE_MASK',
    'GC_USER_SHADER_RATE_CONFIG__DPFP_RATE__SHIFT',
    'GC_USER_SHADER_RATE_CONFIG__HALF_LDS_MASK',
    'GC_USER_SHADER_RATE_CONFIG__HALF_LDS__SHIFT',
    'GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK',
    'GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE__SHIFT',
    'GDFLL_EDC_HYSTERESIS_CNTL__MAX_HYSTERESIS_MASK',
    'GDFLL_EDC_HYSTERESIS_CNTL__MAX_HYSTERESIS__SHIFT',
    'GDFLL_EDC_HYSTERESIS_STAT__EDC_MASK',
    'GDFLL_EDC_HYSTERESIS_STAT__EDC__SHIFT',
    'GDFLL_EDC_HYSTERESIS_STAT__HYSTERESIS_CNT_MASK',
    'GDFLL_EDC_HYSTERESIS_STAT__HYSTERESIS_CNT__SHIFT',
    'GDS_ATOM_BASE__BASE_MASK', 'GDS_ATOM_BASE__BASE__SHIFT',
    'GDS_ATOM_BASE__UNUSED_MASK', 'GDS_ATOM_BASE__UNUSED__SHIFT',
    'GDS_ATOM_CNTL__AINC_MASK', 'GDS_ATOM_CNTL__AINC__SHIFT',
    'GDS_ATOM_CNTL__DMODE_MASK', 'GDS_ATOM_CNTL__DMODE__SHIFT',
    'GDS_ATOM_CNTL__UNUSED1_MASK', 'GDS_ATOM_CNTL__UNUSED1__SHIFT',
    'GDS_ATOM_CNTL__UNUSED2_MASK', 'GDS_ATOM_CNTL__UNUSED2__SHIFT',
    'GDS_ATOM_COMPLETE__COMPLETE_MASK',
    'GDS_ATOM_COMPLETE__COMPLETE__SHIFT',
    'GDS_ATOM_COMPLETE__UNUSED_MASK',
    'GDS_ATOM_COMPLETE__UNUSED__SHIFT', 'GDS_ATOM_DST__DST_MASK',
    'GDS_ATOM_DST__DST__SHIFT', 'GDS_ATOM_OFFSET0__OFFSET0_MASK',
    'GDS_ATOM_OFFSET0__OFFSET0__SHIFT',
    'GDS_ATOM_OFFSET0__UNUSED_MASK',
    'GDS_ATOM_OFFSET0__UNUSED__SHIFT',
    'GDS_ATOM_OFFSET1__OFFSET1_MASK',
    'GDS_ATOM_OFFSET1__OFFSET1__SHIFT',
    'GDS_ATOM_OFFSET1__UNUSED_MASK',
    'GDS_ATOM_OFFSET1__UNUSED__SHIFT', 'GDS_ATOM_OP__OP_MASK',
    'GDS_ATOM_OP__OP__SHIFT', 'GDS_ATOM_OP__UNUSED_MASK',
    'GDS_ATOM_OP__UNUSED__SHIFT', 'GDS_ATOM_READ0_U__DATA_MASK',
    'GDS_ATOM_READ0_U__DATA__SHIFT', 'GDS_ATOM_READ0__DATA_MASK',
    'GDS_ATOM_READ0__DATA__SHIFT', 'GDS_ATOM_READ1_U__DATA_MASK',
    'GDS_ATOM_READ1_U__DATA__SHIFT', 'GDS_ATOM_READ1__DATA_MASK',
    'GDS_ATOM_READ1__DATA__SHIFT', 'GDS_ATOM_SIZE__SIZE_MASK',
    'GDS_ATOM_SIZE__SIZE__SHIFT', 'GDS_ATOM_SIZE__UNUSED_MASK',
    'GDS_ATOM_SIZE__UNUSED__SHIFT', 'GDS_ATOM_SRC0_U__DATA_MASK',
    'GDS_ATOM_SRC0_U__DATA__SHIFT', 'GDS_ATOM_SRC0__DATA_MASK',
    'GDS_ATOM_SRC0__DATA__SHIFT', 'GDS_ATOM_SRC1_U__DATA_MASK',
    'GDS_ATOM_SRC1_U__DATA__SHIFT', 'GDS_ATOM_SRC1__DATA_MASK',
    'GDS_ATOM_SRC1__DATA__SHIFT', 'GDS_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'GDS_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'GDS_CE_ERR_STATUS_HI__ECC_MASK',
    'GDS_CE_ERR_STATUS_HI__ECC__SHIFT',
    'GDS_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'GDS_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'GDS_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'GDS_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'GDS_CE_ERR_STATUS_HI__OTHER_MASK',
    'GDS_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'GDS_CE_ERR_STATUS_HI__POISON_MASK',
    'GDS_CE_ERR_STATUS_HI__POISON__SHIFT',
    'GDS_CE_ERR_STATUS_HI__RESERVED_MASK',
    'GDS_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'GDS_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'GDS_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'GDS_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'GDS_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'GDS_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'GDS_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'GDS_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'GDS_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'GDS_CNTL_STATUS__CREDIT_BUSY0_MASK',
    'GDS_CNTL_STATUS__CREDIT_BUSY0__SHIFT',
    'GDS_CNTL_STATUS__CREDIT_BUSY1_MASK',
    'GDS_CNTL_STATUS__CREDIT_BUSY1__SHIFT',
    'GDS_CNTL_STATUS__CREDIT_BUSY2_MASK',
    'GDS_CNTL_STATUS__CREDIT_BUSY2__SHIFT',
    'GDS_CNTL_STATUS__CREDIT_BUSY3_MASK',
    'GDS_CNTL_STATUS__CREDIT_BUSY3__SHIFT',
    'GDS_CNTL_STATUS__CREDIT_BUSY4_MASK',
    'GDS_CNTL_STATUS__CREDIT_BUSY4__SHIFT',
    'GDS_CNTL_STATUS__CREDIT_BUSY5_MASK',
    'GDS_CNTL_STATUS__CREDIT_BUSY5__SHIFT',
    'GDS_CNTL_STATUS__CREDIT_BUSY6_MASK',
    'GDS_CNTL_STATUS__CREDIT_BUSY6__SHIFT',
    'GDS_CNTL_STATUS__CREDIT_BUSY7_MASK',
    'GDS_CNTL_STATUS__CREDIT_BUSY7__SHIFT',
    'GDS_CNTL_STATUS__DS_ADDR_CONFLICT_MASK',
    'GDS_CNTL_STATUS__DS_ADDR_CONFLICT__SHIFT',
    'GDS_CNTL_STATUS__DS_BANK_CONFLICT_MASK',
    'GDS_CNTL_STATUS__DS_BANK_CONFLICT__SHIFT',
    'GDS_CNTL_STATUS__DS_BUSY_MASK',
    'GDS_CNTL_STATUS__DS_BUSY__SHIFT',
    'GDS_CNTL_STATUS__DS_RD_CLAMP_MASK',
    'GDS_CNTL_STATUS__DS_RD_CLAMP__SHIFT',
    'GDS_CNTL_STATUS__DS_WR_CLAMP_MASK',
    'GDS_CNTL_STATUS__DS_WR_CLAMP__SHIFT',
    'GDS_CNTL_STATUS__GDS_BUSY_MASK',
    'GDS_CNTL_STATUS__GDS_BUSY__SHIFT',
    'GDS_CNTL_STATUS__GRBM_RBUF_BUSY_MASK',
    'GDS_CNTL_STATUS__GRBM_RBUF_BUSY__SHIFT',
    'GDS_CNTL_STATUS__GRBM_WBUF_BUSY_MASK',
    'GDS_CNTL_STATUS__GRBM_WBUF_BUSY__SHIFT',
    'GDS_CNTL_STATUS__GWS_BUSY_MASK',
    'GDS_CNTL_STATUS__GWS_BUSY__SHIFT',
    'GDS_CNTL_STATUS__ORD_APP_BUSY_MASK',
    'GDS_CNTL_STATUS__ORD_APP_BUSY__SHIFT',
    'GDS_CNTL_STATUS__ORD_FIFO_BUSY_MASK',
    'GDS_CNTL_STATUS__ORD_FIFO_BUSY__SHIFT',
    'GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID_MASK',
    'GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT',
    'GDS_CONFIG__SH0_GPR_PHASE_SEL_MASK',
    'GDS_CONFIG__SH0_GPR_PHASE_SEL__SHIFT',
    'GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK',
    'GDS_CONFIG__SH1_GPR_PHASE_SEL__SHIFT',
    'GDS_CONFIG__SH2_GPR_PHASE_SEL_MASK',
    'GDS_CONFIG__SH2_GPR_PHASE_SEL__SHIFT',
    'GDS_CONFIG__SH3_GPR_PHASE_SEL_MASK',
    'GDS_CONFIG__SH3_GPR_PHASE_SEL__SHIFT',
    'GDS_CONFIG__SH4_GPR_PHASE_SEL_MASK',
    'GDS_CONFIG__SH4_GPR_PHASE_SEL__SHIFT',
    'GDS_CONFIG__SH5_GPR_PHASE_SEL_MASK',
    'GDS_CONFIG__SH5_GPR_PHASE_SEL__SHIFT',
    'GDS_CONFIG__SH6_GPR_PHASE_SEL_MASK',
    'GDS_CONFIG__SH6_GPR_PHASE_SEL__SHIFT',
    'GDS_CONFIG__SH7_GPR_PHASE_SEL_MASK',
    'GDS_CONFIG__SH7_GPR_PHASE_SEL__SHIFT',
    'GDS_CONFIG__WRITE_DIS_MASK', 'GDS_CONFIG__WRITE_DIS__SHIFT',
    'GDS_CS_CTXSW_CNT0__PTR_MASK', 'GDS_CS_CTXSW_CNT0__PTR__SHIFT',
    'GDS_CS_CTXSW_CNT0__UPDN_MASK', 'GDS_CS_CTXSW_CNT0__UPDN__SHIFT',
    'GDS_CS_CTXSW_CNT1__PTR_MASK', 'GDS_CS_CTXSW_CNT1__PTR__SHIFT',
    'GDS_CS_CTXSW_CNT1__UPDN_MASK', 'GDS_CS_CTXSW_CNT1__UPDN__SHIFT',
    'GDS_CS_CTXSW_CNT2__PTR_MASK', 'GDS_CS_CTXSW_CNT2__PTR__SHIFT',
    'GDS_CS_CTXSW_CNT2__UPDN_MASK', 'GDS_CS_CTXSW_CNT2__UPDN__SHIFT',
    'GDS_CS_CTXSW_CNT3__PTR_MASK', 'GDS_CS_CTXSW_CNT3__PTR__SHIFT',
    'GDS_CS_CTXSW_CNT3__UPDN_MASK', 'GDS_CS_CTXSW_CNT3__UPDN__SHIFT',
    'GDS_CS_CTXSW_STATUS__R_MASK', 'GDS_CS_CTXSW_STATUS__R__SHIFT',
    'GDS_CS_CTXSW_STATUS__UNUSED_MASK',
    'GDS_CS_CTXSW_STATUS__UNUSED__SHIFT',
    'GDS_CS_CTXSW_STATUS__W_MASK', 'GDS_CS_CTXSW_STATUS__W__SHIFT',
    'GDS_DSM_CNTL2__GDS_INJECT_DELAY_MASK',
    'GDS_DSM_CNTL2__GDS_INJECT_DELAY__SHIFT',
    'GDS_DSM_CNTL2__GDS_INPUT_QUEUE_ENABLE_ERROR_INJECT_MASK',
    'GDS_DSM_CNTL2__GDS_INPUT_QUEUE_ENABLE_ERROR_INJECT__SHIFT',
    'GDS_DSM_CNTL2__GDS_INPUT_QUEUE_SELECT_INJECT_DELAY_MASK',
    'GDS_DSM_CNTL2__GDS_INPUT_QUEUE_SELECT_INJECT_DELAY__SHIFT',
    'GDS_DSM_CNTL2__GDS_MEM_ENABLE_ERROR_INJECT_MASK',
    'GDS_DSM_CNTL2__GDS_MEM_ENABLE_ERROR_INJECT__SHIFT',
    'GDS_DSM_CNTL2__GDS_MEM_SELECT_INJECT_DELAY_MASK',
    'GDS_DSM_CNTL2__GDS_MEM_SELECT_INJECT_DELAY__SHIFT',
    'GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_ENABLE_ERROR_INJECT_MASK',
    'GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_SELECT_INJECT_DELAY_MASK',
    'GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_SELECT_INJECT_DELAY__SHIFT',
    'GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_ENABLE_ERROR_INJECT_MASK',
    'GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_SELECT_INJECT_DELAY_MASK',
    'GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_SELECT_INJECT_DELAY__SHIFT',
    'GDS_DSM_CNTL2__GDS_PIPE_MEM_ENABLE_ERROR_INJECT_MASK',
    'GDS_DSM_CNTL2__GDS_PIPE_MEM_ENABLE_ERROR_INJECT__SHIFT',
    'GDS_DSM_CNTL2__GDS_PIPE_MEM_SELECT_INJECT_DELAY_MASK',
    'GDS_DSM_CNTL2__GDS_PIPE_MEM_SELECT_INJECT_DELAY__SHIFT',
    'GDS_DSM_CNTL2__UNUSED_MASK', 'GDS_DSM_CNTL2__UNUSED__SHIFT',
    'GDS_DSM_CNTL__GDS_INPUT_QUEUE_ENABLE_SINGLE_WRITE_MASK',
    'GDS_DSM_CNTL__GDS_INPUT_QUEUE_ENABLE_SINGLE_WRITE__SHIFT',
    'GDS_DSM_CNTL__GDS_MEM_ENABLE_SINGLE_WRITE_MASK',
    'GDS_DSM_CNTL__GDS_MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GDS_DSM_CNTL__GDS_PHY_CMD_RAM_ENABLE_SINGLE_WRITE_MASK',
    'GDS_DSM_CNTL__GDS_PHY_CMD_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'GDS_DSM_CNTL__GDS_PHY_DATA_RAM_ENABLE_SINGLE_WRITE_MASK',
    'GDS_DSM_CNTL__GDS_PHY_DATA_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'GDS_DSM_CNTL__GDS_PIPE_MEM_ENABLE_SINGLE_WRITE_MASK',
    'GDS_DSM_CNTL__GDS_PIPE_MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_0_MASK',
    'GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_0__SHIFT',
    'GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_1_MASK',
    'GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_1__SHIFT',
    'GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_0_MASK',
    'GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_0__SHIFT',
    'GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_1_MASK',
    'GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_1__SHIFT',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_0_MASK',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_0__SHIFT',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_1_MASK',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_1__SHIFT',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_0_MASK',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_0__SHIFT',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_1_MASK',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_1__SHIFT',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_0_MASK',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_0__SHIFT',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_1_MASK',
    'GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_1__SHIFT',
    'GDS_DSM_CNTL__UNUSED_MASK', 'GDS_DSM_CNTL__UNUSED__SHIFT',
    'GDS_EDC_CNT__GDS_MEM_DED_MASK',
    'GDS_EDC_CNT__GDS_MEM_DED__SHIFT',
    'GDS_EDC_CNT__GDS_MEM_SEC_MASK',
    'GDS_EDC_CNT__GDS_MEM_SEC__SHIFT', 'GDS_EDC_CNT__UNUSED_MASK',
    'GDS_EDC_CNT__UNUSED__SHIFT', 'GDS_EDC_GRBM_CNT__DED_MASK',
    'GDS_EDC_GRBM_CNT__DED__SHIFT', 'GDS_EDC_GRBM_CNT__SEC_MASK',
    'GDS_EDC_GRBM_CNT__SEC__SHIFT', 'GDS_EDC_GRBM_CNT__UNUSED_MASK',
    'GDS_EDC_GRBM_CNT__UNUSED__SHIFT',
    'GDS_EDC_OA_DED__ME0_CS_DED_MASK',
    'GDS_EDC_OA_DED__ME0_CS_DED__SHIFT',
    'GDS_EDC_OA_DED__ME0_GFXHP3D_GS_DED_MASK',
    'GDS_EDC_OA_DED__ME0_GFXHP3D_GS_DED__SHIFT',
    'GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED_MASK',
    'GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED__SHIFT',
    'GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED_MASK',
    'GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED__SHIFT',
    'GDS_EDC_OA_DED__ME1_PIPE0_DED_MASK',
    'GDS_EDC_OA_DED__ME1_PIPE0_DED__SHIFT',
    'GDS_EDC_OA_DED__ME1_PIPE1_DED_MASK',
    'GDS_EDC_OA_DED__ME1_PIPE1_DED__SHIFT',
    'GDS_EDC_OA_DED__ME1_PIPE2_DED_MASK',
    'GDS_EDC_OA_DED__ME1_PIPE2_DED__SHIFT',
    'GDS_EDC_OA_DED__ME1_PIPE3_DED_MASK',
    'GDS_EDC_OA_DED__ME1_PIPE3_DED__SHIFT',
    'GDS_EDC_OA_DED__ME2_PIPE0_DED_MASK',
    'GDS_EDC_OA_DED__ME2_PIPE0_DED__SHIFT',
    'GDS_EDC_OA_DED__ME2_PIPE1_DED_MASK',
    'GDS_EDC_OA_DED__ME2_PIPE1_DED__SHIFT',
    'GDS_EDC_OA_DED__ME2_PIPE2_DED_MASK',
    'GDS_EDC_OA_DED__ME2_PIPE2_DED__SHIFT',
    'GDS_EDC_OA_DED__ME2_PIPE3_DED_MASK',
    'GDS_EDC_OA_DED__ME2_PIPE3_DED__SHIFT',
    'GDS_EDC_OA_DED__UNUSED1_MASK', 'GDS_EDC_OA_DED__UNUSED1__SHIFT',
    'GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_DED_MASK',
    'GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_DED__SHIFT',
    'GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_SEC_MASK',
    'GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_SEC__SHIFT',
    'GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_DED_MASK',
    'GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_DED__SHIFT',
    'GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_SEC_MASK',
    'GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_SEC__SHIFT',
    'GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_DED_MASK',
    'GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_DED__SHIFT',
    'GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_SEC_MASK',
    'GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_SEC__SHIFT',
    'GDS_EDC_OA_PHY_CNT__UNUSED1_MASK',
    'GDS_EDC_OA_PHY_CNT__UNUSED1__SHIFT',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_DED_MASK',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_DED__SHIFT',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_SEC_MASK',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_SEC__SHIFT',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_DED_MASK',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_DED__SHIFT',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_SEC_MASK',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_SEC__SHIFT',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_DED_MASK',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_DED__SHIFT',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_SEC_MASK',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_SEC__SHIFT',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_DED_MASK',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_DED__SHIFT',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_SEC_MASK',
    'GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_SEC__SHIFT',
    'GDS_EDC_OA_PIPE_CNT__UNUSED_MASK',
    'GDS_EDC_OA_PIPE_CNT__UNUSED__SHIFT',
    'GDS_ENHANCE2__GDS_FED_IN_PROPAGATE_MASK',
    'GDS_ENHANCE2__GDS_FED_IN_PROPAGATE__SHIFT',
    'GDS_ENHANCE2__GDS_PHY_CMD_RAM_FGCG_OVERRIDE_MASK',
    'GDS_ENHANCE2__GDS_PHY_CMD_RAM_FGCG_OVERRIDE__SHIFT',
    'GDS_ENHANCE2__GDS_TD_INTERFACES_FGCG_OVERRIDE_MASK',
    'GDS_ENHANCE2__GDS_TD_INTERFACES_FGCG_OVERRIDE__SHIFT',
    'GDS_ENHANCE2__MISC_MASK', 'GDS_ENHANCE2__MISC__SHIFT',
    'GDS_ENHANCE2__UNUSED_MASK', 'GDS_ENHANCE2__UNUSED__SHIFT',
    'GDS_ENHANCE__AUTO_INC_INDEX_MASK',
    'GDS_ENHANCE__AUTO_INC_INDEX__SHIFT',
    'GDS_ENHANCE__CGPG_RESTORE_MASK',
    'GDS_ENHANCE__CGPG_RESTORE__SHIFT',
    'GDS_ENHANCE__DS_MEM_CLK_GATE_DIS_MASK',
    'GDS_ENHANCE__DS_MEM_CLK_GATE_DIS__SHIFT',
    'GDS_ENHANCE__GDSA_PC_CGTS_DIS_MASK',
    'GDS_ENHANCE__GDSA_PC_CGTS_DIS__SHIFT',
    'GDS_ENHANCE__GDSO_PC_CGTS_DIS_MASK',
    'GDS_ENHANCE__GDSO_PC_CGTS_DIS__SHIFT',
    'GDS_ENHANCE__GDS_CLK_ENHANCE_DIS_MASK',
    'GDS_ENHANCE__GDS_CLK_ENHANCE_DIS__SHIFT',
    'GDS_ENHANCE__MISC_MASK', 'GDS_ENHANCE__MISC__SHIFT',
    'GDS_ENHANCE__RD_BUF_TAG_MISS_MASK',
    'GDS_ENHANCE__RD_BUF_TAG_MISS__SHIFT', 'GDS_ENHANCE__UNUSED_MASK',
    'GDS_ENHANCE__UNUSED__SHIFT',
    'GDS_ENHANCE__WD_GDS_CSB_OVERRIDE_MASK',
    'GDS_ENHANCE__WD_GDS_CSB_OVERRIDE__SHIFT',
    'GDS_GFX_CTXSW_STATUS__R_MASK', 'GDS_GFX_CTXSW_STATUS__R__SHIFT',
    'GDS_GFX_CTXSW_STATUS__UNUSED_MASK',
    'GDS_GFX_CTXSW_STATUS__UNUSED__SHIFT',
    'GDS_GFX_CTXSW_STATUS__W_MASK', 'GDS_GFX_CTXSW_STATUS__W__SHIFT',
    'GDS_GS_CTXSW_CNT0__PTR_MASK', 'GDS_GS_CTXSW_CNT0__PTR__SHIFT',
    'GDS_GS_CTXSW_CNT0__UPDN_MASK', 'GDS_GS_CTXSW_CNT0__UPDN__SHIFT',
    'GDS_GS_CTXSW_CNT1__PTR_MASK', 'GDS_GS_CTXSW_CNT1__PTR__SHIFT',
    'GDS_GS_CTXSW_CNT1__UPDN_MASK', 'GDS_GS_CTXSW_CNT1__UPDN__SHIFT',
    'GDS_GS_CTXSW_CNT2__PTR_MASK', 'GDS_GS_CTXSW_CNT2__PTR__SHIFT',
    'GDS_GS_CTXSW_CNT2__UPDN_MASK', 'GDS_GS_CTXSW_CNT2__UPDN__SHIFT',
    'GDS_GS_CTXSW_CNT3__PTR_MASK', 'GDS_GS_CTXSW_CNT3__PTR__SHIFT',
    'GDS_GS_CTXSW_CNT3__UPDN_MASK', 'GDS_GS_CTXSW_CNT3__UPDN__SHIFT',
    'GDS_GWS_RESET0__RESOURCE0_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE0_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE10_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE10_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE11_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE11_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE12_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE12_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE13_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE13_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE14_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE14_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE15_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE15_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE16_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE16_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE17_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE17_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE18_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE18_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE19_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE19_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE1_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE1_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE20_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE20_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE21_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE21_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE22_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE22_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE23_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE23_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE24_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE24_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE25_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE25_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE26_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE26_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE27_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE27_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE28_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE28_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE29_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE29_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE2_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE2_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE30_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE30_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE31_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE31_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE3_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE3_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE4_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE4_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE5_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE5_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE6_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE6_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE7_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE7_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE8_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE8_RESET__SHIFT',
    'GDS_GWS_RESET0__RESOURCE9_RESET_MASK',
    'GDS_GWS_RESET0__RESOURCE9_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE32_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE32_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE33_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE33_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE34_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE34_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE35_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE35_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE36_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE36_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE37_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE37_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE38_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE38_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE39_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE39_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE40_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE40_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE41_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE41_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE42_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE42_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE43_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE43_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE44_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE44_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE45_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE45_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE46_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE46_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE47_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE47_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE48_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE48_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE49_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE49_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE50_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE50_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE51_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE51_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE52_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE52_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE53_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE53_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE54_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE54_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE55_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE55_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE56_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE56_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE57_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE57_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE58_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE58_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE59_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE59_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE60_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE60_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE61_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE61_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE62_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE62_RESET__SHIFT',
    'GDS_GWS_RESET1__RESOURCE63_RESET_MASK',
    'GDS_GWS_RESET1__RESOURCE63_RESET__SHIFT',
    'GDS_GWS_RESOURCE_CNTL__INDEX_MASK',
    'GDS_GWS_RESOURCE_CNTL__INDEX__SHIFT',
    'GDS_GWS_RESOURCE_CNTL__UNUSED_MASK',
    'GDS_GWS_RESOURCE_CNTL__UNUSED__SHIFT',
    'GDS_GWS_RESOURCE_CNT__RESOURCE_CNT_MASK',
    'GDS_GWS_RESOURCE_CNT__RESOURCE_CNT__SHIFT',
    'GDS_GWS_RESOURCE_CNT__UNUSED_MASK',
    'GDS_GWS_RESOURCE_CNT__UNUSED__SHIFT',
    'GDS_GWS_RESOURCE_RESET__RESET_MASK',
    'GDS_GWS_RESOURCE_RESET__RESET__SHIFT',
    'GDS_GWS_RESOURCE_RESET__RESOURCE_ID_MASK',
    'GDS_GWS_RESOURCE_RESET__RESOURCE_ID__SHIFT',
    'GDS_GWS_RESOURCE__COUNTER_MASK',
    'GDS_GWS_RESOURCE__COUNTER__SHIFT', 'GDS_GWS_RESOURCE__DED_MASK',
    'GDS_GWS_RESOURCE__DED__SHIFT', 'GDS_GWS_RESOURCE__FLAG_MASK',
    'GDS_GWS_RESOURCE__FLAG__SHIFT', 'GDS_GWS_RESOURCE__HALTED_MASK',
    'GDS_GWS_RESOURCE__HALTED__SHIFT',
    'GDS_GWS_RESOURCE__HEAD_FLAG_MASK',
    'GDS_GWS_RESOURCE__HEAD_FLAG__SHIFT',
    'GDS_GWS_RESOURCE__HEAD_QUEUE_MASK',
    'GDS_GWS_RESOURCE__HEAD_QUEUE__SHIFT',
    'GDS_GWS_RESOURCE__HEAD_VALID_MASK',
    'GDS_GWS_RESOURCE__HEAD_VALID__SHIFT',
    'GDS_GWS_RESOURCE__RELEASE_ALL_MASK',
    'GDS_GWS_RESOURCE__RELEASE_ALL__SHIFT',
    'GDS_GWS_RESOURCE__TYPE_MASK', 'GDS_GWS_RESOURCE__TYPE__SHIFT',
    'GDS_GWS_VMID0__BASE_MASK', 'GDS_GWS_VMID0__BASE__SHIFT',
    'GDS_GWS_VMID0__SIZE_MASK', 'GDS_GWS_VMID0__SIZE__SHIFT',
    'GDS_GWS_VMID10__BASE_MASK', 'GDS_GWS_VMID10__BASE__SHIFT',
    'GDS_GWS_VMID10__SIZE_MASK', 'GDS_GWS_VMID10__SIZE__SHIFT',
    'GDS_GWS_VMID11__BASE_MASK', 'GDS_GWS_VMID11__BASE__SHIFT',
    'GDS_GWS_VMID11__SIZE_MASK', 'GDS_GWS_VMID11__SIZE__SHIFT',
    'GDS_GWS_VMID12__BASE_MASK', 'GDS_GWS_VMID12__BASE__SHIFT',
    'GDS_GWS_VMID12__SIZE_MASK', 'GDS_GWS_VMID12__SIZE__SHIFT',
    'GDS_GWS_VMID13__BASE_MASK', 'GDS_GWS_VMID13__BASE__SHIFT',
    'GDS_GWS_VMID13__SIZE_MASK', 'GDS_GWS_VMID13__SIZE__SHIFT',
    'GDS_GWS_VMID14__BASE_MASK', 'GDS_GWS_VMID14__BASE__SHIFT',
    'GDS_GWS_VMID14__SIZE_MASK', 'GDS_GWS_VMID14__SIZE__SHIFT',
    'GDS_GWS_VMID15__BASE_MASK', 'GDS_GWS_VMID15__BASE__SHIFT',
    'GDS_GWS_VMID15__SIZE_MASK', 'GDS_GWS_VMID15__SIZE__SHIFT',
    'GDS_GWS_VMID1__BASE_MASK', 'GDS_GWS_VMID1__BASE__SHIFT',
    'GDS_GWS_VMID1__SIZE_MASK', 'GDS_GWS_VMID1__SIZE__SHIFT',
    'GDS_GWS_VMID2__BASE_MASK', 'GDS_GWS_VMID2__BASE__SHIFT',
    'GDS_GWS_VMID2__SIZE_MASK', 'GDS_GWS_VMID2__SIZE__SHIFT',
    'GDS_GWS_VMID3__BASE_MASK', 'GDS_GWS_VMID3__BASE__SHIFT',
    'GDS_GWS_VMID3__SIZE_MASK', 'GDS_GWS_VMID3__SIZE__SHIFT',
    'GDS_GWS_VMID4__BASE_MASK', 'GDS_GWS_VMID4__BASE__SHIFT',
    'GDS_GWS_VMID4__SIZE_MASK', 'GDS_GWS_VMID4__SIZE__SHIFT',
    'GDS_GWS_VMID5__BASE_MASK', 'GDS_GWS_VMID5__BASE__SHIFT',
    'GDS_GWS_VMID5__SIZE_MASK', 'GDS_GWS_VMID5__SIZE__SHIFT',
    'GDS_GWS_VMID6__BASE_MASK', 'GDS_GWS_VMID6__BASE__SHIFT',
    'GDS_GWS_VMID6__SIZE_MASK', 'GDS_GWS_VMID6__SIZE__SHIFT',
    'GDS_GWS_VMID7__BASE_MASK', 'GDS_GWS_VMID7__BASE__SHIFT',
    'GDS_GWS_VMID7__SIZE_MASK', 'GDS_GWS_VMID7__SIZE__SHIFT',
    'GDS_GWS_VMID8__BASE_MASK', 'GDS_GWS_VMID8__BASE__SHIFT',
    'GDS_GWS_VMID8__SIZE_MASK', 'GDS_GWS_VMID8__SIZE__SHIFT',
    'GDS_GWS_VMID9__BASE_MASK', 'GDS_GWS_VMID9__BASE__SHIFT',
    'GDS_GWS_VMID9__SIZE_MASK', 'GDS_GWS_VMID9__SIZE__SHIFT',
    'GDS_OA_ADDRESS__CRAWLER_MASK',
    'GDS_OA_ADDRESS__CRAWLER_TYPE_MASK',
    'GDS_OA_ADDRESS__CRAWLER_TYPE__SHIFT',
    'GDS_OA_ADDRESS__CRAWLER__SHIFT',
    'GDS_OA_ADDRESS__DS_ADDRESS_MASK',
    'GDS_OA_ADDRESS__DS_ADDRESS__SHIFT',
    'GDS_OA_ADDRESS__ENABLE_MASK', 'GDS_OA_ADDRESS__ENABLE__SHIFT',
    'GDS_OA_ADDRESS__NO_ALLOC_MASK',
    'GDS_OA_ADDRESS__NO_ALLOC__SHIFT', 'GDS_OA_ADDRESS__UNUSED_MASK',
    'GDS_OA_ADDRESS__UNUSED__SHIFT', 'GDS_OA_CGPG_RESTORE__MEID_MASK',
    'GDS_OA_CGPG_RESTORE__MEID__SHIFT',
    'GDS_OA_CGPG_RESTORE__PIPEID_MASK',
    'GDS_OA_CGPG_RESTORE__PIPEID__SHIFT',
    'GDS_OA_CGPG_RESTORE__QUEUEID_MASK',
    'GDS_OA_CGPG_RESTORE__QUEUEID__SHIFT',
    'GDS_OA_CGPG_RESTORE__UNUSED_MASK',
    'GDS_OA_CGPG_RESTORE__UNUSED__SHIFT',
    'GDS_OA_CGPG_RESTORE__VMID_MASK',
    'GDS_OA_CGPG_RESTORE__VMID__SHIFT', 'GDS_OA_CNTL__INDEX_MASK',
    'GDS_OA_CNTL__INDEX__SHIFT', 'GDS_OA_CNTL__UNUSED_MASK',
    'GDS_OA_CNTL__UNUSED__SHIFT',
    'GDS_OA_COUNTER__SPACE_AVAILABLE_MASK',
    'GDS_OA_COUNTER__SPACE_AVAILABLE__SHIFT',
    'GDS_OA_INCDEC__INCDEC_MASK', 'GDS_OA_INCDEC__INCDEC__SHIFT',
    'GDS_OA_INCDEC__VALUE_MASK', 'GDS_OA_INCDEC__VALUE__SHIFT',
    'GDS_OA_RESET_MASK__ME0_CS_RESET_MASK',
    'GDS_OA_RESET_MASK__ME0_CS_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME0_GFXHP3D_GS_RESET_MASK',
    'GDS_OA_RESET_MASK__ME0_GFXHP3D_GS_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET_MASK',
    'GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET_MASK',
    'GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME1_PIPE0_RESET_MASK',
    'GDS_OA_RESET_MASK__ME1_PIPE0_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME1_PIPE1_RESET_MASK',
    'GDS_OA_RESET_MASK__ME1_PIPE1_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME1_PIPE2_RESET_MASK',
    'GDS_OA_RESET_MASK__ME1_PIPE2_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME1_PIPE3_RESET_MASK',
    'GDS_OA_RESET_MASK__ME1_PIPE3_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME2_PIPE0_RESET_MASK',
    'GDS_OA_RESET_MASK__ME2_PIPE0_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME2_PIPE1_RESET_MASK',
    'GDS_OA_RESET_MASK__ME2_PIPE1_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME2_PIPE2_RESET_MASK',
    'GDS_OA_RESET_MASK__ME2_PIPE2_RESET__SHIFT',
    'GDS_OA_RESET_MASK__ME2_PIPE3_RESET_MASK',
    'GDS_OA_RESET_MASK__ME2_PIPE3_RESET__SHIFT',
    'GDS_OA_RESET_MASK__UNUSED1_MASK',
    'GDS_OA_RESET_MASK__UNUSED1__SHIFT', 'GDS_OA_RESET__PIPE_ID_MASK',
    'GDS_OA_RESET__PIPE_ID__SHIFT', 'GDS_OA_RESET__RESET_MASK',
    'GDS_OA_RESET__RESET__SHIFT', 'GDS_OA_RING_SIZE__RING_SIZE_MASK',
    'GDS_OA_RING_SIZE__RING_SIZE__SHIFT', 'GDS_OA_VMID0__MASK_MASK',
    'GDS_OA_VMID0__MASK__SHIFT', 'GDS_OA_VMID0__UNUSED_MASK',
    'GDS_OA_VMID0__UNUSED__SHIFT', 'GDS_OA_VMID10__MASK_MASK',
    'GDS_OA_VMID10__MASK__SHIFT', 'GDS_OA_VMID10__UNUSED_MASK',
    'GDS_OA_VMID10__UNUSED__SHIFT', 'GDS_OA_VMID11__MASK_MASK',
    'GDS_OA_VMID11__MASK__SHIFT', 'GDS_OA_VMID11__UNUSED_MASK',
    'GDS_OA_VMID11__UNUSED__SHIFT', 'GDS_OA_VMID12__MASK_MASK',
    'GDS_OA_VMID12__MASK__SHIFT', 'GDS_OA_VMID12__UNUSED_MASK',
    'GDS_OA_VMID12__UNUSED__SHIFT', 'GDS_OA_VMID13__MASK_MASK',
    'GDS_OA_VMID13__MASK__SHIFT', 'GDS_OA_VMID13__UNUSED_MASK',
    'GDS_OA_VMID13__UNUSED__SHIFT', 'GDS_OA_VMID14__MASK_MASK',
    'GDS_OA_VMID14__MASK__SHIFT', 'GDS_OA_VMID14__UNUSED_MASK',
    'GDS_OA_VMID14__UNUSED__SHIFT', 'GDS_OA_VMID15__MASK_MASK',
    'GDS_OA_VMID15__MASK__SHIFT', 'GDS_OA_VMID15__UNUSED_MASK',
    'GDS_OA_VMID15__UNUSED__SHIFT', 'GDS_OA_VMID1__MASK_MASK',
    'GDS_OA_VMID1__MASK__SHIFT', 'GDS_OA_VMID1__UNUSED_MASK',
    'GDS_OA_VMID1__UNUSED__SHIFT', 'GDS_OA_VMID2__MASK_MASK',
    'GDS_OA_VMID2__MASK__SHIFT', 'GDS_OA_VMID2__UNUSED_MASK',
    'GDS_OA_VMID2__UNUSED__SHIFT', 'GDS_OA_VMID3__MASK_MASK',
    'GDS_OA_VMID3__MASK__SHIFT', 'GDS_OA_VMID3__UNUSED_MASK',
    'GDS_OA_VMID3__UNUSED__SHIFT', 'GDS_OA_VMID4__MASK_MASK',
    'GDS_OA_VMID4__MASK__SHIFT', 'GDS_OA_VMID4__UNUSED_MASK',
    'GDS_OA_VMID4__UNUSED__SHIFT', 'GDS_OA_VMID5__MASK_MASK',
    'GDS_OA_VMID5__MASK__SHIFT', 'GDS_OA_VMID5__UNUSED_MASK',
    'GDS_OA_VMID5__UNUSED__SHIFT', 'GDS_OA_VMID6__MASK_MASK',
    'GDS_OA_VMID6__MASK__SHIFT', 'GDS_OA_VMID6__UNUSED_MASK',
    'GDS_OA_VMID6__UNUSED__SHIFT', 'GDS_OA_VMID7__MASK_MASK',
    'GDS_OA_VMID7__MASK__SHIFT', 'GDS_OA_VMID7__UNUSED_MASK',
    'GDS_OA_VMID7__UNUSED__SHIFT', 'GDS_OA_VMID8__MASK_MASK',
    'GDS_OA_VMID8__MASK__SHIFT', 'GDS_OA_VMID8__UNUSED_MASK',
    'GDS_OA_VMID8__UNUSED__SHIFT', 'GDS_OA_VMID9__MASK_MASK',
    'GDS_OA_VMID9__MASK__SHIFT', 'GDS_OA_VMID9__UNUSED_MASK',
    'GDS_OA_VMID9__UNUSED__SHIFT',
    'GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'GDS_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'GDS_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'GDS_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'GDS_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'GDS_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'GDS_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'GDS_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'GDS_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'GDS_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'GDS_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'GDS_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'GDS_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'GDS_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'GDS_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'GDS_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'GDS_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'GDS_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'GDS_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'GDS_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'GDS_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'GDS_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'GDS_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'GDS_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'GDS_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'GDS_PERFCOUNTER2_SELECT__CNTR_MODE_MASK',
    'GDS_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT',
    'GDS_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'GDS_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'GDS_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'GDS_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'GDS_PERFCOUNTER3_SELECT__CNTR_MODE_MASK',
    'GDS_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT',
    'GDS_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'GDS_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'GDS_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'GDS_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'GDS_PROTECTION_FAULT__ADDRESS_MASK',
    'GDS_PROTECTION_FAULT__ADDRESS__SHIFT',
    'GDS_PROTECTION_FAULT__CU_ID_MASK',
    'GDS_PROTECTION_FAULT__CU_ID__SHIFT',
    'GDS_PROTECTION_FAULT__FAULT_DETECTED_MASK',
    'GDS_PROTECTION_FAULT__FAULT_DETECTED__SHIFT',
    'GDS_PROTECTION_FAULT__GRBM_MASK',
    'GDS_PROTECTION_FAULT__GRBM__SHIFT',
    'GDS_PROTECTION_FAULT__SH_ID_MASK',
    'GDS_PROTECTION_FAULT__SH_ID__SHIFT',
    'GDS_PROTECTION_FAULT__SIMD_ID_MASK',
    'GDS_PROTECTION_FAULT__SIMD_ID__SHIFT',
    'GDS_PROTECTION_FAULT__WAVE_ID_MASK',
    'GDS_PROTECTION_FAULT__WAVE_ID__SHIFT',
    'GDS_PROTECTION_FAULT__WRITE_DIS_MASK',
    'GDS_PROTECTION_FAULT__WRITE_DIS__SHIFT',
    'GDS_PS0_CTXSW_CNT0__PTR_MASK', 'GDS_PS0_CTXSW_CNT0__PTR__SHIFT',
    'GDS_PS0_CTXSW_CNT0__UPDN_MASK',
    'GDS_PS0_CTXSW_CNT0__UPDN__SHIFT', 'GDS_PS0_CTXSW_CNT1__PTR_MASK',
    'GDS_PS0_CTXSW_CNT1__PTR__SHIFT', 'GDS_PS0_CTXSW_CNT1__UPDN_MASK',
    'GDS_PS0_CTXSW_CNT1__UPDN__SHIFT', 'GDS_PS0_CTXSW_CNT2__PTR_MASK',
    'GDS_PS0_CTXSW_CNT2__PTR__SHIFT', 'GDS_PS0_CTXSW_CNT2__UPDN_MASK',
    'GDS_PS0_CTXSW_CNT2__UPDN__SHIFT', 'GDS_PS0_CTXSW_CNT3__PTR_MASK',
    'GDS_PS0_CTXSW_CNT3__PTR__SHIFT', 'GDS_PS0_CTXSW_CNT3__UPDN_MASK',
    'GDS_PS0_CTXSW_CNT3__UPDN__SHIFT', 'GDS_PS1_CTXSW_CNT0__PTR_MASK',
    'GDS_PS1_CTXSW_CNT0__PTR__SHIFT', 'GDS_PS1_CTXSW_CNT0__UPDN_MASK',
    'GDS_PS1_CTXSW_CNT0__UPDN__SHIFT', 'GDS_PS1_CTXSW_CNT1__PTR_MASK',
    'GDS_PS1_CTXSW_CNT1__PTR__SHIFT', 'GDS_PS1_CTXSW_CNT1__UPDN_MASK',
    'GDS_PS1_CTXSW_CNT1__UPDN__SHIFT', 'GDS_PS1_CTXSW_CNT2__PTR_MASK',
    'GDS_PS1_CTXSW_CNT2__PTR__SHIFT', 'GDS_PS1_CTXSW_CNT2__UPDN_MASK',
    'GDS_PS1_CTXSW_CNT2__UPDN__SHIFT', 'GDS_PS1_CTXSW_CNT3__PTR_MASK',
    'GDS_PS1_CTXSW_CNT3__PTR__SHIFT', 'GDS_PS1_CTXSW_CNT3__UPDN_MASK',
    'GDS_PS1_CTXSW_CNT3__UPDN__SHIFT', 'GDS_PS2_CTXSW_CNT0__PTR_MASK',
    'GDS_PS2_CTXSW_CNT0__PTR__SHIFT', 'GDS_PS2_CTXSW_CNT0__UPDN_MASK',
    'GDS_PS2_CTXSW_CNT0__UPDN__SHIFT', 'GDS_PS2_CTXSW_CNT1__PTR_MASK',
    'GDS_PS2_CTXSW_CNT1__PTR__SHIFT', 'GDS_PS2_CTXSW_CNT1__UPDN_MASK',
    'GDS_PS2_CTXSW_CNT1__UPDN__SHIFT', 'GDS_PS2_CTXSW_CNT2__PTR_MASK',
    'GDS_PS2_CTXSW_CNT2__PTR__SHIFT', 'GDS_PS2_CTXSW_CNT2__UPDN_MASK',
    'GDS_PS2_CTXSW_CNT2__UPDN__SHIFT', 'GDS_PS2_CTXSW_CNT3__PTR_MASK',
    'GDS_PS2_CTXSW_CNT3__PTR__SHIFT', 'GDS_PS2_CTXSW_CNT3__UPDN_MASK',
    'GDS_PS2_CTXSW_CNT3__UPDN__SHIFT', 'GDS_PS3_CTXSW_CNT0__PTR_MASK',
    'GDS_PS3_CTXSW_CNT0__PTR__SHIFT', 'GDS_PS3_CTXSW_CNT0__UPDN_MASK',
    'GDS_PS3_CTXSW_CNT0__UPDN__SHIFT', 'GDS_PS3_CTXSW_CNT1__PTR_MASK',
    'GDS_PS3_CTXSW_CNT1__PTR__SHIFT', 'GDS_PS3_CTXSW_CNT1__UPDN_MASK',
    'GDS_PS3_CTXSW_CNT1__UPDN__SHIFT', 'GDS_PS3_CTXSW_CNT2__PTR_MASK',
    'GDS_PS3_CTXSW_CNT2__PTR__SHIFT', 'GDS_PS3_CTXSW_CNT2__UPDN_MASK',
    'GDS_PS3_CTXSW_CNT2__UPDN__SHIFT', 'GDS_PS3_CTXSW_CNT3__PTR_MASK',
    'GDS_PS3_CTXSW_CNT3__PTR__SHIFT', 'GDS_PS3_CTXSW_CNT3__UPDN_MASK',
    'GDS_PS3_CTXSW_CNT3__UPDN__SHIFT', 'GDS_PS4_CTXSW_CNT0__PTR_MASK',
    'GDS_PS4_CTXSW_CNT0__PTR__SHIFT', 'GDS_PS4_CTXSW_CNT0__UPDN_MASK',
    'GDS_PS4_CTXSW_CNT0__UPDN__SHIFT', 'GDS_PS4_CTXSW_CNT1__PTR_MASK',
    'GDS_PS4_CTXSW_CNT1__PTR__SHIFT', 'GDS_PS4_CTXSW_CNT1__UPDN_MASK',
    'GDS_PS4_CTXSW_CNT1__UPDN__SHIFT', 'GDS_PS4_CTXSW_CNT2__PTR_MASK',
    'GDS_PS4_CTXSW_CNT2__PTR__SHIFT', 'GDS_PS4_CTXSW_CNT2__UPDN_MASK',
    'GDS_PS4_CTXSW_CNT2__UPDN__SHIFT', 'GDS_PS4_CTXSW_CNT3__PTR_MASK',
    'GDS_PS4_CTXSW_CNT3__PTR__SHIFT', 'GDS_PS4_CTXSW_CNT3__UPDN_MASK',
    'GDS_PS4_CTXSW_CNT3__UPDN__SHIFT', 'GDS_PS5_CTXSW_CNT0__PTR_MASK',
    'GDS_PS5_CTXSW_CNT0__PTR__SHIFT', 'GDS_PS5_CTXSW_CNT0__UPDN_MASK',
    'GDS_PS5_CTXSW_CNT0__UPDN__SHIFT', 'GDS_PS5_CTXSW_CNT1__PTR_MASK',
    'GDS_PS5_CTXSW_CNT1__PTR__SHIFT', 'GDS_PS5_CTXSW_CNT1__UPDN_MASK',
    'GDS_PS5_CTXSW_CNT1__UPDN__SHIFT', 'GDS_PS5_CTXSW_CNT2__PTR_MASK',
    'GDS_PS5_CTXSW_CNT2__PTR__SHIFT', 'GDS_PS5_CTXSW_CNT2__UPDN_MASK',
    'GDS_PS5_CTXSW_CNT2__UPDN__SHIFT', 'GDS_PS5_CTXSW_CNT3__PTR_MASK',
    'GDS_PS5_CTXSW_CNT3__PTR__SHIFT', 'GDS_PS5_CTXSW_CNT3__UPDN_MASK',
    'GDS_PS5_CTXSW_CNT3__UPDN__SHIFT', 'GDS_PS6_CTXSW_CNT0__PTR_MASK',
    'GDS_PS6_CTXSW_CNT0__PTR__SHIFT', 'GDS_PS6_CTXSW_CNT0__UPDN_MASK',
    'GDS_PS6_CTXSW_CNT0__UPDN__SHIFT', 'GDS_PS6_CTXSW_CNT1__PTR_MASK',
    'GDS_PS6_CTXSW_CNT1__PTR__SHIFT', 'GDS_PS6_CTXSW_CNT1__UPDN_MASK',
    'GDS_PS6_CTXSW_CNT1__UPDN__SHIFT', 'GDS_PS6_CTXSW_CNT2__PTR_MASK',
    'GDS_PS6_CTXSW_CNT2__PTR__SHIFT', 'GDS_PS6_CTXSW_CNT2__UPDN_MASK',
    'GDS_PS6_CTXSW_CNT2__UPDN__SHIFT', 'GDS_PS6_CTXSW_CNT3__PTR_MASK',
    'GDS_PS6_CTXSW_CNT3__PTR__SHIFT', 'GDS_PS6_CTXSW_CNT3__UPDN_MASK',
    'GDS_PS6_CTXSW_CNT3__UPDN__SHIFT', 'GDS_PS7_CTXSW_CNT0__PTR_MASK',
    'GDS_PS7_CTXSW_CNT0__PTR__SHIFT', 'GDS_PS7_CTXSW_CNT0__UPDN_MASK',
    'GDS_PS7_CTXSW_CNT0__UPDN__SHIFT', 'GDS_PS7_CTXSW_CNT1__PTR_MASK',
    'GDS_PS7_CTXSW_CNT1__PTR__SHIFT', 'GDS_PS7_CTXSW_CNT1__UPDN_MASK',
    'GDS_PS7_CTXSW_CNT1__UPDN__SHIFT', 'GDS_PS7_CTXSW_CNT2__PTR_MASK',
    'GDS_PS7_CTXSW_CNT2__PTR__SHIFT', 'GDS_PS7_CTXSW_CNT2__UPDN_MASK',
    'GDS_PS7_CTXSW_CNT2__UPDN__SHIFT', 'GDS_PS7_CTXSW_CNT3__PTR_MASK',
    'GDS_PS7_CTXSW_CNT3__PTR__SHIFT', 'GDS_PS7_CTXSW_CNT3__UPDN_MASK',
    'GDS_PS7_CTXSW_CNT3__UPDN__SHIFT', 'GDS_RD_ADDR__READ_ADDR_MASK',
    'GDS_RD_ADDR__READ_ADDR__SHIFT',
    'GDS_RD_BURST_ADDR__BURST_ADDR_MASK',
    'GDS_RD_BURST_ADDR__BURST_ADDR__SHIFT',
    'GDS_RD_BURST_COUNT__BURST_COUNT_MASK',
    'GDS_RD_BURST_COUNT__BURST_COUNT__SHIFT',
    'GDS_RD_BURST_DATA__BURST_DATA_MASK',
    'GDS_RD_BURST_DATA__BURST_DATA__SHIFT',
    'GDS_RD_DATA__READ_DATA_MASK', 'GDS_RD_DATA__READ_DATA__SHIFT',
    'GDS_UE_ERR_STATUS_HI__ECC_MASK',
    'GDS_UE_ERR_STATUS_HI__ECC__SHIFT',
    'GDS_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'GDS_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'GDS_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'GDS_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'GDS_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'GDS_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'GDS_UE_ERR_STATUS_HI__PARITY_MASK',
    'GDS_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'GDS_UE_ERR_STATUS_HI__RESERVED_MASK',
    'GDS_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'GDS_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'GDS_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'GDS_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'GDS_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'GDS_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'GDS_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'GDS_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'GDS_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'GDS_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'GDS_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'GDS_VMID0_BASE__BASE_MASK', 'GDS_VMID0_BASE__BASE__SHIFT',
    'GDS_VMID0_SIZE__SIZE_MASK', 'GDS_VMID0_SIZE__SIZE__SHIFT',
    'GDS_VMID10_BASE__BASE_MASK', 'GDS_VMID10_BASE__BASE__SHIFT',
    'GDS_VMID10_SIZE__SIZE_MASK', 'GDS_VMID10_SIZE__SIZE__SHIFT',
    'GDS_VMID11_BASE__BASE_MASK', 'GDS_VMID11_BASE__BASE__SHIFT',
    'GDS_VMID11_SIZE__SIZE_MASK', 'GDS_VMID11_SIZE__SIZE__SHIFT',
    'GDS_VMID12_BASE__BASE_MASK', 'GDS_VMID12_BASE__BASE__SHIFT',
    'GDS_VMID12_SIZE__SIZE_MASK', 'GDS_VMID12_SIZE__SIZE__SHIFT',
    'GDS_VMID13_BASE__BASE_MASK', 'GDS_VMID13_BASE__BASE__SHIFT',
    'GDS_VMID13_SIZE__SIZE_MASK', 'GDS_VMID13_SIZE__SIZE__SHIFT',
    'GDS_VMID14_BASE__BASE_MASK', 'GDS_VMID14_BASE__BASE__SHIFT',
    'GDS_VMID14_SIZE__SIZE_MASK', 'GDS_VMID14_SIZE__SIZE__SHIFT',
    'GDS_VMID15_BASE__BASE_MASK', 'GDS_VMID15_BASE__BASE__SHIFT',
    'GDS_VMID15_SIZE__SIZE_MASK', 'GDS_VMID15_SIZE__SIZE__SHIFT',
    'GDS_VMID1_BASE__BASE_MASK', 'GDS_VMID1_BASE__BASE__SHIFT',
    'GDS_VMID1_SIZE__SIZE_MASK', 'GDS_VMID1_SIZE__SIZE__SHIFT',
    'GDS_VMID2_BASE__BASE_MASK', 'GDS_VMID2_BASE__BASE__SHIFT',
    'GDS_VMID2_SIZE__SIZE_MASK', 'GDS_VMID2_SIZE__SIZE__SHIFT',
    'GDS_VMID3_BASE__BASE_MASK', 'GDS_VMID3_BASE__BASE__SHIFT',
    'GDS_VMID3_SIZE__SIZE_MASK', 'GDS_VMID3_SIZE__SIZE__SHIFT',
    'GDS_VMID4_BASE__BASE_MASK', 'GDS_VMID4_BASE__BASE__SHIFT',
    'GDS_VMID4_SIZE__SIZE_MASK', 'GDS_VMID4_SIZE__SIZE__SHIFT',
    'GDS_VMID5_BASE__BASE_MASK', 'GDS_VMID5_BASE__BASE__SHIFT',
    'GDS_VMID5_SIZE__SIZE_MASK', 'GDS_VMID5_SIZE__SIZE__SHIFT',
    'GDS_VMID6_BASE__BASE_MASK', 'GDS_VMID6_BASE__BASE__SHIFT',
    'GDS_VMID6_SIZE__SIZE_MASK', 'GDS_VMID6_SIZE__SIZE__SHIFT',
    'GDS_VMID7_BASE__BASE_MASK', 'GDS_VMID7_BASE__BASE__SHIFT',
    'GDS_VMID7_SIZE__SIZE_MASK', 'GDS_VMID7_SIZE__SIZE__SHIFT',
    'GDS_VMID8_BASE__BASE_MASK', 'GDS_VMID8_BASE__BASE__SHIFT',
    'GDS_VMID8_SIZE__SIZE_MASK', 'GDS_VMID8_SIZE__SIZE__SHIFT',
    'GDS_VMID9_BASE__BASE_MASK', 'GDS_VMID9_BASE__BASE__SHIFT',
    'GDS_VMID9_SIZE__SIZE_MASK', 'GDS_VMID9_SIZE__SIZE__SHIFT',
    'GDS_VM_PROTECTION_FAULT__ADDRESS_MASK',
    'GDS_VM_PROTECTION_FAULT__ADDRESS__SHIFT',
    'GDS_VM_PROTECTION_FAULT__FAULT_DETECTED_MASK',
    'GDS_VM_PROTECTION_FAULT__FAULT_DETECTED__SHIFT',
    'GDS_VM_PROTECTION_FAULT__GRBM_MASK',
    'GDS_VM_PROTECTION_FAULT__GRBM__SHIFT',
    'GDS_VM_PROTECTION_FAULT__GWS_MASK',
    'GDS_VM_PROTECTION_FAULT__GWS__SHIFT',
    'GDS_VM_PROTECTION_FAULT__OA_MASK',
    'GDS_VM_PROTECTION_FAULT__OA__SHIFT',
    'GDS_VM_PROTECTION_FAULT__TMZ_MASK',
    'GDS_VM_PROTECTION_FAULT__TMZ__SHIFT',
    'GDS_VM_PROTECTION_FAULT__VMID_MASK',
    'GDS_VM_PROTECTION_FAULT__VMID__SHIFT',
    'GDS_VM_PROTECTION_FAULT__WRITE_DIS_MASK',
    'GDS_VM_PROTECTION_FAULT__WRITE_DIS__SHIFT',
    'GDS_VS_CTXSW_CNT0__PTR_MASK', 'GDS_VS_CTXSW_CNT0__PTR__SHIFT',
    'GDS_VS_CTXSW_CNT0__UPDN_MASK', 'GDS_VS_CTXSW_CNT0__UPDN__SHIFT',
    'GDS_VS_CTXSW_CNT1__PTR_MASK', 'GDS_VS_CTXSW_CNT1__PTR__SHIFT',
    'GDS_VS_CTXSW_CNT1__UPDN_MASK', 'GDS_VS_CTXSW_CNT1__UPDN__SHIFT',
    'GDS_VS_CTXSW_CNT2__PTR_MASK', 'GDS_VS_CTXSW_CNT2__PTR__SHIFT',
    'GDS_VS_CTXSW_CNT2__UPDN_MASK', 'GDS_VS_CTXSW_CNT2__UPDN__SHIFT',
    'GDS_VS_CTXSW_CNT3__PTR_MASK', 'GDS_VS_CTXSW_CNT3__PTR__SHIFT',
    'GDS_VS_CTXSW_CNT3__UPDN_MASK', 'GDS_VS_CTXSW_CNT3__UPDN__SHIFT',
    'GDS_WD_GDS_CSB__COUNTER_MASK', 'GDS_WD_GDS_CSB__COUNTER__SHIFT',
    'GDS_WD_GDS_CSB__UNUSED_MASK', 'GDS_WD_GDS_CSB__UNUSED__SHIFT',
    'GDS_WRITE_COMPLETE__WRITE_COMPLETE_MASK',
    'GDS_WRITE_COMPLETE__WRITE_COMPLETE__SHIFT',
    'GDS_WR_ADDR__WRITE_ADDR_MASK', 'GDS_WR_ADDR__WRITE_ADDR__SHIFT',
    'GDS_WR_BURST_ADDR__WRITE_ADDR_MASK',
    'GDS_WR_BURST_ADDR__WRITE_ADDR__SHIFT',
    'GDS_WR_BURST_DATA__WRITE_DATA_MASK',
    'GDS_WR_BURST_DATA__WRITE_DATA__SHIFT',
    'GDS_WR_DATA__WRITE_DATA_MASK', 'GDS_WR_DATA__WRITE_DATA__SHIFT',
    'GFX_COPY_STATE__SRC_STATE_ID_MASK',
    'GFX_COPY_STATE__SRC_STATE_ID__SHIFT',
    'GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN_MASK',
    'GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN__SHIFT',
    'GFX_PIPE_CONTROL__HYSTERESIS_CNT_MASK',
    'GFX_PIPE_CONTROL__HYSTERESIS_CNT__SHIFT',
    'GFX_PIPE_CONTROL__RESERVED_MASK',
    'GFX_PIPE_CONTROL__RESERVED__SHIFT',
    'GRBM_CAM_DATA__CAM_ADDR_MASK', 'GRBM_CAM_DATA__CAM_ADDR__SHIFT',
    'GRBM_CAM_DATA__CAM_REMAPADDR_MASK',
    'GRBM_CAM_DATA__CAM_REMAPADDR__SHIFT',
    'GRBM_CAM_INDEX__CAM_INDEX_MASK',
    'GRBM_CAM_INDEX__CAM_INDEX__SHIFT',
    'GRBM_CHICKEN_BITS__DISABLE_CP_VMID_RESET_REQ_MASK',
    'GRBM_CHICKEN_BITS__DISABLE_CP_VMID_RESET_REQ__SHIFT',
    'GRBM_CHIP_REVISION__CHIP_REVISION_MASK',
    'GRBM_CHIP_REVISION__CHIP_REVISION__SHIFT',
    'GRBM_CNTL__READ_TIMEOUT_MASK', 'GRBM_CNTL__READ_TIMEOUT__SHIFT',
    'GRBM_CNTL__REPORT_LAST_RDERR_MASK',
    'GRBM_CNTL__REPORT_LAST_RDERR__SHIFT',
    'GRBM_DSM_BYPASS__BYPASS_BITS_MASK',
    'GRBM_DSM_BYPASS__BYPASS_BITS__SHIFT',
    'GRBM_DSM_BYPASS__BYPASS_EN_MASK',
    'GRBM_DSM_BYPASS__BYPASS_EN__SHIFT',
    'GRBM_FENCE_RANGE0__END_MASK', 'GRBM_FENCE_RANGE0__END__SHIFT',
    'GRBM_FENCE_RANGE0__START_MASK',
    'GRBM_FENCE_RANGE0__START__SHIFT', 'GRBM_FENCE_RANGE1__END_MASK',
    'GRBM_FENCE_RANGE1__END__SHIFT', 'GRBM_FENCE_RANGE1__START_MASK',
    'GRBM_FENCE_RANGE1__START__SHIFT',
    'GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT_MASK',
    'GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT__SHIFT',
    'GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK',
    'GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT__SHIFT',
    'GRBM_GFX_CNTL_SR_DATA__MEID_MASK',
    'GRBM_GFX_CNTL_SR_DATA__MEID__SHIFT',
    'GRBM_GFX_CNTL_SR_DATA__PIPEID_MASK',
    'GRBM_GFX_CNTL_SR_DATA__PIPEID__SHIFT',
    'GRBM_GFX_CNTL_SR_DATA__QUEUEID_MASK',
    'GRBM_GFX_CNTL_SR_DATA__QUEUEID__SHIFT',
    'GRBM_GFX_CNTL_SR_DATA__VMID_MASK',
    'GRBM_GFX_CNTL_SR_DATA__VMID__SHIFT',
    'GRBM_GFX_CNTL_SR_SELECT__INDEX_MASK',
    'GRBM_GFX_CNTL_SR_SELECT__INDEX__SHIFT',
    'GRBM_GFX_CNTL_SR_SELECT__VF_PF_MASK',
    'GRBM_GFX_CNTL_SR_SELECT__VF_PF__SHIFT',
    'GRBM_GFX_CNTL__MEID_MASK', 'GRBM_GFX_CNTL__MEID__SHIFT',
    'GRBM_GFX_CNTL__PIPEID_MASK', 'GRBM_GFX_CNTL__PIPEID__SHIFT',
    'GRBM_GFX_CNTL__QUEUEID_MASK', 'GRBM_GFX_CNTL__QUEUEID__SHIFT',
    'GRBM_GFX_CNTL__VMID_MASK', 'GRBM_GFX_CNTL__VMID__SHIFT',
    'GRBM_GFX_INDEX_SR_DATA__INSTANCE_BROADCAST_WRITES_MASK',
    'GRBM_GFX_INDEX_SR_DATA__INSTANCE_BROADCAST_WRITES__SHIFT',
    'GRBM_GFX_INDEX_SR_DATA__INSTANCE_INDEX_MASK',
    'GRBM_GFX_INDEX_SR_DATA__INSTANCE_INDEX__SHIFT',
    'GRBM_GFX_INDEX_SR_DATA__SE_BROADCAST_WRITES_MASK',
    'GRBM_GFX_INDEX_SR_DATA__SE_BROADCAST_WRITES__SHIFT',
    'GRBM_GFX_INDEX_SR_DATA__SE_INDEX_MASK',
    'GRBM_GFX_INDEX_SR_DATA__SE_INDEX__SHIFT',
    'GRBM_GFX_INDEX_SR_DATA__SH_BROADCAST_WRITES_MASK',
    'GRBM_GFX_INDEX_SR_DATA__SH_BROADCAST_WRITES__SHIFT',
    'GRBM_GFX_INDEX_SR_DATA__SH_INDEX_MASK',
    'GRBM_GFX_INDEX_SR_DATA__SH_INDEX__SHIFT',
    'GRBM_GFX_INDEX_SR_SELECT__INDEX_MASK',
    'GRBM_GFX_INDEX_SR_SELECT__INDEX__SHIFT',
    'GRBM_GFX_INDEX_SR_SELECT__VF_PF_MASK',
    'GRBM_GFX_INDEX_SR_SELECT__VF_PF__SHIFT',
    'GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK',
    'GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES__SHIFT',
    'GRBM_GFX_INDEX__INSTANCE_INDEX_MASK',
    'GRBM_GFX_INDEX__INSTANCE_INDEX__SHIFT',
    'GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK',
    'GRBM_GFX_INDEX__SE_BROADCAST_WRITES__SHIFT',
    'GRBM_GFX_INDEX__SE_INDEX_MASK',
    'GRBM_GFX_INDEX__SE_INDEX__SHIFT',
    'GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK',
    'GRBM_GFX_INDEX__SH_BROADCAST_WRITES__SHIFT',
    'GRBM_GFX_INDEX__SH_INDEX_MASK',
    'GRBM_GFX_INDEX__SH_INDEX__SHIFT',
    'GRBM_HYP_CAM_DATA__CAM_ADDR_MASK',
    'GRBM_HYP_CAM_DATA__CAM_ADDR__SHIFT',
    'GRBM_HYP_CAM_DATA__CAM_REMAPADDR_MASK',
    'GRBM_HYP_CAM_DATA__CAM_REMAPADDR__SHIFT',
    'GRBM_HYP_CAM_INDEX__CAM_INDEX_MASK',
    'GRBM_HYP_CAM_INDEX__CAM_INDEX__SHIFT',
    'GRBM_IH_CREDIT__CREDIT_VALUE_MASK',
    'GRBM_IH_CREDIT__CREDIT_VALUE__SHIFT',
    'GRBM_IH_CREDIT__IH_CLIENT_ID_MASK',
    'GRBM_IH_CREDIT__IH_CLIENT_ID__SHIFT',
    'GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE_MASK',
    'GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE__SHIFT',
    'GRBM_INT_CNTL__RDERR_INT_ENABLE_MASK',
    'GRBM_INT_CNTL__RDERR_INT_ENABLE__SHIFT',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_ADDR_MASK',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_ADDR__SHIFT',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_OP_MASK',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_OP__SHIFT',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_OVERFLOW_MASK',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_OVERFLOW__SHIFT',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_READ_VALID_MASK',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_READ_VALID__SHIFT',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_SSRCID_MASK',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_SSRCID__SHIFT',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_VFID_MASK',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_VFID__SHIFT',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_VF_MASK',
    'GRBM_IOV_ERROR_FIFO_DATA__IOV_VF__SHIFT',
    'GRBM_IOV_ERROR__IOV_ADDR_MASK',
    'GRBM_IOV_ERROR__IOV_ADDR__SHIFT',
    'GRBM_IOV_ERROR__IOV_ERROR_MASK',
    'GRBM_IOV_ERROR__IOV_ERROR__SHIFT', 'GRBM_IOV_ERROR__IOV_OP_MASK',
    'GRBM_IOV_ERROR__IOV_OP__SHIFT', 'GRBM_IOV_ERROR__IOV_VFID_MASK',
    'GRBM_IOV_ERROR__IOV_VFID__SHIFT', 'GRBM_IOV_ERROR__IOV_VF_MASK',
    'GRBM_IOV_ERROR__IOV_VF__SHIFT',
    'GRBM_IOV_READ_ERROR__IOV_ADDR_MASK',
    'GRBM_IOV_READ_ERROR__IOV_ADDR__SHIFT',
    'GRBM_IOV_READ_ERROR__IOV_ERROR_MASK',
    'GRBM_IOV_READ_ERROR__IOV_ERROR__SHIFT',
    'GRBM_IOV_READ_ERROR__IOV_OP_MASK',
    'GRBM_IOV_READ_ERROR__IOV_OP__SHIFT',
    'GRBM_IOV_READ_ERROR__IOV_VFID_MASK',
    'GRBM_IOV_READ_ERROR__IOV_VFID__SHIFT',
    'GRBM_IOV_READ_ERROR__IOV_VF_MASK',
    'GRBM_IOV_READ_ERROR__IOV_VF__SHIFT',
    'GRBM_MCM_ADDR__MCM_ADDR_IH_MASK',
    'GRBM_MCM_ADDR__MCM_ADDR_IH__SHIFT', 'GRBM_NOWHERE__DATA_MASK',
    'GRBM_NOWHERE__DATA__SHIFT',
    'GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__EA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__EA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'GRBM_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__UTCL2_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__UTCL2_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__EA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__EA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'GRBM_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__UTCL2_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__UTCL2_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_PWR_CNTL2__PWR_GFX3D_REQUEST_HALT_MASK',
    'GRBM_PWR_CNTL2__PWR_GFX3D_REQUEST_HALT__SHIFT',
    'GRBM_PWR_CNTL2__PWR_REQUEST_HALT_MASK',
    'GRBM_PWR_CNTL2__PWR_REQUEST_HALT__SHIFT',
    'GRBM_PWR_CNTL__ALL_REQ_EN_MASK',
    'GRBM_PWR_CNTL__ALL_REQ_EN__SHIFT',
    'GRBM_PWR_CNTL__ALL_REQ_TYPE_MASK',
    'GRBM_PWR_CNTL__ALL_REQ_TYPE__SHIFT',
    'GRBM_PWR_CNTL__ALL_RSP_TYPE_MASK',
    'GRBM_PWR_CNTL__ALL_RSP_TYPE__SHIFT',
    'GRBM_PWR_CNTL__GFX_REQ_EN_MASK',
    'GRBM_PWR_CNTL__GFX_REQ_EN__SHIFT',
    'GRBM_PWR_CNTL__GFX_REQ_TYPE_MASK',
    'GRBM_PWR_CNTL__GFX_REQ_TYPE__SHIFT',
    'GRBM_PWR_CNTL__GFX_RSP_TYPE_MASK',
    'GRBM_PWR_CNTL__GFX_RSP_TYPE__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_CPF_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_CPF__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_RLC_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_RLC__SHIFT',
    'GRBM_READ_ERROR2__READ_REQUESTER_RSMU_MASK',
    'GRBM_READ_ERROR2__READ_REQUESTER_RSMU__SHIFT',
    'GRBM_READ_ERROR__READ_ADDRESS_MASK',
    'GRBM_READ_ERROR__READ_ADDRESS__SHIFT',
    'GRBM_READ_ERROR__READ_ERROR_MASK',
    'GRBM_READ_ERROR__READ_ERROR__SHIFT',
    'GRBM_READ_ERROR__READ_MEID_MASK',
    'GRBM_READ_ERROR__READ_MEID__SHIFT',
    'GRBM_READ_ERROR__READ_PIPEID_MASK',
    'GRBM_READ_ERROR__READ_PIPEID__SHIFT',
    'GRBM_RSMU_CFG__APERTURE_ID_MASK',
    'GRBM_RSMU_CFG__APERTURE_ID__SHIFT',
    'GRBM_RSMU_CFG__DEBUG_MASK_MASK',
    'GRBM_RSMU_CFG__DEBUG_MASK__SHIFT',
    'GRBM_RSMU_CFG__POSTED_WR_MASK',
    'GRBM_RSMU_CFG__POSTED_WR__SHIFT', 'GRBM_RSMU_CFG__QOS_MASK',
    'GRBM_RSMU_CFG__QOS__SHIFT',
    'GRBM_RSMU_READ_ERROR__RSMU_READ_ADDRESS_MASK',
    'GRBM_RSMU_READ_ERROR__RSMU_READ_ADDRESS__SHIFT',
    'GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_MASK',
    'GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_TYPE_MASK',
    'GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_TYPE__SHIFT',
    'GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR__SHIFT',
    'GRBM_RSMU_READ_ERROR__RSMU_READ_VFID_MASK',
    'GRBM_RSMU_READ_ERROR__RSMU_READ_VFID__SHIFT',
    'GRBM_RSMU_READ_ERROR__RSMU_READ_VF_MASK',
    'GRBM_RSMU_READ_ERROR__RSMU_READ_VF__SHIFT',
    'GRBM_SCRATCH_REG0__SCRATCH_REG0_MASK',
    'GRBM_SCRATCH_REG0__SCRATCH_REG0__SHIFT',
    'GRBM_SCRATCH_REG1__SCRATCH_REG1_MASK',
    'GRBM_SCRATCH_REG1__SCRATCH_REG1__SHIFT',
    'GRBM_SCRATCH_REG2__SCRATCH_REG2_MASK',
    'GRBM_SCRATCH_REG2__SCRATCH_REG2__SHIFT',
    'GRBM_SCRATCH_REG3__SCRATCH_REG3_MASK',
    'GRBM_SCRATCH_REG3__SCRATCH_REG3__SHIFT',
    'GRBM_SCRATCH_REG4__SCRATCH_REG4_MASK',
    'GRBM_SCRATCH_REG4__SCRATCH_REG4__SHIFT',
    'GRBM_SCRATCH_REG5__SCRATCH_REG5_MASK',
    'GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT',
    'GRBM_SCRATCH_REG6__SCRATCH_REG6_MASK',
    'GRBM_SCRATCH_REG6__SCRATCH_REG6__SHIFT',
    'GRBM_SCRATCH_REG7__SCRATCH_REG7_MASK',
    'GRBM_SCRATCH_REG7__SCRATCH_REG7__SHIFT',
    'GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK',
    'GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT',
    'GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK',
    'GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK',
    'GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT',
    'GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK',
    'GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK',
    'GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT',
    'GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK',
    'GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK',
    'GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI__SHIFT',
    'GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK',
    'GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK',
    'GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK__SHIFT',
    'GRBM_SEC_CNTL__DEBUG_ENABLE_MASK',
    'GRBM_SEC_CNTL__DEBUG_ENABLE__SHIFT',
    'GRBM_SKEW_CNTL__SKEW_COUNT_MASK',
    'GRBM_SKEW_CNTL__SKEW_COUNT__SHIFT',
    'GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD_MASK',
    'GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD__SHIFT',
    'GRBM_SOFT_RESET__SOFT_RESET_CAC_MASK',
    'GRBM_SOFT_RESET__SOFT_RESET_CAC__SHIFT',
    'GRBM_SOFT_RESET__SOFT_RESET_CANE_MASK',
    'GRBM_SOFT_RESET__SOFT_RESET_CANE__SHIFT',
    'GRBM_SOFT_RESET__SOFT_RESET_CPC_MASK',
    'GRBM_SOFT_RESET__SOFT_RESET_CPC__SHIFT',
    'GRBM_SOFT_RESET__SOFT_RESET_CPF_MASK',
    'GRBM_SOFT_RESET__SOFT_RESET_CPF__SHIFT',
    'GRBM_SOFT_RESET__SOFT_RESET_CPG_MASK',
    'GRBM_SOFT_RESET__SOFT_RESET_CPG__SHIFT',
    'GRBM_SOFT_RESET__SOFT_RESET_CP_MASK',
    'GRBM_SOFT_RESET__SOFT_RESET_CP__SHIFT',
    'GRBM_SOFT_RESET__SOFT_RESET_EA_MASK',
    'GRBM_SOFT_RESET__SOFT_RESET_EA__SHIFT',
    'GRBM_SOFT_RESET__SOFT_RESET_GFX_MASK',
    'GRBM_SOFT_RESET__SOFT_RESET_GFX__SHIFT',
    'GRBM_SOFT_RESET__SOFT_RESET_RLC_MASK',
    'GRBM_SOFT_RESET__SOFT_RESET_RLC__SHIFT',
    'GRBM_SOFT_RESET__SOFT_RESET_UTCL2_MASK',
    'GRBM_SOFT_RESET__SOFT_RESET_UTCL2__SHIFT',
    'GRBM_STATUS2__CANE_BUSY_MASK', 'GRBM_STATUS2__CANE_BUSY__SHIFT',
    'GRBM_STATUS2__CANE_LINK_BUSY_MASK',
    'GRBM_STATUS2__CANE_LINK_BUSY__SHIFT',
    'GRBM_STATUS2__CPAXI_BUSY_MASK',
    'GRBM_STATUS2__CPAXI_BUSY__SHIFT', 'GRBM_STATUS2__CPC_BUSY_MASK',
    'GRBM_STATUS2__CPC_BUSY__SHIFT', 'GRBM_STATUS2__CPF_BUSY_MASK',
    'GRBM_STATUS2__CPF_BUSY__SHIFT',
    'GRBM_STATUS2__CPF_RQ_PENDING_MASK',
    'GRBM_STATUS2__CPF_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__CPG_BUSY_MASK', 'GRBM_STATUS2__CPG_BUSY__SHIFT',
    'GRBM_STATUS2__EA_BUSY_MASK', 'GRBM_STATUS2__EA_BUSY__SHIFT',
    'GRBM_STATUS2__EA_LINK_BUSY_MASK',
    'GRBM_STATUS2__EA_LINK_BUSY__SHIFT',
    'GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING_MASK',
    'GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL_MASK',
    'GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL__SHIFT',
    'GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING_MASK',
    'GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__ME1PIPE0_RQ_PENDING_MASK',
    'GRBM_STATUS2__ME1PIPE0_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__ME1PIPE1_RQ_PENDING_MASK',
    'GRBM_STATUS2__ME1PIPE1_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__ME1PIPE2_RQ_PENDING_MASK',
    'GRBM_STATUS2__ME1PIPE2_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__ME1PIPE3_RQ_PENDING_MASK',
    'GRBM_STATUS2__ME1PIPE3_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__ME2PIPE0_RQ_PENDING_MASK',
    'GRBM_STATUS2__ME2PIPE0_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__ME2PIPE1_RQ_PENDING_MASK',
    'GRBM_STATUS2__ME2PIPE1_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__ME2PIPE2_RQ_PENDING_MASK',
    'GRBM_STATUS2__ME2PIPE2_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__ME2PIPE3_RQ_PENDING_MASK',
    'GRBM_STATUS2__ME2PIPE3_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__RLC_BUSY_MASK', 'GRBM_STATUS2__RLC_BUSY__SHIFT',
    'GRBM_STATUS2__RLC_RQ_PENDING_MASK',
    'GRBM_STATUS2__RLC_RQ_PENDING__SHIFT',
    'GRBM_STATUS2__RMI_BUSY_MASK', 'GRBM_STATUS2__RMI_BUSY__SHIFT',
    'GRBM_STATUS2__TCC_CC_RESIDENT_MASK',
    'GRBM_STATUS2__TCC_CC_RESIDENT__SHIFT',
    'GRBM_STATUS2__TC_BUSY_MASK', 'GRBM_STATUS2__TC_BUSY__SHIFT',
    'GRBM_STATUS2__UTCL2_BUSY_MASK',
    'GRBM_STATUS2__UTCL2_BUSY__SHIFT',
    'GRBM_STATUS2__UTCL2_RQ_PENDING_MASK',
    'GRBM_STATUS2__UTCL2_RQ_PENDING__SHIFT',
    'GRBM_STATUS_SE0__BCI_BUSY_MASK',
    'GRBM_STATUS_SE0__BCI_BUSY__SHIFT',
    'GRBM_STATUS_SE0__CB_BUSY_MASK',
    'GRBM_STATUS_SE0__CB_BUSY__SHIFT',
    'GRBM_STATUS_SE0__CB_CLEAN_MASK',
    'GRBM_STATUS_SE0__CB_CLEAN__SHIFT',
    'GRBM_STATUS_SE0__DB_BUSY_MASK',
    'GRBM_STATUS_SE0__DB_BUSY__SHIFT',
    'GRBM_STATUS_SE0__DB_CLEAN_MASK',
    'GRBM_STATUS_SE0__DB_CLEAN__SHIFT',
    'GRBM_STATUS_SE0__PA_BUSY_MASK',
    'GRBM_STATUS_SE0__PA_BUSY__SHIFT',
    'GRBM_STATUS_SE0__RMI_BUSY_MASK',
    'GRBM_STATUS_SE0__RMI_BUSY__SHIFT',
    'GRBM_STATUS_SE0__SC_BUSY_MASK',
    'GRBM_STATUS_SE0__SC_BUSY__SHIFT',
    'GRBM_STATUS_SE0__SPI_BUSY_MASK',
    'GRBM_STATUS_SE0__SPI_BUSY__SHIFT',
    'GRBM_STATUS_SE0__SX_BUSY_MASK',
    'GRBM_STATUS_SE0__SX_BUSY__SHIFT',
    'GRBM_STATUS_SE0__TA_BUSY_MASK',
    'GRBM_STATUS_SE0__TA_BUSY__SHIFT',
    'GRBM_STATUS_SE0__VGT_BUSY_MASK',
    'GRBM_STATUS_SE0__VGT_BUSY__SHIFT',
    'GRBM_STATUS_SE1__BCI_BUSY_MASK',
    'GRBM_STATUS_SE1__BCI_BUSY__SHIFT',
    'GRBM_STATUS_SE1__CB_BUSY_MASK',
    'GRBM_STATUS_SE1__CB_BUSY__SHIFT',
    'GRBM_STATUS_SE1__CB_CLEAN_MASK',
    'GRBM_STATUS_SE1__CB_CLEAN__SHIFT',
    'GRBM_STATUS_SE1__DB_BUSY_MASK',
    'GRBM_STATUS_SE1__DB_BUSY__SHIFT',
    'GRBM_STATUS_SE1__DB_CLEAN_MASK',
    'GRBM_STATUS_SE1__DB_CLEAN__SHIFT',
    'GRBM_STATUS_SE1__PA_BUSY_MASK',
    'GRBM_STATUS_SE1__PA_BUSY__SHIFT',
    'GRBM_STATUS_SE1__RMI_BUSY_MASK',
    'GRBM_STATUS_SE1__RMI_BUSY__SHIFT',
    'GRBM_STATUS_SE1__SC_BUSY_MASK',
    'GRBM_STATUS_SE1__SC_BUSY__SHIFT',
    'GRBM_STATUS_SE1__SPI_BUSY_MASK',
    'GRBM_STATUS_SE1__SPI_BUSY__SHIFT',
    'GRBM_STATUS_SE1__SX_BUSY_MASK',
    'GRBM_STATUS_SE1__SX_BUSY__SHIFT',
    'GRBM_STATUS_SE1__TA_BUSY_MASK',
    'GRBM_STATUS_SE1__TA_BUSY__SHIFT',
    'GRBM_STATUS_SE1__VGT_BUSY_MASK',
    'GRBM_STATUS_SE1__VGT_BUSY__SHIFT',
    'GRBM_STATUS_SE2__BCI_BUSY_MASK',
    'GRBM_STATUS_SE2__BCI_BUSY__SHIFT',
    'GRBM_STATUS_SE2__CB_BUSY_MASK',
    'GRBM_STATUS_SE2__CB_BUSY__SHIFT',
    'GRBM_STATUS_SE2__CB_CLEAN_MASK',
    'GRBM_STATUS_SE2__CB_CLEAN__SHIFT',
    'GRBM_STATUS_SE2__DB_BUSY_MASK',
    'GRBM_STATUS_SE2__DB_BUSY__SHIFT',
    'GRBM_STATUS_SE2__DB_CLEAN_MASK',
    'GRBM_STATUS_SE2__DB_CLEAN__SHIFT',
    'GRBM_STATUS_SE2__PA_BUSY_MASK',
    'GRBM_STATUS_SE2__PA_BUSY__SHIFT',
    'GRBM_STATUS_SE2__RMI_BUSY_MASK',
    'GRBM_STATUS_SE2__RMI_BUSY__SHIFT',
    'GRBM_STATUS_SE2__SC_BUSY_MASK',
    'GRBM_STATUS_SE2__SC_BUSY__SHIFT',
    'GRBM_STATUS_SE2__SPI_BUSY_MASK',
    'GRBM_STATUS_SE2__SPI_BUSY__SHIFT',
    'GRBM_STATUS_SE2__SX_BUSY_MASK',
    'GRBM_STATUS_SE2__SX_BUSY__SHIFT',
    'GRBM_STATUS_SE2__TA_BUSY_MASK',
    'GRBM_STATUS_SE2__TA_BUSY__SHIFT',
    'GRBM_STATUS_SE2__VGT_BUSY_MASK',
    'GRBM_STATUS_SE2__VGT_BUSY__SHIFT',
    'GRBM_STATUS_SE3__BCI_BUSY_MASK',
    'GRBM_STATUS_SE3__BCI_BUSY__SHIFT',
    'GRBM_STATUS_SE3__CB_BUSY_MASK',
    'GRBM_STATUS_SE3__CB_BUSY__SHIFT',
    'GRBM_STATUS_SE3__CB_CLEAN_MASK',
    'GRBM_STATUS_SE3__CB_CLEAN__SHIFT',
    'GRBM_STATUS_SE3__DB_BUSY_MASK',
    'GRBM_STATUS_SE3__DB_BUSY__SHIFT',
    'GRBM_STATUS_SE3__DB_CLEAN_MASK',
    'GRBM_STATUS_SE3__DB_CLEAN__SHIFT',
    'GRBM_STATUS_SE3__PA_BUSY_MASK',
    'GRBM_STATUS_SE3__PA_BUSY__SHIFT',
    'GRBM_STATUS_SE3__RMI_BUSY_MASK',
    'GRBM_STATUS_SE3__RMI_BUSY__SHIFT',
    'GRBM_STATUS_SE3__SC_BUSY_MASK',
    'GRBM_STATUS_SE3__SC_BUSY__SHIFT',
    'GRBM_STATUS_SE3__SPI_BUSY_MASK',
    'GRBM_STATUS_SE3__SPI_BUSY__SHIFT',
    'GRBM_STATUS_SE3__SX_BUSY_MASK',
    'GRBM_STATUS_SE3__SX_BUSY__SHIFT',
    'GRBM_STATUS_SE3__TA_BUSY_MASK',
    'GRBM_STATUS_SE3__TA_BUSY__SHIFT',
    'GRBM_STATUS_SE3__VGT_BUSY_MASK',
    'GRBM_STATUS_SE3__VGT_BUSY__SHIFT', 'GRBM_STATUS__BCI_BUSY_MASK',
    'GRBM_STATUS__BCI_BUSY__SHIFT', 'GRBM_STATUS__CB_BUSY_MASK',
    'GRBM_STATUS__CB_BUSY__SHIFT', 'GRBM_STATUS__CB_CLEAN_MASK',
    'GRBM_STATUS__CB_CLEAN__SHIFT', 'GRBM_STATUS__CP_BUSY_MASK',
    'GRBM_STATUS__CP_BUSY__SHIFT',
    'GRBM_STATUS__CP_COHERENCY_BUSY_MASK',
    'GRBM_STATUS__CP_COHERENCY_BUSY__SHIFT',
    'GRBM_STATUS__DB_BUSY_MASK', 'GRBM_STATUS__DB_BUSY__SHIFT',
    'GRBM_STATUS__DB_CLEAN_MASK', 'GRBM_STATUS__DB_CLEAN__SHIFT',
    'GRBM_STATUS__GDS_BUSY_MASK', 'GRBM_STATUS__GDS_BUSY__SHIFT',
    'GRBM_STATUS__GDS_DMA_RQ_PENDING_MASK',
    'GRBM_STATUS__GDS_DMA_RQ_PENDING__SHIFT',
    'GRBM_STATUS__GUI_ACTIVE_MASK', 'GRBM_STATUS__GUI_ACTIVE__SHIFT',
    'GRBM_STATUS__IA_BUSY_MASK', 'GRBM_STATUS__IA_BUSY_NO_DMA_MASK',
    'GRBM_STATUS__IA_BUSY_NO_DMA__SHIFT',
    'GRBM_STATUS__IA_BUSY__SHIFT',
    'GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING_MASK',
    'GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING__SHIFT',
    'GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL_MASK',
    'GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL__SHIFT',
    'GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING_MASK',
    'GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING__SHIFT',
    'GRBM_STATUS__PA_BUSY_MASK', 'GRBM_STATUS__PA_BUSY__SHIFT',
    'GRBM_STATUS__RSMU_RQ_PENDING_MASK',
    'GRBM_STATUS__RSMU_RQ_PENDING__SHIFT',
    'GRBM_STATUS__SC_BUSY_MASK', 'GRBM_STATUS__SC_BUSY__SHIFT',
    'GRBM_STATUS__SPI_BUSY_MASK', 'GRBM_STATUS__SPI_BUSY__SHIFT',
    'GRBM_STATUS__SX_BUSY_MASK', 'GRBM_STATUS__SX_BUSY__SHIFT',
    'GRBM_STATUS__TA_BUSY_MASK', 'GRBM_STATUS__TA_BUSY__SHIFT',
    'GRBM_STATUS__VGT_BUSY_MASK', 'GRBM_STATUS__VGT_BUSY__SHIFT',
    'GRBM_STATUS__WD_BUSY_MASK', 'GRBM_STATUS__WD_BUSY_NO_DMA_MASK',
    'GRBM_STATUS__WD_BUSY_NO_DMA__SHIFT',
    'GRBM_STATUS__WD_BUSY__SHIFT', 'GRBM_TRAP_ADDR_MSK__DATA_MASK',
    'GRBM_TRAP_ADDR_MSK__DATA__SHIFT', 'GRBM_TRAP_ADDR__DATA_MASK',
    'GRBM_TRAP_ADDR__DATA__SHIFT', 'GRBM_TRAP_OP__RW_MASK',
    'GRBM_TRAP_OP__RW__SHIFT', 'GRBM_TRAP_WD_MSK__DATA_MASK',
    'GRBM_TRAP_WD_MSK__DATA__SHIFT', 'GRBM_TRAP_WD__DATA_MASK',
    'GRBM_TRAP_WD__DATA__SHIFT',
    'GRBM_UTCL2_INVAL_RANGE_END__DATA_MASK',
    'GRBM_UTCL2_INVAL_RANGE_END__DATA__SHIFT',
    'GRBM_UTCL2_INVAL_RANGE_START__DATA_MASK',
    'GRBM_UTCL2_INVAL_RANGE_START__DATA__SHIFT',
    'GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS_MASK',
    'GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS__SHIFT',
    'GRBM_WRITE_ERROR__CP_SECURE_WR_ILLEGAL_MASK',
    'GRBM_WRITE_ERROR__CP_SECURE_WR_ILLEGAL__SHIFT',
    'GRBM_WRITE_ERROR__TMZ_MASK', 'GRBM_WRITE_ERROR__TMZ__SHIFT',
    'GRBM_WRITE_ERROR__WRITE_ERROR_MASK',
    'GRBM_WRITE_ERROR__WRITE_ERROR__SHIFT',
    'GRBM_WRITE_ERROR__WRITE_MEID_MASK',
    'GRBM_WRITE_ERROR__WRITE_MEID__SHIFT',
    'GRBM_WRITE_ERROR__WRITE_PIPEID_MASK',
    'GRBM_WRITE_ERROR__WRITE_PIPEID__SHIFT',
    'GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC_MASK',
    'GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC__SHIFT',
    'GRBM_WRITE_ERROR__WRITE_REQUESTER_RSMU_MASK',
    'GRBM_WRITE_ERROR__WRITE_REQUESTER_RSMU__SHIFT',
    'GRBM_WRITE_ERROR__WRITE_SSRCID_MASK',
    'GRBM_WRITE_ERROR__WRITE_SSRCID__SHIFT',
    'GRBM_WRITE_ERROR__WRITE_VFID_MASK',
    'GRBM_WRITE_ERROR__WRITE_VFID__SHIFT',
    'GRBM_WRITE_ERROR__WRITE_VF_MASK',
    'GRBM_WRITE_ERROR__WRITE_VF__SHIFT',
    'GRBM_WRITE_ERROR__WRITE_VMID_MASK',
    'GRBM_WRITE_ERROR__WRITE_VMID__SHIFT',
    'IA_CNTL_STATUS__IA_ADC_BUSY_MASK',
    'IA_CNTL_STATUS__IA_ADC_BUSY__SHIFT',
    'IA_CNTL_STATUS__IA_BUSY_MASK', 'IA_CNTL_STATUS__IA_BUSY__SHIFT',
    'IA_CNTL_STATUS__IA_DMA_BUSY_MASK',
    'IA_CNTL_STATUS__IA_DMA_BUSY__SHIFT',
    'IA_CNTL_STATUS__IA_DMA_REQ_BUSY_MASK',
    'IA_CNTL_STATUS__IA_DMA_REQ_BUSY__SHIFT',
    'IA_CNTL_STATUS__IA_GRP_BUSY_MASK',
    'IA_CNTL_STATUS__IA_GRP_BUSY__SHIFT', 'IA_ENHANCE__MISC_MASK',
    'IA_ENHANCE__MISC__SHIFT',
    'IA_MULTI_VGT_PARAM__EN_INST_OPT_ADV_MASK',
    'IA_MULTI_VGT_PARAM__EN_INST_OPT_ADV__SHIFT',
    'IA_MULTI_VGT_PARAM__EN_INST_OPT_BASIC_MASK',
    'IA_MULTI_VGT_PARAM__EN_INST_OPT_BASIC__SHIFT',
    'IA_MULTI_VGT_PARAM__HW_USE_ONLY_MASK',
    'IA_MULTI_VGT_PARAM__HW_USE_ONLY__SHIFT',
    'IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON_MASK',
    'IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON__SHIFT',
    'IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON_MASK',
    'IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON__SHIFT',
    'IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE_MASK',
    'IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE__SHIFT',
    'IA_MULTI_VGT_PARAM__SWITCH_ON_EOI_MASK',
    'IA_MULTI_VGT_PARAM__SWITCH_ON_EOI__SHIFT',
    'IA_MULTI_VGT_PARAM__SWITCH_ON_EOP_MASK',
    'IA_MULTI_VGT_PARAM__SWITCH_ON_EOP__SHIFT',
    'IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP_MASK',
    'IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP__SHIFT',
    'IA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'IA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'IA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'IA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'IA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'IA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'IA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'IA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'IA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'IA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'IA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'IA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'IA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'IA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'IA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'IA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'IA_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'IA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'IA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'IA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'IA_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'IA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'IA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'IA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'IA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'IA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'IA_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'IA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'IA_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'IA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'IA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'IA_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'IA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'IA_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'IA_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'IA_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'IA_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'IA_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'IA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'IA_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'IA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'IA_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'IA_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'IA_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'IA_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'IA_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'IA_UTCL1_CNTL__BYPASS_MASK', 'IA_UTCL1_CNTL__BYPASS__SHIFT',
    'IA_UTCL1_CNTL__DROP_MODE_MASK',
    'IA_UTCL1_CNTL__DROP_MODE__SHIFT',
    'IA_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK',
    'IA_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT',
    'IA_UTCL1_CNTL__FORCE_SNOOP_MASK',
    'IA_UTCL1_CNTL__FORCE_SNOOP__SHIFT',
    'IA_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK',
    'IA_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT',
    'IA_UTCL1_CNTL__INVALIDATE_MASK',
    'IA_UTCL1_CNTL__INVALIDATE__SHIFT',
    'IA_UTCL1_CNTL__VMID_RESET_MODE_MASK',
    'IA_UTCL1_CNTL__VMID_RESET_MODE__SHIFT',
    'IA_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK',
    'IA_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT',
    'IA_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'IA_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'IA_UTCL1_STATUS__FAULT_UTCL1ID_MASK',
    'IA_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT',
    'IA_UTCL1_STATUS__PRT_DETECTED_MASK',
    'IA_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'IA_UTCL1_STATUS__PRT_UTCL1ID_MASK',
    'IA_UTCL1_STATUS__PRT_UTCL1ID__SHIFT',
    'IA_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'IA_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'IA_UTCL1_STATUS__RETRY_UTCL1ID_MASK',
    'IA_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT',
    'L2TLB_PERFCOUNTER0_CFG__CLEAR_MASK',
    'L2TLB_PERFCOUNTER0_CFG__CLEAR__SHIFT',
    'L2TLB_PERFCOUNTER0_CFG__ENABLE_MASK',
    'L2TLB_PERFCOUNTER0_CFG__ENABLE__SHIFT',
    'L2TLB_PERFCOUNTER0_CFG__PERF_MODE_MASK',
    'L2TLB_PERFCOUNTER0_CFG__PERF_MODE__SHIFT',
    'L2TLB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK',
    'L2TLB_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT',
    'L2TLB_PERFCOUNTER0_CFG__PERF_SEL_MASK',
    'L2TLB_PERFCOUNTER0_CFG__PERF_SEL__SHIFT',
    'L2TLB_PERFCOUNTER1_CFG__CLEAR_MASK',
    'L2TLB_PERFCOUNTER1_CFG__CLEAR__SHIFT',
    'L2TLB_PERFCOUNTER1_CFG__ENABLE_MASK',
    'L2TLB_PERFCOUNTER1_CFG__ENABLE__SHIFT',
    'L2TLB_PERFCOUNTER1_CFG__PERF_MODE_MASK',
    'L2TLB_PERFCOUNTER1_CFG__PERF_MODE__SHIFT',
    'L2TLB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK',
    'L2TLB_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT',
    'L2TLB_PERFCOUNTER1_CFG__PERF_SEL_MASK',
    'L2TLB_PERFCOUNTER1_CFG__PERF_SEL__SHIFT',
    'L2TLB_PERFCOUNTER2_CFG__CLEAR_MASK',
    'L2TLB_PERFCOUNTER2_CFG__CLEAR__SHIFT',
    'L2TLB_PERFCOUNTER2_CFG__ENABLE_MASK',
    'L2TLB_PERFCOUNTER2_CFG__ENABLE__SHIFT',
    'L2TLB_PERFCOUNTER2_CFG__PERF_MODE_MASK',
    'L2TLB_PERFCOUNTER2_CFG__PERF_MODE__SHIFT',
    'L2TLB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK',
    'L2TLB_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT',
    'L2TLB_PERFCOUNTER2_CFG__PERF_SEL_MASK',
    'L2TLB_PERFCOUNTER2_CFG__PERF_SEL__SHIFT',
    'L2TLB_PERFCOUNTER3_CFG__CLEAR_MASK',
    'L2TLB_PERFCOUNTER3_CFG__CLEAR__SHIFT',
    'L2TLB_PERFCOUNTER3_CFG__ENABLE_MASK',
    'L2TLB_PERFCOUNTER3_CFG__ENABLE__SHIFT',
    'L2TLB_PERFCOUNTER3_CFG__PERF_MODE_MASK',
    'L2TLB_PERFCOUNTER3_CFG__PERF_MODE__SHIFT',
    'L2TLB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK',
    'L2TLB_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT',
    'L2TLB_PERFCOUNTER3_CFG__PERF_SEL_MASK',
    'L2TLB_PERFCOUNTER3_CFG__PERF_SEL__SHIFT',
    'L2TLB_PERFCOUNTER_HI__COMPARE_VALUE_MASK',
    'L2TLB_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT',
    'L2TLB_PERFCOUNTER_HI__COUNTER_HI_MASK',
    'L2TLB_PERFCOUNTER_HI__COUNTER_HI__SHIFT',
    'L2TLB_PERFCOUNTER_LO__COUNTER_LO_MASK',
    'L2TLB_PERFCOUNTER_LO__COUNTER_LO__SHIFT',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK',
    'L2TLB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT',
    'L2TLB_TLB0_STATUS__BUSY_MASK', 'L2TLB_TLB0_STATUS__BUSY__SHIFT',
    'L2TLB_TLB0_STATUS__FOUND_PARITY_ERRORS_MASK',
    'L2TLB_TLB0_STATUS__FOUND_PARITY_ERRORS__SHIFT',
    'LDS_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'LDS_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'LDS_CE_ERR_STATUS_HI__ECC_MASK',
    'LDS_CE_ERR_STATUS_HI__ECC__SHIFT',
    'LDS_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'LDS_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'LDS_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'LDS_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'LDS_CE_ERR_STATUS_HI__OTHER_MASK',
    'LDS_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'LDS_CE_ERR_STATUS_HI__POISON_MASK',
    'LDS_CE_ERR_STATUS_HI__POISON__SHIFT',
    'LDS_CE_ERR_STATUS_HI__RESERVED_MASK',
    'LDS_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'LDS_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'LDS_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'LDS_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'LDS_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'LDS_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'LDS_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'LDS_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'LDS_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'LDS_CONFIG__ADDR_OUT_OF_RANGE_REPORTING_MASK',
    'LDS_CONFIG__ADDR_OUT_OF_RANGE_REPORTING__SHIFT',
    'LDS_CONFIG__DISABLE_ATODFPCLK_MGCG_MASK',
    'LDS_CONFIG__DISABLE_ATODFPCLK_MGCG__SHIFT',
    'LDS_CONFIG__DISABLE_ATTRCLK_MGCG_MASK',
    'LDS_CONFIG__DISABLE_ATTRCLK_MGCG__SHIFT',
    'LDS_CONFIG__DISABLE_IDXCLK_MGCG_MASK',
    'LDS_CONFIG__DISABLE_IDXCLK_MGCG__SHIFT',
    'LDS_CONFIG__DISABLE_LDS_SP_READ_FGCG_MASK',
    'LDS_CONFIG__DISABLE_LDS_SP_READ_FGCG__SHIFT',
    'LDS_CONFIG__DISABLE_MEMCLK_MGCG_MASK',
    'LDS_CONFIG__DISABLE_MEMCLK_MGCG__SHIFT',
    'LDS_CONFIG__DISABLE_PHASE_FGCG_MASK',
    'LDS_CONFIG__DISABLE_PHASE_FGCG__SHIFT',
    'LDS_CONFIG__DISABLE_RAM_CLOCK_GATING_MASK',
    'LDS_CONFIG__DISABLE_RAM_CLOCK_GATING__SHIFT',
    'LDS_CONFIG__DISABLE_SP_DATA_CLOCK_GATING_MASK',
    'LDS_CONFIG__DISABLE_SP_DATA_CLOCK_GATING__SHIFT',
    'LDS_CONFIG__DISABLE_TD_DATA_CLOCK_GATING_MASK',
    'LDS_CONFIG__DISABLE_TD_DATA_CLOCK_GATING__SHIFT',
    'LDS_CONFIG__TMZ_VIOLATION_REPORTING_MASK',
    'LDS_CONFIG__TMZ_VIOLATION_REPORTING__SHIFT',
    'LDS_UE_ERR_STATUS_HI__ECC_MASK',
    'LDS_UE_ERR_STATUS_HI__ECC__SHIFT',
    'LDS_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'LDS_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'LDS_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'LDS_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'LDS_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'LDS_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'LDS_UE_ERR_STATUS_HI__PARITY_MASK',
    'LDS_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'LDS_UE_ERR_STATUS_HI__RESERVED_MASK',
    'LDS_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'LDS_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'LDS_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'LDS_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'LDS_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'LDS_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'LDS_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'LDS_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'LDS_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'LDS_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'LDS_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'MC_MEM_POWER_LS__LS_HOLD_MASK',
    'MC_MEM_POWER_LS__LS_HOLD__SHIFT',
    'MC_MEM_POWER_LS__LS_SETUP_MASK',
    'MC_MEM_POWER_LS__LS_SETUP__SHIFT',
    'MC_SHARED_ACTIVE_FCN_ID__VFID_MASK',
    'MC_SHARED_ACTIVE_FCN_ID__VFID__SHIFT',
    'MC_SHARED_ACTIVE_FCN_ID__VF_MASK',
    'MC_SHARED_ACTIVE_FCN_ID__VF__SHIFT',
    'MC_SHARED_VIRT_RESET_REQ__PF_MASK',
    'MC_SHARED_VIRT_RESET_REQ__PF__SHIFT',
    'MC_SHARED_VIRT_RESET_REQ__VF_MASK',
    'MC_SHARED_VIRT_RESET_REQ__VF__SHIFT',
    'MC_VM_AGP_BASE__AGP_BASE_MASK',
    'MC_VM_AGP_BASE__AGP_BASE__SHIFT', 'MC_VM_AGP_BOT__AGP_BOT_MASK',
    'MC_VM_AGP_BOT__AGP_BOT__SHIFT', 'MC_VM_AGP_TOP__AGP_TOP_MASK',
    'MC_VM_AGP_TOP__AGP_TOP__SHIFT',
    'MC_VM_APT_CNTL__CHECK_IS_LOCAL_MASK',
    'MC_VM_APT_CNTL__CHECK_IS_LOCAL__SHIFT',
    'MC_VM_APT_CNTL__DIRECT_SYSTEM_EN_MASK',
    'MC_VM_APT_CNTL__DIRECT_SYSTEM_EN__SHIFT',
    'MC_VM_APT_CNTL__FORCE_MTYPE_UC_MASK',
    'MC_VM_APT_CNTL__FORCE_MTYPE_UC__SHIFT',
    'MC_VM_APT_CNTL__LOCAL_SYSMEM_APERTURE_CNTL_MASK',
    'MC_VM_APT_CNTL__LOCAL_SYSMEM_APERTURE_CNTL__SHIFT',
    'MC_VM_APT_CNTL__PERMS_GRANTED_MASK',
    'MC_VM_APT_CNTL__PERMS_GRANTED__SHIFT',
    'MC_VM_CACHEABLE_DRAM_ADDRESS_END__ADDRESS_MASK',
    'MC_VM_CACHEABLE_DRAM_ADDRESS_END__ADDRESS__SHIFT',
    'MC_VM_CACHEABLE_DRAM_ADDRESS_START__ADDRESS_MASK',
    'MC_VM_CACHEABLE_DRAM_ADDRESS_START__ADDRESS__SHIFT',
    'MC_VM_CACHEABLE_DRAM_CNTL__ENABLE_CACHEABLE_DRAM_ADDRESS_APERTURE_MASK',
    'MC_VM_CACHEABLE_DRAM_CNTL__ENABLE_CACHEABLE_DRAM_ADDRESS_APERTURE__SHIFT',
    'MC_VM_FB_LOCATION_BASE__FB_BASE_MASK',
    'MC_VM_FB_LOCATION_BASE__FB_BASE__SHIFT',
    'MC_VM_FB_LOCATION_TOP__FB_TOP_MASK',
    'MC_VM_FB_LOCATION_TOP__FB_TOP__SHIFT',
    'MC_VM_FB_OFFSET__FB_OFFSET_MASK',
    'MC_VM_FB_OFFSET__FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_SIZE__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_OFFSET_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_OFFSET__SHIFT',
    'MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_SIZE_MASK',
    'MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_SIZE__SHIFT',
    'MC_VM_HOST_MAPPING__MODE_MASK',
    'MC_VM_HOST_MAPPING__MODE__SHIFT',
    'MC_VM_L2_PERFCOUNTER0_CFG__CLEAR_MASK',
    'MC_VM_L2_PERFCOUNTER0_CFG__CLEAR__SHIFT',
    'MC_VM_L2_PERFCOUNTER0_CFG__ENABLE_MASK',
    'MC_VM_L2_PERFCOUNTER0_CFG__ENABLE__SHIFT',
    'MC_VM_L2_PERFCOUNTER0_CFG__PERF_MODE_MASK',
    'MC_VM_L2_PERFCOUNTER0_CFG__PERF_MODE__SHIFT',
    'MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_END_MASK',
    'MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_END__SHIFT',
    'MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_MASK',
    'MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL__SHIFT',
    'MC_VM_L2_PERFCOUNTER1_CFG__CLEAR_MASK',
    'MC_VM_L2_PERFCOUNTER1_CFG__CLEAR__SHIFT',
    'MC_VM_L2_PERFCOUNTER1_CFG__ENABLE_MASK',
    'MC_VM_L2_PERFCOUNTER1_CFG__ENABLE__SHIFT',
    'MC_VM_L2_PERFCOUNTER1_CFG__PERF_MODE_MASK',
    'MC_VM_L2_PERFCOUNTER1_CFG__PERF_MODE__SHIFT',
    'MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_END_MASK',
    'MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_END__SHIFT',
    'MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_MASK',
    'MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL__SHIFT',
    'MC_VM_L2_PERFCOUNTER2_CFG__CLEAR_MASK',
    'MC_VM_L2_PERFCOUNTER2_CFG__CLEAR__SHIFT',
    'MC_VM_L2_PERFCOUNTER2_CFG__ENABLE_MASK',
    'MC_VM_L2_PERFCOUNTER2_CFG__ENABLE__SHIFT',
    'MC_VM_L2_PERFCOUNTER2_CFG__PERF_MODE_MASK',
    'MC_VM_L2_PERFCOUNTER2_CFG__PERF_MODE__SHIFT',
    'MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_END_MASK',
    'MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_END__SHIFT',
    'MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_MASK',
    'MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL__SHIFT',
    'MC_VM_L2_PERFCOUNTER3_CFG__CLEAR_MASK',
    'MC_VM_L2_PERFCOUNTER3_CFG__CLEAR__SHIFT',
    'MC_VM_L2_PERFCOUNTER3_CFG__ENABLE_MASK',
    'MC_VM_L2_PERFCOUNTER3_CFG__ENABLE__SHIFT',
    'MC_VM_L2_PERFCOUNTER3_CFG__PERF_MODE_MASK',
    'MC_VM_L2_PERFCOUNTER3_CFG__PERF_MODE__SHIFT',
    'MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_END_MASK',
    'MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_END__SHIFT',
    'MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_MASK',
    'MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL__SHIFT',
    'MC_VM_L2_PERFCOUNTER4_CFG__CLEAR_MASK',
    'MC_VM_L2_PERFCOUNTER4_CFG__CLEAR__SHIFT',
    'MC_VM_L2_PERFCOUNTER4_CFG__ENABLE_MASK',
    'MC_VM_L2_PERFCOUNTER4_CFG__ENABLE__SHIFT',
    'MC_VM_L2_PERFCOUNTER4_CFG__PERF_MODE_MASK',
    'MC_VM_L2_PERFCOUNTER4_CFG__PERF_MODE__SHIFT',
    'MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_END_MASK',
    'MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_END__SHIFT',
    'MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_MASK',
    'MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL__SHIFT',
    'MC_VM_L2_PERFCOUNTER5_CFG__CLEAR_MASK',
    'MC_VM_L2_PERFCOUNTER5_CFG__CLEAR__SHIFT',
    'MC_VM_L2_PERFCOUNTER5_CFG__ENABLE_MASK',
    'MC_VM_L2_PERFCOUNTER5_CFG__ENABLE__SHIFT',
    'MC_VM_L2_PERFCOUNTER5_CFG__PERF_MODE_MASK',
    'MC_VM_L2_PERFCOUNTER5_CFG__PERF_MODE__SHIFT',
    'MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_END_MASK',
    'MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_END__SHIFT',
    'MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_MASK',
    'MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL__SHIFT',
    'MC_VM_L2_PERFCOUNTER6_CFG__CLEAR_MASK',
    'MC_VM_L2_PERFCOUNTER6_CFG__CLEAR__SHIFT',
    'MC_VM_L2_PERFCOUNTER6_CFG__ENABLE_MASK',
    'MC_VM_L2_PERFCOUNTER6_CFG__ENABLE__SHIFT',
    'MC_VM_L2_PERFCOUNTER6_CFG__PERF_MODE_MASK',
    'MC_VM_L2_PERFCOUNTER6_CFG__PERF_MODE__SHIFT',
    'MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_END_MASK',
    'MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_END__SHIFT',
    'MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_MASK',
    'MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL__SHIFT',
    'MC_VM_L2_PERFCOUNTER7_CFG__CLEAR_MASK',
    'MC_VM_L2_PERFCOUNTER7_CFG__CLEAR__SHIFT',
    'MC_VM_L2_PERFCOUNTER7_CFG__ENABLE_MASK',
    'MC_VM_L2_PERFCOUNTER7_CFG__ENABLE__SHIFT',
    'MC_VM_L2_PERFCOUNTER7_CFG__PERF_MODE_MASK',
    'MC_VM_L2_PERFCOUNTER7_CFG__PERF_MODE__SHIFT',
    'MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_END_MASK',
    'MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_END__SHIFT',
    'MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_MASK',
    'MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL__SHIFT',
    'MC_VM_L2_PERFCOUNTER_HI__COMPARE_VALUE_MASK',
    'MC_VM_L2_PERFCOUNTER_HI__COMPARE_VALUE__SHIFT',
    'MC_VM_L2_PERFCOUNTER_HI__COUNTER_HI_MASK',
    'MC_VM_L2_PERFCOUNTER_HI__COUNTER_HI__SHIFT',
    'MC_VM_L2_PERFCOUNTER_LO__COUNTER_LO_MASK',
    'MC_VM_L2_PERFCOUNTER_LO__COUNTER_LO__SHIFT',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL__SHIFT',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY__SHIFT',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT__SHIFT',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER__SHIFT',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE__SHIFT',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK',
    'MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER__SHIFT',
    'MC_VM_LOCAL_HBM_ADDRESS_END__ADDRESS_MASK',
    'MC_VM_LOCAL_HBM_ADDRESS_END__ADDRESS__SHIFT',
    'MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL__LOCK_MASK',
    'MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL__LOCK__SHIFT',
    'MC_VM_LOCAL_HBM_ADDRESS_START__ADDRESS_MASK',
    'MC_VM_LOCAL_HBM_ADDRESS_START__ADDRESS__SHIFT',
    'MC_VM_MARC_BASE_HI_0__MARC_BASE_HI_0_MASK',
    'MC_VM_MARC_BASE_HI_0__MARC_BASE_HI_0__SHIFT',
    'MC_VM_MARC_BASE_HI_1__MARC_BASE_HI_1_MASK',
    'MC_VM_MARC_BASE_HI_1__MARC_BASE_HI_1__SHIFT',
    'MC_VM_MARC_BASE_HI_2__MARC_BASE_HI_2_MASK',
    'MC_VM_MARC_BASE_HI_2__MARC_BASE_HI_2__SHIFT',
    'MC_VM_MARC_BASE_HI_3__MARC_BASE_HI_3_MASK',
    'MC_VM_MARC_BASE_HI_3__MARC_BASE_HI_3__SHIFT',
    'MC_VM_MARC_BASE_LO_0__MARC_BASE_LO_0_MASK',
    'MC_VM_MARC_BASE_LO_0__MARC_BASE_LO_0__SHIFT',
    'MC_VM_MARC_BASE_LO_1__MARC_BASE_LO_1_MASK',
    'MC_VM_MARC_BASE_LO_1__MARC_BASE_LO_1__SHIFT',
    'MC_VM_MARC_BASE_LO_2__MARC_BASE_LO_2_MASK',
    'MC_VM_MARC_BASE_LO_2__MARC_BASE_LO_2__SHIFT',
    'MC_VM_MARC_BASE_LO_3__MARC_BASE_LO_3_MASK',
    'MC_VM_MARC_BASE_LO_3__MARC_BASE_LO_3__SHIFT',
    'MC_VM_MARC_LEN_HI_0__MARC_LEN_HI_0_MASK',
    'MC_VM_MARC_LEN_HI_0__MARC_LEN_HI_0__SHIFT',
    'MC_VM_MARC_LEN_HI_1__MARC_LEN_HI_1_MASK',
    'MC_VM_MARC_LEN_HI_1__MARC_LEN_HI_1__SHIFT',
    'MC_VM_MARC_LEN_HI_2__MARC_LEN_HI_2_MASK',
    'MC_VM_MARC_LEN_HI_2__MARC_LEN_HI_2__SHIFT',
    'MC_VM_MARC_LEN_HI_3__MARC_LEN_HI_3_MASK',
    'MC_VM_MARC_LEN_HI_3__MARC_LEN_HI_3__SHIFT',
    'MC_VM_MARC_LEN_LO_0__MARC_LEN_LO_0_MASK',
    'MC_VM_MARC_LEN_LO_0__MARC_LEN_LO_0__SHIFT',
    'MC_VM_MARC_LEN_LO_1__MARC_LEN_LO_1_MASK',
    'MC_VM_MARC_LEN_LO_1__MARC_LEN_LO_1__SHIFT',
    'MC_VM_MARC_LEN_LO_2__MARC_LEN_LO_2_MASK',
    'MC_VM_MARC_LEN_LO_2__MARC_LEN_LO_2__SHIFT',
    'MC_VM_MARC_LEN_LO_3__MARC_LEN_LO_3_MASK',
    'MC_VM_MARC_LEN_LO_3__MARC_LEN_LO_3__SHIFT',
    'MC_VM_MARC_RELOC_HI_0__MARC_RELOC_HI_0_MASK',
    'MC_VM_MARC_RELOC_HI_0__MARC_RELOC_HI_0__SHIFT',
    'MC_VM_MARC_RELOC_HI_1__MARC_RELOC_HI_1_MASK',
    'MC_VM_MARC_RELOC_HI_1__MARC_RELOC_HI_1__SHIFT',
    'MC_VM_MARC_RELOC_HI_2__MARC_RELOC_HI_2_MASK',
    'MC_VM_MARC_RELOC_HI_2__MARC_RELOC_HI_2__SHIFT',
    'MC_VM_MARC_RELOC_HI_3__MARC_RELOC_HI_3_MASK',
    'MC_VM_MARC_RELOC_HI_3__MARC_RELOC_HI_3__SHIFT',
    'MC_VM_MARC_RELOC_LO_0__MARC_ENABLE_0_MASK',
    'MC_VM_MARC_RELOC_LO_0__MARC_ENABLE_0__SHIFT',
    'MC_VM_MARC_RELOC_LO_0__MARC_READONLY_0_MASK',
    'MC_VM_MARC_RELOC_LO_0__MARC_READONLY_0__SHIFT',
    'MC_VM_MARC_RELOC_LO_0__MARC_RELOC_LO_0_MASK',
    'MC_VM_MARC_RELOC_LO_0__MARC_RELOC_LO_0__SHIFT',
    'MC_VM_MARC_RELOC_LO_1__MARC_ENABLE_1_MASK',
    'MC_VM_MARC_RELOC_LO_1__MARC_ENABLE_1__SHIFT',
    'MC_VM_MARC_RELOC_LO_1__MARC_READONLY_1_MASK',
    'MC_VM_MARC_RELOC_LO_1__MARC_READONLY_1__SHIFT',
    'MC_VM_MARC_RELOC_LO_1__MARC_RELOC_LO_1_MASK',
    'MC_VM_MARC_RELOC_LO_1__MARC_RELOC_LO_1__SHIFT',
    'MC_VM_MARC_RELOC_LO_2__MARC_ENABLE_2_MASK',
    'MC_VM_MARC_RELOC_LO_2__MARC_ENABLE_2__SHIFT',
    'MC_VM_MARC_RELOC_LO_2__MARC_READONLY_2_MASK',
    'MC_VM_MARC_RELOC_LO_2__MARC_READONLY_2__SHIFT',
    'MC_VM_MARC_RELOC_LO_2__MARC_RELOC_LO_2_MASK',
    'MC_VM_MARC_RELOC_LO_2__MARC_RELOC_LO_2__SHIFT',
    'MC_VM_MARC_RELOC_LO_3__MARC_ENABLE_3_MASK',
    'MC_VM_MARC_RELOC_LO_3__MARC_ENABLE_3__SHIFT',
    'MC_VM_MARC_RELOC_LO_3__MARC_READONLY_3_MASK',
    'MC_VM_MARC_RELOC_LO_3__MARC_READONLY_3__SHIFT',
    'MC_VM_MARC_RELOC_LO_3__MARC_RELOC_LO_3_MASK',
    'MC_VM_MARC_RELOC_LO_3__MARC_RELOC_LO_3__SHIFT',
    'MC_VM_MX_L1_TLB_CNTL__ATC_EN_MASK',
    'MC_VM_MX_L1_TLB_CNTL__ATC_EN__SHIFT',
    'MC_VM_MX_L1_TLB_CNTL__ECO_BITS_MASK',
    'MC_VM_MX_L1_TLB_CNTL__ECO_BITS__SHIFT',
    'MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL_MASK',
    'MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL__SHIFT',
    'MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB_MASK',
    'MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB__SHIFT',
    'MC_VM_MX_L1_TLB_CNTL__MTYPE_MASK',
    'MC_VM_MX_L1_TLB_CNTL__MTYPE__SHIFT',
    'MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK',
    'MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE__SHIFT',
    'MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS_MASK',
    'MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS__SHIFT',
    'MC_VM_NB_LOWER_TOP_OF_DRAM2__ENABLE_MASK',
    'MC_VM_NB_LOWER_TOP_OF_DRAM2__ENABLE__SHIFT',
    'MC_VM_NB_LOWER_TOP_OF_DRAM2__LOWER_TOM2_MASK',
    'MC_VM_NB_LOWER_TOP_OF_DRAM2__LOWER_TOM2__SHIFT',
    'MC_VM_NB_MMIOBASE__MMIOBASE_MASK',
    'MC_VM_NB_MMIOBASE__MMIOBASE__SHIFT',
    'MC_VM_NB_MMIOLIMIT__MMIOLIMIT_MASK',
    'MC_VM_NB_MMIOLIMIT__MMIOLIMIT__SHIFT',
    'MC_VM_NB_PCI_ARB__VGA_HOLE_MASK',
    'MC_VM_NB_PCI_ARB__VGA_HOLE__SHIFT',
    'MC_VM_NB_PCI_CTRL__MMIOENABLE_MASK',
    'MC_VM_NB_PCI_CTRL__MMIOENABLE__SHIFT',
    'MC_VM_NB_TOP_OF_DRAM_SLOT1__TOP_OF_DRAM_MASK',
    'MC_VM_NB_TOP_OF_DRAM_SLOT1__TOP_OF_DRAM__SHIFT',
    'MC_VM_NB_UPPER_TOP_OF_DRAM2__UPPER_TOM2_MASK',
    'MC_VM_NB_UPPER_TOP_OF_DRAM2__UPPER_TOM2__SHIFT',
    'MC_VM_STEERING__DEFAULT_STEERING_MASK',
    'MC_VM_STEERING__DEFAULT_STEERING__SHIFT',
    'MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB__PHYSICAL_PAGE_NUMBER_LSB_MASK',
    'MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB__PHYSICAL_PAGE_NUMBER_LSB__SHIFT',
    'MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB__PHYSICAL_PAGE_NUMBER_MSB_MASK',
    'MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB__PHYSICAL_PAGE_NUMBER_MSB__SHIFT',
    'MC_VM_SYSTEM_APERTURE_HIGH_ADDR__LOGICAL_ADDR_MASK',
    'MC_VM_SYSTEM_APERTURE_HIGH_ADDR__LOGICAL_ADDR__SHIFT',
    'MC_VM_SYSTEM_APERTURE_LOW_ADDR__LOGICAL_ADDR_MASK',
    'MC_VM_SYSTEM_APERTURE_LOW_ADDR__LOGICAL_ADDR__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_PF_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_PF__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF0_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF0__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF10_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF10__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF11_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF11__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF12_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF12__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF13_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF13__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF14_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF14__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF15_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF15__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF1_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF1__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF2_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF2__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF3_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF3__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF4_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF4__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF5_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF5__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF6_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF6__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF7_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF7__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF8_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF8__SHIFT',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF9_MASK',
    'MC_VM_XGMI_GPUIOV_ENABLE__ENABLE_VF9__SHIFT',
    'MC_VM_XGMI_LFB_CNTL__PF_LFB_REGION_MASK',
    'MC_VM_XGMI_LFB_CNTL__PF_LFB_REGION__SHIFT',
    'MC_VM_XGMI_LFB_CNTL__PF_MAX_REGION_MASK',
    'MC_VM_XGMI_LFB_CNTL__PF_MAX_REGION__SHIFT',
    'MC_VM_XGMI_LFB_SIZE__PF_LFB_SIZE_MASK',
    'MC_VM_XGMI_LFB_SIZE__PF_LFB_SIZE__SHIFT',
    'PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA_MASK',
    'PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA__SHIFT',
    'PA_CL_CLIP_CNTL__CLIP_DISABLE_MASK',
    'PA_CL_CLIP_CNTL__CLIP_DISABLE__SHIFT',
    'PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT_MASK',
    'PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT__SHIFT',
    'PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF_MASK',
    'PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF__SHIFT',
    'PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA_MASK',
    'PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA__SHIFT',
    'PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL_MASK',
    'PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL__SHIFT',
    'PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK',
    'PA_CL_CLIP_CNTL__PS_UCP_MODE__SHIFT',
    'PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG_MASK',
    'PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG__SHIFT',
    'PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA_MASK',
    'PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA__SHIFT',
    'PA_CL_CLIP_CNTL__UCP_ENA_0_MASK',
    'PA_CL_CLIP_CNTL__UCP_ENA_0__SHIFT',
    'PA_CL_CLIP_CNTL__UCP_ENA_1_MASK',
    'PA_CL_CLIP_CNTL__UCP_ENA_1__SHIFT',
    'PA_CL_CLIP_CNTL__UCP_ENA_2_MASK',
    'PA_CL_CLIP_CNTL__UCP_ENA_2__SHIFT',
    'PA_CL_CLIP_CNTL__UCP_ENA_3_MASK',
    'PA_CL_CLIP_CNTL__UCP_ENA_3__SHIFT',
    'PA_CL_CLIP_CNTL__UCP_ENA_4_MASK',
    'PA_CL_CLIP_CNTL__UCP_ENA_4__SHIFT',
    'PA_CL_CLIP_CNTL__UCP_ENA_5_MASK',
    'PA_CL_CLIP_CNTL__UCP_ENA_5__SHIFT',
    'PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE_MASK',
    'PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE__SHIFT',
    'PA_CL_CLIP_CNTL__VTX_KILL_OR_MASK',
    'PA_CL_CLIP_CNTL__VTX_KILL_OR__SHIFT',
    'PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE_MASK',
    'PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE__SHIFT',
    'PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE_MASK',
    'PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE__SHIFT',
    'PA_CL_CLIP_CNTL__ZCLIP_PROG_NEAR_ENA_MASK',
    'PA_CL_CLIP_CNTL__ZCLIP_PROG_NEAR_ENA__SHIFT',
    'PA_CL_CNTL_STATUS__UTC_FAULT_DETECTED_MASK',
    'PA_CL_CNTL_STATUS__UTC_FAULT_DETECTED__SHIFT',
    'PA_CL_CNTL_STATUS__UTC_PRT_DETECTED_MASK',
    'PA_CL_CNTL_STATUS__UTC_PRT_DETECTED__SHIFT',
    'PA_CL_CNTL_STATUS__UTC_RETRY_DETECTED_MASK',
    'PA_CL_CNTL_STATUS__UTC_RETRY_DETECTED__SHIFT',
    'PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL_MASK',
    'PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL__SHIFT',
    'PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK',
    'PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA__SHIFT',
    'PA_CL_ENHANCE__ECO_SPARE0_MASK',
    'PA_CL_ENHANCE__ECO_SPARE0__SHIFT',
    'PA_CL_ENHANCE__ECO_SPARE1_MASK',
    'PA_CL_ENHANCE__ECO_SPARE1__SHIFT',
    'PA_CL_ENHANCE__ECO_SPARE2_MASK',
    'PA_CL_ENHANCE__ECO_SPARE2__SHIFT',
    'PA_CL_ENHANCE__ECO_SPARE3_MASK',
    'PA_CL_ENHANCE__ECO_SPARE3__SHIFT',
    'PA_CL_ENHANCE__IGNORE_PIPELINE_RESET_MASK',
    'PA_CL_ENHANCE__IGNORE_PIPELINE_RESET__SHIFT',
    'PA_CL_ENHANCE__KILL_INNER_EDGE_FLAGS_MASK',
    'PA_CL_ENHANCE__KILL_INNER_EDGE_FLAGS__SHIFT',
    'PA_CL_ENHANCE__NGG_BYPASS_PRIM_FILTER_MASK',
    'PA_CL_ENHANCE__NGG_BYPASS_PRIM_FILTER__SHIFT',
    'PA_CL_ENHANCE__NGG_PA_TO_ALL_SC_MASK',
    'PA_CL_ENHANCE__NGG_PA_TO_ALL_SC__SHIFT',
    'PA_CL_ENHANCE__NGG_PRIM_INDICES_FIFO_DEPTH_MASK',
    'PA_CL_ENHANCE__NGG_PRIM_INDICES_FIFO_DEPTH__SHIFT',
    'PA_CL_ENHANCE__NGG_SIDEBAND_MEMORY_DEPTH_MASK',
    'PA_CL_ENHANCE__NGG_SIDEBAND_MEMORY_DEPTH__SHIFT',
    'PA_CL_ENHANCE__NO_SWITCH_TO_LEGACY_AFTER_VMID_RESET_MASK',
    'PA_CL_ENHANCE__NO_SWITCH_TO_LEGACY_AFTER_VMID_RESET__SHIFT',
    'PA_CL_ENHANCE__NUM_CLIP_SEQ_MASK',
    'PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT',
    'PA_CL_ENHANCE__OUTPUT_SWITCH_TO_LEGACY_EVENT_MASK',
    'PA_CL_ENHANCE__OUTPUT_SWITCH_TO_LEGACY_EVENT__SHIFT',
    'PA_CL_ENHANCE__POLY_INNER_EDGE_FLAG_DISABLE_MASK',
    'PA_CL_ENHANCE__POLY_INNER_EDGE_FLAG_DISABLE__SHIFT',
    'PA_CL_ENHANCE__PROG_NEAR_CLIP_PLANE_ENABLE_MASK',
    'PA_CL_ENHANCE__PROG_NEAR_CLIP_PLANE_ENABLE__SHIFT',
    'PA_CL_ENHANCE__TC_LATENCY_TIME_STAMP_RESOLUTION_MASK',
    'PA_CL_ENHANCE__TC_LATENCY_TIME_STAMP_RESOLUTION__SHIFT',
    'PA_CL_ENHANCE__TC_REQUEST_PERF_CNTR_ENABLE_MASK',
    'PA_CL_ENHANCE__TC_REQUEST_PERF_CNTR_ENABLE__SHIFT',
    'PA_CL_ENHANCE__VE_NAN_PROC_DISABLE_MASK',
    'PA_CL_ENHANCE__VE_NAN_PROC_DISABLE__SHIFT',
    'PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL_MASK',
    'PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT',
    'PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER_MASK',
    'PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER__SHIFT',
    'PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER_MASK',
    'PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER__SHIFT',
    'PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER_MASK',
    'PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER__SHIFT',
    'PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER_MASK',
    'PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER__SHIFT',
    'PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD_MASK',
    'PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD__SHIFT',
    'PA_CL_NANINF_CNTL__VS_W_INF_RETAIN_MASK',
    'PA_CL_NANINF_CNTL__VS_W_INF_RETAIN__SHIFT',
    'PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF_MASK',
    'PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF__SHIFT',
    'PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN_MASK',
    'PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN__SHIFT',
    'PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF_MASK',
    'PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF__SHIFT',
    'PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN_MASK',
    'PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN__SHIFT',
    'PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF_MASK',
    'PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF__SHIFT',
    'PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0_MASK',
    'PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0__SHIFT',
    'PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0_MASK',
    'PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0__SHIFT',
    'PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD_MASK',
    'PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD__SHIFT',
    'PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN_MASK',
    'PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN__SHIFT',
    'PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0_MASK',
    'PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0__SHIFT',
    'PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD_MASK',
    'PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD__SHIFT',
    'PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN_MASK',
    'PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN__SHIFT',
    'PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK',
    'PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD__SHIFT',
    'PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN_MASK',
    'PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN__SHIFT',
    'PA_CL_NGG_CNTL__INDEX_BUF_EDGE_FLAG_ENA_MASK',
    'PA_CL_NGG_CNTL__INDEX_BUF_EDGE_FLAG_ENA__SHIFT',
    'PA_CL_NGG_CNTL__VERTEX_REUSE_OFF_MASK',
    'PA_CL_NGG_CNTL__VERTEX_REUSE_OFF__SHIFT',
    'PA_CL_OBJPRIM_ID_CNTL__ADD_PIPED_PRIM_ID_MASK',
    'PA_CL_OBJPRIM_ID_CNTL__ADD_PIPED_PRIM_ID__SHIFT',
    'PA_CL_OBJPRIM_ID_CNTL__EN_32BIT_OBJPRIMID_MASK',
    'PA_CL_OBJPRIM_ID_CNTL__EN_32BIT_OBJPRIMID__SHIFT',
    'PA_CL_OBJPRIM_ID_CNTL__OBJ_ID_SEL_MASK',
    'PA_CL_OBJPRIM_ID_CNTL__OBJ_ID_SEL__SHIFT',
    'PA_CL_POINT_CULL_RAD__DATA_REGISTER_MASK',
    'PA_CL_POINT_CULL_RAD__DATA_REGISTER__SHIFT',
    'PA_CL_POINT_SIZE__DATA_REGISTER_MASK',
    'PA_CL_POINT_SIZE__DATA_REGISTER__SHIFT',
    'PA_CL_POINT_X_RAD__DATA_REGISTER_MASK',
    'PA_CL_POINT_X_RAD__DATA_REGISTER__SHIFT',
    'PA_CL_POINT_Y_RAD__DATA_REGISTER_MASK',
    'PA_CL_POINT_Y_RAD__DATA_REGISTER__SHIFT',
    'PA_CL_PROG_NEAR_CLIP_Z__DATA_REGISTER_MASK',
    'PA_CL_PROG_NEAR_CLIP_Z__DATA_REGISTER__SHIFT',
    'PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE_MASK',
    'PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE__SHIFT',
    'PA_CL_UCP_0_W__DATA_REGISTER_MASK',
    'PA_CL_UCP_0_W__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_0_X__DATA_REGISTER_MASK',
    'PA_CL_UCP_0_X__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_0_Y__DATA_REGISTER_MASK',
    'PA_CL_UCP_0_Y__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_0_Z__DATA_REGISTER_MASK',
    'PA_CL_UCP_0_Z__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_1_W__DATA_REGISTER_MASK',
    'PA_CL_UCP_1_W__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_1_X__DATA_REGISTER_MASK',
    'PA_CL_UCP_1_X__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_1_Y__DATA_REGISTER_MASK',
    'PA_CL_UCP_1_Y__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_1_Z__DATA_REGISTER_MASK',
    'PA_CL_UCP_1_Z__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_2_W__DATA_REGISTER_MASK',
    'PA_CL_UCP_2_W__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_2_X__DATA_REGISTER_MASK',
    'PA_CL_UCP_2_X__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_2_Y__DATA_REGISTER_MASK',
    'PA_CL_UCP_2_Y__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_2_Z__DATA_REGISTER_MASK',
    'PA_CL_UCP_2_Z__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_3_W__DATA_REGISTER_MASK',
    'PA_CL_UCP_3_W__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_3_X__DATA_REGISTER_MASK',
    'PA_CL_UCP_3_X__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_3_Y__DATA_REGISTER_MASK',
    'PA_CL_UCP_3_Y__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_3_Z__DATA_REGISTER_MASK',
    'PA_CL_UCP_3_Z__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_4_W__DATA_REGISTER_MASK',
    'PA_CL_UCP_4_W__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_4_X__DATA_REGISTER_MASK',
    'PA_CL_UCP_4_X__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_4_Y__DATA_REGISTER_MASK',
    'PA_CL_UCP_4_Y__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_4_Z__DATA_REGISTER_MASK',
    'PA_CL_UCP_4_Z__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_5_W__DATA_REGISTER_MASK',
    'PA_CL_UCP_5_W__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_5_X__DATA_REGISTER_MASK',
    'PA_CL_UCP_5_X__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_5_Y__DATA_REGISTER_MASK',
    'PA_CL_UCP_5_Y__DATA_REGISTER__SHIFT',
    'PA_CL_UCP_5_Z__DATA_REGISTER_MASK',
    'PA_CL_UCP_5_Z__DATA_REGISTER__SHIFT',
    'PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XOFFSET__VPORT_XOFFSET_MASK',
    'PA_CL_VPORT_XOFFSET__VPORT_XOFFSET__SHIFT',
    'PA_CL_VPORT_XSCALE_10__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_10__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_11__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_11__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_12__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_12__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_13__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_13__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_14__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_14__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_15__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_15__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_1__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_1__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_2__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_2__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_3__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_3__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_4__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_4__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_5__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_5__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_6__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_6__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_7__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_7__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_8__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_8__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE_9__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE_9__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_XSCALE__VPORT_XSCALE_MASK',
    'PA_CL_VPORT_XSCALE__VPORT_XSCALE__SHIFT',
    'PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YOFFSET__VPORT_YOFFSET_MASK',
    'PA_CL_VPORT_YOFFSET__VPORT_YOFFSET__SHIFT',
    'PA_CL_VPORT_YSCALE_10__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_10__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_11__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_11__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_12__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_12__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_13__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_13__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_14__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_14__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_15__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_15__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_1__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_1__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_2__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_2__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_3__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_3__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_4__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_4__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_5__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_5__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_6__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_6__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_7__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_7__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_8__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_8__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE_9__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE_9__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_YSCALE__VPORT_YSCALE_MASK',
    'PA_CL_VPORT_YSCALE__VPORT_YSCALE__SHIFT',
    'PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET_MASK',
    'PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET__SHIFT',
    'PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE__SHIFT',
    'PA_CL_VPORT_ZSCALE__VPORT_ZSCALE_MASK',
    'PA_CL_VPORT_ZSCALE__VPORT_ZSCALE__SHIFT',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0_MASK',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0__SHIFT',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1_MASK',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1__SHIFT',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2_MASK',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2__SHIFT',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3_MASK',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3__SHIFT',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4_MASK',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4__SHIFT',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5_MASK',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5__SHIFT',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6_MASK',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6__SHIFT',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7_MASK',
    'PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7__SHIFT',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0_MASK',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0__SHIFT',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1_MASK',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1__SHIFT',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2_MASK',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2__SHIFT',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3_MASK',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3__SHIFT',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4_MASK',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4__SHIFT',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5_MASK',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5__SHIFT',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6_MASK',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6__SHIFT',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7_MASK',
    'PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7__SHIFT',
    'PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG_MASK',
    'PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG__SHIFT',
    'PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG_MASK',
    'PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG__SHIFT',
    'PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG_MASK',
    'PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG__SHIFT',
    'PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH_MASK',
    'PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH__SHIFT',
    'PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE_MASK',
    'PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE__SHIFT',
    'PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX_MASK',
    'PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX__SHIFT',
    'PA_CL_VS_OUT_CNTL__USE_VTX_SHD_OBJPRIM_ID_MASK',
    'PA_CL_VS_OUT_CNTL__USE_VTX_SHD_OBJPRIM_ID__SHIFT',
    'PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX_MASK',
    'PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX__SHIFT',
    'PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA_MASK',
    'PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA__SHIFT',
    'PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA_MASK',
    'PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA__SHIFT',
    'PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA_MASK',
    'PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA__SHIFT',
    'PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA_MASK',
    'PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA__SHIFT',
    'PA_CL_VTE_CNTL__PERFCOUNTER_REF_MASK',
    'PA_CL_VTE_CNTL__PERFCOUNTER_REF__SHIFT',
    'PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA_MASK',
    'PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA__SHIFT',
    'PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA_MASK',
    'PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA__SHIFT',
    'PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA_MASK',
    'PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA__SHIFT',
    'PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA_MASK',
    'PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA__SHIFT',
    'PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA_MASK',
    'PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA__SHIFT',
    'PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA_MASK',
    'PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA__SHIFT',
    'PA_CL_VTE_CNTL__VTX_W0_FMT_MASK',
    'PA_CL_VTE_CNTL__VTX_W0_FMT__SHIFT',
    'PA_CL_VTE_CNTL__VTX_XY_FMT_MASK',
    'PA_CL_VTE_CNTL__VTX_XY_FMT__SHIFT',
    'PA_CL_VTE_CNTL__VTX_Z_FMT_MASK',
    'PA_CL_VTE_CNTL__VTX_Z_FMT__SHIFT',
    'PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN_MASK',
    'PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN__SHIFT',
    'PA_SC_AA_CONFIG__COVERAGE_TO_SHADER_SELECT_MASK',
    'PA_SC_AA_CONFIG__COVERAGE_TO_SHADER_SELECT__SHIFT',
    'PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE_MASK',
    'PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE__SHIFT',
    'PA_SC_AA_CONFIG__MAX_SAMPLE_DIST_MASK',
    'PA_SC_AA_CONFIG__MAX_SAMPLE_DIST__SHIFT',
    'PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES_MASK',
    'PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES__SHIFT',
    'PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES_MASK',
    'PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES__SHIFT',
    'PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0_MASK',
    'PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0__SHIFT',
    'PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0_MASK',
    'PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0__SHIFT',
    'PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1_MASK',
    'PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1__SHIFT',
    'PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1_MASK',
    'PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X__SHIFT',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y_MASK',
    'PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y__SHIFT',
    'PA_SC_BINNER_CNTL_0__BINNING_MODE_MASK',
    'PA_SC_BINNER_CNTL_0__BINNING_MODE__SHIFT',
    'PA_SC_BINNER_CNTL_0__BIN_SIZE_X_EXTEND_MASK',
    'PA_SC_BINNER_CNTL_0__BIN_SIZE_X_EXTEND__SHIFT',
    'PA_SC_BINNER_CNTL_0__BIN_SIZE_X_MASK',
    'PA_SC_BINNER_CNTL_0__BIN_SIZE_X__SHIFT',
    'PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_EXTEND_MASK',
    'PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_EXTEND__SHIFT',
    'PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_MASK',
    'PA_SC_BINNER_CNTL_0__BIN_SIZE_Y__SHIFT',
    'PA_SC_BINNER_CNTL_0__CONTEXT_STATES_PER_BIN_MASK',
    'PA_SC_BINNER_CNTL_0__CONTEXT_STATES_PER_BIN__SHIFT',
    'PA_SC_BINNER_CNTL_0__DISABLE_START_OF_PRIM_MASK',
    'PA_SC_BINNER_CNTL_0__DISABLE_START_OF_PRIM__SHIFT',
    'PA_SC_BINNER_CNTL_0__FLUSH_ON_BINNING_TRANSITION_MASK',
    'PA_SC_BINNER_CNTL_0__FLUSH_ON_BINNING_TRANSITION__SHIFT',
    'PA_SC_BINNER_CNTL_0__FPOVS_PER_BATCH_MASK',
    'PA_SC_BINNER_CNTL_0__FPOVS_PER_BATCH__SHIFT',
    'PA_SC_BINNER_CNTL_0__OPTIMAL_BIN_SELECTION_MASK',
    'PA_SC_BINNER_CNTL_0__OPTIMAL_BIN_SELECTION__SHIFT',
    'PA_SC_BINNER_CNTL_0__PERSISTENT_STATES_PER_BIN_MASK',
    'PA_SC_BINNER_CNTL_0__PERSISTENT_STATES_PER_BIN__SHIFT',
    'PA_SC_BINNER_CNTL_1__MAX_ALLOC_COUNT_MASK',
    'PA_SC_BINNER_CNTL_1__MAX_ALLOC_COUNT__SHIFT',
    'PA_SC_BINNER_CNTL_1__MAX_PRIM_PER_BATCH_MASK',
    'PA_SC_BINNER_CNTL_1__MAX_PRIM_PER_BATCH__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__BREAK_BATCH_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__BREAK_BATCH__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_TS_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_TS__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__CONTEXT_DONE_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__CONTEXT_DONE__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__CS_PARTIAL_FLUSH_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__CS_PARTIAL_FLUSH__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_IB_END_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_IB_END__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_INCR_DE_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_INCR_DE__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__RESERVED_0_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__RESERVED_0__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__RESERVED_9_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__RESERVED_9__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__RST_PIX_CNT_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__RST_PIX_CNT__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS1_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS1__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS2_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS2__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS3_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS3__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_RESET_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_RESET__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_SYNC_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_SYNC__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_0__VS_PARTIAL_FLUSH_MASK',
    'PA_SC_BINNER_EVENT_CNTL_0__VS_PARTIAL_FLUSH__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_EVENT_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_EVENT__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_TS_EVENT_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_TS_EVENT__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__FLUSH_DFSM_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__FLUSH_DFSM__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__FLUSH_ES_OUTPUT_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__FLUSH_ES_OUTPUT__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__FLUSH_GS_OUTPUT_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__FLUSH_GS_OUTPUT__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__FLUSH_HS_OUTPUT_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__FLUSH_HS_OUTPUT__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_SAMPLE_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_SAMPLE__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_START_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_START__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_STOP_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_STOP__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_START_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_START__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_STOP_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_STOP__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__PS_PARTIAL_FLUSH_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__PS_PARTIAL_FLUSH__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__RESET_TO_LOWEST_VGT_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__RESET_TO_LOWEST_VGT__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__SAMPLE_PIPELINESTAT_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__SAMPLE_PIPELINESTAT__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__SO_VGTSTREAMOUT_FLUSH_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__SO_VGTSTREAMOUT_FLUSH__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_1__ZPASS_DONE_MASK',
    'PA_SC_BINNER_EVENT_CNTL_1__ZPASS_DONE__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__BLOCK_CONTEXT_DONE_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__BLOCK_CONTEXT_DONE__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__BOTTOM_OF_PIPE_TS_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__BOTTOM_OF_PIPE_TS__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__CS_CONTEXT_DONE_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__CS_CONTEXT_DONE__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__CS_DONE_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__CS_DONE__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__DB_CACHE_FLUSH_AND_INV_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__DB_CACHE_FLUSH_AND_INV__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_DATA_TS_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_DATA_TS__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_META_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_META__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_DATA_TS_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_DATA_TS__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_META_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_META__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__FLUSH_SX_TS_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__FLUSH_SX_TS__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__RESET_VTX_CNT_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__RESET_VTX_CNT__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__SAMPLE_STREAMOUTSTATS_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__SAMPLE_STREAMOUTSTATS__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__SC_SEND_DB_VPZ_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__SC_SEND_DB_VPZ__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__SQ_NON_EVENT_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__SQ_NON_EVENT__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__TGID_ROLLOVER_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__TGID_ROLLOVER__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_2__VGT_FLUSH_MASK',
    'PA_SC_BINNER_EVENT_CNTL_2__VGT_FLUSH__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__CONTEXT_SUSPEND_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__CONTEXT_SUSPEND__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__ENABLE_LEGACY_PIPELINE_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__ENABLE_LEGACY_PIPELINE__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__ENABLE_NGG_PIPELINE_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__ENABLE_NGG_PIPELINE__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__FLUSH_AND_INV_CB_PIXEL_DATA_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__FLUSH_AND_INV_CB_PIXEL_DATA__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__OFFCHIP_HS_DEALLOC_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__OFFCHIP_HS_DEALLOC__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_CONTROL_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_CONTROL__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_DUMP_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_DUMP__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_RESET_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_RESET__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__PS_DONE_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__PS_DONE__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__RESERVED_63_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__RESERVED_63__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__SX_CB_RAT_ACK_REQUEST_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__SX_CB_RAT_ACK_REQUEST__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FINISH_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FINISH__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FLUSH_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FLUSH__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_MARKER_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_MARKER__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_START_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_START__SHIFT',
    'PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_STOP_MASK',
    'PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_STOP__SHIFT',
    'PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_CONTEXT_THRESHOLD_MASK',
    'PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_CONTEXT_THRESHOLD__SHIFT',
    'PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_PRIMS_THRESHOLD_MASK',
    'PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_PRIMS_THRESHOLD__SHIFT',
    'PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_CONTEXT_THRESHOLD_MASK',
    'PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_CONTEXT_THRESHOLD__SHIFT',
    'PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_PRIMS_THRESHOLD_MASK',
    'PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_PRIMS_THRESHOLD__SHIFT',
    'PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_PERSISTENT_STATE_THRESHOLD_MASK',
    'PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_PERSISTENT_STATE_THRESHOLD__SHIFT',
    'PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_TRIV_REJECTED_PRIMS_THRESHOLD_MASK',
    'PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_TRIV_REJECTED_PRIMS_THRESHOLD__SHIFT',
    'PA_SC_BINNER_PERF_CNTL_1__BIN_HIST_NUM_PERSISTENT_STATE_THRESHOLD_MASK',
    'PA_SC_BINNER_PERF_CNTL_1__BIN_HIST_NUM_PERSISTENT_STATE_THRESHOLD__SHIFT',
    'PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_COLUMNS_PER_ROW_THRESHOLD_MASK',
    'PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_COLUMNS_PER_ROW_THRESHOLD__SHIFT',
    'PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_ROWS_PER_PRIM_THRESHOLD_MASK',
    'PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_ROWS_PER_PRIM_THRESHOLD__SHIFT',
    'PA_SC_BINNER_PERF_CNTL_3__BATCH_HIST_NUM_PS_WAVE_BREAKS_THRESHOLD_MASK',
    'PA_SC_BINNER_PERF_CNTL_3__BATCH_HIST_NUM_PS_WAVE_BREAKS_THRESHOLD__SHIFT',
    'PA_SC_BINNER_TIMEOUT_COUNTER__THRESHOLD_MASK',
    'PA_SC_BINNER_TIMEOUT_COUNTER__THRESHOLD__SHIFT',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_0_MASK',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_0__SHIFT',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_1_MASK',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_1__SHIFT',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_2_MASK',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_2__SHIFT',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_3_MASK',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_3__SHIFT',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_4_MASK',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_4__SHIFT',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_5_MASK',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_5__SHIFT',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_6_MASK',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_6__SHIFT',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_7_MASK',
    'PA_SC_CENTROID_PRIORITY_0__DISTANCE_7__SHIFT',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_10_MASK',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_10__SHIFT',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_11_MASK',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_11__SHIFT',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_12_MASK',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_12__SHIFT',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_13_MASK',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_13__SHIFT',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_14_MASK',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_14__SHIFT',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_15_MASK',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_15__SHIFT',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_8_MASK',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_8__SHIFT',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_9_MASK',
    'PA_SC_CENTROID_PRIORITY_1__DISTANCE_9__SHIFT',
    'PA_SC_CLIPRECT_0_BR__BR_X_MASK',
    'PA_SC_CLIPRECT_0_BR__BR_X__SHIFT',
    'PA_SC_CLIPRECT_0_BR__BR_Y_MASK',
    'PA_SC_CLIPRECT_0_BR__BR_Y__SHIFT',
    'PA_SC_CLIPRECT_0_TL__TL_X_MASK',
    'PA_SC_CLIPRECT_0_TL__TL_X__SHIFT',
    'PA_SC_CLIPRECT_0_TL__TL_Y_MASK',
    'PA_SC_CLIPRECT_0_TL__TL_Y__SHIFT',
    'PA_SC_CLIPRECT_1_BR__BR_X_MASK',
    'PA_SC_CLIPRECT_1_BR__BR_X__SHIFT',
    'PA_SC_CLIPRECT_1_BR__BR_Y_MASK',
    'PA_SC_CLIPRECT_1_BR__BR_Y__SHIFT',
    'PA_SC_CLIPRECT_1_TL__TL_X_MASK',
    'PA_SC_CLIPRECT_1_TL__TL_X__SHIFT',
    'PA_SC_CLIPRECT_1_TL__TL_Y_MASK',
    'PA_SC_CLIPRECT_1_TL__TL_Y__SHIFT',
    'PA_SC_CLIPRECT_2_BR__BR_X_MASK',
    'PA_SC_CLIPRECT_2_BR__BR_X__SHIFT',
    'PA_SC_CLIPRECT_2_BR__BR_Y_MASK',
    'PA_SC_CLIPRECT_2_BR__BR_Y__SHIFT',
    'PA_SC_CLIPRECT_2_TL__TL_X_MASK',
    'PA_SC_CLIPRECT_2_TL__TL_X__SHIFT',
    'PA_SC_CLIPRECT_2_TL__TL_Y_MASK',
    'PA_SC_CLIPRECT_2_TL__TL_Y__SHIFT',
    'PA_SC_CLIPRECT_3_BR__BR_X_MASK',
    'PA_SC_CLIPRECT_3_BR__BR_X__SHIFT',
    'PA_SC_CLIPRECT_3_BR__BR_Y_MASK',
    'PA_SC_CLIPRECT_3_BR__BR_Y__SHIFT',
    'PA_SC_CLIPRECT_3_TL__TL_X_MASK',
    'PA_SC_CLIPRECT_3_TL__TL_X__SHIFT',
    'PA_SC_CLIPRECT_3_TL__TL_Y_MASK',
    'PA_SC_CLIPRECT_3_TL__TL_Y__SHIFT',
    'PA_SC_CLIPRECT_RULE__CLIP_RULE_MASK',
    'PA_SC_CLIPRECT_RULE__CLIP_RULE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__CENTROID_SAMPLE_OVERRIDE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__CENTROID_SAMPLE_OVERRIDE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__COVERAGE_AA_MASK_ENABLE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__COVERAGE_AA_MASK_ENABLE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__INNER_UNCERTAINTY_EDGERULE_OVERRIDE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__INNER_UNCERTAINTY_EDGERULE_OVERRIDE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__NULL_SQUAD_AA_MASK_ENABLE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__NULL_SQUAD_AA_MASK_ENABLE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OUTER_UNCERTAINTY_EDGERULE_OVERRIDE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OUTER_UNCERTAINTY_EDGERULE_OVERRIDE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_OVER_RAST_INNER_TO_NORMAL_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_OVER_RAST_INNER_TO_NORMAL__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_UNDER_RAST_INNER_TO_NORMAL_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_UNDER_RAST_INNER_TO_NORMAL__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_ENABLE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_ENABLE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_SAMPLE_SELECT_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_SAMPLE_SELECT__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PBB_UNCERTAINTY_REGION_ENABLE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PBB_UNCERTAINTY_REGION_ENABLE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__POSTZ_AA_MASK_ENABLE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__POSTZ_AA_MASK_ENABLE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PREZ_AA_MASK_ENABLE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PREZ_AA_MASK_ENABLE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNCERTAINTY_REGION_MODE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNCERTAINTY_REGION_MODE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_ENABLE_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_ENABLE__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_SAMPLE_SELECT_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_SAMPLE_SELECT__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_EXTENT_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_EXTENT__SHIFT',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_OFFSET_MASK',
    'PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_OFFSET__SHIFT',
    'PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK',
    'PA_SC_DSM_CNTL__FORCE_EOV_REZ_0__SHIFT',
    'PA_SC_DSM_CNTL__FORCE_EOV_REZ_1_MASK',
    'PA_SC_DSM_CNTL__FORCE_EOV_REZ_1__SHIFT',
    'PA_SC_EDGERULE__ER_LINE_BT_MASK',
    'PA_SC_EDGERULE__ER_LINE_BT__SHIFT',
    'PA_SC_EDGERULE__ER_LINE_LR_MASK',
    'PA_SC_EDGERULE__ER_LINE_LR__SHIFT',
    'PA_SC_EDGERULE__ER_LINE_RL_MASK',
    'PA_SC_EDGERULE__ER_LINE_RL__SHIFT',
    'PA_SC_EDGERULE__ER_LINE_TB_MASK',
    'PA_SC_EDGERULE__ER_LINE_TB__SHIFT',
    'PA_SC_EDGERULE__ER_POINT_MASK',
    'PA_SC_EDGERULE__ER_POINT__SHIFT', 'PA_SC_EDGERULE__ER_RECT_MASK',
    'PA_SC_EDGERULE__ER_RECT__SHIFT', 'PA_SC_EDGERULE__ER_TRI_MASK',
    'PA_SC_EDGERULE__ER_TRI__SHIFT',
    'PA_SC_ENHANCE_1__ALLOW_SCALE_LINE_WIDTH_PAD_WITH_BINNING_MASK',
    'PA_SC_ENHANCE_1__ALLOW_SCALE_LINE_WIDTH_PAD_WITH_BINNING__SHIFT',
    'PA_SC_ENHANCE_1__BYPASS_PBB_MASK',
    'PA_SC_ENHANCE_1__BYPASS_PBB__SHIFT',
    'PA_SC_ENHANCE_1__DEBUG_PIXEL_PICKER_XY_UNPACK_MASK',
    'PA_SC_ENHANCE_1__DEBUG_PIXEL_PICKER_XY_UNPACK__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_FORCE_SOP_ALL_EVENTS_MASK',
    'PA_SC_ENHANCE_1__DISABLE_FORCE_SOP_ALL_EVENTS__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_INTF_CG_MASK',
    'PA_SC_ENHANCE_1__DISABLE_INTF_CG__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_PACKER_GRAD_FDCE_ENHANCE_MASK',
    'PA_SC_ENHANCE_1__DISABLE_PACKER_GRAD_FDCE_ENHANCE__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_PACKER_ODC_ENHANCE_MASK',
    'PA_SC_ENHANCE_1__DISABLE_PACKER_ODC_ENHANCE__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_PBB_BINNING_CLK_OPTIMIZATION_MASK',
    'PA_SC_ENHANCE_1__DISABLE_PBB_BINNING_CLK_OPTIMIZATION__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_PBB_CLK_OPTIMIZATION_MASK',
    'PA_SC_ENHANCE_1__DISABLE_PBB_CLK_OPTIMIZATION__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_CLK_OPTIMIZATION_MASK',
    'PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_CLK_OPTIMIZATION__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_OPT_MASK',
    'PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_OPT__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_QUAD_PROC_FDCE_ENHANCE_MASK',
    'PA_SC_ENHANCE_1__DISABLE_QUAD_PROC_FDCE_ENHANCE__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_SC_BINNING_MASK',
    'PA_SC_ENHANCE_1__DISABLE_SC_BINNING__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_SC_DB_TILE_INTF_FINE_CLOCK_GATE_MASK',
    'PA_SC_ENHANCE_1__DISABLE_SC_DB_TILE_INTF_FINE_CLOCK_GATE__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_SC_PIPELINE_RESET_LEGACY_MODE_TRANSITION_MASK',
    'PA_SC_ENHANCE_1__DISABLE_SC_PIPELINE_RESET_LEGACY_MODE_TRANSITION__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_SC_PROCESS_RESET_PBB_MASK',
    'PA_SC_ENHANCE_1__DISABLE_SC_PROCESS_RESET_PBB__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_SC_PS_PA_ARBITER_FIX_1_MASK',
    'PA_SC_ENHANCE_1__DISABLE_SC_PS_PA_ARBITER_FIX_1__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_SC_PS_PA_ARBITER_FIX_MASK',
    'PA_SC_ENHANCE_1__DISABLE_SC_PS_PA_ARBITER_FIX__SHIFT',
    'PA_SC_ENHANCE_1__DISABLE_SHADER_PROFILING_FOR_POWER_MASK',
    'PA_SC_ENHANCE_1__DISABLE_SHADER_PROFILING_FOR_POWER__SHIFT',
    'PA_SC_ENHANCE_1__ECO_SPARE0_MASK',
    'PA_SC_ENHANCE_1__ECO_SPARE0__SHIFT',
    'PA_SC_ENHANCE_1__ECO_SPARE1_MASK',
    'PA_SC_ENHANCE_1__ECO_SPARE1__SHIFT',
    'PA_SC_ENHANCE_1__ECO_SPARE2_MASK',
    'PA_SC_ENHANCE_1__ECO_SPARE2__SHIFT',
    'PA_SC_ENHANCE_1__ECO_SPARE3_MASK',
    'PA_SC_ENHANCE_1__ECO_SPARE3__SHIFT',
    'PA_SC_ENHANCE_1__ENABLE_DFSM_FLUSH_EVENT_TO_FLUSH_POPS_CAM_MASK',
    'PA_SC_ENHANCE_1__ENABLE_DFSM_FLUSH_EVENT_TO_FLUSH_POPS_CAM__SHIFT',
    'PA_SC_ENHANCE_1__FLUSH_ON_BINNING_TRANSITION_MASK',
    'PA_SC_ENHANCE_1__FLUSH_ON_BINNING_TRANSITION__SHIFT',
    'PA_SC_ENHANCE_1__IOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT_MASK',
    'PA_SC_ENHANCE_1__IOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT__SHIFT',
    'PA_SC_ENHANCE_1__OPTIMAL_BIN_SELECTION_MASK',
    'PA_SC_ENHANCE_1__OPTIMAL_BIN_SELECTION__SHIFT',
    'PA_SC_ENHANCE_1__PASS_VPZ_EVENT_TO_SPI_MASK',
    'PA_SC_ENHANCE_1__PASS_VPZ_EVENT_TO_SPI__SHIFT',
    'PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_ENABLE_MASK',
    'PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_ENABLE__SHIFT',
    'PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_MASK',
    'PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE__SHIFT',
    'PA_SC_ENHANCE_1__RSVD_MASK', 'PA_SC_ENHANCE_1__RSVD__SHIFT',
    'PA_SC_ENHANCE_2__ENABLE_SC_SEND_DB_VPZ_FOR_COMPOUND_INDEX_EN_MASK',
    'PA_SC_ENHANCE_2__ENABLE_SC_SEND_DB_VPZ_FOR_COMPOUND_INDEX_EN__SHIFT',
    'PA_SC_ENHANCE_2__ENABLE_SC_SEND_DB_VPZ_FOR_EN_PIPELINE_PRIMID_MASK',
    'PA_SC_ENHANCE_2__ENABLE_SC_SEND_DB_VPZ_FOR_EN_PIPELINE_PRIMID__SHIFT',
    'PA_SC_ENHANCE_2__RESERVED_0_MASK',
    'PA_SC_ENHANCE_2__RESERVED_0__SHIFT',
    'PA_SC_ENHANCE_2__RESERVED_1_MASK',
    'PA_SC_ENHANCE_2__RESERVED_1__SHIFT',
    'PA_SC_ENHANCE_2__RESERVED_2_MASK',
    'PA_SC_ENHANCE_2__RESERVED_2__SHIFT',
    'PA_SC_ENHANCE_2__RESERVED_3_MASK',
    'PA_SC_ENHANCE_2__RESERVED_3__SHIFT',
    'PA_SC_ENHANCE_2__RESERVED_4_MASK',
    'PA_SC_ENHANCE_2__RESERVED_4__SHIFT',
    'PA_SC_ENHANCE_2__RESERVED_5_MASK',
    'PA_SC_ENHANCE_2__RESERVED_5__SHIFT',
    'PA_SC_ENHANCE_2__RSVD_MASK', 'PA_SC_ENHANCE_2__RSVD__SHIFT',
    'PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX_MASK',
    'PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX__SHIFT',
    'PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION_MASK',
    'PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION__SHIFT',
    'PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET_MASK',
    'PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET__SHIFT',
    'PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS_MASK',
    'PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS__SHIFT',
    'PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO_MASK',
    'PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO__SHIFT',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING_MASK',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING__SHIFT',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS_MASK',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS__SHIFT',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST_MASK',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST__SHIFT',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE_MASK',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE__SHIFT',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING_MASK',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING__SHIFT',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING_MASK',
    'PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING__SHIFT',
    'PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE_MASK',
    'PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE__SHIFT',
    'PA_SC_ENHANCE__DISABLE_SCISSOR_FIX_MASK',
    'PA_SC_ENHANCE__DISABLE_SCISSOR_FIX__SHIFT',
    'PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX_MASK',
    'PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX__SHIFT',
    'PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK',
    'PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM__SHIFT',
    'PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE_MASK',
    'PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE__SHIFT',
    'PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE_MASK',
    'PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE__SHIFT',
    'PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET_MASK',
    'PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET__SHIFT',
    'PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS_MASK',
    'PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS__SHIFT',
    'PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID_MASK',
    'PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID__SHIFT',
    'PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE_MASK',
    'PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE__SHIFT',
    'PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID_MASK',
    'PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID__SHIFT',
    'PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE_MASK',
    'PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE__SHIFT',
    'PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY_MASK',
    'PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY__SHIFT',
    'PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK',
    'PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER__SHIFT',
    'PA_SC_ENHANCE__IOO_DISABLE_SCAN_UNSELECTED_FIFOS_FOR_DUAL_GFX_RING_CHANGE_MASK',
    'PA_SC_ENHANCE__IOO_DISABLE_SCAN_UNSELECTED_FIFOS_FOR_DUAL_GFX_RING_CHANGE__SHIFT',
    'PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING_MASK',
    'PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING__SHIFT',
    'PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT_MASK',
    'PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT__SHIFT',
    'PA_SC_ENHANCE__OOO_USE_ABSOLUTE_FIFO_COUNT_IN_THRESHOLD_SWITCHING_MASK',
    'PA_SC_ENHANCE__OOO_USE_ABSOLUTE_FIFO_COUNT_IN_THRESHOLD_SWITCHING__SHIFT',
    'PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER_MASK',
    'PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER__SHIFT',
    'PA_SC_FIFO_DEPTH_CNTL__DEPTH_MASK',
    'PA_SC_FIFO_DEPTH_CNTL__DEPTH__SHIFT',
    'PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE_MASK',
    'PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT',
    'PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE_MASK',
    'PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT',
    'PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE_MASK',
    'PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT',
    'PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE_MASK',
    'PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT',
    'PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT_MASK',
    'PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT__SHIFT',
    'PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT_MASK',
    'PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT__SHIFT',
    'PA_SC_GENERIC_SCISSOR_BR__BR_X_MASK',
    'PA_SC_GENERIC_SCISSOR_BR__BR_X__SHIFT',
    'PA_SC_GENERIC_SCISSOR_BR__BR_Y_MASK',
    'PA_SC_GENERIC_SCISSOR_BR__BR_Y__SHIFT',
    'PA_SC_GENERIC_SCISSOR_TL__TL_X_MASK',
    'PA_SC_GENERIC_SCISSOR_TL__TL_X__SHIFT',
    'PA_SC_GENERIC_SCISSOR_TL__TL_Y_MASK',
    'PA_SC_GENERIC_SCISSOR_TL__TL_Y__SHIFT',
    'PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_HORIZ_GRID__BOT_HALF_MASK',
    'PA_SC_HORIZ_GRID__BOT_HALF__SHIFT',
    'PA_SC_HORIZ_GRID__BOT_QTR_MASK',
    'PA_SC_HORIZ_GRID__BOT_QTR__SHIFT',
    'PA_SC_HORIZ_GRID__TOP_HALF_MASK',
    'PA_SC_HORIZ_GRID__TOP_HALF__SHIFT',
    'PA_SC_HORIZ_GRID__TOP_QTR_MASK',
    'PA_SC_HORIZ_GRID__TOP_QTR__SHIFT',
    'PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT_MASK',
    'PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT__SHIFT',
    'PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK',
    'PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT',
    'PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK',
    'PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT',
    'PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK',
    'PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT',
    'PA_SC_HP3D_TRAP_SCREEN_H__X_COORD_MASK',
    'PA_SC_HP3D_TRAP_SCREEN_H__X_COORD__SHIFT',
    'PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK',
    'PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT',
    'PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD_MASK',
    'PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD__SHIFT',
    'PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE_MASK',
    'PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE__SHIFT',
    'PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE_MASK',
    'PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE__SHIFT',
    'PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE_MASK',
    'PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE__SHIFT',
    'PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE_MASK',
    'PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE__SHIFT',
    'PA_SC_LEFT_VERT_GRID__LEFT_HALF_MASK',
    'PA_SC_LEFT_VERT_GRID__LEFT_HALF__SHIFT',
    'PA_SC_LEFT_VERT_GRID__LEFT_QTR_MASK',
    'PA_SC_LEFT_VERT_GRID__LEFT_QTR__SHIFT',
    'PA_SC_LEFT_VERT_GRID__RIGHT_HALF_MASK',
    'PA_SC_LEFT_VERT_GRID__RIGHT_HALF__SHIFT',
    'PA_SC_LEFT_VERT_GRID__RIGHT_QTR_MASK',
    'PA_SC_LEFT_VERT_GRID__RIGHT_QTR__SHIFT',
    'PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA_MASK',
    'PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA__SHIFT',
    'PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH_MASK',
    'PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH__SHIFT',
    'PA_SC_LINE_CNTL__EXTRA_DX_DY_PRECISION_MASK',
    'PA_SC_LINE_CNTL__EXTRA_DX_DY_PRECISION__SHIFT',
    'PA_SC_LINE_CNTL__LAST_PIXEL_MASK',
    'PA_SC_LINE_CNTL__LAST_PIXEL__SHIFT',
    'PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA_MASK',
    'PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA__SHIFT',
    'PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT_MASK',
    'PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT__SHIFT',
    'PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR_MASK',
    'PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR__SHIFT',
    'PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL_MASK',
    'PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL__SHIFT',
    'PA_SC_LINE_STIPPLE__LINE_PATTERN_MASK',
    'PA_SC_LINE_STIPPLE__LINE_PATTERN__SHIFT',
    'PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER_MASK',
    'PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER__SHIFT',
    'PA_SC_LINE_STIPPLE__REPEAT_COUNT_MASK',
    'PA_SC_LINE_STIPPLE__REPEAT_COUNT__SHIFT',
    'PA_SC_MODE_CNTL_0__ALTERNATE_RBS_PER_TILE_MASK',
    'PA_SC_MODE_CNTL_0__ALTERNATE_RBS_PER_TILE__SHIFT',
    'PA_SC_MODE_CNTL_0__COARSE_TILE_STARTS_ON_EVEN_RB_MASK',
    'PA_SC_MODE_CNTL_0__COARSE_TILE_STARTS_ON_EVEN_RB__SHIFT',
    'PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE_MASK',
    'PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_0__MSAA_ENABLE_MASK',
    'PA_SC_MODE_CNTL_0__MSAA_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_0__SCALE_LINE_WIDTH_PAD_MASK',
    'PA_SC_MODE_CNTL_0__SCALE_LINE_WIDTH_PAD__SHIFT',
    'PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR_MASK',
    'PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR__SHIFT',
    'PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE_MASK',
    'PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE_MASK',
    'PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE_MASK',
    'PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE_MASK',
    'PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_MASK',
    'PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE__SHIFT',
    'PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK_MASK',
    'PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK__SHIFT',
    'PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z_MASK',
    'PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z__SHIFT',
    'PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE_MASK',
    'PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE_MASK',
    'PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE_MASK',
    'PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE_MASK',
    'PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK_MASK',
    'PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK__SHIFT',
    'PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE_MASK',
    'PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE__SHIFT',
    'PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE_MASK',
    'PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE_MASK',
    'PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR_MASK',
    'PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR__SHIFT',
    'PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE_MASK',
    'PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST_MASK',
    'PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST__SHIFT',
    'PA_SC_MODE_CNTL_1__WALK_ALIGNMENT_MASK',
    'PA_SC_MODE_CNTL_1__WALK_ALIGNMENT__SHIFT',
    'PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE_MASK',
    'PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE__SHIFT',
    'PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE_MASK',
    'PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE__SHIFT',
    'PA_SC_MODE_CNTL_1__WALK_SIZE_MASK',
    'PA_SC_MODE_CNTL_1__WALK_SIZE__SHIFT',
    'PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT_MASK',
    'PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT__SHIFT',
    'PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET_MASK',
    'PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET__SHIFT',
    'PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT_MASK',
    'PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT__SHIFT',
    'PA_SC_NGG_MODE_CNTL__MAX_DEALLOCS_IN_WAVE_MASK',
    'PA_SC_NGG_MODE_CNTL__MAX_DEALLOCS_IN_WAVE__SHIFT',
    'PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT_MASK',
    'PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT__SHIFT',
    'PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK',
    'PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT',
    'PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK',
    'PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT',
    'PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK',
    'PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT',
    'PA_SC_P3D_TRAP_SCREEN_H__X_COORD_MASK',
    'PA_SC_P3D_TRAP_SCREEN_H__X_COORD__SHIFT',
    'PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK',
    'PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT',
    'PA_SC_P3D_TRAP_SCREEN_V__Y_COORD_MASK',
    'PA_SC_P3D_TRAP_SCREEN_V__Y_COORD__SHIFT',
    'PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SC_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'PA_SC_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'PA_SC_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'PA_SC_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'PA_SC_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'PA_SC_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'PA_SC_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'PA_SC_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'PA_SC_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'PA_SC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SC_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'PA_SC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SC_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'PA_SC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SC_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'PA_SC_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK',
    'PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK',
    'PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SC_PERFCOUNTER4_SELECT__PERF_SEL_MASK',
    'PA_SC_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT',
    'PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK',
    'PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK',
    'PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SC_PERFCOUNTER5_SELECT__PERF_SEL_MASK',
    'PA_SC_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT',
    'PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK',
    'PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK',
    'PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SC_PERFCOUNTER6_SELECT__PERF_SEL_MASK',
    'PA_SC_PERFCOUNTER6_SELECT__PERF_SEL__SHIFT',
    'PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK',
    'PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK',
    'PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SC_PERFCOUNTER7_SELECT__PERF_SEL_MASK',
    'PA_SC_PERFCOUNTER7_SELECT__PERF_SEL__SHIFT',
    'PA_SC_PKR_WAVE_TABLE_CNTL__SIZE_MASK',
    'PA_SC_PKR_WAVE_TABLE_CNTL__SIZE__SHIFT',
    'PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP_MASK',
    'PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP__SHIFT',
    'PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL_MASK',
    'PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL__SHIFT',
    'PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL_MASK',
    'PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL__SHIFT',
    'PA_SC_RASTER_CONFIG__PKR_MAP_MASK',
    'PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT',
    'PA_SC_RASTER_CONFIG__PKR_XSEL2_MASK',
    'PA_SC_RASTER_CONFIG__PKR_XSEL2__SHIFT',
    'PA_SC_RASTER_CONFIG__PKR_XSEL_MASK',
    'PA_SC_RASTER_CONFIG__PKR_XSEL__SHIFT',
    'PA_SC_RASTER_CONFIG__PKR_YSEL_MASK',
    'PA_SC_RASTER_CONFIG__PKR_YSEL__SHIFT',
    'PA_SC_RASTER_CONFIG__RB_MAP_PKR0_MASK',
    'PA_SC_RASTER_CONFIG__RB_MAP_PKR0__SHIFT',
    'PA_SC_RASTER_CONFIG__RB_MAP_PKR1_MASK',
    'PA_SC_RASTER_CONFIG__RB_MAP_PKR1__SHIFT',
    'PA_SC_RASTER_CONFIG__RB_XSEL2_MASK',
    'PA_SC_RASTER_CONFIG__RB_XSEL2__SHIFT',
    'PA_SC_RASTER_CONFIG__RB_XSEL_MASK',
    'PA_SC_RASTER_CONFIG__RB_XSEL__SHIFT',
    'PA_SC_RASTER_CONFIG__RB_YSEL_MASK',
    'PA_SC_RASTER_CONFIG__RB_YSEL__SHIFT',
    'PA_SC_RASTER_CONFIG__SC_MAP_MASK',
    'PA_SC_RASTER_CONFIG__SC_MAP__SHIFT',
    'PA_SC_RASTER_CONFIG__SC_XSEL_MASK',
    'PA_SC_RASTER_CONFIG__SC_XSEL__SHIFT',
    'PA_SC_RASTER_CONFIG__SC_YSEL_MASK',
    'PA_SC_RASTER_CONFIG__SC_YSEL__SHIFT',
    'PA_SC_RASTER_CONFIG__SE_MAP_MASK',
    'PA_SC_RASTER_CONFIG__SE_MAP__SHIFT',
    'PA_SC_RASTER_CONFIG__SE_XSEL_MASK',
    'PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT',
    'PA_SC_RASTER_CONFIG__SE_YSEL_MASK',
    'PA_SC_RASTER_CONFIG__SE_YSEL__SHIFT',
    'PA_SC_RIGHT_VERT_GRID__LEFT_HALF_MASK',
    'PA_SC_RIGHT_VERT_GRID__LEFT_HALF__SHIFT',
    'PA_SC_RIGHT_VERT_GRID__LEFT_QTR_MASK',
    'PA_SC_RIGHT_VERT_GRID__LEFT_QTR__SHIFT',
    'PA_SC_RIGHT_VERT_GRID__RIGHT_HALF_MASK',
    'PA_SC_RIGHT_VERT_GRID__RIGHT_HALF__SHIFT',
    'PA_SC_RIGHT_VERT_GRID__RIGHT_QTR_MASK',
    'PA_SC_RIGHT_VERT_GRID__RIGHT_QTR__SHIFT',
    'PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE_MASK',
    'PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE__SHIFT',
    'PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE_MASK',
    'PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE__SHIFT',
    'PA_SC_SCREEN_EXTENT_MAX_0__X_MASK',
    'PA_SC_SCREEN_EXTENT_MAX_0__X__SHIFT',
    'PA_SC_SCREEN_EXTENT_MAX_0__Y_MASK',
    'PA_SC_SCREEN_EXTENT_MAX_0__Y__SHIFT',
    'PA_SC_SCREEN_EXTENT_MAX_1__X_MASK',
    'PA_SC_SCREEN_EXTENT_MAX_1__X__SHIFT',
    'PA_SC_SCREEN_EXTENT_MAX_1__Y_MASK',
    'PA_SC_SCREEN_EXTENT_MAX_1__Y__SHIFT',
    'PA_SC_SCREEN_EXTENT_MIN_0__X_MASK',
    'PA_SC_SCREEN_EXTENT_MIN_0__X__SHIFT',
    'PA_SC_SCREEN_EXTENT_MIN_0__Y_MASK',
    'PA_SC_SCREEN_EXTENT_MIN_0__Y__SHIFT',
    'PA_SC_SCREEN_EXTENT_MIN_1__X_MASK',
    'PA_SC_SCREEN_EXTENT_MIN_1__X__SHIFT',
    'PA_SC_SCREEN_EXTENT_MIN_1__Y_MASK',
    'PA_SC_SCREEN_EXTENT_MIN_1__Y__SHIFT',
    'PA_SC_SCREEN_SCISSOR_BR__BR_X_MASK',
    'PA_SC_SCREEN_SCISSOR_BR__BR_X__SHIFT',
    'PA_SC_SCREEN_SCISSOR_BR__BR_Y_MASK',
    'PA_SC_SCREEN_SCISSOR_BR__BR_Y__SHIFT',
    'PA_SC_SCREEN_SCISSOR_TL__TL_X_MASK',
    'PA_SC_SCREEN_SCISSOR_TL__TL_X__SHIFT',
    'PA_SC_SCREEN_SCISSOR_TL__TL_Y_MASK',
    'PA_SC_SCREEN_SCISSOR_TL__TL_Y__SHIFT',
    'PA_SC_SHADER_CONTROL__LOAD_COLLISION_WAVEID_MASK',
    'PA_SC_SHADER_CONTROL__LOAD_COLLISION_WAVEID__SHIFT',
    'PA_SC_SHADER_CONTROL__LOAD_INTRAWAVE_COLLISION_MASK',
    'PA_SC_SHADER_CONTROL__LOAD_INTRAWAVE_COLLISION__SHIFT',
    'PA_SC_SHADER_CONTROL__REALIGN_DQUADS_AFTER_N_WAVES_MASK',
    'PA_SC_SHADER_CONTROL__REALIGN_DQUADS_AFTER_N_WAVES__SHIFT',
    'PA_SC_TILE_STEERING_CREST_OVERRIDE__ONE_RB_MODE_ENABLE_MASK',
    'PA_SC_TILE_STEERING_CREST_OVERRIDE__ONE_RB_MODE_ENABLE__SHIFT',
    'PA_SC_TILE_STEERING_CREST_OVERRIDE__RB_SELECT_MASK',
    'PA_SC_TILE_STEERING_CREST_OVERRIDE__RB_SELECT__SHIFT',
    'PA_SC_TILE_STEERING_CREST_OVERRIDE__SE_SELECT_MASK',
    'PA_SC_TILE_STEERING_CREST_OVERRIDE__SE_SELECT__SHIFT',
    'PA_SC_TILE_STEERING_OVERRIDE__DISABLE_SRBSL_DB_OPTIMIZED_PACKING_MASK',
    'PA_SC_TILE_STEERING_OVERRIDE__DISABLE_SRBSL_DB_OPTIMIZED_PACKING__SHIFT',
    'PA_SC_TILE_STEERING_OVERRIDE__ENABLE_MASK',
    'PA_SC_TILE_STEERING_OVERRIDE__ENABLE__SHIFT',
    'PA_SC_TILE_STEERING_OVERRIDE__NUM_RB_PER_SE_MASK',
    'PA_SC_TILE_STEERING_OVERRIDE__NUM_RB_PER_SE__SHIFT',
    'PA_SC_TILE_STEERING_OVERRIDE__NUM_SE_MASK',
    'PA_SC_TILE_STEERING_OVERRIDE__NUM_SE__SHIFT',
    'PA_SC_TRAP_SCREEN_COUNT__COUNT_MASK',
    'PA_SC_TRAP_SCREEN_COUNT__COUNT__SHIFT',
    'PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK',
    'PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER__SHIFT',
    'PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK',
    'PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS__SHIFT',
    'PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK',
    'PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES__SHIFT',
    'PA_SC_TRAP_SCREEN_H__X_COORD_MASK',
    'PA_SC_TRAP_SCREEN_H__X_COORD__SHIFT',
    'PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT_MASK',
    'PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT__SHIFT',
    'PA_SC_TRAP_SCREEN_V__Y_COORD_MASK',
    'PA_SC_TRAP_SCREEN_V__Y_COORD__SHIFT',
    'PA_SC_VPORT_SCISSOR_0_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_0_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_0_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_0_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_0_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_0_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_0_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_0_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_10_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_10_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_10_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_10_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_10_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_10_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_10_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_10_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_11_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_11_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_11_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_11_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_11_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_11_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_11_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_11_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_12_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_12_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_12_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_12_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_12_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_12_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_12_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_12_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_13_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_13_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_13_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_13_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_13_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_13_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_13_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_13_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_14_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_14_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_14_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_14_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_14_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_14_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_14_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_14_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_15_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_15_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_15_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_15_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_15_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_15_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_15_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_15_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_1_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_1_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_1_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_1_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_1_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_1_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_1_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_1_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_2_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_2_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_2_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_2_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_2_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_2_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_2_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_2_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_3_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_3_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_3_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_3_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_3_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_3_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_3_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_3_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_4_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_4_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_4_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_4_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_4_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_4_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_4_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_4_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_5_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_5_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_5_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_5_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_5_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_5_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_5_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_5_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_6_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_6_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_6_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_6_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_6_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_6_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_6_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_6_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_7_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_7_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_7_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_7_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_7_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_7_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_7_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_7_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_8_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_8_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_8_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_8_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_8_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_8_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_8_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_8_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_SCISSOR_9_BR__BR_X_MASK',
    'PA_SC_VPORT_SCISSOR_9_BR__BR_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_9_BR__BR_Y_MASK',
    'PA_SC_VPORT_SCISSOR_9_BR__BR_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_9_TL__TL_X_MASK',
    'PA_SC_VPORT_SCISSOR_9_TL__TL_X__SHIFT',
    'PA_SC_VPORT_SCISSOR_9_TL__TL_Y_MASK',
    'PA_SC_VPORT_SCISSOR_9_TL__TL_Y__SHIFT',
    'PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SC_VPORT_ZMAX_0__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_0__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_10__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_10__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_11__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_11__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_12__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_12__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_13__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_13__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_14__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_14__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_15__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_15__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_1__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_1__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_2__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_2__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_3__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_3__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_4__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_4__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_5__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_5__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_6__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_6__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_7__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_7__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_8__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_8__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMAX_9__VPORT_ZMAX_MASK',
    'PA_SC_VPORT_ZMAX_9__VPORT_ZMAX__SHIFT',
    'PA_SC_VPORT_ZMIN_0__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_0__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_10__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_10__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_11__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_11__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_12__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_12__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_13__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_13__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_14__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_14__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_15__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_15__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_1__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_1__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_2__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_2__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_3__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_3__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_4__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_4__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_5__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_5__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_6__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_6__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_7__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_7__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_8__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_8__VPORT_ZMIN__SHIFT',
    'PA_SC_VPORT_ZMIN_9__VPORT_ZMIN_MASK',
    'PA_SC_VPORT_ZMIN_9__VPORT_ZMIN__SHIFT',
    'PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET_MASK',
    'PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET__SHIFT',
    'PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET_MASK',
    'PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET__SHIFT',
    'PA_SC_WINDOW_SCISSOR_BR__BR_X_MASK',
    'PA_SC_WINDOW_SCISSOR_BR__BR_X__SHIFT',
    'PA_SC_WINDOW_SCISSOR_BR__BR_Y_MASK',
    'PA_SC_WINDOW_SCISSOR_BR__BR_Y__SHIFT',
    'PA_SC_WINDOW_SCISSOR_TL__TL_X_MASK',
    'PA_SC_WINDOW_SCISSOR_TL__TL_X__SHIFT',
    'PA_SC_WINDOW_SCISSOR_TL__TL_Y_MASK',
    'PA_SC_WINDOW_SCISSOR_TL__TL_Y__SHIFT',
    'PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK',
    'PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE__SHIFT',
    'PA_SIDEBAND_REQUEST_DELAYS__INITIAL_DELAY_MASK',
    'PA_SIDEBAND_REQUEST_DELAYS__INITIAL_DELAY__SHIFT',
    'PA_SIDEBAND_REQUEST_DELAYS__RETRY_DELAY_MASK',
    'PA_SIDEBAND_REQUEST_DELAYS__RETRY_DELAY__SHIFT',
    'PA_STATE_STEREO_X__STEREO_X_OFFSET_MASK',
    'PA_STATE_STEREO_X__STEREO_X_OFFSET__SHIFT',
    'PA_STEREO_CNTL__EN_STEREO_MASK',
    'PA_STEREO_CNTL__EN_STEREO__SHIFT',
    'PA_STEREO_CNTL__RT_SLICE_MODE_MASK',
    'PA_STEREO_CNTL__RT_SLICE_MODE__SHIFT',
    'PA_STEREO_CNTL__RT_SLICE_OFFSET_MASK',
    'PA_STEREO_CNTL__RT_SLICE_OFFSET__SHIFT',
    'PA_STEREO_CNTL__STEREO_MODE_MASK',
    'PA_STEREO_CNTL__STEREO_MODE__SHIFT',
    'PA_STEREO_CNTL__VP_ID_MODE_MASK',
    'PA_STEREO_CNTL__VP_ID_MODE__SHIFT',
    'PA_STEREO_CNTL__VP_ID_OFFSET_MASK',
    'PA_STEREO_CNTL__VP_ID_OFFSET__SHIFT',
    'PA_SU_CNTL_STATUS__SU_BUSY_MASK',
    'PA_SU_CNTL_STATUS__SU_BUSY__SHIFT',
    'PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X_MASK',
    'PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X__SHIFT',
    'PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y_MASK',
    'PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y__SHIFT',
    'PA_SU_LINE_CNTL__WIDTH_MASK', 'PA_SU_LINE_CNTL__WIDTH__SHIFT',
    'PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST_MASK',
    'PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST__SHIFT',
    'PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH_MASK',
    'PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH__SHIFT',
    'PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM_MASK',
    'PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM__SHIFT',
    'PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET_MASK',
    'PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET__SHIFT',
    'PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE_MASK',
    'PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE__SHIFT',
    'PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE_MASK',
    'PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE__SHIFT',
    'PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_LINES_MASK',
    'PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_LINES__SHIFT',
    'PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_POINTS_MASK',
    'PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_POINTS__SHIFT',
    'PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_RECTANGLES_MASK',
    'PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_RECTANGLES__SHIFT',
    'PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_TRIANGLES_MASK',
    'PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_TRIANGLES__SHIFT',
    'PA_SU_OVER_RASTERIZATION_CNTL__USE_PROVOKING_ZW_MASK',
    'PA_SU_OVER_RASTERIZATION_CNTL__USE_PROVOKING_ZW__SHIFT',
    'PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SU_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'PA_SU_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'PA_SU_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'PA_SU_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'PA_SU_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'PA_SU_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'PA_SU_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'PA_SU_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'PA_SU_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'PA_SU_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SU_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK',
    'PA_SU_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT',
    'PA_SU_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK',
    'PA_SU_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT',
    'PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK',
    'PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT',
    'PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK',
    'PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT',
    'PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'PA_SU_PERFCOUNTER1_SELECT__PERF_MODE1_MASK',
    'PA_SU_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT',
    'PA_SU_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'PA_SU_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1_MASK',
    'PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT',
    'PA_SU_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'PA_SU_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE_MASK',
    'PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT',
    'PA_SU_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'PA_SU_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'PA_SU_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'PA_SU_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE_MASK',
    'PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT',
    'PA_SU_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'PA_SU_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'PA_SU_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'PA_SU_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'PA_SU_POINT_MINMAX__MAX_SIZE_MASK',
    'PA_SU_POINT_MINMAX__MAX_SIZE__SHIFT',
    'PA_SU_POINT_MINMAX__MIN_SIZE_MASK',
    'PA_SU_POINT_MINMAX__MIN_SIZE__SHIFT',
    'PA_SU_POINT_SIZE__HEIGHT_MASK',
    'PA_SU_POINT_SIZE__HEIGHT__SHIFT', 'PA_SU_POINT_SIZE__WIDTH_MASK',
    'PA_SU_POINT_SIZE__WIDTH__SHIFT',
    'PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET_MASK',
    'PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET__SHIFT',
    'PA_SU_POLY_OFFSET_BACK_SCALE__SCALE_MASK',
    'PA_SU_POLY_OFFSET_BACK_SCALE__SCALE__SHIFT',
    'PA_SU_POLY_OFFSET_CLAMP__CLAMP_MASK',
    'PA_SU_POLY_OFFSET_CLAMP__CLAMP__SHIFT',
    'PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT_MASK',
    'PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT__SHIFT',
    'PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS_MASK',
    'PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS__SHIFT',
    'PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET_MASK',
    'PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET__SHIFT',
    'PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE_MASK',
    'PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA_MASK',
    'PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK',
    'PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA_MASK',
    'PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK',
    'PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT_MASK',
    'PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA_MASK',
    'PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK',
    'PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA_MASK',
    'PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK',
    'PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION_MASK',
    'PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION__SHIFT',
    'PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION_MASK',
    'PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION__SHIFT',
    'PA_SU_SC_MODE_CNTL__CULL_BACK_MASK',
    'PA_SU_SC_MODE_CNTL__CULL_BACK__SHIFT',
    'PA_SU_SC_MODE_CNTL__CULL_FRONT_MASK',
    'PA_SU_SC_MODE_CNTL__CULL_FRONT__SHIFT',
    'PA_SU_SC_MODE_CNTL__FACE_MASK',
    'PA_SU_SC_MODE_CNTL__FACE__SHIFT',
    'PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA_MASK',
    'PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA__SHIFT',
    'PA_SU_SC_MODE_CNTL__NEW_QUAD_DECOMPOSITION_MASK',
    'PA_SU_SC_MODE_CNTL__NEW_QUAD_DECOMPOSITION__SHIFT',
    'PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS_MASK',
    'PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS__SHIFT',
    'PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE_MASK',
    'PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE__SHIFT',
    'PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE_MASK',
    'PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE__SHIFT',
    'PA_SU_SC_MODE_CNTL__POLY_MODE_MASK',
    'PA_SU_SC_MODE_CNTL__POLY_MODE__SHIFT',
    'PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE_MASK',
    'PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE__SHIFT',
    'PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE_MASK',
    'PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE__SHIFT',
    'PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE_MASK',
    'PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE__SHIFT',
    'PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST_MASK',
    'PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST__SHIFT',
    'PA_SU_SC_MODE_CNTL__RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF_MASK',
    'PA_SU_SC_MODE_CNTL__RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF__SHIFT',
    'PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE_MASK',
    'PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE__SHIFT',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE__SHIFT',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE__SHIFT',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE__SHIFT',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__SC_1XMSAA_COMPATIBLE_DISABLE_MASK',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__SC_1XMSAA_COMPATIBLE_DISABLE__SHIFT',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__SMALL_PRIM_FILTER_ENABLE_MASK',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__SMALL_PRIM_FILTER_ENABLE__SHIFT',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__SRBSL_ENABLE_MASK',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__SRBSL_ENABLE__SHIFT',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK',
    'PA_SU_SMALL_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE__SHIFT',
    'PA_SU_VTX_CNTL__PIX_CENTER_MASK',
    'PA_SU_VTX_CNTL__PIX_CENTER__SHIFT',
    'PA_SU_VTX_CNTL__QUANT_MODE_MASK',
    'PA_SU_VTX_CNTL__QUANT_MODE__SHIFT',
    'PA_SU_VTX_CNTL__ROUND_MODE_MASK',
    'PA_SU_VTX_CNTL__ROUND_MODE__SHIFT',
    'PA_UTCL1_CNTL1__CLIENTID_MASK',
    'PA_UTCL1_CNTL1__CLIENTID__SHIFT',
    'PA_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK',
    'PA_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT',
    'PA_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK',
    'PA_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT',
    'PA_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK',
    'PA_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT',
    'PA_UTCL1_CNTL1__FORCE_IN_ORDER_MASK',
    'PA_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT',
    'PA_UTCL1_CNTL1__FORCE_MISS_MASK',
    'PA_UTCL1_CNTL1__FORCE_MISS__SHIFT',
    'PA_UTCL1_CNTL1__GPUVM_64K_DEFAULT_MASK',
    'PA_UTCL1_CNTL1__GPUVM_64K_DEFAULT__SHIFT',
    'PA_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK',
    'PA_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT',
    'PA_UTCL1_CNTL1__INVALIDATE_ALL_VMID_MASK',
    'PA_UTCL1_CNTL1__INVALIDATE_ALL_VMID__SHIFT',
    'PA_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK',
    'PA_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT',
    'PA_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK',
    'PA_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT',
    'PA_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK',
    'PA_UTCL1_CNTL1__REG_INV_ALL_VMID__SHIFT',
    'PA_UTCL1_CNTL1__REG_INV_TOGGLE_MASK',
    'PA_UTCL1_CNTL1__REG_INV_TOGGLE__SHIFT',
    'PA_UTCL1_CNTL1__REG_INV_VMID_MASK',
    'PA_UTCL1_CNTL1__REG_INV_VMID__SHIFT',
    'PA_UTCL1_CNTL1__RESP_FAULT_MODE_MASK',
    'PA_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT',
    'PA_UTCL1_CNTL1__RESP_MODE_MASK',
    'PA_UTCL1_CNTL1__RESP_MODE__SHIFT', 'PA_UTCL1_CNTL1__SPARE_MASK',
    'PA_UTCL1_CNTL1__SPARE__SHIFT',
    'PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK',
    'PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR__SHIFT',
    'PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK',
    'PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID__SHIFT',
    'PA_UTCL1_CNTL2__ENABLE_SHOOTDOWN_OPT_MASK',
    'PA_UTCL1_CNTL2__ENABLE_SHOOTDOWN_OPT__SHIFT',
    'PA_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK',
    'PA_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT',
    'PA_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK',
    'PA_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT',
    'PA_UTCL1_CNTL2__FORCE_SNOOP_MASK',
    'PA_UTCL1_CNTL2__FORCE_SNOOP__SHIFT',
    'PA_UTCL1_CNTL2__GPUVM_INV_MODE_MASK',
    'PA_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT',
    'PA_UTCL1_CNTL2__LINE_VALID_MASK',
    'PA_UTCL1_CNTL2__LINE_VALID__SHIFT',
    'PA_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK',
    'PA_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT',
    'PA_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK',
    'PA_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT',
    'PA_UTCL1_CNTL2__PERF_EVENT_VMID_MASK',
    'PA_UTCL1_CNTL2__PERF_EVENT_VMID__SHIFT',
    'PA_UTCL1_CNTL2__RESERVED_MASK',
    'PA_UTCL1_CNTL2__RESERVED__SHIFT', 'PA_UTCL1_CNTL2__SPARE1_MASK',
    'PA_UTCL1_CNTL2__SPARE1__SHIFT', 'PA_UTCL1_CNTL2__SPARE2_MASK',
    'PA_UTCL1_CNTL2__SPARE2__SHIFT', 'PA_UTCL1_CNTL2__SPARE3_MASK',
    'PA_UTCL1_CNTL2__SPARE3__SHIFT', 'PA_UTCL1_CNTL2__SPARE4_MASK',
    'PA_UTCL1_CNTL2__SPARE4__SHIFT', 'PA_UTCL1_CNTL2__SPARE5_MASK',
    'PA_UTCL1_CNTL2__SPARE5__SHIFT',
    'RAS_BCI_SIGNATURE0__SIGNATURE_MASK',
    'RAS_BCI_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_BCI_SIGNATURE1__SIGNATURE_MASK',
    'RAS_BCI_SIGNATURE1__SIGNATURE__SHIFT',
    'RAS_CB_SIGNATURE0__SIGNATURE_MASK',
    'RAS_CB_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_DB_SIGNATURE0__SIGNATURE_MASK',
    'RAS_DB_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_IA_SIGNATURE0__SIGNATURE_MASK',
    'RAS_IA_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_IA_SIGNATURE1__SIGNATURE_MASK',
    'RAS_IA_SIGNATURE1__SIGNATURE__SHIFT',
    'RAS_PA_SIGNATURE0__SIGNATURE_MASK',
    'RAS_PA_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_SC_SIGNATURE0__SIGNATURE_MASK',
    'RAS_SC_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_SC_SIGNATURE1__SIGNATURE_MASK',
    'RAS_SC_SIGNATURE1__SIGNATURE__SHIFT',
    'RAS_SC_SIGNATURE2__SIGNATURE_MASK',
    'RAS_SC_SIGNATURE2__SIGNATURE__SHIFT',
    'RAS_SC_SIGNATURE3__SIGNATURE_MASK',
    'RAS_SC_SIGNATURE3__SIGNATURE__SHIFT',
    'RAS_SC_SIGNATURE4__SIGNATURE_MASK',
    'RAS_SC_SIGNATURE4__SIGNATURE__SHIFT',
    'RAS_SC_SIGNATURE5__SIGNATURE_MASK',
    'RAS_SC_SIGNATURE5__SIGNATURE__SHIFT',
    'RAS_SC_SIGNATURE6__SIGNATURE_MASK',
    'RAS_SC_SIGNATURE6__SIGNATURE__SHIFT',
    'RAS_SC_SIGNATURE7__SIGNATURE_MASK',
    'RAS_SC_SIGNATURE7__SIGNATURE__SHIFT',
    'RAS_SIGNATURE_CONTROL__ENABLE_MASK',
    'RAS_SIGNATURE_CONTROL__ENABLE__SHIFT',
    'RAS_SIGNATURE_MASK__INPUT_BUS_MASK_MASK',
    'RAS_SIGNATURE_MASK__INPUT_BUS_MASK__SHIFT',
    'RAS_SPI_SIGNATURE0__SIGNATURE_MASK',
    'RAS_SPI_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_SPI_SIGNATURE1__SIGNATURE_MASK',
    'RAS_SPI_SIGNATURE1__SIGNATURE__SHIFT',
    'RAS_SQ_SIGNATURE0__SIGNATURE_MASK',
    'RAS_SQ_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_SX_SIGNATURE0__SIGNATURE_MASK',
    'RAS_SX_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_SX_SIGNATURE1__SIGNATURE_MASK',
    'RAS_SX_SIGNATURE1__SIGNATURE__SHIFT',
    'RAS_SX_SIGNATURE2__SIGNATURE_MASK',
    'RAS_SX_SIGNATURE2__SIGNATURE__SHIFT',
    'RAS_SX_SIGNATURE3__SIGNATURE_MASK',
    'RAS_SX_SIGNATURE3__SIGNATURE__SHIFT',
    'RAS_TA_SIGNATURE0__SIGNATURE_MASK',
    'RAS_TA_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_TA_SIGNATURE1__SIGNATURE_MASK',
    'RAS_TA_SIGNATURE1__SIGNATURE__SHIFT',
    'RAS_TD_SIGNATURE0__SIGNATURE_MASK',
    'RAS_TD_SIGNATURE0__SIGNATURE__SHIFT',
    'RAS_VGT_SIGNATURE0__SIGNATURE_MASK',
    'RAS_VGT_SIGNATURE0__SIGNATURE__SHIFT',
    'RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN_MASK',
    'RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN__SHIFT',
    'RLC_AUTO_PG_CTRL__AUTO_PG_EN_MASK',
    'RLC_AUTO_PG_CTRL__AUTO_PG_EN__SHIFT',
    'RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN_MASK',
    'RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN__SHIFT',
    'RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK',
    'RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT',
    'RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD_MASK',
    'RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD__SHIFT',
    'RLC_CAPTURE_GPU_CLOCK_COUNT_1__CAPTURE_MASK',
    'RLC_CAPTURE_GPU_CLOCK_COUNT_1__CAPTURE__SHIFT',
    'RLC_CAPTURE_GPU_CLOCK_COUNT_1__RESERVED_MASK',
    'RLC_CAPTURE_GPU_CLOCK_COUNT_1__RESERVED__SHIFT',
    'RLC_CAPTURE_GPU_CLOCK_COUNT_2__CAPTURE_MASK',
    'RLC_CAPTURE_GPU_CLOCK_COUNT_2__CAPTURE__SHIFT',
    'RLC_CAPTURE_GPU_CLOCK_COUNT_2__RESERVED_MASK',
    'RLC_CAPTURE_GPU_CLOCK_COUNT_2__RESERVED__SHIFT',
    'RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE_MASK',
    'RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE__SHIFT',
    'RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED_MASK',
    'RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED__SHIFT',
    'RLC_CE_ERR_STATUS_HIGH__CE_CNT_MASK',
    'RLC_CE_ERR_STATUS_HIGH__CE_CNT__SHIFT',
    'RLC_CE_ERR_STATUS_HIGH__ECC_MASK',
    'RLC_CE_ERR_STATUS_HIGH__ECC__SHIFT',
    'RLC_CE_ERR_STATUS_HIGH__ERR_INFO_MASK',
    'RLC_CE_ERR_STATUS_HIGH__ERR_INFO_VALID_FLAG_MASK',
    'RLC_CE_ERR_STATUS_HIGH__ERR_INFO_VALID_FLAG__SHIFT',
    'RLC_CE_ERR_STATUS_HIGH__ERR_INFO__SHIFT',
    'RLC_CE_ERR_STATUS_HIGH__OTHER_MASK',
    'RLC_CE_ERR_STATUS_HIGH__OTHER__SHIFT',
    'RLC_CE_ERR_STATUS_HIGH__POISON_MASK',
    'RLC_CE_ERR_STATUS_HIGH__POISON__SHIFT',
    'RLC_CE_ERR_STATUS_HIGH__RESERVED_MASK',
    'RLC_CE_ERR_STATUS_HIGH__RESERVED__SHIFT',
    'RLC_CE_ERR_STATUS_LOW__ADDRESS_MASK',
    'RLC_CE_ERR_STATUS_LOW__ADDRESS_VALID_FLAG_MASK',
    'RLC_CE_ERR_STATUS_LOW__ADDRESS_VALID_FLAG__SHIFT',
    'RLC_CE_ERR_STATUS_LOW__ADDRESS__SHIFT',
    'RLC_CE_ERR_STATUS_LOW__ERR_STATUS_VALID_FLAG_MASK',
    'RLC_CE_ERR_STATUS_LOW__ERR_STATUS_VALID_FLAG__SHIFT',
    'RLC_CE_ERR_STATUS_LOW__MEMORY_ID_MASK',
    'RLC_CE_ERR_STATUS_LOW__MEMORY_ID__SHIFT',
    'RLC_CGCG_CGLS_CTRL_2__CANE_STAT_BUSY_MASK_MASK',
    'RLC_CGCG_CGLS_CTRL_2__CANE_STAT_BUSY_MASK__SHIFT',
    'RLC_CGCG_CGLS_CTRL_2__RESERVED_MASK',
    'RLC_CGCG_CGLS_CTRL_2__RESERVED__SHIFT',
    'RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER_MASK',
    'RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER__SHIFT',
    'RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK',
    'RLC_CGCG_CGLS_CTRL__CGCG_EN__SHIFT',
    'RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD_MASK',
    'RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD__SHIFT',
    'RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL_MASK',
    'RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL__SHIFT',
    'RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK',
    'RLC_CGCG_CGLS_CTRL__CGLS_EN__SHIFT',
    'RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY_MASK',
    'RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY__SHIFT',
    'RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK',
    'RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN__SHIFT',
    'RLC_CGCG_CGLS_CTRL__SLEEP_MODE_MASK',
    'RLC_CGCG_CGLS_CTRL__SLEEP_MODE__SHIFT',
    'RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT_MASK',
    'RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT__SHIFT',
    'RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT_MASK',
    'RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT__SHIFT',
    'RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT_MASK',
    'RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT__SHIFT',
    'RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT_MASK',
    'RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT__SHIFT',
    'RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT_MASK',
    'RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT__SHIFT',
    'RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT_MASK',
    'RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__ENABLE_CGTS_LEGACY_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__ENABLE_CGTS_LEGACY__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGCG_OVERRIDE_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGCG_OVERRIDE__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_FGCG_OVERRIDE_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_FGCG_OVERRIDE__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_PERF_CLK_EN_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_PERF_CLK_EN__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_REP_FGCG_OVERRIDE_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__GFXIP_REP_FGCG_OVERRIDE__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__RESERVED_0_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__RESERVED_0__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__RESERVED_15_11_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__RESERVED_15_11__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__RESERVED_31_17_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__RESERVED_31_17__SHIFT',
    'RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE_MASK',
    'RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE__SHIFT',
    'RLC_CLK_CNTL__DBGBUS_CLK_ACTIVE_OVERRIDE_MASK',
    'RLC_CLK_CNTL__DBGBUS_CLK_ACTIVE_OVERRIDE__SHIFT',
    'RLC_CLK_CNTL__RESERVED_11_10_MASK',
    'RLC_CLK_CNTL__RESERVED_11_10__SHIFT',
    'RLC_CLK_CNTL__RESERVED_1_MASK',
    'RLC_CLK_CNTL__RESERVED_1__SHIFT', 'RLC_CLK_CNTL__RESERVED_MASK',
    'RLC_CLK_CNTL__RESERVED__SHIFT',
    'RLC_CLK_CNTL__RLC_CAC2_CLK_CNTL_MASK',
    'RLC_CLK_CNTL__RLC_CAC2_CLK_CNTL__SHIFT',
    'RLC_CLK_CNTL__RLC_CMN_CLK_CNTL_MASK',
    'RLC_CLK_CNTL__RLC_CMN_CLK_CNTL__SHIFT',
    'RLC_CLK_CNTL__RLC_DFLL_CLK_CNTL_MASK',
    'RLC_CLK_CNTL__RLC_DFLL_CLK_CNTL__SHIFT',
    'RLC_CLK_CNTL__RLC_EDC_OVERRIDE_MASK',
    'RLC_CLK_CNTL__RLC_EDC_OVERRIDE__SHIFT',
    'RLC_CLK_CNTL__RLC_GPM_CLK_CNTL_MASK',
    'RLC_CLK_CNTL__RLC_GPM_CLK_CNTL__SHIFT',
    'RLC_CLK_CNTL__RLC_SPM_CLK_CNTL_MASK',
    'RLC_CLK_CNTL__RLC_SPM_CLK_CNTL__SHIFT',
    'RLC_CLK_CNTL__RLC_SPP_CLK_CNTL_MASK',
    'RLC_CLK_CNTL__RLC_SPP_CLK_CNTL__SHIFT',
    'RLC_CLK_CNTL__RLC_SRAM_CLK_GATER_OVERRIDE_MASK',
    'RLC_CLK_CNTL__RLC_SRAM_CLK_GATER_OVERRIDE__SHIFT',
    'RLC_CLK_CNTL__RLC_SRM_CLK_CNTL_MASK',
    'RLC_CLK_CNTL__RLC_SRM_CLK_CNTL__SHIFT',
    'RLC_CLK_CNTL__RLC_TC_CLK_CNTL_MASK',
    'RLC_CLK_CNTL__RLC_TC_CLK_CNTL__SHIFT',
    'RLC_CLK_CNTL__RLC_TC_FGCG_REP_OVERRIDE_MASK',
    'RLC_CLK_CNTL__RLC_TC_FGCG_REP_OVERRIDE__SHIFT',
    'RLC_CLK_CNTL__RLC_UTCL2_FGCG_OVERRIDE_MASK',
    'RLC_CLK_CNTL__RLC_UTCL2_FGCG_OVERRIDE__SHIFT',
    'RLC_CLK_COUNT_CTRL__GFXCLK_RESET_MASK',
    'RLC_CLK_COUNT_CTRL__GFXCLK_RESET__SHIFT',
    'RLC_CLK_COUNT_CTRL__GFXCLK_RUN_MASK',
    'RLC_CLK_COUNT_CTRL__GFXCLK_RUN__SHIFT',
    'RLC_CLK_COUNT_CTRL__GFXCLK_SAMPLE_MASK',
    'RLC_CLK_COUNT_CTRL__GFXCLK_SAMPLE__SHIFT',
    'RLC_CLK_COUNT_CTRL__REFCLK_RESET_MASK',
    'RLC_CLK_COUNT_CTRL__REFCLK_RESET__SHIFT',
    'RLC_CLK_COUNT_CTRL__REFCLK_RUN_MASK',
    'RLC_CLK_COUNT_CTRL__REFCLK_RUN__SHIFT',
    'RLC_CLK_COUNT_CTRL__REFCLK_SAMPLE_MASK',
    'RLC_CLK_COUNT_CTRL__REFCLK_SAMPLE__SHIFT',
    'RLC_CLK_COUNT_GFXCLK_LSB__COUNTER_MASK',
    'RLC_CLK_COUNT_GFXCLK_LSB__COUNTER__SHIFT',
    'RLC_CLK_COUNT_GFXCLK_MSB__COUNTER_MASK',
    'RLC_CLK_COUNT_GFXCLK_MSB__COUNTER__SHIFT',
    'RLC_CLK_COUNT_REFCLK_LSB__COUNTER_MASK',
    'RLC_CLK_COUNT_REFCLK_LSB__COUNTER__SHIFT',
    'RLC_CLK_COUNT_REFCLK_MSB__COUNTER_MASK',
    'RLC_CLK_COUNT_REFCLK_MSB__COUNTER__SHIFT',
    'RLC_CLK_COUNT_STAT__GFXCLK_VALID_MASK',
    'RLC_CLK_COUNT_STAT__GFXCLK_VALID__SHIFT',
    'RLC_CLK_COUNT_STAT__REFCLK_RESET_RESYNC_MASK',
    'RLC_CLK_COUNT_STAT__REFCLK_RESET_RESYNC__SHIFT',
    'RLC_CLK_COUNT_STAT__REFCLK_RUN_RESYNC_MASK',
    'RLC_CLK_COUNT_STAT__REFCLK_RUN_RESYNC__SHIFT',
    'RLC_CLK_COUNT_STAT__REFCLK_SAMPLE_RESYNC_MASK',
    'RLC_CLK_COUNT_STAT__REFCLK_SAMPLE_RESYNC__SHIFT',
    'RLC_CLK_COUNT_STAT__REFCLK_VALID_MASK',
    'RLC_CLK_COUNT_STAT__REFCLK_VALID__SHIFT',
    'RLC_CLK_COUNT_STAT__RESERVED_MASK',
    'RLC_CLK_COUNT_STAT__RESERVED__SHIFT',
    'RLC_CNTL__FORCE_RETRY_MASK', 'RLC_CNTL__FORCE_RETRY__SHIFT',
    'RLC_CNTL__READ_CACHE_DISABLE_MASK',
    'RLC_CNTL__READ_CACHE_DISABLE__SHIFT', 'RLC_CNTL__RESERVED_MASK',
    'RLC_CNTL__RESERVED__SHIFT', 'RLC_CNTL__RLC_ENABLE_F32_MASK',
    'RLC_CNTL__RLC_ENABLE_F32__SHIFT', 'RLC_CNTL__RLC_STEP_F32_MASK',
    'RLC_CNTL__RLC_STEP_F32__SHIFT',
    'RLC_CPG_STAT_INVAL__CPG_stat_inval_MASK',
    'RLC_CPG_STAT_INVAL__CPG_stat_inval__SHIFT',
    'RLC_CP_EOF_INT_CNT__CNT_MASK', 'RLC_CP_EOF_INT_CNT__CNT__SHIFT',
    'RLC_CP_EOF_INT__INTERRUPT_MASK',
    'RLC_CP_EOF_INT__INTERRUPT__SHIFT',
    'RLC_CP_EOF_INT__RESERVED_MASK',
    'RLC_CP_EOF_INT__RESERVED__SHIFT',
    'RLC_CP_SCHEDULERS__scheduler0_MASK',
    'RLC_CP_SCHEDULERS__scheduler0__SHIFT',
    'RLC_CP_SCHEDULERS__scheduler1_MASK',
    'RLC_CP_SCHEDULERS__scheduler1__SHIFT',
    'RLC_CP_SCHEDULERS__scheduler2_MASK',
    'RLC_CP_SCHEDULERS__scheduler2__SHIFT',
    'RLC_CP_SCHEDULERS__scheduler3_MASK',
    'RLC_CP_SCHEDULERS__scheduler3__SHIFT',
    'RLC_CSIB_ADDR_HI__ADDRESS_MASK',
    'RLC_CSIB_ADDR_HI__ADDRESS__SHIFT',
    'RLC_CSIB_ADDR_LO__ADDRESS_MASK',
    'RLC_CSIB_ADDR_LO__ADDRESS__SHIFT',
    'RLC_CSIB_LENGTH__LENGTH_MASK', 'RLC_CSIB_LENGTH__LENGTH__SHIFT',
    'RLC_CU_STATUS__WORK_PENDING_MASK',
    'RLC_CU_STATUS__WORK_PENDING__SHIFT',
    'RLC_DSM_CNTL2A__RLC_SPM_SE0_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2A__RLC_SPM_SE0_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2A__RLC_SPM_SE0_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2A__RLC_SPM_SE0_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2A__RLC_SPM_SE1_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2A__RLC_SPM_SE1_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2A__RLC_SPM_SE1_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2A__RLC_SPM_SE1_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2A__RLC_SPM_SE2_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2A__RLC_SPM_SE2_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2A__RLC_SPM_SE2_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2A__RLC_SPM_SE2_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2A__RLC_SPM_SE3_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2A__RLC_SPM_SE3_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2A__RLC_SPM_SE3_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2A__RLC_SPM_SE3_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2__INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2__INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2__RLCG_INSTR_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2__RLCG_INSTR_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2__RLCG_INSTR_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2__RLCG_INSTR_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2__RLCG_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2__RLCG_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2__RLCG_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2__RLCG_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2__RLCV_INSTR_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2__RLCV_INSTR_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2__RLCV_INSTR_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2__RLCV_INSTR_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2__RLCV_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2__RLCV_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2__RLCV_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2__RLCV_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2__RLC_SPM_SCRATCH_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2__RLC_SPM_SCRATCH_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2__RLC_SPM_SCRATCH_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2__RLC_SPM_SCRATCH_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2__RLC_SRM_ADDR_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2__RLC_SRM_ADDR_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2__RLC_SRM_ADDR_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2__RLC_SRM_ADDR_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2__RLC_SRM_DATA_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2__RLC_SRM_DATA_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2__RLC_SRM_DATA_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2__RLC_SRM_DATA_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTL2__RLC_TCTAG_RAM_ENABLE_ERROR_INJECT_MASK',
    'RLC_DSM_CNTL2__RLC_TCTAG_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'RLC_DSM_CNTL2__RLC_TCTAG_RAM_SELECT_INJECT_DELAY_MASK',
    'RLC_DSM_CNTL2__RLC_TCTAG_RAM_SELECT_INJECT_DELAY__SHIFT',
    'RLC_DSM_CNTLA__RLC_SPM_SE0_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTLA__RLC_SPM_SE0_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTLA__RLC_SPM_SE0_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTLA__RLC_SPM_SE0_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTLA__RLC_SPM_SE1_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTLA__RLC_SPM_SE1_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTLA__RLC_SPM_SE1_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTLA__RLC_SPM_SE1_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTLA__RLC_SPM_SE2_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTLA__RLC_SPM_SE2_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTLA__RLC_SPM_SE2_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTLA__RLC_SPM_SE2_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTLA__RLC_SPM_SE3_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTLA__RLC_SPM_SE3_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTLA__RLC_SPM_SE3_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTLA__RLC_SPM_SE3_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTL__RLCG_INSTR_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTL__RLCG_INSTR_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTL__RLCG_INSTR_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTL__RLCG_INSTR_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTL__RLCG_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTL__RLCG_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTL__RLCG_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTL__RLCG_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTL__RLCV_INSTR_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTL__RLCV_INSTR_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTL__RLCV_INSTR_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTL__RLCV_INSTR_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTL__RLCV_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTL__RLCV_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTL__RLCV_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTL__RLCV_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTL__RLC_SPM_SCRATCH_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTL__RLC_SPM_SCRATCH_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTL__RLC_SPM_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTL__RLC_SPM_SCRATCH_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTL__RLC_SRM_ADDR_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTL__RLC_SRM_ADDR_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTL__RLC_SRM_ADDR_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTL__RLC_SRM_ADDR_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTL__RLC_SRM_DATA_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTL__RLC_SRM_DATA_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTL__RLC_SRM_DATA_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTL__RLC_SRM_DATA_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_CNTL__RLC_TCTAG_RAM_IRRITATOR_DATA_SEL_MASK',
    'RLC_DSM_CNTL__RLC_TCTAG_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'RLC_DSM_CNTL__RLC_TCTAG_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'RLC_DSM_CNTL__RLC_TCTAG_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'RLC_DSM_TRIG__START_MASK', 'RLC_DSM_TRIG__START__SHIFT',
    'RLC_DS_CNTL__GFX_CLK_DS_CP_BUSY_MASK_MASK',
    'RLC_DS_CNTL__GFX_CLK_DS_CP_BUSY_MASK__SHIFT',
    'RLC_DS_CNTL__GFX_CLK_DS_RLC_BUSY_MASK_MASK',
    'RLC_DS_CNTL__GFX_CLK_DS_RLC_BUSY_MASK__SHIFT',
    'RLC_DS_CNTL__GFX_CLK_EA_RLC_GRBM_STAT_BUSY_MASK_MASK',
    'RLC_DS_CNTL__GFX_CLK_EA_RLC_GRBM_STAT_BUSY_MASK__SHIFT',
    'RLC_DS_CNTL__GFX_CLK_TCC_RLC_GRBM_CC_RESIDENT_MASK_MASK',
    'RLC_DS_CNTL__GFX_CLK_TCC_RLC_GRBM_CC_RESIDENT_MASK__SHIFT',
    'RLC_DS_CNTL__RESRVED_1_MASK', 'RLC_DS_CNTL__RESRVED_1__SHIFT',
    'RLC_DS_CNTL__RESRVED_MASK', 'RLC_DS_CNTL__RESRVED__SHIFT',
    'RLC_DS_CNTL__SOC_CLK_DS_CP_BUSY_MASK_MASK',
    'RLC_DS_CNTL__SOC_CLK_DS_CP_BUSY_MASK__SHIFT',
    'RLC_DS_CNTL__SOC_CLK_DS_RLC_BUSY_MASK_MASK',
    'RLC_DS_CNTL__SOC_CLK_DS_RLC_BUSY_MASK__SHIFT',
    'RLC_DS_CNTL__SOC_CLK_EA_RLC_GRBM_STAT_BUSY_MASK_MASK',
    'RLC_DS_CNTL__SOC_CLK_EA_RLC_GRBM_STAT_BUSY_MASK__SHIFT',
    'RLC_DS_CNTL__SOC_CLK_TCC_RLC_GRBM_CC_RESIDENT_MASK_MASK',
    'RLC_DS_CNTL__SOC_CLK_TCC_RLC_GRBM_CC_RESIDENT_MASK__SHIFT',
    'RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK_MASK',
    'RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK__SHIFT',
    'RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK_MASK',
    'RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK__SHIFT',
    'RLC_FIREWALL_VIOLATION__ADDR_MASK',
    'RLC_FIREWALL_VIOLATION__ADDR__SHIFT',
    'RLC_FWL_FIRST_VIOL_ADDR__VIOL_ADDR_MASK',
    'RLC_FWL_FIRST_VIOL_ADDR__VIOL_ADDR__SHIFT',
    'RLC_FWL_FIRST_VIOL_ADDR__VIOL_APERTURE_ID_MASK',
    'RLC_FWL_FIRST_VIOL_ADDR__VIOL_APERTURE_ID__SHIFT',
    'RLC_FWL_FIRST_VIOL_ADDR__VIOL_OP_MASK',
    'RLC_FWL_FIRST_VIOL_ADDR__VIOL_OP__SHIFT',
    'RLC_FWL_FIRST_VIOL_ADDR__VIOL_STATUS_MASK',
    'RLC_FWL_FIRST_VIOL_ADDR__VIOL_STATUS__SHIFT',
    'RLC_GFX_RM_CNTL__RESERVED_MASK',
    'RLC_GFX_RM_CNTL__RESERVED__SHIFT',
    'RLC_GFX_RM_CNTL__RLC_GFX_RM_VALID_MASK',
    'RLC_GFX_RM_CNTL__RLC_GFX_RM_VALID__SHIFT',
    'RLC_GPM_CP_DMA_COMPLETE_T0__DATA_MASK',
    'RLC_GPM_CP_DMA_COMPLETE_T0__DATA__SHIFT',
    'RLC_GPM_CP_DMA_COMPLETE_T0__RESERVED_MASK',
    'RLC_GPM_CP_DMA_COMPLETE_T0__RESERVED__SHIFT',
    'RLC_GPM_CP_DMA_COMPLETE_T1__DATA_MASK',
    'RLC_GPM_CP_DMA_COMPLETE_T1__DATA__SHIFT',
    'RLC_GPM_CP_DMA_COMPLETE_T1__RESERVED_MASK',
    'RLC_GPM_CP_DMA_COMPLETE_T1__RESERVED__SHIFT',
    'RLC_GPM_GENERAL_0__DATA_MASK', 'RLC_GPM_GENERAL_0__DATA__SHIFT',
    'RLC_GPM_GENERAL_10__DATA_MASK',
    'RLC_GPM_GENERAL_10__DATA__SHIFT',
    'RLC_GPM_GENERAL_11__DATA_MASK',
    'RLC_GPM_GENERAL_11__DATA__SHIFT',
    'RLC_GPM_GENERAL_12__DATA_MASK',
    'RLC_GPM_GENERAL_12__DATA__SHIFT',
    'RLC_GPM_GENERAL_13__DATA_MASK',
    'RLC_GPM_GENERAL_13__DATA__SHIFT',
    'RLC_GPM_GENERAL_14__DATA_MASK',
    'RLC_GPM_GENERAL_14__DATA__SHIFT',
    'RLC_GPM_GENERAL_15__DATA_MASK',
    'RLC_GPM_GENERAL_15__DATA__SHIFT', 'RLC_GPM_GENERAL_1__DATA_MASK',
    'RLC_GPM_GENERAL_1__DATA__SHIFT', 'RLC_GPM_GENERAL_2__DATA_MASK',
    'RLC_GPM_GENERAL_2__DATA__SHIFT', 'RLC_GPM_GENERAL_3__DATA_MASK',
    'RLC_GPM_GENERAL_3__DATA__SHIFT', 'RLC_GPM_GENERAL_4__DATA_MASK',
    'RLC_GPM_GENERAL_4__DATA__SHIFT', 'RLC_GPM_GENERAL_5__DATA_MASK',
    'RLC_GPM_GENERAL_5__DATA__SHIFT', 'RLC_GPM_GENERAL_6__DATA_MASK',
    'RLC_GPM_GENERAL_6__DATA__SHIFT', 'RLC_GPM_GENERAL_7__DATA_MASK',
    'RLC_GPM_GENERAL_7__DATA__SHIFT', 'RLC_GPM_GENERAL_8__DATA_MASK',
    'RLC_GPM_GENERAL_8__DATA__SHIFT', 'RLC_GPM_GENERAL_9__DATA_MASK',
    'RLC_GPM_GENERAL_9__DATA__SHIFT',
    'RLC_GPM_INT_DISABLE_TH0__DISABLE_MASK',
    'RLC_GPM_INT_DISABLE_TH0__DISABLE__SHIFT',
    'RLC_GPM_INT_FORCE_TH0__FORCE_MASK',
    'RLC_GPM_INT_FORCE_TH0__FORCE__SHIFT',
    'RLC_GPM_INT_FORCE_TH1__FORCE_MASK',
    'RLC_GPM_INT_FORCE_TH1__FORCE__SHIFT',
    'RLC_GPM_INT_STAT_TH0__STATUS_MASK',
    'RLC_GPM_INT_STAT_TH0__STATUS__SHIFT',
    'RLC_GPM_LOG_CONT__CONT_MASK', 'RLC_GPM_LOG_CONT__CONT__SHIFT',
    'RLC_GPM_LOG_SIZE__SIZE_MASK', 'RLC_GPM_LOG_SIZE__SIZE__SHIFT',
    'RLC_GPM_PERF_COUNT_0__CU_INDEX_MASK',
    'RLC_GPM_PERF_COUNT_0__CU_INDEX__SHIFT',
    'RLC_GPM_PERF_COUNT_0__ENABLE_MASK',
    'RLC_GPM_PERF_COUNT_0__ENABLE__SHIFT',
    'RLC_GPM_PERF_COUNT_0__EVENT_SEL_MASK',
    'RLC_GPM_PERF_COUNT_0__EVENT_SEL__SHIFT',
    'RLC_GPM_PERF_COUNT_0__FEATURE_SEL_MASK',
    'RLC_GPM_PERF_COUNT_0__FEATURE_SEL__SHIFT',
    'RLC_GPM_PERF_COUNT_0__RESERVED_MASK',
    'RLC_GPM_PERF_COUNT_0__RESERVED__SHIFT',
    'RLC_GPM_PERF_COUNT_0__SE_INDEX_MASK',
    'RLC_GPM_PERF_COUNT_0__SE_INDEX__SHIFT',
    'RLC_GPM_PERF_COUNT_0__SH_INDEX_MASK',
    'RLC_GPM_PERF_COUNT_0__SH_INDEX__SHIFT',
    'RLC_GPM_PERF_COUNT_0__UNUSED_MASK',
    'RLC_GPM_PERF_COUNT_0__UNUSED__SHIFT',
    'RLC_GPM_PERF_COUNT_1__CU_INDEX_MASK',
    'RLC_GPM_PERF_COUNT_1__CU_INDEX__SHIFT',
    'RLC_GPM_PERF_COUNT_1__ENABLE_MASK',
    'RLC_GPM_PERF_COUNT_1__ENABLE__SHIFT',
    'RLC_GPM_PERF_COUNT_1__EVENT_SEL_MASK',
    'RLC_GPM_PERF_COUNT_1__EVENT_SEL__SHIFT',
    'RLC_GPM_PERF_COUNT_1__FEATURE_SEL_MASK',
    'RLC_GPM_PERF_COUNT_1__FEATURE_SEL__SHIFT',
    'RLC_GPM_PERF_COUNT_1__RESERVED_MASK',
    'RLC_GPM_PERF_COUNT_1__RESERVED__SHIFT',
    'RLC_GPM_PERF_COUNT_1__SE_INDEX_MASK',
    'RLC_GPM_PERF_COUNT_1__SE_INDEX__SHIFT',
    'RLC_GPM_PERF_COUNT_1__SH_INDEX_MASK',
    'RLC_GPM_PERF_COUNT_1__SH_INDEX__SHIFT',
    'RLC_GPM_PERF_COUNT_1__UNUSED_MASK',
    'RLC_GPM_PERF_COUNT_1__UNUSED__SHIFT',
    'RLC_GPM_SCRATCH_ADDR__ADDR_MASK',
    'RLC_GPM_SCRATCH_ADDR__ADDR__SHIFT',
    'RLC_GPM_SCRATCH_ADDR__RESERVED_MASK',
    'RLC_GPM_SCRATCH_ADDR__RESERVED__SHIFT',
    'RLC_GPM_SCRATCH_DATA__DATA_MASK',
    'RLC_GPM_SCRATCH_DATA__DATA__SHIFT',
    'RLC_GPM_STAT__ABORTED_PD_SEQUENCE_MASK',
    'RLC_GPM_STAT__ABORTED_PD_SEQUENCE__SHIFT',
    'RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE_MASK',
    'RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE__SHIFT',
    'RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED_MASK',
    'RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED__SHIFT',
    'RLC_GPM_STAT__CMP_power_status_MASK',
    'RLC_GPM_STAT__CMP_power_status__SHIFT',
    'RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED_MASK',
    'RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED__SHIFT',
    'RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED_MASK',
    'RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED__SHIFT',
    'RLC_GPM_STAT__DYN_CU_POWERING_DOWN_MASK',
    'RLC_GPM_STAT__DYN_CU_POWERING_DOWN__SHIFT',
    'RLC_GPM_STAT__DYN_CU_POWERING_UP_MASK',
    'RLC_GPM_STAT__DYN_CU_POWERING_UP__SHIFT',
    'RLC_GPM_STAT__FGCG_OVERRIDE_STATUS_MASK',
    'RLC_GPM_STAT__FGCG_OVERRIDE_STATUS__SHIFT',
    'RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE_MASK',
    'RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE__SHIFT',
    'RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK',
    'RLC_GPM_STAT__GFX_CLOCK_STATUS__SHIFT',
    'RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED_MASK',
    'RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED__SHIFT',
    'RLC_GPM_STAT__GFX_LS_STATUS_MASK',
    'RLC_GPM_STAT__GFX_LS_STATUS__SHIFT',
    'RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS_MASK',
    'RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS__SHIFT',
    'RLC_GPM_STAT__GFX_POWER_STATUS_MASK',
    'RLC_GPM_STAT__GFX_POWER_STATUS__SHIFT',
    'RLC_GPM_STAT__MGCG_OVERRIDE_STATUS_MASK',
    'RLC_GPM_STAT__MGCG_OVERRIDE_STATUS__SHIFT',
    'RLC_GPM_STAT__PG_ERROR_STATUS_MASK',
    'RLC_GPM_STAT__PG_ERROR_STATUS__SHIFT',
    'RLC_GPM_STAT__RESERVED_1_MASK',
    'RLC_GPM_STAT__RESERVED_1__SHIFT',
    'RLC_GPM_STAT__RESTORING_REGISTERS_MASK',
    'RLC_GPM_STAT__RESTORING_REGISTERS__SHIFT',
    'RLC_GPM_STAT__RLC_BUSY_MASK', 'RLC_GPM_STAT__RLC_BUSY__SHIFT',
    'RLC_GPM_STAT__RLC_EXEC_ROM_CODE_MASK',
    'RLC_GPM_STAT__RLC_EXEC_ROM_CODE__SHIFT',
    'RLC_GPM_STAT__SAVING_REGISTERS_MASK',
    'RLC_GPM_STAT__SAVING_REGISTERS__SHIFT',
    'RLC_GPM_STAT__STATIC_CU_POWERING_DOWN_MASK',
    'RLC_GPM_STAT__STATIC_CU_POWERING_DOWN__SHIFT',
    'RLC_GPM_STAT__STATIC_CU_POWERING_UP_MASK',
    'RLC_GPM_STAT__STATIC_CU_POWERING_UP__SHIFT',
    'RLC_GPM_THREAD_ENABLE__RESERVED_MASK',
    'RLC_GPM_THREAD_ENABLE__RESERVED__SHIFT',
    'RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE_MASK',
    'RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE__SHIFT',
    'RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE_MASK',
    'RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE__SHIFT',
    'RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE_MASK',
    'RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE__SHIFT',
    'RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE_MASK',
    'RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE__SHIFT',
    'RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY_MASK',
    'RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY__SHIFT',
    'RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY_MASK',
    'RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY__SHIFT',
    'RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY_MASK',
    'RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY__SHIFT',
    'RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY_MASK',
    'RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY__SHIFT',
    'RLC_GPM_THREAD_RESET__RESERVED_MASK',
    'RLC_GPM_THREAD_RESET__RESERVED__SHIFT',
    'RLC_GPM_THREAD_RESET__THREAD0_RESET_MASK',
    'RLC_GPM_THREAD_RESET__THREAD0_RESET__SHIFT',
    'RLC_GPM_THREAD_RESET__THREAD1_RESET_MASK',
    'RLC_GPM_THREAD_RESET__THREAD1_RESET__SHIFT',
    'RLC_GPM_THREAD_RESET__THREAD2_RESET_MASK',
    'RLC_GPM_THREAD_RESET__THREAD2_RESET__SHIFT',
    'RLC_GPM_THREAD_RESET__THREAD3_RESET_MASK',
    'RLC_GPM_THREAD_RESET__THREAD3_RESET__SHIFT',
    'RLC_GPM_TIMER_CTRL__RESERVED_MASK',
    'RLC_GPM_TIMER_CTRL__RESERVED__SHIFT',
    'RLC_GPM_TIMER_CTRL__TIMER_0_EN_MASK',
    'RLC_GPM_TIMER_CTRL__TIMER_0_EN__SHIFT',
    'RLC_GPM_TIMER_CTRL__TIMER_1_EN_MASK',
    'RLC_GPM_TIMER_CTRL__TIMER_1_EN__SHIFT',
    'RLC_GPM_TIMER_CTRL__TIMER_2_EN_MASK',
    'RLC_GPM_TIMER_CTRL__TIMER_2_EN__SHIFT',
    'RLC_GPM_TIMER_CTRL__TIMER_3_EN_MASK',
    'RLC_GPM_TIMER_CTRL__TIMER_3_EN__SHIFT',
    'RLC_GPM_TIMER_INT_0__TIMER_MASK',
    'RLC_GPM_TIMER_INT_0__TIMER__SHIFT',
    'RLC_GPM_TIMER_INT_1__TIMER_MASK',
    'RLC_GPM_TIMER_INT_1__TIMER__SHIFT',
    'RLC_GPM_TIMER_INT_2__TIMER_MASK',
    'RLC_GPM_TIMER_INT_2__TIMER__SHIFT',
    'RLC_GPM_TIMER_INT_3__TIMER_MASK',
    'RLC_GPM_TIMER_INT_3__TIMER__SHIFT',
    'RLC_GPM_TIMER_STAT__RESERVED_MASK',
    'RLC_GPM_TIMER_STAT__RESERVED__SHIFT',
    'RLC_GPM_TIMER_STAT__TIMER_0_ENABLE_SYNC_MASK',
    'RLC_GPM_TIMER_STAT__TIMER_0_ENABLE_SYNC__SHIFT',
    'RLC_GPM_TIMER_STAT__TIMER_0_STAT_MASK',
    'RLC_GPM_TIMER_STAT__TIMER_0_STAT__SHIFT',
    'RLC_GPM_TIMER_STAT__TIMER_1_ENABLE_SYNC_MASK',
    'RLC_GPM_TIMER_STAT__TIMER_1_ENABLE_SYNC__SHIFT',
    'RLC_GPM_TIMER_STAT__TIMER_1_STAT_MASK',
    'RLC_GPM_TIMER_STAT__TIMER_1_STAT__SHIFT',
    'RLC_GPM_TIMER_STAT__TIMER_2_ENABLE_SYNC_MASK',
    'RLC_GPM_TIMER_STAT__TIMER_2_ENABLE_SYNC__SHIFT',
    'RLC_GPM_TIMER_STAT__TIMER_2_STAT_MASK',
    'RLC_GPM_TIMER_STAT__TIMER_2_STAT__SHIFT',
    'RLC_GPM_TIMER_STAT__TIMER_3_ENABLE_SYNC_MASK',
    'RLC_GPM_TIMER_STAT__TIMER_3_ENABLE_SYNC__SHIFT',
    'RLC_GPM_TIMER_STAT__TIMER_3_STAT_MASK',
    'RLC_GPM_TIMER_STAT__TIMER_3_STAT__SHIFT',
    'RLC_GPM_UCODE_ADDR__RESERVED_MASK',
    'RLC_GPM_UCODE_ADDR__RESERVED__SHIFT',
    'RLC_GPM_UCODE_ADDR__UCODE_ADDR_MASK',
    'RLC_GPM_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'RLC_GPM_UCODE_DATA__UCODE_DATA_MASK',
    'RLC_GPM_UCODE_DATA__UCODE_DATA__SHIFT',
    'RLC_GPM_UTCL1_CNTL_0__DROP_MODE_MASK',
    'RLC_GPM_UTCL1_CNTL_0__DROP_MODE__SHIFT',
    'RLC_GPM_UTCL1_CNTL_0__FORCE_SNOOP_MASK',
    'RLC_GPM_UTCL1_CNTL_0__FORCE_SNOOP__SHIFT',
    'RLC_GPM_UTCL1_CNTL_0__FRAG_LIMIT_MODE_MASK',
    'RLC_GPM_UTCL1_CNTL_0__FRAG_LIMIT_MODE__SHIFT',
    'RLC_GPM_UTCL1_CNTL_0__INVALIDATE_MASK',
    'RLC_GPM_UTCL1_CNTL_0__INVALIDATE__SHIFT',
    'RLC_GPM_UTCL1_CNTL_0__RESERVED_MASK',
    'RLC_GPM_UTCL1_CNTL_0__RESERVED__SHIFT',
    'RLC_GPM_UTCL1_CNTL_0__XNACK_REDO_TIMER_CNT_MASK',
    'RLC_GPM_UTCL1_CNTL_0__XNACK_REDO_TIMER_CNT__SHIFT',
    'RLC_GPM_UTCL1_CNTL_1__DROP_MODE_MASK',
    'RLC_GPM_UTCL1_CNTL_1__DROP_MODE__SHIFT',
    'RLC_GPM_UTCL1_CNTL_1__FORCE_SNOOP_MASK',
    'RLC_GPM_UTCL1_CNTL_1__FORCE_SNOOP__SHIFT',
    'RLC_GPM_UTCL1_CNTL_1__FRAG_LIMIT_MODE_MASK',
    'RLC_GPM_UTCL1_CNTL_1__FRAG_LIMIT_MODE__SHIFT',
    'RLC_GPM_UTCL1_CNTL_1__INVALIDATE_MASK',
    'RLC_GPM_UTCL1_CNTL_1__INVALIDATE__SHIFT',
    'RLC_GPM_UTCL1_CNTL_1__RESERVED_MASK',
    'RLC_GPM_UTCL1_CNTL_1__RESERVED__SHIFT',
    'RLC_GPM_UTCL1_CNTL_1__XNACK_REDO_TIMER_CNT_MASK',
    'RLC_GPM_UTCL1_CNTL_1__XNACK_REDO_TIMER_CNT__SHIFT',
    'RLC_GPM_UTCL1_CNTL_2__DROP_MODE_MASK',
    'RLC_GPM_UTCL1_CNTL_2__DROP_MODE__SHIFT',
    'RLC_GPM_UTCL1_CNTL_2__FORCE_SNOOP_MASK',
    'RLC_GPM_UTCL1_CNTL_2__FORCE_SNOOP__SHIFT',
    'RLC_GPM_UTCL1_CNTL_2__FRAG_LIMIT_MODE_MASK',
    'RLC_GPM_UTCL1_CNTL_2__FRAG_LIMIT_MODE__SHIFT',
    'RLC_GPM_UTCL1_CNTL_2__INVALIDATE_MASK',
    'RLC_GPM_UTCL1_CNTL_2__INVALIDATE__SHIFT',
    'RLC_GPM_UTCL1_CNTL_2__RESERVED_MASK',
    'RLC_GPM_UTCL1_CNTL_2__RESERVED__SHIFT',
    'RLC_GPM_UTCL1_CNTL_2__XNACK_REDO_TIMER_CNT_MASK',
    'RLC_GPM_UTCL1_CNTL_2__XNACK_REDO_TIMER_CNT__SHIFT',
    'RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorAddr_MSB_MASK',
    'RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT',
    'RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorVmid_MASK',
    'RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorVmid__SHIFT',
    'RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqError_MASK',
    'RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqError__SHIFT',
    'RLC_GPM_UTCL1_TH0_ERROR_2__Translated_ReqErrorAddr_LSB_MASK',
    'RLC_GPM_UTCL1_TH0_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT',
    'RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorAddr_MSB_MASK',
    'RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT',
    'RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorVmid_MASK',
    'RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorVmid__SHIFT',
    'RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqError_MASK',
    'RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqError__SHIFT',
    'RLC_GPM_UTCL1_TH1_ERROR_2__Translated_ReqErrorAddr_LSB_MASK',
    'RLC_GPM_UTCL1_TH1_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT',
    'RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorAddr_MSB_MASK',
    'RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT',
    'RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorVmid_MASK',
    'RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorVmid__SHIFT',
    'RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqError_MASK',
    'RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqError__SHIFT',
    'RLC_GPM_UTCL1_TH2_ERROR_2__Translated_ReqErrorAddr_LSB_MASK',
    'RLC_GPM_UTCL1_TH2_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT',
    'RLC_GPR_REG1__DATA_MASK', 'RLC_GPR_REG1__DATA__SHIFT',
    'RLC_GPR_REG2__DATA_MASK', 'RLC_GPR_REG2__DATA__SHIFT',
    'RLC_GPU_CLOCK_32_RES_SEL__RESERVED_MASK',
    'RLC_GPU_CLOCK_32_RES_SEL__RESERVED__SHIFT',
    'RLC_GPU_CLOCK_32_RES_SEL__RES_SEL_MASK',
    'RLC_GPU_CLOCK_32_RES_SEL__RES_SEL__SHIFT',
    'RLC_GPU_CLOCK_32__GPU_CLOCK_32_MASK',
    'RLC_GPU_CLOCK_32__GPU_CLOCK_32__SHIFT',
    'RLC_GPU_CLOCK_COUNT_LSB_1__GPU_CLOCKS_LSB_MASK',
    'RLC_GPU_CLOCK_COUNT_LSB_1__GPU_CLOCKS_LSB__SHIFT',
    'RLC_GPU_CLOCK_COUNT_LSB_2__GPU_CLOCKS_LSB_MASK',
    'RLC_GPU_CLOCK_COUNT_LSB_2__GPU_CLOCKS_LSB__SHIFT',
    'RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB_MASK',
    'RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB__SHIFT',
    'RLC_GPU_CLOCK_COUNT_MSB_1__GPU_CLOCKS_MSB_MASK',
    'RLC_GPU_CLOCK_COUNT_MSB_1__GPU_CLOCKS_MSB__SHIFT',
    'RLC_GPU_CLOCK_COUNT_MSB_2__GPU_CLOCKS_MSB_MASK',
    'RLC_GPU_CLOCK_COUNT_MSB_2__GPU_CLOCKS_MSB__SHIFT',
    'RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB_MASK',
    'RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB__SHIFT',
    'RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF_MASK',
    'RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF__SHIFT',
    'RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED_MASK',
    'RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED__SHIFT',
    'RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID_MASK',
    'RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID__SHIFT',
    'RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN_MASK',
    'RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN__SHIFT',
    'RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_MASK',
    'RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE__SHIFT',
    'RLC_GPU_IOV_CFG_REG1__CMD_TYPE_MASK',
    'RLC_GPU_IOV_CFG_REG1__CMD_TYPE__SHIFT',
    'RLC_GPU_IOV_CFG_REG1__FCN_ID_MASK',
    'RLC_GPU_IOV_CFG_REG1__FCN_ID__SHIFT',
    'RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID_MASK',
    'RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID__SHIFT',
    'RLC_GPU_IOV_CFG_REG1__RESERVED1_MASK',
    'RLC_GPU_IOV_CFG_REG1__RESERVED1__SHIFT',
    'RLC_GPU_IOV_CFG_REG1__RESERVED_MASK',
    'RLC_GPU_IOV_CFG_REG1__RESERVED__SHIFT',
    'RLC_GPU_IOV_CFG_REG2__CMD_STATUS_MASK',
    'RLC_GPU_IOV_CFG_REG2__CMD_STATUS__SHIFT',
    'RLC_GPU_IOV_CFG_REG2__RESERVED_MASK',
    'RLC_GPU_IOV_CFG_REG2__RESERVED__SHIFT',
    'RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION_MASK',
    'RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION__SHIFT',
    'RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET_MASK',
    'RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET__SHIFT',
    'RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE_MASK',
    'RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE__SHIFT',
    'RLC_GPU_IOV_CFG_REG6__RESERVED_MASK',
    'RLC_GPU_IOV_CFG_REG6__RESERVED__SHIFT',
    'RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS_MASK',
    'RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS__SHIFT',
    'RLC_GPU_IOV_F32_CNTL__ENABLE_MASK',
    'RLC_GPU_IOV_F32_CNTL__ENABLE__SHIFT',
    'RLC_GPU_IOV_F32_CNTL__RESERVED_MASK',
    'RLC_GPU_IOV_F32_CNTL__RESERVED__SHIFT',
    'RLC_GPU_IOV_F32_RESET__RESERVED_MASK',
    'RLC_GPU_IOV_F32_RESET__RESERVED__SHIFT',
    'RLC_GPU_IOV_F32_RESET__RESET_MASK',
    'RLC_GPU_IOV_F32_RESET__RESET__SHIFT',
    'RLC_GPU_IOV_INT_DISABLE__DISABLE_MASK',
    'RLC_GPU_IOV_INT_DISABLE__DISABLE__SHIFT',
    'RLC_GPU_IOV_INT_FORCE__FORCE_MASK',
    'RLC_GPU_IOV_INT_FORCE__FORCE__SHIFT',
    'RLC_GPU_IOV_INT_STAT__STATUS_MASK',
    'RLC_GPU_IOV_INT_STAT__STATUS__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_CNTL__ENABLE_MASK',
    'RLC_GPU_IOV_PERF_CNT_CNTL__ENABLE__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_CNTL__MODE_SELECT_MASK',
    'RLC_GPU_IOV_PERF_CNT_CNTL__MODE_SELECT__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_CNTL__RESERVED_MASK',
    'RLC_GPU_IOV_PERF_CNT_CNTL__RESERVED__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_CNTL__RESET_MASK',
    'RLC_GPU_IOV_PERF_CNT_CNTL__RESET__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_RD_ADDR__CNT_ID_MASK',
    'RLC_GPU_IOV_PERF_CNT_RD_ADDR__CNT_ID__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_RD_ADDR__RESERVED_MASK',
    'RLC_GPU_IOV_PERF_CNT_RD_ADDR__RESERVED__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_RD_ADDR__VFID_MASK',
    'RLC_GPU_IOV_PERF_CNT_RD_ADDR__VFID__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_RD_DATA__DATA_MASK',
    'RLC_GPU_IOV_PERF_CNT_RD_DATA__DATA__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_WR_ADDR__CNT_ID_MASK',
    'RLC_GPU_IOV_PERF_CNT_WR_ADDR__CNT_ID__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_WR_ADDR__RESERVED_MASK',
    'RLC_GPU_IOV_PERF_CNT_WR_ADDR__RESERVED__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_WR_ADDR__VFID_MASK',
    'RLC_GPU_IOV_PERF_CNT_WR_ADDR__VFID__SHIFT',
    'RLC_GPU_IOV_PERF_CNT_WR_DATA__DATA_MASK',
    'RLC_GPU_IOV_PERF_CNT_WR_DATA__DATA__SHIFT',
    'RLC_GPU_IOV_RLC_RESPONSE__RESP_MASK',
    'RLC_GPU_IOV_RLC_RESPONSE__RESP__SHIFT',
    'RLC_GPU_IOV_SCH_0__ACTIVE_FUNCTIONS_MASK',
    'RLC_GPU_IOV_SCH_0__ACTIVE_FUNCTIONS__SHIFT',
    'RLC_GPU_IOV_SCH_1__DATA_MASK', 'RLC_GPU_IOV_SCH_1__DATA__SHIFT',
    'RLC_GPU_IOV_SCH_2__DATA_MASK', 'RLC_GPU_IOV_SCH_2__DATA__SHIFT',
    'RLC_GPU_IOV_SCH_3__Time_Quanta_Def_MASK',
    'RLC_GPU_IOV_SCH_3__Time_Quanta_Def__SHIFT',
    'RLC_GPU_IOV_SCH_BLOCK__RESERVED_MASK',
    'RLC_GPU_IOV_SCH_BLOCK__RESERVED__SHIFT',
    'RLC_GPU_IOV_SCH_BLOCK__Sch_Block_ID_MASK',
    'RLC_GPU_IOV_SCH_BLOCK__Sch_Block_ID__SHIFT',
    'RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Size_MASK',
    'RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Size__SHIFT',
    'RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Ver_MASK',
    'RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Ver__SHIFT',
    'RLC_GPU_IOV_SCRATCH_ADDR__ADDR_MASK',
    'RLC_GPU_IOV_SCRATCH_ADDR__ADDR__SHIFT',
    'RLC_GPU_IOV_SCRATCH_ADDR__RESERVED_MASK',
    'RLC_GPU_IOV_SCRATCH_ADDR__RESERVED__SHIFT',
    'RLC_GPU_IOV_SCRATCH_DATA__DATA_MASK',
    'RLC_GPU_IOV_SCRATCH_DATA__DATA__SHIFT',
    'RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS_MASK',
    'RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS__SHIFT',
    'RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED_MASK',
    'RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED__SHIFT',
    'RLC_GPU_IOV_SDMA0_STATUS__RESERVED1_MASK',
    'RLC_GPU_IOV_SDMA0_STATUS__RESERVED1__SHIFT',
    'RLC_GPU_IOV_SDMA0_STATUS__RESERVED2_MASK',
    'RLC_GPU_IOV_SDMA0_STATUS__RESERVED2__SHIFT',
    'RLC_GPU_IOV_SDMA0_STATUS__RESERVED_MASK',
    'RLC_GPU_IOV_SDMA0_STATUS__RESERVED__SHIFT',
    'RLC_GPU_IOV_SDMA0_STATUS__RESTORED_MASK',
    'RLC_GPU_IOV_SDMA0_STATUS__RESTORED__SHIFT',
    'RLC_GPU_IOV_SDMA0_STATUS__SAVED_MASK',
    'RLC_GPU_IOV_SDMA0_STATUS__SAVED__SHIFT',
    'RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS_MASK',
    'RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS__SHIFT',
    'RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED_MASK',
    'RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED__SHIFT',
    'RLC_GPU_IOV_SDMA1_STATUS__RESERVED1_MASK',
    'RLC_GPU_IOV_SDMA1_STATUS__RESERVED1__SHIFT',
    'RLC_GPU_IOV_SDMA1_STATUS__RESERVED2_MASK',
    'RLC_GPU_IOV_SDMA1_STATUS__RESERVED2__SHIFT',
    'RLC_GPU_IOV_SDMA1_STATUS__RESERVED_MASK',
    'RLC_GPU_IOV_SDMA1_STATUS__RESERVED__SHIFT',
    'RLC_GPU_IOV_SDMA1_STATUS__RESTORED_MASK',
    'RLC_GPU_IOV_SDMA1_STATUS__RESTORED__SHIFT',
    'RLC_GPU_IOV_SDMA1_STATUS__SAVED_MASK',
    'RLC_GPU_IOV_SDMA1_STATUS__SAVED__SHIFT',
    'RLC_GPU_IOV_SDMA2_BUSY_STATUS__VM_BUSY_STATUS_MASK',
    'RLC_GPU_IOV_SDMA2_BUSY_STATUS__VM_BUSY_STATUS__SHIFT',
    'RLC_GPU_IOV_SDMA2_STATUS__PREEMPTED_MASK',
    'RLC_GPU_IOV_SDMA2_STATUS__PREEMPTED__SHIFT',
    'RLC_GPU_IOV_SDMA2_STATUS__RESERVED1_MASK',
    'RLC_GPU_IOV_SDMA2_STATUS__RESERVED1__SHIFT',
    'RLC_GPU_IOV_SDMA2_STATUS__RESERVED2_MASK',
    'RLC_GPU_IOV_SDMA2_STATUS__RESERVED2__SHIFT',
    'RLC_GPU_IOV_SDMA2_STATUS__RESERVED_MASK',
    'RLC_GPU_IOV_SDMA2_STATUS__RESERVED__SHIFT',
    'RLC_GPU_IOV_SDMA2_STATUS__RESTORED_MASK',
    'RLC_GPU_IOV_SDMA2_STATUS__RESTORED__SHIFT',
    'RLC_GPU_IOV_SDMA2_STATUS__SAVED_MASK',
    'RLC_GPU_IOV_SDMA2_STATUS__SAVED__SHIFT',
    'RLC_GPU_IOV_SDMA3_BUSY_STATUS__VM_BUSY_STATUS_MASK',
    'RLC_GPU_IOV_SDMA3_BUSY_STATUS__VM_BUSY_STATUS__SHIFT',
    'RLC_GPU_IOV_SDMA3_STATUS__PREEMPTED_MASK',
    'RLC_GPU_IOV_SDMA3_STATUS__PREEMPTED__SHIFT',
    'RLC_GPU_IOV_SDMA3_STATUS__RESERVED1_MASK',
    'RLC_GPU_IOV_SDMA3_STATUS__RESERVED1__SHIFT',
    'RLC_GPU_IOV_SDMA3_STATUS__RESERVED2_MASK',
    'RLC_GPU_IOV_SDMA3_STATUS__RESERVED2__SHIFT',
    'RLC_GPU_IOV_SDMA3_STATUS__RESERVED_MASK',
    'RLC_GPU_IOV_SDMA3_STATUS__RESERVED__SHIFT',
    'RLC_GPU_IOV_SDMA3_STATUS__RESTORED_MASK',
    'RLC_GPU_IOV_SDMA3_STATUS__RESTORED__SHIFT',
    'RLC_GPU_IOV_SDMA3_STATUS__SAVED_MASK',
    'RLC_GPU_IOV_SDMA3_STATUS__SAVED__SHIFT',
    'RLC_GPU_IOV_SDMA4_BUSY_STATUS__VM_BUSY_STATUS_MASK',
    'RLC_GPU_IOV_SDMA4_BUSY_STATUS__VM_BUSY_STATUS__SHIFT',
    'RLC_GPU_IOV_SDMA4_STATUS__PREEMPTED_MASK',
    'RLC_GPU_IOV_SDMA4_STATUS__PREEMPTED__SHIFT',
    'RLC_GPU_IOV_SDMA4_STATUS__RESERVED1_MASK',
    'RLC_GPU_IOV_SDMA4_STATUS__RESERVED1__SHIFT',
    'RLC_GPU_IOV_SDMA4_STATUS__RESERVED2_MASK',
    'RLC_GPU_IOV_SDMA4_STATUS__RESERVED2__SHIFT',
    'RLC_GPU_IOV_SDMA4_STATUS__RESERVED_MASK',
    'RLC_GPU_IOV_SDMA4_STATUS__RESERVED__SHIFT',
    'RLC_GPU_IOV_SDMA4_STATUS__RESTORED_MASK',
    'RLC_GPU_IOV_SDMA4_STATUS__RESTORED__SHIFT',
    'RLC_GPU_IOV_SDMA4_STATUS__SAVED_MASK',
    'RLC_GPU_IOV_SDMA4_STATUS__SAVED__SHIFT',
    'RLC_GPU_IOV_SDMA5_BUSY_STATUS__VM_BUSY_STATUS_MASK',
    'RLC_GPU_IOV_SDMA5_BUSY_STATUS__VM_BUSY_STATUS__SHIFT',
    'RLC_GPU_IOV_SDMA5_STATUS__PREEMPTED_MASK',
    'RLC_GPU_IOV_SDMA5_STATUS__PREEMPTED__SHIFT',
    'RLC_GPU_IOV_SDMA5_STATUS__RESERVED1_MASK',
    'RLC_GPU_IOV_SDMA5_STATUS__RESERVED1__SHIFT',
    'RLC_GPU_IOV_SDMA5_STATUS__RESERVED2_MASK',
    'RLC_GPU_IOV_SDMA5_STATUS__RESERVED2__SHIFT',
    'RLC_GPU_IOV_SDMA5_STATUS__RESERVED_MASK',
    'RLC_GPU_IOV_SDMA5_STATUS__RESERVED__SHIFT',
    'RLC_GPU_IOV_SDMA5_STATUS__RESTORED_MASK',
    'RLC_GPU_IOV_SDMA5_STATUS__RESTORED__SHIFT',
    'RLC_GPU_IOV_SDMA5_STATUS__SAVED_MASK',
    'RLC_GPU_IOV_SDMA5_STATUS__SAVED__SHIFT',
    'RLC_GPU_IOV_SDMA6_BUSY_STATUS__VM_BUSY_STATUS_MASK',
    'RLC_GPU_IOV_SDMA6_BUSY_STATUS__VM_BUSY_STATUS__SHIFT',
    'RLC_GPU_IOV_SDMA6_STATUS__PREEMPTED_MASK',
    'RLC_GPU_IOV_SDMA6_STATUS__PREEMPTED__SHIFT',
    'RLC_GPU_IOV_SDMA6_STATUS__RESERVED1_MASK',
    'RLC_GPU_IOV_SDMA6_STATUS__RESERVED1__SHIFT',
    'RLC_GPU_IOV_SDMA6_STATUS__RESERVED2_MASK',
    'RLC_GPU_IOV_SDMA6_STATUS__RESERVED2__SHIFT',
    'RLC_GPU_IOV_SDMA6_STATUS__RESERVED_MASK',
    'RLC_GPU_IOV_SDMA6_STATUS__RESERVED__SHIFT',
    'RLC_GPU_IOV_SDMA6_STATUS__RESTORED_MASK',
    'RLC_GPU_IOV_SDMA6_STATUS__RESTORED__SHIFT',
    'RLC_GPU_IOV_SDMA6_STATUS__SAVED_MASK',
    'RLC_GPU_IOV_SDMA6_STATUS__SAVED__SHIFT',
    'RLC_GPU_IOV_SDMA7_BUSY_STATUS__VM_BUSY_STATUS_MASK',
    'RLC_GPU_IOV_SDMA7_BUSY_STATUS__VM_BUSY_STATUS__SHIFT',
    'RLC_GPU_IOV_SDMA7_STATUS__PREEMPTED_MASK',
    'RLC_GPU_IOV_SDMA7_STATUS__PREEMPTED__SHIFT',
    'RLC_GPU_IOV_SDMA7_STATUS__RESERVED1_MASK',
    'RLC_GPU_IOV_SDMA7_STATUS__RESERVED1__SHIFT',
    'RLC_GPU_IOV_SDMA7_STATUS__RESERVED2_MASK',
    'RLC_GPU_IOV_SDMA7_STATUS__RESERVED2__SHIFT',
    'RLC_GPU_IOV_SDMA7_STATUS__RESERVED_MASK',
    'RLC_GPU_IOV_SDMA7_STATUS__RESERVED__SHIFT',
    'RLC_GPU_IOV_SDMA7_STATUS__RESTORED_MASK',
    'RLC_GPU_IOV_SDMA7_STATUS__RESTORED__SHIFT',
    'RLC_GPU_IOV_SDMA7_STATUS__SAVED_MASK',
    'RLC_GPU_IOV_SDMA7_STATUS__SAVED__SHIFT',
    'RLC_GPU_IOV_SMU_RESPONSE__RESP_MASK',
    'RLC_GPU_IOV_SMU_RESPONSE__RESP__SHIFT',
    'RLC_GPU_IOV_UCODE_ADDR__RESERVED_MASK',
    'RLC_GPU_IOV_UCODE_ADDR__RESERVED__SHIFT',
    'RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR_MASK',
    'RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR__SHIFT',
    'RLC_GPU_IOV_UCODE_DATA__UCODE_DATA_MASK',
    'RLC_GPU_IOV_UCODE_DATA__UCODE_DATA__SHIFT',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__PF_DOORBELL_STATUS_CLR_MASK',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__PF_DOORBELL_STATUS_CLR__SHIFT',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__RESERVED_MASK',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__RESERVED__SHIFT',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__VF_DOORBELL_STATUS_CLR_MASK',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__VF_DOORBELL_STATUS_CLR__SHIFT',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__PF_DOORBELL_STATUS_SET_MASK',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__PF_DOORBELL_STATUS_SET__SHIFT',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__RESERVED_MASK',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__RESERVED__SHIFT',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__VF_DOORBELL_STATUS_SET_MASK',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__VF_DOORBELL_STATUS_SET__SHIFT',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS__PF_DOORBELL_STATUS_MASK',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS__PF_DOORBELL_STATUS__SHIFT',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS__RESERVED_MASK',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS__RESERVED__SHIFT',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS__VF_DOORBELL_STATUS_MASK',
    'RLC_GPU_IOV_VF_DOORBELL_STATUS__VF_DOORBELL_STATUS__SHIFT',
    'RLC_GPU_IOV_VF_ENABLE__RESERVED_MASK',
    'RLC_GPU_IOV_VF_ENABLE__RESERVED__SHIFT',
    'RLC_GPU_IOV_VF_ENABLE__VF_ENABLE_MASK',
    'RLC_GPU_IOV_VF_ENABLE__VF_ENABLE__SHIFT',
    'RLC_GPU_IOV_VF_ENABLE__VF_NUM_MASK',
    'RLC_GPU_IOV_VF_ENABLE__VF_NUM__SHIFT',
    'RLC_GPU_IOV_VF_MASK__RESERVED_MASK',
    'RLC_GPU_IOV_VF_MASK__RESERVED__SHIFT',
    'RLC_GPU_IOV_VF_MASK__VF_MASK_MASK',
    'RLC_GPU_IOV_VF_MASK__VF_MASK__SHIFT',
    'RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED_MASK',
    'RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED__SHIFT',
    'RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR_MASK',
    'RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR__SHIFT',
    'RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR_MASK',
    'RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR__SHIFT',
    'RLC_GPU_IOV_VM_BUSY_STATUS__VM_BUSY_STATUS_MASK',
    'RLC_GPU_IOV_VM_BUSY_STATUS__VM_BUSY_STATUS__SHIFT',
    'RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK',
    'RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT',
    'RLC_HYP_SEMAPHORE_0__RESERVED_MASK',
    'RLC_HYP_SEMAPHORE_0__RESERVED__SHIFT',
    'RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK',
    'RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT',
    'RLC_HYP_SEMAPHORE_1__RESERVED_MASK',
    'RLC_HYP_SEMAPHORE_1__RESERVED__SHIFT',
    'RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK',
    'RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT',
    'RLC_HYP_SEMAPHORE_2__RESERVED_MASK',
    'RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT',
    'RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK',
    'RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT',
    'RLC_HYP_SEMAPHORE_3__RESERVED_MASK',
    'RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT',
    'RLC_INT_STAT__CP_RLC_INT_PENDING_MASK',
    'RLC_INT_STAT__CP_RLC_INT_PENDING__SHIFT',
    'RLC_INT_STAT__LAST_CP_RLC_INT_ID_MASK',
    'RLC_INT_STAT__LAST_CP_RLC_INT_ID__SHIFT',
    'RLC_INT_STAT__RESERVED_MASK', 'RLC_INT_STAT__RESERVED__SHIFT',
    'RLC_JUMP_TABLE_RESTORE__ADDR_MASK',
    'RLC_JUMP_TABLE_RESTORE__ADDR__SHIFT',
    'RLC_LBPW_CU_STAT__MAX_CU_MASK',
    'RLC_LBPW_CU_STAT__MAX_CU__SHIFT', 'RLC_LBPW_CU_STAT__ON_CU_MASK',
    'RLC_LBPW_CU_STAT__ON_CU__SHIFT',
    'RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK_MASK',
    'RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK__SHIFT',
    'RLC_LB_CNTL__CU_MASK_USED_OFF_HYST_MASK',
    'RLC_LB_CNTL__CU_MASK_USED_OFF_HYST__SHIFT',
    'RLC_LB_CNTL__LB_CNT_CP_BUSY_MASK',
    'RLC_LB_CNTL__LB_CNT_CP_BUSY__SHIFT',
    'RLC_LB_CNTL__LB_CNT_REG_INC_MASK',
    'RLC_LB_CNTL__LB_CNT_REG_INC__SHIFT',
    'RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE_MASK',
    'RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE__SHIFT',
    'RLC_LB_CNTL__LOAD_BALANCE_ENABLE_MASK',
    'RLC_LB_CNTL__LOAD_BALANCE_ENABLE__SHIFT',
    'RLC_LB_CNTL__RESERVED_MASK', 'RLC_LB_CNTL__RESERVED__SHIFT',
    'RLC_LB_CNTR_INIT__LB_CNTR_INIT_MASK',
    'RLC_LB_CNTR_INIT__LB_CNTR_INIT__SHIFT',
    'RLC_LB_CNTR_MAX__LB_CNTR_MAX_MASK',
    'RLC_LB_CNTR_MAX__LB_CNTR_MAX__SHIFT',
    'RLC_LB_INIT_CU_MASK__INIT_CU_MASK_MASK',
    'RLC_LB_INIT_CU_MASK__INIT_CU_MASK__SHIFT',
    'RLC_LB_PARAMS__FIFO_SAMPLES_MASK',
    'RLC_LB_PARAMS__FIFO_SAMPLES__SHIFT',
    'RLC_LB_PARAMS__PG_IDLE_SAMPLES_MASK',
    'RLC_LB_PARAMS__PG_IDLE_SAMPLES__SHIFT',
    'RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL_MASK',
    'RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL__SHIFT',
    'RLC_LB_PARAMS__SKIP_L2_CHECK_MASK',
    'RLC_LB_PARAMS__SKIP_L2_CHECK__SHIFT',
    'RLC_LB_THR_CONFIG_1__DATA_MASK',
    'RLC_LB_THR_CONFIG_1__DATA__SHIFT',
    'RLC_LB_THR_CONFIG_2__DATA_MASK',
    'RLC_LB_THR_CONFIG_2__DATA__SHIFT',
    'RLC_LB_THR_CONFIG_3__DATA_MASK',
    'RLC_LB_THR_CONFIG_3__DATA__SHIFT',
    'RLC_LB_THR_CONFIG_4__DATA_MASK',
    'RLC_LB_THR_CONFIG_4__DATA__SHIFT',
    'RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR_MASK',
    'RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR__SHIFT',
    'RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK',
    'RLC_MAX_PG_CU__MAX_POWERED_UP_CU__SHIFT',
    'RLC_MAX_PG_CU__SPARE_MASK', 'RLC_MAX_PG_CU__SPARE__SHIFT',
    'RLC_MEM_SLP_CNTL__RESERVED1_MASK',
    'RLC_MEM_SLP_CNTL__RESERVED1__SHIFT',
    'RLC_MEM_SLP_CNTL__RESERVED_MASK',
    'RLC_MEM_SLP_CNTL__RESERVED__SHIFT',
    'RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE_MASK',
    'RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE__SHIFT',
    'RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN_MASK',
    'RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN__SHIFT',
    'RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK',
    'RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN__SHIFT',
    'RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY_MASK',
    'RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY__SHIFT',
    'RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY_MASK',
    'RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY__SHIFT',
    'RLC_MGCG_CTRL__GC_CAC_MGCG_CLK_CNTL_MASK',
    'RLC_MGCG_CTRL__GC_CAC_MGCG_CLK_CNTL__SHIFT',
    'RLC_MGCG_CTRL__MGCG_EN_MASK', 'RLC_MGCG_CTRL__MGCG_EN__SHIFT',
    'RLC_MGCG_CTRL__OFF_HYSTERESIS_MASK',
    'RLC_MGCG_CTRL__OFF_HYSTERESIS__SHIFT',
    'RLC_MGCG_CTRL__ON_DELAY_MASK', 'RLC_MGCG_CTRL__ON_DELAY__SHIFT',
    'RLC_MGCG_CTRL__SE_CAC_MGCG_CLK_CNTL_MASK',
    'RLC_MGCG_CTRL__SE_CAC_MGCG_CLK_CNTL__SHIFT',
    'RLC_MGCG_CTRL__SILICON_EN_MASK',
    'RLC_MGCG_CTRL__SILICON_EN__SHIFT',
    'RLC_MGCG_CTRL__SIMULATION_EN_MASK',
    'RLC_MGCG_CTRL__SIMULATION_EN__SHIFT',
    'RLC_MGCG_CTRL__SPARE_MASK', 'RLC_MGCG_CTRL__SPARE__SHIFT',
    'RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK',
    'RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT__SHIFT',
    'RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK',
    'RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT__SHIFT',
    'RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK',
    'RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE__SHIFT',
    'RLC_PERFMON_CNTL__PERFMON_STATE_MASK',
    'RLC_PERFMON_CNTL__PERFMON_STATE__SHIFT',
    'RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK_MASK',
    'RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK__SHIFT',
    'RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE_MASK',
    'RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE__SHIFT',
    'RLC_PG_CNTL__CP_PG_DISABLE_MASK',
    'RLC_PG_CNTL__CP_PG_DISABLE__SHIFT',
    'RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK',
    'RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE__SHIFT',
    'RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE_MASK',
    'RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE__SHIFT',
    'RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK',
    'RLC_PG_CNTL__GFX_POWER_GATING_ENABLE__SHIFT',
    'RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK',
    'RLC_PG_CNTL__GFX_POWER_GATING_SRC__SHIFT',
    'RLC_PG_CNTL__PG_OVERRIDE_MASK',
    'RLC_PG_CNTL__PG_OVERRIDE__SHIFT', 'RLC_PG_CNTL__RESERVED1_MASK',
    'RLC_PG_CNTL__RESERVED1__SHIFT', 'RLC_PG_CNTL__RESERVED2_MASK',
    'RLC_PG_CNTL__RESERVED2__SHIFT', 'RLC_PG_CNTL__RESERVED_MASK',
    'RLC_PG_CNTL__RESERVED__SHIFT',
    'RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK',
    'RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE__SHIFT',
    'RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK',
    'RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE__SHIFT',
    'RLC_PG_CNTL__SMU_HANDSHAKE_DISABLE_MASK',
    'RLC_PG_CNTL__SMU_HANDSHAKE_DISABLE__SHIFT',
    'RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK',
    'RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE__SHIFT',
    'RLC_PG_CNTL__Ultra_Low_Voltage_Enable_MASK',
    'RLC_PG_CNTL__Ultra_Low_Voltage_Enable__SHIFT',
    'RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE_MASK',
    'RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE__SHIFT',
    'RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK',
    'RLC_PG_DELAY_2__SERDES_CMD_DELAY__SHIFT',
    'RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE_MASK',
    'RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE__SHIFT',
    'RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG_MASK',
    'RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG__SHIFT',
    'RLC_PG_DELAY_3__RESERVED_MASK',
    'RLC_PG_DELAY_3__RESERVED__SHIFT',
    'RLC_PG_DELAY__CMD_PROPAGATE_DELAY_MASK',
    'RLC_PG_DELAY__CMD_PROPAGATE_DELAY__SHIFT',
    'RLC_PG_DELAY__MEM_SLEEP_DELAY_MASK',
    'RLC_PG_DELAY__MEM_SLEEP_DELAY__SHIFT',
    'RLC_PG_DELAY__POWER_DOWN_DELAY_MASK',
    'RLC_PG_DELAY__POWER_DOWN_DELAY__SHIFT',
    'RLC_PG_DELAY__POWER_UP_DELAY_MASK',
    'RLC_PG_DELAY__POWER_UP_DELAY__SHIFT',
    'RLC_PREWALKER_UTCL1_ADDR_LSB__ADDR_LSB_MASK',
    'RLC_PREWALKER_UTCL1_ADDR_LSB__ADDR_LSB__SHIFT',
    'RLC_PREWALKER_UTCL1_ADDR_MSB__ADDR_MSB_MASK',
    'RLC_PREWALKER_UTCL1_ADDR_MSB__ADDR_MSB__SHIFT',
    'RLC_PREWALKER_UTCL1_CNTL__DROP_MODE_MASK',
    'RLC_PREWALKER_UTCL1_CNTL__DROP_MODE__SHIFT',
    'RLC_PREWALKER_UTCL1_CNTL__FORCE_SNOOP_MASK',
    'RLC_PREWALKER_UTCL1_CNTL__FORCE_SNOOP__SHIFT',
    'RLC_PREWALKER_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK',
    'RLC_PREWALKER_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT',
    'RLC_PREWALKER_UTCL1_CNTL__INVALIDATE_MASK',
    'RLC_PREWALKER_UTCL1_CNTL__INVALIDATE__SHIFT',
    'RLC_PREWALKER_UTCL1_CNTL__RESERVED_MASK',
    'RLC_PREWALKER_UTCL1_CNTL__RESERVED__SHIFT',
    'RLC_PREWALKER_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK',
    'RLC_PREWALKER_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT',
    'RLC_PREWALKER_UTCL1_SIZE_LSB__SIZE_LSB_MASK',
    'RLC_PREWALKER_UTCL1_SIZE_LSB__SIZE_LSB__SHIFT',
    'RLC_PREWALKER_UTCL1_SIZE_MSB__SIZE_MSB_MASK',
    'RLC_PREWALKER_UTCL1_SIZE_MSB__SIZE_MSB__SHIFT',
    'RLC_PREWALKER_UTCL1_TRIG__EXEC_PERM_MASK',
    'RLC_PREWALKER_UTCL1_TRIG__EXEC_PERM__SHIFT',
    'RLC_PREWALKER_UTCL1_TRIG__PRIME_MODE_MASK',
    'RLC_PREWALKER_UTCL1_TRIG__PRIME_MODE__SHIFT',
    'RLC_PREWALKER_UTCL1_TRIG__READY_MASK',
    'RLC_PREWALKER_UTCL1_TRIG__READY__SHIFT',
    'RLC_PREWALKER_UTCL1_TRIG__READ_PERM_MASK',
    'RLC_PREWALKER_UTCL1_TRIG__READ_PERM__SHIFT',
    'RLC_PREWALKER_UTCL1_TRIG__RESERVED_MASK',
    'RLC_PREWALKER_UTCL1_TRIG__RESERVED__SHIFT',
    'RLC_PREWALKER_UTCL1_TRIG__VALID_MASK',
    'RLC_PREWALKER_UTCL1_TRIG__VALID__SHIFT',
    'RLC_PREWALKER_UTCL1_TRIG__VMID_MASK',
    'RLC_PREWALKER_UTCL1_TRIG__VMID__SHIFT',
    'RLC_PREWALKER_UTCL1_TRIG__WRITE_PERM_MASK',
    'RLC_PREWALKER_UTCL1_TRIG__WRITE_PERM__SHIFT',
    'RLC_R2I_CNTL_0__Data_MASK', 'RLC_R2I_CNTL_0__Data__SHIFT',
    'RLC_R2I_CNTL_1__Data_MASK', 'RLC_R2I_CNTL_1__Data__SHIFT',
    'RLC_R2I_CNTL_2__Data_MASK', 'RLC_R2I_CNTL_2__Data__SHIFT',
    'RLC_R2I_CNTL_3__Data_MASK', 'RLC_R2I_CNTL_3__Data__SHIFT',
    'RLC_REFCLOCK_TIMESTAMP_LSB__TIMESTAMP_LSB_MASK',
    'RLC_REFCLOCK_TIMESTAMP_LSB__TIMESTAMP_LSB__SHIFT',
    'RLC_REFCLOCK_TIMESTAMP_MSB__TIMESTAMP_MSB_MASK',
    'RLC_REFCLOCK_TIMESTAMP_MSB__TIMESTAMP_MSB__SHIFT',
    'RLC_RLCV_COMMAND__CMD_MASK', 'RLC_RLCV_COMMAND__CMD__SHIFT',
    'RLC_RLCV_COMMAND__RESERVED_MASK',
    'RLC_RLCV_COMMAND__RESERVED__SHIFT',
    'RLC_RLCV_SAFE_MODE__CMD_MASK', 'RLC_RLCV_SAFE_MODE__CMD__SHIFT',
    'RLC_RLCV_SAFE_MODE__MESSAGE_MASK',
    'RLC_RLCV_SAFE_MODE__MESSAGE__SHIFT',
    'RLC_RLCV_SAFE_MODE__RESERVED1_MASK',
    'RLC_RLCV_SAFE_MODE__RESERVED1__SHIFT',
    'RLC_RLCV_SAFE_MODE__RESERVED_MASK',
    'RLC_RLCV_SAFE_MODE__RESERVED__SHIFT',
    'RLC_RLCV_SAFE_MODE__RESPONSE_MASK',
    'RLC_RLCV_SAFE_MODE__RESPONSE__SHIFT',
    'RLC_RLCV_SPARE_INT_1__INTERRUPT_MASK',
    'RLC_RLCV_SPARE_INT_1__INTERRUPT__SHIFT',
    'RLC_RLCV_SPARE_INT_1__RESERVED_MASK',
    'RLC_RLCV_SPARE_INT_1__RESERVED__SHIFT',
    'RLC_RLCV_SPARE_INT__INTERRUPT_MASK',
    'RLC_RLCV_SPARE_INT__INTERRUPT__SHIFT',
    'RLC_RLCV_SPARE_INT__RESERVED_MASK',
    'RLC_RLCV_SPARE_INT__RESERVED__SHIFT',
    'RLC_RLCV_TIMER_CTRL__RESERVED_MASK',
    'RLC_RLCV_TIMER_CTRL__RESERVED__SHIFT',
    'RLC_RLCV_TIMER_CTRL__TIMER_0_EN_MASK',
    'RLC_RLCV_TIMER_CTRL__TIMER_0_EN__SHIFT',
    'RLC_RLCV_TIMER_CTRL__TIMER_1_EN_MASK',
    'RLC_RLCV_TIMER_CTRL__TIMER_1_EN__SHIFT',
    'RLC_RLCV_TIMER_INT_0__TIMER_MASK',
    'RLC_RLCV_TIMER_INT_0__TIMER__SHIFT',
    'RLC_RLCV_TIMER_INT_1__TIMER_MASK',
    'RLC_RLCV_TIMER_INT_1__TIMER__SHIFT',
    'RLC_RLCV_TIMER_STAT__RESERVED_MASK',
    'RLC_RLCV_TIMER_STAT__RESERVED__SHIFT',
    'RLC_RLCV_TIMER_STAT__TIMER_0_ENABLE_SYNC_MASK',
    'RLC_RLCV_TIMER_STAT__TIMER_0_ENABLE_SYNC__SHIFT',
    'RLC_RLCV_TIMER_STAT__TIMER_0_STAT_MASK',
    'RLC_RLCV_TIMER_STAT__TIMER_0_STAT__SHIFT',
    'RLC_RLCV_TIMER_STAT__TIMER_1_ENABLE_SYNC_MASK',
    'RLC_RLCV_TIMER_STAT__TIMER_1_ENABLE_SYNC__SHIFT',
    'RLC_RLCV_TIMER_STAT__TIMER_1_STAT_MASK',
    'RLC_RLCV_TIMER_STAT__TIMER_1_STAT__SHIFT',
    'RLC_SAFE_MODE__CMD_MASK', 'RLC_SAFE_MODE__CMD__SHIFT',
    'RLC_SAFE_MODE__MESSAGE_MASK', 'RLC_SAFE_MODE__MESSAGE__SHIFT',
    'RLC_SAFE_MODE__RESERVED1_MASK',
    'RLC_SAFE_MODE__RESERVED1__SHIFT', 'RLC_SAFE_MODE__RESERVED_MASK',
    'RLC_SAFE_MODE__RESERVED__SHIFT', 'RLC_SAFE_MODE__RESPONSE_MASK',
    'RLC_SAFE_MODE__RESPONSE__SHIFT',
    'RLC_SEMAPHORE_0__CLIENT_ID_MASK',
    'RLC_SEMAPHORE_0__CLIENT_ID__SHIFT',
    'RLC_SEMAPHORE_0__RESERVED_MASK',
    'RLC_SEMAPHORE_0__RESERVED__SHIFT',
    'RLC_SEMAPHORE_1__CLIENT_ID_MASK',
    'RLC_SEMAPHORE_1__CLIENT_ID__SHIFT',
    'RLC_SEMAPHORE_1__RESERVED_MASK',
    'RLC_SEMAPHORE_1__RESERVED__SHIFT',
    'RLC_SEMAPHORE_2__CLIENT_ID_MASK',
    'RLC_SEMAPHORE_2__CLIENT_ID__SHIFT',
    'RLC_SEMAPHORE_2__RESERVED_MASK',
    'RLC_SEMAPHORE_2__RESERVED__SHIFT',
    'RLC_SEMAPHORE_3__CLIENT_ID_MASK',
    'RLC_SEMAPHORE_3__CLIENT_ID__SHIFT',
    'RLC_SEMAPHORE_3__RESERVED_MASK',
    'RLC_SEMAPHORE_3__RESERVED__SHIFT',
    'RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY_MASK',
    'RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__EA_1_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__EA_1_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__GC_GFX_MASTER_BUSY_1_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__GC_GFX_MASTER_BUSY_1__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__GC_MASTER_BUSY_1_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__GC_MASTER_BUSY_1__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_1_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_1__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__SE_MASTER_BUSY_1_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__SE_MASTER_BUSY_1__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE4_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE4_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE5_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE5_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE6_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE6_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE7_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE7_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__TC0_MASTER_BUSY_1_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY_1__TC0_MASTER_BUSY_1__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__EA_0_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__EA_0_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__RESERVED_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__RESERVED__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY__SHIFT',
    'RLC_SERDES_NONCU_MASTER_BUSY__TC2_MASTER_BUSY_MASK',
    'RLC_SERDES_NONCU_MASTER_BUSY__TC2_MASTER_BUSY__SHIFT',
    'RLC_SERDES_RD_DATA_0__DATA_MASK',
    'RLC_SERDES_RD_DATA_0__DATA__SHIFT',
    'RLC_SERDES_RD_DATA_1__DATA_MASK',
    'RLC_SERDES_RD_DATA_1__DATA__SHIFT',
    'RLC_SERDES_RD_DATA_2__DATA_MASK',
    'RLC_SERDES_RD_DATA_2__DATA__SHIFT',
    'RLC_SERDES_RD_MASTER_INDEX__CU_ID_MASK',
    'RLC_SERDES_RD_MASTER_INDEX__CU_ID__SHIFT',
    'RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID_MASK',
    'RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID__SHIFT',
    'RLC_SERDES_RD_MASTER_INDEX__NON_SE_MASK',
    'RLC_SERDES_RD_MASTER_INDEX__NON_SE__SHIFT',
    'RLC_SERDES_RD_MASTER_INDEX__SE_ID_MASK',
    'RLC_SERDES_RD_MASTER_INDEX__SE_ID__SHIFT',
    'RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID_MASK',
    'RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID__SHIFT',
    'RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_MASK',
    'RLC_SERDES_RD_MASTER_INDEX__SE_NONCU__SHIFT',
    'RLC_SERDES_RD_MASTER_INDEX__SH_ID_MASK',
    'RLC_SERDES_RD_MASTER_INDEX__SH_ID__SHIFT',
    'RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK',
    'RLC_SERDES_RD_MASTER_INDEX__SPARE__SHIFT',
    'RLC_SERDES_RD_PENDING__RD_PENDING_MASK',
    'RLC_SERDES_RD_PENDING__RD_PENDING__SHIFT',
    'RLC_SERDES_WR_CTRL__BPM_ADDR_MASK',
    'RLC_SERDES_WR_CTRL__BPM_ADDR__SHIFT',
    'RLC_SERDES_WR_CTRL__BPM_DATA_MASK',
    'RLC_SERDES_WR_CTRL__BPM_DATA__SHIFT',
    'RLC_SERDES_WR_CTRL__P1_SELECT_MASK',
    'RLC_SERDES_WR_CTRL__P1_SELECT__SHIFT',
    'RLC_SERDES_WR_CTRL__P2_SELECT_MASK',
    'RLC_SERDES_WR_CTRL__P2_SELECT__SHIFT',
    'RLC_SERDES_WR_CTRL__POWER_DOWN_MASK',
    'RLC_SERDES_WR_CTRL__POWER_DOWN__SHIFT',
    'RLC_SERDES_WR_CTRL__POWER_UP_MASK',
    'RLC_SERDES_WR_CTRL__POWER_UP__SHIFT',
    'RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK',
    'RLC_SERDES_WR_CTRL__RDDATA_RESET__SHIFT',
    'RLC_SERDES_WR_CTRL__READ_COMMAND_MASK',
    'RLC_SERDES_WR_CTRL__READ_COMMAND__SHIFT',
    'RLC_SERDES_WR_CTRL__REG_ADDR_MASK',
    'RLC_SERDES_WR_CTRL__REG_ADDR__SHIFT',
    'RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK',
    'RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR__SHIFT',
    'RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK',
    'RLC_SERDES_WR_CTRL__SHORT_FORMAT__SHIFT',
    'RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK',
    'RLC_SERDES_WR_CTRL__SRBM_OVERRIDE__SHIFT',
    'RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK',
    'RLC_SERDES_WR_CTRL__WRITE_COMMAND__SHIFT',
    'RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK_MASK',
    'RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_DATA__DATA_MASK',
    'RLC_SERDES_WR_DATA__DATA__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__EA_1_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__EA_1_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_GFX_MASTER_MASK_1_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_GFX_MASTER_MASK_1__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_MASTER_MASK_1_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_MASTER_MASK_1__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_1_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_1__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__SE_MASTER_MASK_1_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__SE_MASTER_MASK_1__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE4_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE4_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE5_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE5_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE6_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE6_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE7_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE7_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__TC0_1_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK_1__TC0_1_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__EA_0_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__EA_0_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK__SHIFT',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__TC2_MASTER_MASK_MASK',
    'RLC_SERDES_WR_NONCU_MASTER_MASK__TC2_MASTER_MASK__SHIFT',
    'RLC_SMU_ARGUMENT_1__ARG_MASK', 'RLC_SMU_ARGUMENT_1__ARG__SHIFT',
    'RLC_SMU_ARGUMENT_2__ARG_MASK', 'RLC_SMU_ARGUMENT_2__ARG__SHIFT',
    'RLC_SMU_ARGUMENT_3__ARG_MASK', 'RLC_SMU_ARGUMENT_3__ARG__SHIFT',
    'RLC_SMU_ARGUMENT_4__ARG_MASK', 'RLC_SMU_ARGUMENT_4__ARG__SHIFT',
    'RLC_SMU_CLK_REQ__VALID_MASK', 'RLC_SMU_CLK_REQ__VALID__SHIFT',
    'RLC_SMU_COMMAND__CMD_MASK', 'RLC_SMU_COMMAND__CMD__SHIFT',
    'RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE_MASK',
    'RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE__SHIFT',
    'RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE_MASK',
    'RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE__SHIFT',
    'RLC_SMU_MESSAGE__CMD_MASK', 'RLC_SMU_MESSAGE__CMD__SHIFT',
    'RLC_SMU_SAFE_MODE__CMD_MASK', 'RLC_SMU_SAFE_MODE__CMD__SHIFT',
    'RLC_SMU_SAFE_MODE__MESSAGE_MASK',
    'RLC_SMU_SAFE_MODE__MESSAGE__SHIFT',
    'RLC_SMU_SAFE_MODE__RESERVED1_MASK',
    'RLC_SMU_SAFE_MODE__RESERVED1__SHIFT',
    'RLC_SMU_SAFE_MODE__RESERVED_MASK',
    'RLC_SMU_SAFE_MODE__RESERVED__SHIFT',
    'RLC_SMU_SAFE_MODE__RESPONSE_MASK',
    'RLC_SMU_SAFE_MODE__RESPONSE__SHIFT',
    'RLC_SPARE_INT_1__INTERRUPT_MASK',
    'RLC_SPARE_INT_1__INTERRUPT__SHIFT',
    'RLC_SPARE_INT_1__RESERVED_MASK',
    'RLC_SPARE_INT_1__RESERVED__SHIFT',
    'RLC_SPARE_INT__INTERRUPT_MASK',
    'RLC_SPARE_INT__INTERRUPT__SHIFT', 'RLC_SPARE_INT__RESERVED_MASK',
    'RLC_SPARE_INT__RESERVED__SHIFT',
    'RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK',
    'RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR__SHIFT',
    'RLC_SPM_GLOBAL_MUXSEL_ADDR__RESERVED_MASK',
    'RLC_SPM_GLOBAL_MUXSEL_ADDR__RESERVED__SHIFT',
    'RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA_MASK',
    'RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA__SHIFT',
    'RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_INT_CNTL__RESERVED_MASK',
    'RLC_SPM_INT_CNTL__RESERVED__SHIFT',
    'RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL_MASK',
    'RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL__SHIFT',
    'RLC_SPM_INT_STATUS__RESERVED_MASK',
    'RLC_SPM_INT_STATUS__RESERVED__SHIFT',
    'RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS_MASK',
    'RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS__SHIFT',
    'RLC_SPM_MC_CNTL__RESERVED_MASK',
    'RLC_SPM_MC_CNTL__RESERVED__SHIFT',
    'RLC_SPM_MC_CNTL__RLC_SPM_FED_MASK',
    'RLC_SPM_MC_CNTL__RLC_SPM_FED__SHIFT',
    'RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_MASK',
    'RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_OVER_MASK',
    'RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_OVER__SHIFT',
    'RLC_SPM_MC_CNTL__RLC_SPM_MTYPE__SHIFT',
    'RLC_SPM_MC_CNTL__RLC_SPM_PERF_CNTR_MASK',
    'RLC_SPM_MC_CNTL__RLC_SPM_PERF_CNTR__SHIFT',
    'RLC_SPM_MC_CNTL__RLC_SPM_POLICY_MASK',
    'RLC_SPM_MC_CNTL__RLC_SPM_POLICY__SHIFT',
    'RLC_SPM_MC_CNTL__RLC_SPM_VMID_MASK',
    'RLC_SPM_MC_CNTL__RLC_SPM_VMID__SHIFT',
    'RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE_MASK',
    'RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE__SHIFT',
    'RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL_MASK',
    'RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL__SHIFT',
    'RLC_SPM_PERFMON_CNTL__RESERVED1_MASK',
    'RLC_SPM_PERFMON_CNTL__RESERVED1__SHIFT',
    'RLC_SPM_PERFMON_CNTL__RESERVED_MASK',
    'RLC_SPM_PERFMON_CNTL__RESERVED__SHIFT',
    'RLC_SPM_PERFMON_RING_BASE_HI__RESERVED_MASK',
    'RLC_SPM_PERFMON_RING_BASE_HI__RESERVED__SHIFT',
    'RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI_MASK',
    'RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI__SHIFT',
    'RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO_MASK',
    'RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO__SHIFT',
    'RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE_MASK',
    'RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE__SHIFT',
    'RLC_SPM_PERFMON_SAMPLE_DELAY_MAX__PERFMON_MAX_SAMPLE_DELAY_MASK',
    'RLC_SPM_PERFMON_SAMPLE_DELAY_MAX__PERFMON_MAX_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_PERFMON_SAMPLE_DELAY_MAX__RESERVED_MASK',
    'RLC_SPM_PERFMON_SAMPLE_DELAY_MAX__RESERVED__SHIFT',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE_MASK',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE__SHIFT',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE_MASK',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE__SHIFT',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1_MASK',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1__SHIFT',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED_MASK',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED__SHIFT',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE_MASK',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE__SHIFT',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE_MASK',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE__SHIFT',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE_MASK',
    'RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE__SHIFT',
    'RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR_MASK',
    'RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR__SHIFT',
    'RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD_MASK',
    'RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD__SHIFT',
    'RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK',
    'RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR__SHIFT',
    'RLC_SPM_SE_MUXSEL_ADDR__RESERVED_MASK',
    'RLC_SPM_SE_MUXSEL_ADDR__RESERVED__SHIFT',
    'RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA_MASK',
    'RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA__SHIFT',
    'RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SPM_UTCL1_CNTL__DROP_MODE_MASK',
    'RLC_SPM_UTCL1_CNTL__DROP_MODE__SHIFT',
    'RLC_SPM_UTCL1_CNTL__FORCE_SNOOP_MASK',
    'RLC_SPM_UTCL1_CNTL__FORCE_SNOOP__SHIFT',
    'RLC_SPM_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK',
    'RLC_SPM_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT',
    'RLC_SPM_UTCL1_CNTL__INVALIDATE_MASK',
    'RLC_SPM_UTCL1_CNTL__INVALIDATE__SHIFT',
    'RLC_SPM_UTCL1_CNTL__RESERVED_MASK',
    'RLC_SPM_UTCL1_CNTL__RESERVED__SHIFT',
    'RLC_SPM_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK',
    'RLC_SPM_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT',
    'RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorAddr_MSB_MASK',
    'RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorAddr_MSB__SHIFT',
    'RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorVmid_MASK',
    'RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorVmid__SHIFT',
    'RLC_SPM_UTCL1_ERROR_1__Translated_ReqError_MASK',
    'RLC_SPM_UTCL1_ERROR_1__Translated_ReqError__SHIFT',
    'RLC_SPM_UTCL1_ERROR_2__Translated_ReqErrorAddr_LSB_MASK',
    'RLC_SPM_UTCL1_ERROR_2__Translated_ReqErrorAddr_LSB__SHIFT',
    'RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK',
    'RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY__SHIFT',
    'RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED_MASK',
    'RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED__SHIFT',
    'RLC_SRM_ARAM_ADDR__ADDR_MASK', 'RLC_SRM_ARAM_ADDR__ADDR__SHIFT',
    'RLC_SRM_ARAM_ADDR__RESERVED_MASK',
    'RLC_SRM_ARAM_ADDR__RESERVED__SHIFT',
    'RLC_SRM_ARAM_DATA__DATA_MASK', 'RLC_SRM_ARAM_DATA__DATA__SHIFT',
    'RLC_SRM_CNTL__AUTO_INCR_ADDR_MASK',
    'RLC_SRM_CNTL__AUTO_INCR_ADDR__SHIFT',
    'RLC_SRM_CNTL__RESERVED_MASK', 'RLC_SRM_CNTL__RESERVED__SHIFT',
    'RLC_SRM_CNTL__SRM_ENABLE_MASK',
    'RLC_SRM_CNTL__SRM_ENABLE__SHIFT', 'RLC_SRM_DRAM_ADDR__ADDR_MASK',
    'RLC_SRM_DRAM_ADDR__ADDR__SHIFT',
    'RLC_SRM_DRAM_ADDR__RESERVED_MASK',
    'RLC_SRM_DRAM_ADDR__RESERVED__SHIFT',
    'RLC_SRM_DRAM_DATA__DATA_MASK', 'RLC_SRM_DRAM_DATA__DATA__SHIFT',
    'RLC_SRM_GPM_ABORT__ABORT_MASK',
    'RLC_SRM_GPM_ABORT__ABORT__SHIFT',
    'RLC_SRM_GPM_ABORT__RESERVED_MASK',
    'RLC_SRM_GPM_ABORT__RESERVED__SHIFT',
    'RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY_MASK',
    'RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY__SHIFT',
    'RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL_MASK',
    'RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL__SHIFT',
    'RLC_SRM_GPM_COMMAND_STATUS__RESERVED_MASK',
    'RLC_SRM_GPM_COMMAND_STATUS__RESERVED__SHIFT',
    'RLC_SRM_GPM_COMMAND__DEST_MEMORY_MASK',
    'RLC_SRM_GPM_COMMAND__DEST_MEMORY__SHIFT',
    'RLC_SRM_GPM_COMMAND__INDEX_CNTL_MASK',
    'RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM_MASK',
    'RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM__SHIFT',
    'RLC_SRM_GPM_COMMAND__INDEX_CNTL__SHIFT',
    'RLC_SRM_GPM_COMMAND__OP_MASK', 'RLC_SRM_GPM_COMMAND__OP__SHIFT',
    'RLC_SRM_GPM_COMMAND__RESERVED_16_MASK',
    'RLC_SRM_GPM_COMMAND__RESERVED_16__SHIFT',
    'RLC_SRM_GPM_COMMAND__RESERVED_30_29_MASK',
    'RLC_SRM_GPM_COMMAND__RESERVED_30_29__SHIFT',
    'RLC_SRM_GPM_COMMAND__SIZE_MASK',
    'RLC_SRM_GPM_COMMAND__SIZE__SHIFT',
    'RLC_SRM_GPM_COMMAND__START_OFFSET_MASK',
    'RLC_SRM_GPM_COMMAND__START_OFFSET__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS__SHIFT',
    'RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED_MASK',
    'RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED__SHIFT',
    'RLC_SRM_INDEX_CNTL_DATA_0__DATA_MASK',
    'RLC_SRM_INDEX_CNTL_DATA_0__DATA__SHIFT',
    'RLC_SRM_INDEX_CNTL_DATA_1__DATA_MASK',
    'RLC_SRM_INDEX_CNTL_DATA_1__DATA__SHIFT',
    'RLC_SRM_INDEX_CNTL_DATA_2__DATA_MASK',
    'RLC_SRM_INDEX_CNTL_DATA_2__DATA__SHIFT',
    'RLC_SRM_INDEX_CNTL_DATA_3__DATA_MASK',
    'RLC_SRM_INDEX_CNTL_DATA_3__DATA__SHIFT',
    'RLC_SRM_INDEX_CNTL_DATA_4__DATA_MASK',
    'RLC_SRM_INDEX_CNTL_DATA_4__DATA__SHIFT',
    'RLC_SRM_INDEX_CNTL_DATA_5__DATA_MASK',
    'RLC_SRM_INDEX_CNTL_DATA_5__DATA__SHIFT',
    'RLC_SRM_INDEX_CNTL_DATA_6__DATA_MASK',
    'RLC_SRM_INDEX_CNTL_DATA_6__DATA__SHIFT',
    'RLC_SRM_INDEX_CNTL_DATA_7__DATA_MASK',
    'RLC_SRM_INDEX_CNTL_DATA_7__DATA__SHIFT',
    'RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY_MASK',
    'RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY__SHIFT',
    'RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL_MASK',
    'RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL__SHIFT',
    'RLC_SRM_RLCV_COMMAND_STATUS__RESERVED_MASK',
    'RLC_SRM_RLCV_COMMAND_STATUS__RESERVED__SHIFT',
    'RLC_SRM_RLCV_COMMAND__DEST_MEMORY_MASK',
    'RLC_SRM_RLCV_COMMAND__DEST_MEMORY__SHIFT',
    'RLC_SRM_RLCV_COMMAND__INDEX_CNTL_MASK',
    'RLC_SRM_RLCV_COMMAND__INDEX_CNTL_NUM_MASK',
    'RLC_SRM_RLCV_COMMAND__INDEX_CNTL_NUM__SHIFT',
    'RLC_SRM_RLCV_COMMAND__INDEX_CNTL__SHIFT',
    'RLC_SRM_RLCV_COMMAND__OP_MASK',
    'RLC_SRM_RLCV_COMMAND__OP__SHIFT',
    'RLC_SRM_RLCV_COMMAND__RESERVED1_MASK',
    'RLC_SRM_RLCV_COMMAND__RESERVED1__SHIFT',
    'RLC_SRM_RLCV_COMMAND__RESERVED_16_MASK',
    'RLC_SRM_RLCV_COMMAND__RESERVED_16__SHIFT',
    'RLC_SRM_RLCV_COMMAND__SIZE_MASK',
    'RLC_SRM_RLCV_COMMAND__SIZE__SHIFT',
    'RLC_SRM_RLCV_COMMAND__START_OFFSET_MASK',
    'RLC_SRM_RLCV_COMMAND__START_OFFSET__SHIFT',
    'RLC_SRM_STAT__RESERVED_MASK', 'RLC_SRM_STAT__RESERVED__SHIFT',
    'RLC_SRM_STAT__SRM_BUSY_DELAY_MASK',
    'RLC_SRM_STAT__SRM_BUSY_DELAY__SHIFT',
    'RLC_SRM_STAT__SRM_BUSY_MASK', 'RLC_SRM_STAT__SRM_BUSY__SHIFT',
    'RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK_MASK',
    'RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK__SHIFT',
    'RLC_STAT__MC_BUSY_MASK', 'RLC_STAT__MC_BUSY__SHIFT',
    'RLC_STAT__RESERVED_MASK', 'RLC_STAT__RESERVED__SHIFT',
    'RLC_STAT__RLC_BUSY_MASK', 'RLC_STAT__RLC_BUSY__SHIFT',
    'RLC_STAT__RLC_GPM_BUSY_MASK', 'RLC_STAT__RLC_GPM_BUSY__SHIFT',
    'RLC_STAT__RLC_SPM_BUSY_MASK', 'RLC_STAT__RLC_SPM_BUSY__SHIFT',
    'RLC_STAT__RLC_SRM_BUSY_MASK', 'RLC_STAT__RLC_SRM_BUSY__SHIFT',
    'RLC_STAT__RLC_THREAD_0_BUSY_MASK',
    'RLC_STAT__RLC_THREAD_0_BUSY__SHIFT',
    'RLC_STAT__RLC_THREAD_1_BUSY_MASK',
    'RLC_STAT__RLC_THREAD_1_BUSY__SHIFT',
    'RLC_STAT__RLC_THREAD_2_BUSY_MASK',
    'RLC_STAT__RLC_THREAD_2_BUSY__SHIFT',
    'RLC_THREAD1_DELAY__CU_IDEL_DELAY_MASK',
    'RLC_THREAD1_DELAY__CU_IDEL_DELAY__SHIFT',
    'RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY_MASK',
    'RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY__SHIFT',
    'RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY_MASK',
    'RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY__SHIFT',
    'RLC_THREAD1_DELAY__SPARE_MASK',
    'RLC_THREAD1_DELAY__SPARE__SHIFT',
    'RLC_UCODE_CNTL__RLC_UCODE_FLAGS_MASK',
    'RLC_UCODE_CNTL__RLC_UCODE_FLAGS__SHIFT',
    'RLC_UE_ERR_STATUS_HIGH__ECC_MASK',
    'RLC_UE_ERR_STATUS_HIGH__ECC__SHIFT',
    'RLC_UE_ERR_STATUS_HIGH__ERR_INFO_MASK',
    'RLC_UE_ERR_STATUS_HIGH__ERR_INFO_VALID_FLAG_MASK',
    'RLC_UE_ERR_STATUS_HIGH__ERR_INFO_VALID_FLAG__SHIFT',
    'RLC_UE_ERR_STATUS_HIGH__ERR_INFO__SHIFT',
    'RLC_UE_ERR_STATUS_HIGH__FED_CNT_MASK',
    'RLC_UE_ERR_STATUS_HIGH__FED_CNT__SHIFT',
    'RLC_UE_ERR_STATUS_HIGH__PARITY_MASK',
    'RLC_UE_ERR_STATUS_HIGH__PARITY__SHIFT',
    'RLC_UE_ERR_STATUS_HIGH__RESERVED_MASK',
    'RLC_UE_ERR_STATUS_HIGH__RESERVED__SHIFT',
    'RLC_UE_ERR_STATUS_HIGH__UE_CNT_MASK',
    'RLC_UE_ERR_STATUS_HIGH__UE_CNT__SHIFT',
    'RLC_UE_ERR_STATUS_LOW__ADDRESS_MASK',
    'RLC_UE_ERR_STATUS_LOW__ADDRESS_VALID_FLAG_MASK',
    'RLC_UE_ERR_STATUS_LOW__ADDRESS_VALID_FLAG__SHIFT',
    'RLC_UE_ERR_STATUS_LOW__ADDRESS__SHIFT',
    'RLC_UE_ERR_STATUS_LOW__ERR_STATUS_VALID_FLAG_MASK',
    'RLC_UE_ERR_STATUS_LOW__ERR_STATUS_VALID_FLAG__SHIFT',
    'RLC_UE_ERR_STATUS_LOW__MEMORY_ID_MASK',
    'RLC_UE_ERR_STATUS_LOW__MEMORY_ID__SHIFT',
    'RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_BUSY_MASK',
    'RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_BUSY__SHIFT',
    'RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_StallOnTrans_MASK',
    'RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_StallOnTrans__SHIFT',
    'RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_BUSY_MASK',
    'RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_BUSY__SHIFT',
    'RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_StallOnTrans_MASK',
    'RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_StallOnTrans__SHIFT',
    'RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_BUSY_MASK',
    'RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_BUSY__SHIFT',
    'RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_StallOnTrans_MASK',
    'RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_StallOnTrans__SHIFT',
    'RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_BUSY_MASK',
    'RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_BUSY__SHIFT',
    'RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_StallOnTrans_MASK',
    'RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_StallOnTrans__SHIFT',
    'RLC_UTCL1_STATUS_2__RESERVED_MASK',
    'RLC_UTCL1_STATUS_2__RESERVED__SHIFT',
    'RLC_UTCL1_STATUS_2__SPM_UTCL1_BUSY_MASK',
    'RLC_UTCL1_STATUS_2__SPM_UTCL1_BUSY__SHIFT',
    'RLC_UTCL1_STATUS_2__SPM_UTCL1_StallOnTrans_MASK',
    'RLC_UTCL1_STATUS_2__SPM_UTCL1_StallOnTrans__SHIFT',
    'RLC_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'RLC_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'RLC_UTCL1_STATUS__FAULT_UTCL1ID_MASK',
    'RLC_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT',
    'RLC_UTCL1_STATUS__PRT_DETECTED_MASK',
    'RLC_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'RLC_UTCL1_STATUS__PRT_UTCL1ID_MASK',
    'RLC_UTCL1_STATUS__PRT_UTCL1ID__SHIFT',
    'RLC_UTCL1_STATUS__RESERVED_1_MASK',
    'RLC_UTCL1_STATUS__RESERVED_1__SHIFT',
    'RLC_UTCL1_STATUS__RESERVED_2_MASK',
    'RLC_UTCL1_STATUS__RESERVED_2__SHIFT',
    'RLC_UTCL1_STATUS__RESERVED_3_MASK',
    'RLC_UTCL1_STATUS__RESERVED_3__SHIFT',
    'RLC_UTCL1_STATUS__RESERVED_MASK',
    'RLC_UTCL1_STATUS__RESERVED__SHIFT',
    'RLC_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'RLC_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'RLC_UTCL1_STATUS__RETRY_UTCL1ID_MASK',
    'RLC_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT',
    'RLC_UTCL2_CNTL__IGNORE_PTE_PERMISSION_MASK',
    'RLC_UTCL2_CNTL__IGNORE_PTE_PERMISSION__SHIFT',
    'RLC_UTCL2_CNTL__MTYPE_NO_PTE_MODE_MASK',
    'RLC_UTCL2_CNTL__MTYPE_NO_PTE_MODE__SHIFT',
    'RLC_UTCL2_CNTL__RESERVED_MASK',
    'RLC_UTCL2_CNTL__RESERVED__SHIFT',
    'RMI_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK',
    'RMI_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'RMI_CGTT_SCLK_CTRL__ON_DELAY_MASK',
    'RMI_CGTT_SCLK_CTRL__ON_DELAY__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6__SHIFT',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK',
    'RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7__SHIFT',
    'RMI_CLOCK_CNTRL__DYN_CLK_CMN_BUSY_MASK_MASK',
    'RMI_CLOCK_CNTRL__DYN_CLK_CMN_BUSY_MASK__SHIFT',
    'RMI_CLOCK_CNTRL__DYN_CLK_CMN_WAKEUP_MASK_MASK',
    'RMI_CLOCK_CNTRL__DYN_CLK_CMN_WAKEUP_MASK__SHIFT',
    'RMI_CLOCK_CNTRL__DYN_CLK_RB0_BUSY_MASK_MASK',
    'RMI_CLOCK_CNTRL__DYN_CLK_RB0_BUSY_MASK__SHIFT',
    'RMI_CLOCK_CNTRL__DYN_CLK_RB0_WAKEUP_MASK_MASK',
    'RMI_CLOCK_CNTRL__DYN_CLK_RB0_WAKEUP_MASK__SHIFT',
    'RMI_CLOCK_CNTRL__DYN_CLK_RB1_BUSY_MASK_MASK',
    'RMI_CLOCK_CNTRL__DYN_CLK_RB1_BUSY_MASK__SHIFT',
    'RMI_CLOCK_CNTRL__DYN_CLK_RB1_WAKEUP_MASK_MASK',
    'RMI_CLOCK_CNTRL__DYN_CLK_RB1_WAKEUP_MASK__SHIFT',
    'RMI_DEMUX_CNTL__DEMUX_ARB0_BREAK_LOB_ON_IDLEIN_MASK',
    'RMI_DEMUX_CNTL__DEMUX_ARB0_BREAK_LOB_ON_IDLEIN__SHIFT',
    'RMI_DEMUX_CNTL__DEMUX_ARB0_MODE_MASK',
    'RMI_DEMUX_CNTL__DEMUX_ARB0_MODE__SHIFT',
    'RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_MASK',
    'RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_OVERRIDE_MASK',
    'RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_OVERRIDE__SHIFT',
    'RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_START_VALUE_MASK',
    'RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_START_VALUE__SHIFT',
    'RMI_DEMUX_CNTL__DEMUX_ARB0_STALL__SHIFT',
    'RMI_DEMUX_CNTL__DEMUX_ARB1_BREAK_LOB_ON_IDLEIN_MASK',
    'RMI_DEMUX_CNTL__DEMUX_ARB1_BREAK_LOB_ON_IDLEIN__SHIFT',
    'RMI_DEMUX_CNTL__DEMUX_ARB1_MODE_MASK',
    'RMI_DEMUX_CNTL__DEMUX_ARB1_MODE__SHIFT',
    'RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_MASK',
    'RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_OVERRIDE_MASK',
    'RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_OVERRIDE__SHIFT',
    'RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_START_VALUE_MASK',
    'RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_START_VALUE__SHIFT',
    'RMI_DEMUX_CNTL__DEMUX_ARB1_STALL__SHIFT',
    'RMI_GENERAL_CNTL1__EARLY_WRACK_DISABLE_FOR_LOOPBACK_MASK',
    'RMI_GENERAL_CNTL1__EARLY_WRACK_DISABLE_FOR_LOOPBACK__SHIFT',
    'RMI_GENERAL_CNTL1__EARLY_WRACK_ENABLE_PER_MTYPE_MASK',
    'RMI_GENERAL_CNTL1__EARLY_WRACK_ENABLE_PER_MTYPE__SHIFT',
    'RMI_GENERAL_CNTL1__POLICY_OVERRIDE_MASK',
    'RMI_GENERAL_CNTL1__POLICY_OVERRIDE_VALUE_MASK',
    'RMI_GENERAL_CNTL1__POLICY_OVERRIDE_VALUE__SHIFT',
    'RMI_GENERAL_CNTL1__POLICY_OVERRIDE__SHIFT',
    'RMI_GENERAL_CNTL1__TCIW0_64B_RD_STALL_MODE_MASK',
    'RMI_GENERAL_CNTL1__TCIW0_64B_RD_STALL_MODE__SHIFT',
    'RMI_GENERAL_CNTL1__TCIW1_64B_RD_STALL_MODE_MASK',
    'RMI_GENERAL_CNTL1__TCIW1_64B_RD_STALL_MODE__SHIFT',
    'RMI_GENERAL_CNTL1__UTCL1_PROBE0_RR_ARB_BURST_HINT_EN_MASK',
    'RMI_GENERAL_CNTL1__UTCL1_PROBE0_RR_ARB_BURST_HINT_EN__SHIFT',
    'RMI_GENERAL_CNTL1__UTCL1_PROBE1_RR_ARB_BURST_HINT_EN_MASK',
    'RMI_GENERAL_CNTL1__UTCL1_PROBE1_RR_ARB_BURST_HINT_EN__SHIFT',
    'RMI_GENERAL_CNTL__BURST_DISABLE_MASK',
    'RMI_GENERAL_CNTL__BURST_DISABLE__SHIFT',
    'RMI_GENERAL_CNTL__LOOPBACK_DIS_BY_REQ_TYPE_MASK',
    'RMI_GENERAL_CNTL__LOOPBACK_DIS_BY_REQ_TYPE__SHIFT',
    'RMI_GENERAL_CNTL__RB0_HARVEST_EN_MASK',
    'RMI_GENERAL_CNTL__RB0_HARVEST_EN__SHIFT',
    'RMI_GENERAL_CNTL__RB1_HARVEST_EN_MASK',
    'RMI_GENERAL_CNTL__RB1_HARVEST_EN__SHIFT',
    'RMI_GENERAL_CNTL__SKID_FIFO_0_OVERFLOW_ERROR_MASK_MASK',
    'RMI_GENERAL_CNTL__SKID_FIFO_0_OVERFLOW_ERROR_MASK__SHIFT',
    'RMI_GENERAL_CNTL__SKID_FIFO_0_UNDERFLOW_ERROR_MASK_MASK',
    'RMI_GENERAL_CNTL__SKID_FIFO_0_UNDERFLOW_ERROR_MASK__SHIFT',
    'RMI_GENERAL_CNTL__SKID_FIFO_1_OVERFLOW_ERROR_MASK_MASK',
    'RMI_GENERAL_CNTL__SKID_FIFO_1_OVERFLOW_ERROR_MASK__SHIFT',
    'RMI_GENERAL_CNTL__SKID_FIFO_1_UNDERFLOW_ERROR_MASK_MASK',
    'RMI_GENERAL_CNTL__SKID_FIFO_1_UNDERFLOW_ERROR_MASK__SHIFT',
    'RMI_GENERAL_CNTL__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK_MASK',
    'RMI_GENERAL_CNTL__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK__SHIFT',
    'RMI_GENERAL_CNTL__VMID_BYPASS_ENABLE_MASK',
    'RMI_GENERAL_CNTL__VMID_BYPASS_ENABLE__SHIFT',
    'RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_MASK',
    'RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_UPDATE_MASK',
    'RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_UPDATE__SHIFT',
    'RMI_GENERAL_CNTL__XBAR_MUX_CONFIG__SHIFT',
    'RMI_GENERAL_STATUS__GENERAL_RMI_ERRORS_COMBINED_MASK',
    'RMI_GENERAL_STATUS__GENERAL_RMI_ERRORS_COMBINED__SHIFT',
    'RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_0_BUSY_MASK',
    'RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_0_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_1_BUSY_MASK',
    'RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_1_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__RMI_SCOREBOARD_BUSY_MASK',
    'RMI_GENERAL_STATUS__RMI_SCOREBOARD_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__RMI_UTCL1_BUSY_MASK',
    'RMI_GENERAL_STATUS__RMI_UTCL1_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__RMI_XBAR_BUSY_MASK',
    'RMI_GENERAL_STATUS__RMI_XBAR_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__RMI_XNACK_BUSY_MASK',
    'RMI_GENERAL_STATUS__RMI_XNACK_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__SKID_FIFO_0_OVERFLOW_ERROR_MASK',
    'RMI_GENERAL_STATUS__SKID_FIFO_0_OVERFLOW_ERROR__SHIFT',
    'RMI_GENERAL_STATUS__SKID_FIFO_0_UNDERFLOW_ERROR_MASK',
    'RMI_GENERAL_STATUS__SKID_FIFO_0_UNDERFLOW_ERROR__SHIFT',
    'RMI_GENERAL_STATUS__SKID_FIFO_1_OVERFLOW_ERROR_MASK',
    'RMI_GENERAL_STATUS__SKID_FIFO_1_OVERFLOW_ERROR__SHIFT',
    'RMI_GENERAL_STATUS__SKID_FIFO_1_UNDERFLOW_ERROR_MASK',
    'RMI_GENERAL_STATUS__SKID_FIFO_1_UNDERFLOW_ERROR__SHIFT',
    'RMI_GENERAL_STATUS__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK',
    'RMI_GENERAL_STATUS__SKID_FIFO_FREESPACE_IS_ZERO_ERROR__SHIFT',
    'RMI_GENERAL_STATUS__TCIW0_PRT_FIFO_BUSY_MASK',
    'RMI_GENERAL_STATUS__TCIW0_PRT_FIFO_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__TCIW1_PRT_FIFO_BUSY_MASK',
    'RMI_GENERAL_STATUS__TCIW1_PRT_FIFO_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__TCIW_FRMTR0_BUSY_MASK',
    'RMI_GENERAL_STATUS__TCIW_FRMTR0_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__TCIW_FRMTR1_BUSY_MASK',
    'RMI_GENERAL_STATUS__TCIW_FRMTR1_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__TCIW_RTN_FRMTR0_BUSY_MASK',
    'RMI_GENERAL_STATUS__TCIW_RTN_FRMTR0_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__TCIW_RTN_FRMTR1_BUSY_MASK',
    'RMI_GENERAL_STATUS__TCIW_RTN_FRMTR1_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__UTC_PROBE0_BUSY_MASK',
    'RMI_GENERAL_STATUS__UTC_PROBE0_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__UTC_PROBE1_BUSY_MASK',
    'RMI_GENERAL_STATUS__UTC_PROBE1_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_0_BUSY_MASK',
    'RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_0_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_1_BUSY_MASK',
    'RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_1_BUSY__SHIFT',
    'RMI_GENERAL_STATUS__XNACK_FIFO_EMPTY_MASK',
    'RMI_GENERAL_STATUS__XNACK_FIFO_EMPTY__SHIFT',
    'RMI_GENERAL_STATUS__XNACK_FIFO_FULL_MASK',
    'RMI_GENERAL_STATUS__XNACK_FIFO_FULL__SHIFT',
    'RMI_GENERAL_STATUS__XNACK_FIFO_NUM_USED_MASK',
    'RMI_GENERAL_STATUS__XNACK_FIFO_NUM_USED__SHIFT',
    'RMI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'RMI_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'RMI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'RMI_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'RMI_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'RMI_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'RMI_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'RMI_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'RMI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'RMI_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'RMI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'RMI_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'RMI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'RMI_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'RMI_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'RMI_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'RMI_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'RMI_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'RMI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'RMI_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'RMI_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'RMI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'RMI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'RMI_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'RMI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'RMI_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'RMI_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'RMI_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'RMI_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'RMI_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'RMI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'RMI_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'RMI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'RMI_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'RMI_PERFCOUNTER2_SELECT1__PERF_MODE2_MASK',
    'RMI_PERFCOUNTER2_SELECT1__PERF_MODE2__SHIFT',
    'RMI_PERFCOUNTER2_SELECT1__PERF_MODE3_MASK',
    'RMI_PERFCOUNTER2_SELECT1__PERF_MODE3__SHIFT',
    'RMI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK',
    'RMI_PERFCOUNTER2_SELECT1__PERF_SEL2__SHIFT',
    'RMI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK',
    'RMI_PERFCOUNTER2_SELECT1__PERF_SEL3__SHIFT',
    'RMI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK',
    'RMI_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT',
    'RMI_PERFCOUNTER2_SELECT__PERF_MODE1_MASK',
    'RMI_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT',
    'RMI_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'RMI_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'RMI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK',
    'RMI_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT',
    'RMI_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'RMI_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'RMI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'RMI_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'RMI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'RMI_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'RMI_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'RMI_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'RMI_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'RMI_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'RMI_PERF_COUNTER_CNTL__EVENT_BASED_PERF_EN_SEL_MASK',
    'RMI_PERF_COUNTER_CNTL__EVENT_BASED_PERF_EN_SEL__SHIFT',
    'RMI_PERF_COUNTER_CNTL__PERF_CNTR_SPM_SEL_MASK',
    'RMI_PERF_COUNTER_CNTL__PERF_CNTR_SPM_SEL__SHIFT',
    'RMI_PERF_COUNTER_CNTL__PERF_COUNTER_BURST_LENGTH_THRESHOLD_MASK',
    'RMI_PERF_COUNTER_CNTL__PERF_COUNTER_BURST_LENGTH_THRESHOLD__SHIFT',
    'RMI_PERF_COUNTER_CNTL__PERF_COUNTER_CID_MASK',
    'RMI_PERF_COUNTER_CNTL__PERF_COUNTER_CID__SHIFT',
    'RMI_PERF_COUNTER_CNTL__PERF_COUNTER_VMID_MASK',
    'RMI_PERF_COUNTER_CNTL__PERF_COUNTER_VMID__SHIFT',
    'RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK0_MASK',
    'RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK0__SHIFT',
    'RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK1_MASK',
    'RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK1__SHIFT',
    'RMI_PERF_COUNTER_CNTL__PERF_SOFT_RESET_MASK',
    'RMI_PERF_COUNTER_CNTL__PERF_SOFT_RESET__SHIFT',
    'RMI_PERF_COUNTER_CNTL__TC_PERF_EN_SEL_MASK',
    'RMI_PERF_COUNTER_CNTL__TC_PERF_EN_SEL__SHIFT',
    'RMI_PERF_COUNTER_CNTL__TRANS_BASED_PERF_EN_SEL_MASK',
    'RMI_PERF_COUNTER_CNTL__TRANS_BASED_PERF_EN_SEL__SHIFT',
    'RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_0_MAX_DEPTH_MASK',
    'RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_0_MAX_DEPTH__SHIFT',
    'RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_1_MAX_DEPTH_MASK',
    'RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_1_MAX_DEPTH__SHIFT',
    'RMI_PROBE_POP_LOGIC_CNTL__REDUCE_MAX_XLAT_CHAIN_SIZE_BY_2_MASK',
    'RMI_PROBE_POP_LOGIC_CNTL__REDUCE_MAX_XLAT_CHAIN_SIZE_BY_2__SHIFT',
    'RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE0_DIS_MASK',
    'RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE0_DIS__SHIFT',
    'RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE1_DIS_MASK',
    'RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE1_DIS__SHIFT',
    'RMI_SCOREBOARD_CNTL__COMPLETE_RB0_FLUSH_MASK',
    'RMI_SCOREBOARD_CNTL__COMPLETE_RB0_FLUSH__SHIFT',
    'RMI_SCOREBOARD_CNTL__COMPLETE_RB1_FLUSH_MASK',
    'RMI_SCOREBOARD_CNTL__COMPLETE_RB1_FLUSH__SHIFT',
    'RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_EN_MASK',
    'RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_EN__SHIFT',
    'RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_TIMER_START_VALUE_MASK',
    'RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_TIMER_START_VALUE__SHIFT',
    'RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB0_MASK',
    'RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB0__SHIFT',
    'RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB1_MASK',
    'RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB1__SHIFT',
    'RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB0_MASK',
    'RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB0__SHIFT',
    'RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB1_MASK',
    'RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB1__SHIFT',
    'RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_EN_MASK',
    'RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_EN__SHIFT',
    'RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_VALUE_MASK',
    'RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_VALUE__SHIFT',
    'RMI_SCOREBOARD_STATUS0__CP_VMID_INV_DONE_MASK',
    'RMI_SCOREBOARD_STATUS0__CP_VMID_INV_DONE__SHIFT',
    'RMI_SCOREBOARD_STATUS0__CP_VMID_INV_FLUSH_TYPE_MASK',
    'RMI_SCOREBOARD_STATUS0__CP_VMID_INV_FLUSH_TYPE__SHIFT',
    'RMI_SCOREBOARD_STATUS0__CP_VMID_INV_IN_PROG_MASK',
    'RMI_SCOREBOARD_STATUS0__CP_VMID_INV_IN_PROG__SHIFT',
    'RMI_SCOREBOARD_STATUS0__CP_VMID_INV_REQ_VMID_MASK',
    'RMI_SCOREBOARD_STATUS0__CP_VMID_INV_REQ_VMID__SHIFT',
    'RMI_SCOREBOARD_STATUS0__CP_VMID_INV_UTC_DONE_MASK',
    'RMI_SCOREBOARD_STATUS0__CP_VMID_INV_UTC_DONE__SHIFT',
    'RMI_SCOREBOARD_STATUS0__CURRENT_SESSION_ID_MASK',
    'RMI_SCOREBOARD_STATUS0__CURRENT_SESSION_ID__SHIFT',
    'RMI_SCOREBOARD_STATUS0__FORCE_VMID_INV_DONE_MASK',
    'RMI_SCOREBOARD_STATUS0__FORCE_VMID_INV_DONE__SHIFT',
    'RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB0_MASK',
    'RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB0__SHIFT',
    'RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB1_MASK',
    'RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB1__SHIFT',
    'RMI_SCOREBOARD_STATUS1__MULTI_VMID_INVAL_FROM_CP_DETECTED_MASK',
    'RMI_SCOREBOARD_STATUS1__MULTI_VMID_INVAL_FROM_CP_DETECTED__SHIFT',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB0_MASK',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB0__SHIFT',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB1_MASK',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB1__SHIFT',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB0_MASK',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB0__SHIFT',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB1_MASK',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB1__SHIFT',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB0_MASK',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB0__SHIFT',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB1_MASK',
    'RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB1__SHIFT',
    'RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB0_MASK',
    'RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB0__SHIFT',
    'RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB1_MASK',
    'RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB1__SHIFT',
    'RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB0_MASK',
    'RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB0__SHIFT',
    'RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB1_MASK',
    'RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB1__SHIFT',
    'RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB0_MASK',
    'RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB0__SHIFT',
    'RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB1_MASK',
    'RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB1__SHIFT',
    'RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB0_MASK',
    'RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB0__SHIFT',
    'RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB1_MASK',
    'RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB1__SHIFT',
    'RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB0_MASK',
    'RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB0__SHIFT',
    'RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB1_MASK',
    'RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB1__SHIFT',
    'RMI_SPARE_1__SPARE_BIT_10_MASK',
    'RMI_SPARE_1__SPARE_BIT_10__SHIFT',
    'RMI_SPARE_1__SPARE_BIT_11_MASK',
    'RMI_SPARE_1__SPARE_BIT_11__SHIFT',
    'RMI_SPARE_1__SPARE_BIT_12_MASK',
    'RMI_SPARE_1__SPARE_BIT_12__SHIFT',
    'RMI_SPARE_1__SPARE_BIT_13_MASK',
    'RMI_SPARE_1__SPARE_BIT_13__SHIFT',
    'RMI_SPARE_1__SPARE_BIT_14_MASK',
    'RMI_SPARE_1__SPARE_BIT_14__SHIFT',
    'RMI_SPARE_1__SPARE_BIT_15_MASK',
    'RMI_SPARE_1__SPARE_BIT_15__SHIFT',
    'RMI_SPARE_1__SPARE_BIT_16_1_MASK',
    'RMI_SPARE_1__SPARE_BIT_16_1__SHIFT',
    'RMI_SPARE_1__SPARE_BIT_8_1_MASK',
    'RMI_SPARE_1__SPARE_BIT_8_1__SHIFT',
    'RMI_SPARE_1__SPARE_BIT_8_MASK',
    'RMI_SPARE_1__SPARE_BIT_8__SHIFT',
    'RMI_SPARE_1__SPARE_BIT_9_MASK',
    'RMI_SPARE_1__SPARE_BIT_9__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_16_MASK',
    'RMI_SPARE_2__SPARE_BIT_16__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_17_MASK',
    'RMI_SPARE_2__SPARE_BIT_17__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_18_MASK',
    'RMI_SPARE_2__SPARE_BIT_18__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_19_MASK',
    'RMI_SPARE_2__SPARE_BIT_19__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_20_MASK',
    'RMI_SPARE_2__SPARE_BIT_20__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_21_MASK',
    'RMI_SPARE_2__SPARE_BIT_21__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_22_MASK',
    'RMI_SPARE_2__SPARE_BIT_22__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_23_MASK',
    'RMI_SPARE_2__SPARE_BIT_23__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_4_0_MASK',
    'RMI_SPARE_2__SPARE_BIT_4_0__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_4_1_MASK',
    'RMI_SPARE_2__SPARE_BIT_4_1__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_8_2_MASK',
    'RMI_SPARE_2__SPARE_BIT_8_2__SHIFT',
    'RMI_SPARE_2__SPARE_BIT_8_3_MASK',
    'RMI_SPARE_2__SPARE_BIT_8_3__SHIFT',
    'RMI_SPARE__RMI_ARBITER_STALL_TIMER_ENABLED_ALLOW_STREAMING_MASK',
    'RMI_SPARE__RMI_ARBITER_STALL_TIMER_ENABLED_ALLOW_STREAMING__SHIFT',
    'RMI_SPARE__SPARE_BIT_16_0_MASK',
    'RMI_SPARE__SPARE_BIT_16_0__SHIFT', 'RMI_SPARE__SPARE_BIT_1_MASK',
    'RMI_SPARE__SPARE_BIT_1__SHIFT', 'RMI_SPARE__SPARE_BIT_2_MASK',
    'RMI_SPARE__SPARE_BIT_2__SHIFT', 'RMI_SPARE__SPARE_BIT_3_MASK',
    'RMI_SPARE__SPARE_BIT_3__SHIFT', 'RMI_SPARE__SPARE_BIT_4_MASK',
    'RMI_SPARE__SPARE_BIT_4__SHIFT', 'RMI_SPARE__SPARE_BIT_5_MASK',
    'RMI_SPARE__SPARE_BIT_5__SHIFT', 'RMI_SPARE__SPARE_BIT_6_MASK',
    'RMI_SPARE__SPARE_BIT_6__SHIFT', 'RMI_SPARE__SPARE_BIT_7_MASK',
    'RMI_SPARE__SPARE_BIT_7__SHIFT', 'RMI_SPARE__SPARE_BIT_8_0_MASK',
    'RMI_SPARE__SPARE_BIT_8_0__SHIFT',
    'RMI_SUBBLOCK_STATUS0__TCIW0_INFLIGHT_CNT_MASK',
    'RMI_SUBBLOCK_STATUS0__TCIW0_INFLIGHT_CNT__SHIFT',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE0_MASK',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE0__SHIFT',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE1_MASK',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE1__SHIFT',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE0_MASK',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE0__SHIFT',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE1_MASK',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE1__SHIFT',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE0_MASK',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE0__SHIFT',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE1_MASK',
    'RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE1__SHIFT',
    'RMI_SUBBLOCK_STATUS1__SKID_FIFO_0_FREE_SPACE_MASK',
    'RMI_SUBBLOCK_STATUS1__SKID_FIFO_0_FREE_SPACE__SHIFT',
    'RMI_SUBBLOCK_STATUS1__SKID_FIFO_1_FREE_SPACE_MASK',
    'RMI_SUBBLOCK_STATUS1__SKID_FIFO_1_FREE_SPACE__SHIFT',
    'RMI_SUBBLOCK_STATUS1__TCIW1_INFLIGHT_CNT_MASK',
    'RMI_SUBBLOCK_STATUS1__TCIW1_INFLIGHT_CNT__SHIFT',
    'RMI_SUBBLOCK_STATUS2__PRT_FIFO_0_NUM_USED_MASK',
    'RMI_SUBBLOCK_STATUS2__PRT_FIFO_0_NUM_USED__SHIFT',
    'RMI_SUBBLOCK_STATUS2__PRT_FIFO_1_NUM_USED_MASK',
    'RMI_SUBBLOCK_STATUS2__PRT_FIFO_1_NUM_USED__SHIFT',
    'RMI_SUBBLOCK_STATUS3__SKID_FIFO_0_FREE_SPACE_TOTAL_MASK',
    'RMI_SUBBLOCK_STATUS3__SKID_FIFO_0_FREE_SPACE_TOTAL__SHIFT',
    'RMI_SUBBLOCK_STATUS3__SKID_FIFO_1_FREE_SPACE_TOTAL_MASK',
    'RMI_SUBBLOCK_STATUS3__SKID_FIFO_1_FREE_SPACE_TOTAL__SHIFT',
    'RMI_TCIW_FORMATTER0_CNTL__ALL_FAULT_RET0_DATA_MASK',
    'RMI_TCIW_FORMATTER0_CNTL__ALL_FAULT_RET0_DATA__SHIFT',
    'RMI_TCIW_FORMATTER0_CNTL__RMI_IN0_REORDER_DIS_MASK',
    'RMI_TCIW_FORMATTER0_CNTL__RMI_IN0_REORDER_DIS__SHIFT',
    'RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_MASK',
    'RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_UPDATE_MASK',
    'RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_UPDATE__SHIFT',
    'RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA__SHIFT',
    'RMI_TCIW_FORMATTER0_CNTL__TCIW0_MAX_ALLOWED_INFLIGHT_REQ_MASK',
    'RMI_TCIW_FORMATTER0_CNTL__TCIW0_MAX_ALLOWED_INFLIGHT_REQ__SHIFT',
    'RMI_TCIW_FORMATTER0_CNTL__TCIW0_REQ_SAFE_MODE_MASK',
    'RMI_TCIW_FORMATTER0_CNTL__TCIW0_REQ_SAFE_MODE__SHIFT',
    'RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_AT_LAST_OF_BURST_MASK',
    'RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_AT_LAST_OF_BURST__SHIFT',
    'RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_OVERRIDE_MASK',
    'RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_OVERRIDE__SHIFT',
    'RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_TIME_OUT_WINDOW_MASK',
    'RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_TIME_OUT_WINDOW__SHIFT',
    'RMI_TCIW_FORMATTER1_CNTL__ALL_FAULT_RET1_DATA_MASK',
    'RMI_TCIW_FORMATTER1_CNTL__ALL_FAULT_RET1_DATA__SHIFT',
    'RMI_TCIW_FORMATTER1_CNTL__RMI_IN1_REORDER_DIS_MASK',
    'RMI_TCIW_FORMATTER1_CNTL__RMI_IN1_REORDER_DIS__SHIFT',
    'RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_MASK',
    'RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_UPDATE_MASK',
    'RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_UPDATE__SHIFT',
    'RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA__SHIFT',
    'RMI_TCIW_FORMATTER1_CNTL__TCIW1_MAX_ALLOWED_INFLIGHT_REQ_MASK',
    'RMI_TCIW_FORMATTER1_CNTL__TCIW1_MAX_ALLOWED_INFLIGHT_REQ__SHIFT',
    'RMI_TCIW_FORMATTER1_CNTL__TCIW1_REQ_SAFE_MODE_MASK',
    'RMI_TCIW_FORMATTER1_CNTL__TCIW1_REQ_SAFE_MODE__SHIFT',
    'RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_AT_LAST_OF_BURST_MASK',
    'RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_AT_LAST_OF_BURST__SHIFT',
    'RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_OVERRIDE_MASK',
    'RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_OVERRIDE__SHIFT',
    'RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_TIME_OUT_WINDOW_MASK',
    'RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_TIME_OUT_WINDOW__SHIFT',
    'RMI_UTCL1_CNTL1__CLIENTID_MASK',
    'RMI_UTCL1_CNTL1__CLIENTID__SHIFT',
    'RMI_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK',
    'RMI_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT',
    'RMI_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK',
    'RMI_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT',
    'RMI_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK',
    'RMI_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT',
    'RMI_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK',
    'RMI_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT',
    'RMI_UTCL1_CNTL1__FORCE_IN_ORDER_MASK',
    'RMI_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT',
    'RMI_UTCL1_CNTL1__FORCE_MISS_MASK',
    'RMI_UTCL1_CNTL1__FORCE_MISS__SHIFT',
    'RMI_UTCL1_CNTL1__GPUVM_64K_DEF_MASK',
    'RMI_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT',
    'RMI_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK',
    'RMI_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT',
    'RMI_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK',
    'RMI_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT',
    'RMI_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK',
    'RMI_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT',
    'RMI_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK',
    'RMI_UTCL1_CNTL1__REG_INV_ALL_VMID__SHIFT',
    'RMI_UTCL1_CNTL1__REG_INV_TOGGLE_MASK',
    'RMI_UTCL1_CNTL1__REG_INV_TOGGLE__SHIFT',
    'RMI_UTCL1_CNTL1__REG_INV_VMID_MASK',
    'RMI_UTCL1_CNTL1__REG_INV_VMID__SHIFT',
    'RMI_UTCL1_CNTL1__RESP_FAULT_MODE_MASK',
    'RMI_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT',
    'RMI_UTCL1_CNTL1__RESP_MODE_MASK',
    'RMI_UTCL1_CNTL1__RESP_MODE__SHIFT',
    'RMI_UTCL1_CNTL1__USERVM_DIS_MASK',
    'RMI_UTCL1_CNTL1__USERVM_DIS__SHIFT',
    'RMI_UTCL1_CNTL2__DIS_EDC_MASK',
    'RMI_UTCL1_CNTL2__DIS_EDC__SHIFT',
    'RMI_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK',
    'RMI_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT',
    'RMI_UTCL1_CNTL2__FORCE_SNOOP_MASK',
    'RMI_UTCL1_CNTL2__FORCE_SNOOP__SHIFT',
    'RMI_UTCL1_CNTL2__GPUVM_INV_MODE_MASK',
    'RMI_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT',
    'RMI_UTCL1_CNTL2__LINE_VALID_MASK',
    'RMI_UTCL1_CNTL2__LINE_VALID__SHIFT',
    'RMI_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK',
    'RMI_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT',
    'RMI_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK',
    'RMI_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT',
    'RMI_UTCL1_CNTL2__UTCL1_ARB_BURST_MODE_MASK',
    'RMI_UTCL1_CNTL2__UTCL1_ARB_BURST_MODE__SHIFT',
    'RMI_UTCL1_CNTL2__UTCL1_DIS_DUAL_L2_REQ_MASK',
    'RMI_UTCL1_CNTL2__UTCL1_DIS_DUAL_L2_REQ__SHIFT',
    'RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_RD_WR_MASK',
    'RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_RD_WR__SHIFT',
    'RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_VMID_MASK',
    'RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_VMID__SHIFT',
    'RMI_UTCL1_CNTL2__UTCL1_FORCE_FRAG_2M_TO_64K_MASK',
    'RMI_UTCL1_CNTL2__UTCL1_FORCE_FRAG_2M_TO_64K__SHIFT',
    'RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_RD_WR_MASK',
    'RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_RD_WR__SHIFT',
    'RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_VMID_MASK',
    'RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_VMID__SHIFT',
    'RMI_UTCL1_CNTL2__UTC_SPARE_MASK',
    'RMI_UTCL1_CNTL2__UTC_SPARE__SHIFT',
    'RMI_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'RMI_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'RMI_UTCL1_STATUS__PRT_DETECTED_MASK',
    'RMI_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'RMI_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'RMI_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'RMI_UTC_UNIT_CONFIG__TMZ_REQ_EN_MASK',
    'RMI_UTC_UNIT_CONFIG__TMZ_REQ_EN__SHIFT',
    'RMI_UTC_XNACK_N_MISC_CNTL__CP_VMID_RESET_REQUEST_DISABLE_MASK',
    'RMI_UTC_XNACK_N_MISC_CNTL__CP_VMID_RESET_REQUEST_DISABLE__SHIFT',
    'RMI_UTC_XNACK_N_MISC_CNTL__IND_XNACK_TIMER_START_VALUE_MASK',
    'RMI_UTC_XNACK_N_MISC_CNTL__IND_XNACK_TIMER_START_VALUE__SHIFT',
    'RMI_UTC_XNACK_N_MISC_CNTL__MASTER_XNACK_TIMER_INC_MASK',
    'RMI_UTC_XNACK_N_MISC_CNTL__MASTER_XNACK_TIMER_INC__SHIFT',
    'RMI_UTC_XNACK_N_MISC_CNTL__UTCL1_PERM_MODE_MASK',
    'RMI_UTC_XNACK_N_MISC_CNTL__UTCL1_PERM_MODE__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_RD_MASK',
    'RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_RD__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_WR_MASK',
    'RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_WR__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_RD_MASK',
    'RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_RD__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_WR_MASK',
    'RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_WR__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_IDLEIN_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_IDLEIN__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_WEIGHTEDRR_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_WEIGHTEDRR__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_MODE_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_MODE__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_OVERRIDE_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_OVERRIDE__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_START_VALUE_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_START_VALUE__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_IDLEIN_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_IDLEIN__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_WEIGHTEDRR_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_WEIGHTEDRR__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_MODE_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_MODE__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_OVERRIDE_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_OVERRIDE__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_START_VALUE_MASK',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_START_VALUE__SHIFT',
    'RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL__SHIFT',
    'RMI_XBAR_CONFIG__ARBITER_DIS_MASK',
    'RMI_XBAR_CONFIG__ARBITER_DIS__SHIFT',
    'RMI_XBAR_CONFIG__XBAR_EN_IN_RB0_MASK',
    'RMI_XBAR_CONFIG__XBAR_EN_IN_RB0__SHIFT',
    'RMI_XBAR_CONFIG__XBAR_EN_IN_RB1_MASK',
    'RMI_XBAR_CONFIG__XBAR_EN_IN_RB1__SHIFT',
    'RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_MASK',
    'RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_OVERRIDE_MASK',
    'RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_OVERRIDE__SHIFT',
    'RMI_XBAR_CONFIG__XBAR_EN_IN_REQ__SHIFT',
    'RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_CB_DB_OVERRIDE_MASK',
    'RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_CB_DB_OVERRIDE__SHIFT',
    'RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_OVERRIDE_MASK',
    'RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_OVERRIDE__SHIFT',
    'RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_REQ_TYPE_OVERRIDE_MASK',
    'RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_REQ_TYPE_OVERRIDE__SHIFT',
    'RMI_XNACK_DEBUG__XNACK_PER_VMID_MASK',
    'RMI_XNACK_DEBUG__XNACK_PER_VMID__SHIFT',
    'SCRATCH_ADDR__OBSOLETE_ADDR_MASK',
    'SCRATCH_ADDR__OBSOLETE_ADDR__SHIFT',
    'SCRATCH_REG0__SCRATCH_REG0_MASK',
    'SCRATCH_REG0__SCRATCH_REG0__SHIFT',
    'SCRATCH_REG1__SCRATCH_REG1_MASK',
    'SCRATCH_REG1__SCRATCH_REG1__SHIFT',
    'SCRATCH_REG2__SCRATCH_REG2_MASK',
    'SCRATCH_REG2__SCRATCH_REG2__SHIFT',
    'SCRATCH_REG3__SCRATCH_REG3_MASK',
    'SCRATCH_REG3__SCRATCH_REG3__SHIFT',
    'SCRATCH_REG4__SCRATCH_REG4_MASK',
    'SCRATCH_REG4__SCRATCH_REG4__SHIFT',
    'SCRATCH_REG5__SCRATCH_REG5_MASK',
    'SCRATCH_REG5__SCRATCH_REG5__SHIFT',
    'SCRATCH_REG6__SCRATCH_REG6_MASK',
    'SCRATCH_REG6__SCRATCH_REG6__SHIFT',
    'SCRATCH_REG7__SCRATCH_REG7_MASK',
    'SCRATCH_REG7__SCRATCH_REG7__SHIFT',
    'SCRATCH_UMSK__OBSOLETE_SWAP_MASK',
    'SCRATCH_UMSK__OBSOLETE_SWAP__SHIFT',
    'SCRATCH_UMSK__OBSOLETE_UMSK_MASK',
    'SCRATCH_UMSK__OBSOLETE_UMSK__SHIFT',
    'SH_CAC_CONFIG__SPI_SQ_CMD_REPEATER_FGCG_DISABLE_MASK',
    'SH_CAC_CONFIG__SPI_SQ_CMD_REPEATER_FGCG_DISABLE__SHIFT',
    'SH_CAC_CONFIG__SQC_DCACHE_CTRL_MGCG_DISABLE_MASK',
    'SH_CAC_CONFIG__SQC_DCACHE_CTRL_MGCG_DISABLE__SHIFT',
    'SH_CAC_CONFIG__SQC_DISABLE_RAM_CLOCK_GATING_MASK',
    'SH_CAC_CONFIG__SQC_DISABLE_RAM_CLOCK_GATING__SHIFT',
    'SH_CAC_CONFIG__SQC_DISABLE_UTCL1_FGCG_PADDR_MASK',
    'SH_CAC_CONFIG__SQC_DISABLE_UTCL1_FGCG_PADDR__SHIFT',
    'SH_CAC_CONFIG__SQC_ICACHE_CTRL_MGCG_DISABLE_MASK',
    'SH_CAC_CONFIG__SQC_ICACHE_CTRL_MGCG_DISABLE__SHIFT',
    'SH_CAC_CONFIG__SQC_MGCG_CLOCK_OFF_DELAY_CNT_MASK',
    'SH_CAC_CONFIG__SQC_MGCG_CLOCK_OFF_DELAY_CNT__SHIFT',
    'SH_CAC_CONFIG__SQC_MGCG_DISABLE_MASK',
    'SH_CAC_CONFIG__SQC_MGCG_DISABLE__SHIFT',
    'SH_CAC_CONFIG__SQC_SQ_REPEATER_FGCG_DISABLE_MASK',
    'SH_CAC_CONFIG__SQC_SQ_REPEATER_FGCG_DISABLE__SHIFT',
    'SH_CAC_CONFIG__SQC_TC_REPEATER_FGCG_DISABLE_MASK',
    'SH_CAC_CONFIG__SQC_TC_REPEATER_FGCG_DISABLE__SHIFT',
    'SH_CAC_CONFIG__SQC_TC_REQ_CLKEN_CHICKENBIT_MASK',
    'SH_CAC_CONFIG__SQC_TC_REQ_CLKEN_CHICKENBIT__SHIFT',
    'SH_CAC_CONFIG__SQC_UTCL1_REPEATER_FGCG_DISABLE_MASK',
    'SH_CAC_CONFIG__SQC_UTCL1_REPEATER_FGCG_DISABLE__SHIFT',
    'SH_CAC_CONFIG__SQG_DISABLE_RAM_CLOCK_GATING_MASK',
    'SH_CAC_CONFIG__SQG_DISABLE_RAM_CLOCK_GATING__SHIFT',
    'SH_CAC_CONFIG__SQG_TC_REPEATER_FGCG_DISABLE_MASK',
    'SH_CAC_CONFIG__SQG_TC_REPEATER_FGCG_DISABLE__SHIFT',
    'SH_CAC_CONFIG__SQG_UTCL1_REPEATER_FGCG_DISABLE_MASK',
    'SH_CAC_CONFIG__SQG_UTCL1_REPEATER_FGCG_DISABLE__SHIFT',
    'SH_CAC_CONFIG__SQ_MSG_REPEATER_FGCG_DISABLE_MASK',
    'SH_CAC_CONFIG__SQ_MSG_REPEATER_FGCG_DISABLE__SHIFT',
    'SH_MEM_BASES__PRIVATE_BASE_MASK',
    'SH_MEM_BASES__PRIVATE_BASE__SHIFT',
    'SH_MEM_BASES__SHARED_BASE_MASK',
    'SH_MEM_BASES__SHARED_BASE__SHIFT',
    'SH_MEM_CONFIG__ADDRESS_MODE_MASK',
    'SH_MEM_CONFIG__ADDRESS_MODE__SHIFT',
    'SH_MEM_CONFIG__ALIGNMENT_MODE_MASK',
    'SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT',
    'SH_MEM_CONFIG__F8_MODE_MASK', 'SH_MEM_CONFIG__F8_MODE__SHIFT',
    'SH_MEM_CONFIG__PRIVATE_NV_MASK',
    'SH_MEM_CONFIG__PRIVATE_NV__SHIFT',
    'SH_MEM_CONFIG__RETRY_DISABLE_MASK',
    'SH_MEM_CONFIG__RETRY_DISABLE__SHIFT',
    'SMU_RLC_RESPONSE__RESP_MASK', 'SMU_RLC_RESPONSE__RESP__SHIFT',
    'SP0_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'SP0_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'SP0_CE_ERR_STATUS_HI__ECC_MASK',
    'SP0_CE_ERR_STATUS_HI__ECC__SHIFT',
    'SP0_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'SP0_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'SP0_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'SP0_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'SP0_CE_ERR_STATUS_HI__OTHER_MASK',
    'SP0_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'SP0_CE_ERR_STATUS_HI__POISON_MASK',
    'SP0_CE_ERR_STATUS_HI__POISON__SHIFT',
    'SP0_CE_ERR_STATUS_HI__RESERVED_MASK',
    'SP0_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'SP0_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'SP0_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'SP0_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'SP0_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'SP0_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'SP0_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'SP0_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'SP0_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'SP0_UE_ERR_STATUS_HI__ECC_MASK',
    'SP0_UE_ERR_STATUS_HI__ECC__SHIFT',
    'SP0_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'SP0_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'SP0_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'SP0_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'SP0_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'SP0_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'SP0_UE_ERR_STATUS_HI__PARITY_MASK',
    'SP0_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'SP0_UE_ERR_STATUS_HI__RESERVED_MASK',
    'SP0_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'SP0_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'SP0_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'SP0_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'SP0_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'SP0_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'SP0_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'SP0_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'SP0_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'SP0_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'SP0_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'SP1_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'SP1_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'SP1_CE_ERR_STATUS_HI__ECC_MASK',
    'SP1_CE_ERR_STATUS_HI__ECC__SHIFT',
    'SP1_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'SP1_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'SP1_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'SP1_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'SP1_CE_ERR_STATUS_HI__OTHER_MASK',
    'SP1_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'SP1_CE_ERR_STATUS_HI__POISON_MASK',
    'SP1_CE_ERR_STATUS_HI__POISON__SHIFT',
    'SP1_CE_ERR_STATUS_HI__RESERVED_MASK',
    'SP1_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'SP1_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'SP1_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'SP1_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'SP1_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'SP1_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'SP1_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'SP1_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'SP1_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'SP1_UE_ERR_STATUS_HI__ECC_MASK',
    'SP1_UE_ERR_STATUS_HI__ECC__SHIFT',
    'SP1_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'SP1_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'SP1_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'SP1_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'SP1_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'SP1_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'SP1_UE_ERR_STATUS_HI__PARITY_MASK',
    'SP1_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'SP1_UE_ERR_STATUS_HI__RESERVED_MASK',
    'SP1_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'SP1_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'SP1_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'SP1_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'SP1_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'SP1_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'SP1_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'SP1_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'SP1_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'SP1_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'SP1_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'SPIS_DEBUG_READ__DATA_MASK', 'SPIS_DEBUG_READ__DATA__SHIFT',
    'SPI_ARB_CNTL_0__EXP_ARB_COL_WT_MASK',
    'SPI_ARB_CNTL_0__EXP_ARB_COL_WT__SHIFT',
    'SPI_ARB_CNTL_0__EXP_ARB_GDS_WT_MASK',
    'SPI_ARB_CNTL_0__EXP_ARB_GDS_WT__SHIFT',
    'SPI_ARB_CNTL_0__EXP_ARB_POS_WT_MASK',
    'SPI_ARB_CNTL_0__EXP_ARB_POS_WT__SHIFT',
    'SPI_ARB_CYCLES_0__TS0_DURATION_MASK',
    'SPI_ARB_CYCLES_0__TS0_DURATION__SHIFT',
    'SPI_ARB_CYCLES_0__TS1_DURATION_MASK',
    'SPI_ARB_CYCLES_0__TS1_DURATION__SHIFT',
    'SPI_ARB_CYCLES_1__TS2_DURATION_MASK',
    'SPI_ARB_CYCLES_1__TS2_DURATION__SHIFT',
    'SPI_ARB_CYCLES_1__TS3_DURATION_MASK',
    'SPI_ARB_CYCLES_1__TS3_DURATION__SHIFT',
    'SPI_ARB_PRIORITY__PIPE_ORDER_TS0_MASK',
    'SPI_ARB_PRIORITY__PIPE_ORDER_TS0__SHIFT',
    'SPI_ARB_PRIORITY__PIPE_ORDER_TS1_MASK',
    'SPI_ARB_PRIORITY__PIPE_ORDER_TS1__SHIFT',
    'SPI_ARB_PRIORITY__PIPE_ORDER_TS2_MASK',
    'SPI_ARB_PRIORITY__PIPE_ORDER_TS2__SHIFT',
    'SPI_ARB_PRIORITY__PIPE_ORDER_TS3_MASK',
    'SPI_ARB_PRIORITY__PIPE_ORDER_TS3__SHIFT',
    'SPI_ARB_PRIORITY__TS0_DUR_MULT_MASK',
    'SPI_ARB_PRIORITY__TS0_DUR_MULT__SHIFT',
    'SPI_ARB_PRIORITY__TS1_DUR_MULT_MASK',
    'SPI_ARB_PRIORITY__TS1_DUR_MULT__SHIFT',
    'SPI_ARB_PRIORITY__TS2_DUR_MULT_MASK',
    'SPI_ARB_PRIORITY__TS2_DUR_MULT__SHIFT',
    'SPI_ARB_PRIORITY__TS3_DUR_MULT_MASK',
    'SPI_ARB_PRIORITY__TS3_DUR_MULT__SHIFT',
    'SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS_MASK',
    'SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS__SHIFT',
    'SPI_BARYC_CNTL__LINEAR_CENTER_CNTL_MASK',
    'SPI_BARYC_CNTL__LINEAR_CENTER_CNTL__SHIFT',
    'SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL_MASK',
    'SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL__SHIFT',
    'SPI_BARYC_CNTL__PERSP_CENTER_CNTL_MASK',
    'SPI_BARYC_CNTL__PERSP_CENTER_CNTL__SHIFT',
    'SPI_BARYC_CNTL__PERSP_CENTROID_CNTL_MASK',
    'SPI_BARYC_CNTL__PERSP_CENTROID_CNTL__SHIFT',
    'SPI_BARYC_CNTL__POS_FLOAT_LOCATION_MASK',
    'SPI_BARYC_CNTL__POS_FLOAT_LOCATION__SHIFT',
    'SPI_BARYC_CNTL__POS_FLOAT_ULC_MASK',
    'SPI_BARYC_CNTL__POS_FLOAT_ULC__SHIFT',
    'SPI_CDBG_SYS_CS0__PIPE0_MASK', 'SPI_CDBG_SYS_CS0__PIPE0__SHIFT',
    'SPI_CDBG_SYS_CS0__PIPE1_MASK', 'SPI_CDBG_SYS_CS0__PIPE1__SHIFT',
    'SPI_CDBG_SYS_CS0__PIPE2_MASK', 'SPI_CDBG_SYS_CS0__PIPE2__SHIFT',
    'SPI_CDBG_SYS_CS0__PIPE3_MASK', 'SPI_CDBG_SYS_CS0__PIPE3__SHIFT',
    'SPI_CDBG_SYS_CS1__PIPE0_MASK', 'SPI_CDBG_SYS_CS1__PIPE0__SHIFT',
    'SPI_CDBG_SYS_CS1__PIPE1_MASK', 'SPI_CDBG_SYS_CS1__PIPE1__SHIFT',
    'SPI_CDBG_SYS_CS1__PIPE2_MASK', 'SPI_CDBG_SYS_CS1__PIPE2__SHIFT',
    'SPI_CDBG_SYS_CS1__PIPE3_MASK', 'SPI_CDBG_SYS_CS1__PIPE3__SHIFT',
    'SPI_CDBG_SYS_GFX__CS_EN_MASK', 'SPI_CDBG_SYS_GFX__CS_EN__SHIFT',
    'SPI_CDBG_SYS_GFX__ES_EN_MASK', 'SPI_CDBG_SYS_GFX__ES_EN__SHIFT',
    'SPI_CDBG_SYS_GFX__GS_EN_MASK', 'SPI_CDBG_SYS_GFX__GS_EN__SHIFT',
    'SPI_CDBG_SYS_GFX__HS_EN_MASK', 'SPI_CDBG_SYS_GFX__HS_EN__SHIFT',
    'SPI_CDBG_SYS_GFX__LS_EN_MASK', 'SPI_CDBG_SYS_GFX__LS_EN__SHIFT',
    'SPI_CDBG_SYS_GFX__PS_EN_MASK', 'SPI_CDBG_SYS_GFX__PS_EN__SHIFT',
    'SPI_CDBG_SYS_GFX__VS_EN_MASK', 'SPI_CDBG_SYS_GFX__VS_EN__SHIFT',
    'SPI_CDBG_SYS_HP3D__ES_EN_MASK',
    'SPI_CDBG_SYS_HP3D__ES_EN__SHIFT',
    'SPI_CDBG_SYS_HP3D__GS_EN_MASK',
    'SPI_CDBG_SYS_HP3D__GS_EN__SHIFT',
    'SPI_CDBG_SYS_HP3D__HS_EN_MASK',
    'SPI_CDBG_SYS_HP3D__HS_EN__SHIFT',
    'SPI_CDBG_SYS_HP3D__LS_EN_MASK',
    'SPI_CDBG_SYS_HP3D__LS_EN__SHIFT',
    'SPI_CDBG_SYS_HP3D__PS_EN_MASK',
    'SPI_CDBG_SYS_HP3D__PS_EN__SHIFT',
    'SPI_CDBG_SYS_HP3D__VS_EN_MASK',
    'SPI_CDBG_SYS_HP3D__VS_EN__SHIFT',
    'SPI_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'SPI_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'SPI_CE_ERR_STATUS_HI__ECC_MASK',
    'SPI_CE_ERR_STATUS_HI__ECC__SHIFT',
    'SPI_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'SPI_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'SPI_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'SPI_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'SPI_CE_ERR_STATUS_HI__OTHER_MASK',
    'SPI_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'SPI_CE_ERR_STATUS_HI__POISON_MASK',
    'SPI_CE_ERR_STATUS_HI__POISON__SHIFT',
    'SPI_CE_ERR_STATUS_HI__RESERVED_MASK',
    'SPI_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'SPI_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'SPI_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'SPI_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'SPI_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'SPI_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'SPI_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'SPI_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'SPI_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'SPI_COMPUTE_QUEUE_RESET__RESET_MASK',
    'SPI_COMPUTE_QUEUE_RESET__RESET__SHIFT',
    'SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN_MASK',
    'SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN__SHIFT',
    'SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN_MASK',
    'SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN__SHIFT',
    'SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY_MASK',
    'SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY__SHIFT',
    'SPI_COMPUTE_WF_CTX_SAVE__INITIATE_MASK',
    'SPI_COMPUTE_WF_CTX_SAVE__INITIATE__SHIFT',
    'SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY_MASK',
    'SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY__SHIFT',
    'SPI_CONFIG_CNTL_1__BATON_RESET_DISABLE_MASK',
    'SPI_CONFIG_CNTL_1__BATON_RESET_DISABLE__SHIFT',
    'SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE_MASK',
    'SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE__SHIFT',
    'SPI_CONFIG_CNTL_1__CSC_PWR_SAVE_DISABLE_MASK',
    'SPI_CONFIG_CNTL_1__CSC_PWR_SAVE_DISABLE__SHIFT',
    'SPI_CONFIG_CNTL_1__CSG_PWR_SAVE_DISABLE_MASK',
    'SPI_CONFIG_CNTL_1__CSG_PWR_SAVE_DISABLE__SHIFT',
    'SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW_MASK',
    'SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW__SHIFT',
    'SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT_MASK',
    'SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT__SHIFT',
    'SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE_MASK',
    'SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE__SHIFT',
    'SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE_MASK',
    'SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE__SHIFT',
    'SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE_MASK',
    'SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE__SHIFT',
    'SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT_MASK',
    'SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT__SHIFT',
    'SPI_CONFIG_CNTL_1__VTX_DONE_DELAY_MASK',
    'SPI_CONFIG_CNTL_1__VTX_DONE_DELAY__SHIFT',
    'SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD_MASK',
    'SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD__SHIFT',
    'SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD_MASK',
    'SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD__SHIFT',
    'SPI_CONFIG_CNTL__ALLOC_ARB_LRU_ENA_MASK',
    'SPI_CONFIG_CNTL__ALLOC_ARB_LRU_ENA__SHIFT',
    'SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS_MASK',
    'SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS__SHIFT',
    'SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS_MASK',
    'SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS__SHIFT',
    'SPI_CONFIG_CNTL__EXP_ARB_LRU_ENA_MASK',
    'SPI_CONFIG_CNTL__EXP_ARB_LRU_ENA__SHIFT',
    'SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER_MASK',
    'SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER__SHIFT',
    'SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY_MASK',
    'SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY__SHIFT',
    'SPI_CONFIG_CNTL__PS_PKR_PRIORITY_CNTL_MASK',
    'SPI_CONFIG_CNTL__PS_PKR_PRIORITY_CNTL__SHIFT',
    'SPI_CONFIG_CNTL__RSRC_MGMT_RESET_MASK',
    'SPI_CONFIG_CNTL__RSRC_MGMT_RESET__SHIFT',
    'SPI_CONFIG_CNTL__TTRACE_STALL_ALL_MASK',
    'SPI_CONFIG_CNTL__TTRACE_STALL_ALL__SHIFT',
    'SPI_CONFIG_PS_CU_EN__ENABLE_MASK',
    'SPI_CONFIG_PS_CU_EN__ENABLE__SHIFT',
    'SPI_CONFIG_PS_CU_EN__PKR0_CU_EN_MASK',
    'SPI_CONFIG_PS_CU_EN__PKR0_CU_EN__SHIFT',
    'SPI_CONFIG_PS_CU_EN__PKR1_CU_EN_MASK',
    'SPI_CONFIG_PS_CU_EN__PKR1_CU_EN__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_0__EVENTS_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_0__EVENTS__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_1__EVENTS_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_1__EVENTS__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_2__EVENTS_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_2__EVENTS__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_3__EVENTS_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_3__EVENTS__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_4__EVENTS_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_4__EVENTS__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_5__EVENTS_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_5__EVENTS__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_6__EVENTS_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_6__EVENTS__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT__SHIFT',
    'SPI_CSQ_WF_ACTIVE_COUNT_7__EVENTS_MASK',
    'SPI_CSQ_WF_ACTIVE_COUNT_7__EVENTS__SHIFT',
    'SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE_MASK',
    'SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE__SHIFT',
    'SPI_DEBUG_BUSY__CS0_BUSY_MASK',
    'SPI_DEBUG_BUSY__CS0_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__CS1_BUSY_MASK',
    'SPI_DEBUG_BUSY__CS1_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__CS2_BUSY_MASK',
    'SPI_DEBUG_BUSY__CS2_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__CS3_BUSY_MASK',
    'SPI_DEBUG_BUSY__CS3_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__CS4_BUSY_MASK',
    'SPI_DEBUG_BUSY__CS4_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__CS5_BUSY_MASK',
    'SPI_DEBUG_BUSY__CS5_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__CS6_BUSY_MASK',
    'SPI_DEBUG_BUSY__CS6_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__CS7_BUSY_MASK',
    'SPI_DEBUG_BUSY__CS7_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__CSG_BUSY_MASK',
    'SPI_DEBUG_BUSY__CSG_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY_MASK',
    'SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__GRBM_BUSY_MASK',
    'SPI_DEBUG_BUSY__GRBM_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__GS_BUSY_MASK', 'SPI_DEBUG_BUSY__GS_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__HS_BUSY_MASK', 'SPI_DEBUG_BUSY__HS_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY_MASK',
    'SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY_MASK',
    'SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__PC_DEALLOC_BUSY_MASK',
    'SPI_DEBUG_BUSY__PC_DEALLOC_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__PS0_BUSY_MASK',
    'SPI_DEBUG_BUSY__PS0_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__PS1_BUSY_MASK',
    'SPI_DEBUG_BUSY__PS1_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY_MASK',
    'SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY_MASK',
    'SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__SPIS_BUSY_MASK',
    'SPI_DEBUG_BUSY__SPIS_BUSY__SHIFT',
    'SPI_DEBUG_BUSY__VS_BUSY_MASK', 'SPI_DEBUG_BUSY__VS_BUSY__SHIFT',
    'SPI_DEBUG_READ__DATA_MASK', 'SPI_DEBUG_READ__DATA__SHIFT',
    'SPI_DSM_CNTL2__RESERVED_MASK', 'SPI_DSM_CNTL2__RESERVED__SHIFT',
    'SPI_DSM_CNTL2__SPI_GDS_EXPREQ_MEM_ENABLE_ERROR_INJECT_MASK',
    'SPI_DSM_CNTL2__SPI_GDS_EXPREQ_MEM_ENABLE_ERROR_INJECT__SHIFT',
    'SPI_DSM_CNTL2__SPI_GDS_EXPREQ_MEM_SELECT_INJECT_DELAY_MASK',
    'SPI_DSM_CNTL2__SPI_GDS_EXPREQ_MEM_SELECT_INJECT_DELAY__SHIFT',
    'SPI_DSM_CNTL2__SPI_LIFE_CNT_MEM_ENABLE_ERROR_INJECT_MASK',
    'SPI_DSM_CNTL2__SPI_LIFE_CNT_MEM_ENABLE_ERROR_INJECT__SHIFT',
    'SPI_DSM_CNTL2__SPI_LIFE_CNT_MEM_SELECT_INJECT_DELAY_MASK',
    'SPI_DSM_CNTL2__SPI_LIFE_CNT_MEM_SELECT_INJECT_DELAY__SHIFT',
    'SPI_DSM_CNTL2__SPI_SR_MEM_ENABLE_ERROR_INJECT_MASK',
    'SPI_DSM_CNTL2__SPI_SR_MEM_ENABLE_ERROR_INJECT__SHIFT',
    'SPI_DSM_CNTL2__SPI_SR_MEM_INJECT_DELAY_MASK',
    'SPI_DSM_CNTL2__SPI_SR_MEM_INJECT_DELAY__SHIFT',
    'SPI_DSM_CNTL2__SPI_SR_MEM_SELECT_INJECT_DELAY_MASK',
    'SPI_DSM_CNTL2__SPI_SR_MEM_SELECT_INJECT_DELAY__SHIFT',
    'SPI_DSM_CNTL2__SPI_WB_GRANT_30_MEM_ENABLE_ERROR_INJECT_MASK',
    'SPI_DSM_CNTL2__SPI_WB_GRANT_30_MEM_ENABLE_ERROR_INJECT__SHIFT',
    'SPI_DSM_CNTL2__SPI_WB_GRANT_30_MEM_SELECT_INJECT_DELAY_MASK',
    'SPI_DSM_CNTL2__SPI_WB_GRANT_30_MEM_SELECT_INJECT_DELAY__SHIFT',
    'SPI_DSM_CNTL2__UNUSED_MASK', 'SPI_DSM_CNTL2__UNUSED__SHIFT',
    'SPI_DSM_CNTL__RESERVED_MASK', 'SPI_DSM_CNTL__RESERVED__SHIFT',
    'SPI_DSM_CNTL__SPI_GDS_EXPREQ_MEM_DSM_IRRITATOR_DATA_MASK',
    'SPI_DSM_CNTL__SPI_GDS_EXPREQ_MEM_DSM_IRRITATOR_DATA__SHIFT',
    'SPI_DSM_CNTL__SPI_GDS_EXPREQ_MEM_ENABLE_SINGLE_WRITE_MASK',
    'SPI_DSM_CNTL__SPI_GDS_EXPREQ_MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'SPI_DSM_CNTL__SPI_LIFE_CNT_MEM_DSM_IRRITATOR_DATA_MASK',
    'SPI_DSM_CNTL__SPI_LIFE_CNT_MEM_DSM_IRRITATOR_DATA__SHIFT',
    'SPI_DSM_CNTL__SPI_LIFE_CNT_MEM_ENABLE_SINGLE_WRITE_MASK',
    'SPI_DSM_CNTL__SPI_LIFE_CNT_MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'SPI_DSM_CNTL__SPI_SR_MEM_DSM_IRRITATOR_DATA_MASK',
    'SPI_DSM_CNTL__SPI_SR_MEM_DSM_IRRITATOR_DATA__SHIFT',
    'SPI_DSM_CNTL__SPI_SR_MEM_ENABLE_SINGLE_WRITE_MASK',
    'SPI_DSM_CNTL__SPI_SR_MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'SPI_DSM_CNTL__SPI_WB_GRANT_30_MEM_DSM_IRRITATOR_DATA_MASK',
    'SPI_DSM_CNTL__SPI_WB_GRANT_30_MEM_DSM_IRRITATOR_DATA__SHIFT',
    'SPI_DSM_CNTL__SPI_WB_GRANT_30_MEM_ENABLE_SINGLE_WRITE_MASK',
    'SPI_DSM_CNTL__SPI_WB_GRANT_30_MEM_ENABLE_SINGLE_WRITE__SHIFT',
    'SPI_DSM_CNTL__UNUSED_MASK', 'SPI_DSM_CNTL__UNUSED__SHIFT',
    'SPI_EDC_CNT__RESERVED_MASK', 'SPI_EDC_CNT__RESERVED__SHIFT',
    'SPI_EDC_CNT__SPI_GDS_EXPREQ_DED_COUNT_MASK',
    'SPI_EDC_CNT__SPI_GDS_EXPREQ_DED_COUNT__SHIFT',
    'SPI_EDC_CNT__SPI_GDS_EXPREQ_SEC_COUNT_MASK',
    'SPI_EDC_CNT__SPI_GDS_EXPREQ_SEC_COUNT__SHIFT',
    'SPI_EDC_CNT__SPI_LIFE_CNT_DED_COUNT_MASK',
    'SPI_EDC_CNT__SPI_LIFE_CNT_DED_COUNT__SHIFT',
    'SPI_EDC_CNT__SPI_LIFE_CNT_SEC_COUNT_MASK',
    'SPI_EDC_CNT__SPI_LIFE_CNT_SEC_COUNT__SHIFT',
    'SPI_EDC_CNT__SPI_SR_MEM_DED_COUNT_MASK',
    'SPI_EDC_CNT__SPI_SR_MEM_DED_COUNT__SHIFT',
    'SPI_EDC_CNT__SPI_SR_MEM_SEC_COUNT_MASK',
    'SPI_EDC_CNT__SPI_SR_MEM_SEC_COUNT__SHIFT',
    'SPI_EDC_CNT__SPI_WB_GRANT_30_DED_COUNT_MASK',
    'SPI_EDC_CNT__SPI_WB_GRANT_30_DED_COUNT__SHIFT',
    'SPI_EDC_CNT__SPI_WB_GRANT_30_SEC_COUNT_MASK',
    'SPI_EDC_CNT__SPI_WB_GRANT_30_SEC_COUNT__SHIFT',
    'SPI_EDC_CNT__UNUSED_MASK', 'SPI_EDC_CNT__UNUSED__SHIFT',
    'SPI_GDBG_PER_VMID_CNTL__EXCP_EN_MASK',
    'SPI_GDBG_PER_VMID_CNTL__EXCP_EN__SHIFT',
    'SPI_GDBG_PER_VMID_CNTL__EXCP_REPLACE_MASK',
    'SPI_GDBG_PER_VMID_CNTL__EXCP_REPLACE__SHIFT',
    'SPI_GDBG_PER_VMID_CNTL__LAUNCH_MODE_MASK',
    'SPI_GDBG_PER_VMID_CNTL__LAUNCH_MODE__SHIFT',
    'SPI_GDBG_PER_VMID_CNTL__STALL_VMID_MASK',
    'SPI_GDBG_PER_VMID_CNTL__STALL_VMID__SHIFT',
    'SPI_GDBG_PER_VMID_CNTL__TRAP_EN_MASK',
    'SPI_GDBG_PER_VMID_CNTL__TRAP_EN__SHIFT',
    'SPI_GDBG_PER_VMID_CNTL__TRAP_ON_END_MASK',
    'SPI_GDBG_PER_VMID_CNTL__TRAP_ON_END__SHIFT',
    'SPI_GDBG_PER_VMID_CNTL__TRAP_ON_START_MASK',
    'SPI_GDBG_PER_VMID_CNTL__TRAP_ON_START__SHIFT',
    'SPI_GDBG_TRAP_CONFIG__PIPE0_EN_MASK',
    'SPI_GDBG_TRAP_CONFIG__PIPE0_EN__SHIFT',
    'SPI_GDBG_TRAP_CONFIG__PIPE1_EN_MASK',
    'SPI_GDBG_TRAP_CONFIG__PIPE1_EN__SHIFT',
    'SPI_GDBG_TRAP_CONFIG__PIPE2_EN_MASK',
    'SPI_GDBG_TRAP_CONFIG__PIPE2_EN__SHIFT',
    'SPI_GDBG_TRAP_CONFIG__PIPE3_EN_MASK',
    'SPI_GDBG_TRAP_CONFIG__PIPE3_EN__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS0_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS0__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS1_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS1__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS2_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS2__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS3_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS3__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS4_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS4__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS5_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS5__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS6_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS6__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS7_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_CS7__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_CSG_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_CSG__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_DURATION_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_DURATION__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_GS_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_GS__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_HS_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_HS__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_MULT_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_MULT__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_PS_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_PS__SHIFT',
    'SPI_GDBG_WAVE_CNTL3__STALL_VS_MASK',
    'SPI_GDBG_WAVE_CNTL3__STALL_VS__SHIFT',
    'SPI_GDBG_WAVE_CNTL__STALL_RA_MASK',
    'SPI_GDBG_WAVE_CNTL__STALL_RA__SHIFT',
    'SPI_GDS_CREDITS__DS_CMD_CREDITS_MASK',
    'SPI_GDS_CREDITS__DS_CMD_CREDITS__SHIFT',
    'SPI_GDS_CREDITS__DS_DATA_CREDITS_MASK',
    'SPI_GDS_CREDITS__DS_DATA_CREDITS__SHIFT',
    'SPI_GDS_CREDITS__UNUSED_MASK', 'SPI_GDS_CREDITS__UNUSED__SHIFT',
    'SPI_GFX_CNTL__RESET_COUNTS_MASK',
    'SPI_GFX_CNTL__RESET_COUNTS__SHIFT',
    'SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA_MASK',
    'SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA__SHIFT',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA_MASK',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA__SHIFT',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W_MASK',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W__SHIFT',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X_MASK',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X__SHIFT',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y_MASK',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y__SHIFT',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z_MASK',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z__SHIFT',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1_MASK',
    'SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1__SHIFT',
    'SPI_LB_CTR_CTRL__CLEAR_ON_READ_MASK',
    'SPI_LB_CTR_CTRL__CLEAR_ON_READ__SHIFT',
    'SPI_LB_CTR_CTRL__LOAD_MASK', 'SPI_LB_CTR_CTRL__LOAD__SHIFT',
    'SPI_LB_CTR_CTRL__RESET_COUNTS_MASK',
    'SPI_LB_CTR_CTRL__RESET_COUNTS__SHIFT',
    'SPI_LB_CTR_CTRL__WAVES_SELECT_MASK',
    'SPI_LB_CTR_CTRL__WAVES_SELECT__SHIFT',
    'SPI_LB_CU_MASK__CU_MASK_MASK', 'SPI_LB_CU_MASK__CU_MASK__SHIFT',
    'SPI_LB_DATA_PERCU_WAVE_CS__ACTIVE_MASK',
    'SPI_LB_DATA_PERCU_WAVE_CS__ACTIVE__SHIFT',
    'SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_GS_MASK',
    'SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_GS__SHIFT',
    'SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_HS_MASK',
    'SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_HS__SHIFT',
    'SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_PS_MASK',
    'SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_PS__SHIFT',
    'SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_VS_MASK',
    'SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_VS__SHIFT',
    'SPI_LB_DATA_REG__CNT_DATA_MASK',
    'SPI_LB_DATA_REG__CNT_DATA__SHIFT',
    'SPI_LB_DATA_WAVES__COUNT0_MASK',
    'SPI_LB_DATA_WAVES__COUNT0__SHIFT',
    'SPI_LB_DATA_WAVES__COUNT1_MASK',
    'SPI_LB_DATA_WAVES__COUNT1__SHIFT',
    'SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK',
    'SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN__SHIFT',
    'SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK',
    'SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN__SHIFT',
    'SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK',
    'SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE__SHIFT',
    'SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK',
    'SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE__SHIFT',
    'SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK',
    'SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE__SHIFT',
    'SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK',
    'SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE__SHIFT',
    'SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK',
    'SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN__SHIFT',
    'SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK',
    'SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN__SHIFT',
    'SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK',
    'SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE__SHIFT',
    'SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK',
    'SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE__SHIFT',
    'SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK',
    'SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE__SHIFT',
    'SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK',
    'SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE__SHIFT',
    'SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'SPI_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'SPI_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'SPI_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'SPI_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'SPI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'SPI_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'SPI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'SPI_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'SPI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'SPI_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'SPI_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'SPI_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'SPI_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'SPI_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'SPI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'SPI_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'SPI_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'SPI_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'SPI_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK',
    'SPI_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT',
    'SPI_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK',
    'SPI_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT',
    'SPI_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK',
    'SPI_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT',
    'SPI_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK',
    'SPI_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT',
    'SPI_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'SPI_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'SPI_PERFCOUNTER1_SELECT__PERF_MODE1_MASK',
    'SPI_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT',
    'SPI_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'SPI_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'SPI_PERFCOUNTER1_SELECT__PERF_SEL1_MASK',
    'SPI_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT',
    'SPI_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'SPI_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'SPI_PERFCOUNTER2_SELECT1__PERF_MODE2_MASK',
    'SPI_PERFCOUNTER2_SELECT1__PERF_MODE2__SHIFT',
    'SPI_PERFCOUNTER2_SELECT1__PERF_MODE3_MASK',
    'SPI_PERFCOUNTER2_SELECT1__PERF_MODE3__SHIFT',
    'SPI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK',
    'SPI_PERFCOUNTER2_SELECT1__PERF_SEL2__SHIFT',
    'SPI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK',
    'SPI_PERFCOUNTER2_SELECT1__PERF_SEL3__SHIFT',
    'SPI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK',
    'SPI_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT',
    'SPI_PERFCOUNTER2_SELECT__PERF_MODE1_MASK',
    'SPI_PERFCOUNTER2_SELECT__PERF_MODE1__SHIFT',
    'SPI_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'SPI_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'SPI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK',
    'SPI_PERFCOUNTER2_SELECT__PERF_SEL1__SHIFT',
    'SPI_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'SPI_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'SPI_PERFCOUNTER3_SELECT1__PERF_MODE2_MASK',
    'SPI_PERFCOUNTER3_SELECT1__PERF_MODE2__SHIFT',
    'SPI_PERFCOUNTER3_SELECT1__PERF_MODE3_MASK',
    'SPI_PERFCOUNTER3_SELECT1__PERF_MODE3__SHIFT',
    'SPI_PERFCOUNTER3_SELECT1__PERF_SEL2_MASK',
    'SPI_PERFCOUNTER3_SELECT1__PERF_SEL2__SHIFT',
    'SPI_PERFCOUNTER3_SELECT1__PERF_SEL3_MASK',
    'SPI_PERFCOUNTER3_SELECT1__PERF_SEL3__SHIFT',
    'SPI_PERFCOUNTER3_SELECT__CNTR_MODE_MASK',
    'SPI_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT',
    'SPI_PERFCOUNTER3_SELECT__PERF_MODE1_MASK',
    'SPI_PERFCOUNTER3_SELECT__PERF_MODE1__SHIFT',
    'SPI_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'SPI_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'SPI_PERFCOUNTER3_SELECT__PERF_SEL1_MASK',
    'SPI_PERFCOUNTER3_SELECT__PERF_SEL1__SHIFT',
    'SPI_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'SPI_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK',
    'SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT',
    'SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK',
    'SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT',
    'SPI_PERFCOUNTER4_SELECT__PERF_SEL_MASK',
    'SPI_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT',
    'SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK',
    'SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT',
    'SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK',
    'SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT',
    'SPI_PERFCOUNTER5_SELECT__PERF_SEL_MASK',
    'SPI_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT',
    'SPI_PERFCOUNTER_BINS__BIN0_MAX_MASK',
    'SPI_PERFCOUNTER_BINS__BIN0_MAX__SHIFT',
    'SPI_PERFCOUNTER_BINS__BIN0_MIN_MASK',
    'SPI_PERFCOUNTER_BINS__BIN0_MIN__SHIFT',
    'SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK',
    'SPI_PERFCOUNTER_BINS__BIN1_MAX__SHIFT',
    'SPI_PERFCOUNTER_BINS__BIN1_MIN_MASK',
    'SPI_PERFCOUNTER_BINS__BIN1_MIN__SHIFT',
    'SPI_PERFCOUNTER_BINS__BIN2_MAX_MASK',
    'SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT',
    'SPI_PERFCOUNTER_BINS__BIN2_MIN_MASK',
    'SPI_PERFCOUNTER_BINS__BIN2_MIN__SHIFT',
    'SPI_PERFCOUNTER_BINS__BIN3_MAX_MASK',
    'SPI_PERFCOUNTER_BINS__BIN3_MAX__SHIFT',
    'SPI_PERFCOUNTER_BINS__BIN3_MIN_MASK',
    'SPI_PERFCOUNTER_BINS__BIN3_MIN__SHIFT',
    'SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK_MASK',
    'SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK__SHIFT',
    'SPI_PS_INPUT_ADDR__ANCILLARY_ENA_MASK',
    'SPI_PS_INPUT_ADDR__ANCILLARY_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__FRONT_FACE_ENA_MASK',
    'SPI_PS_INPUT_ADDR__FRONT_FACE_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA_MASK',
    'SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA_MASK',
    'SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA_MASK',
    'SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA_MASK',
    'SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA_MASK',
    'SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA_MASK',
    'SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA_MASK',
    'SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA_MASK',
    'SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA_MASK',
    'SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA_MASK',
    'SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA_MASK',
    'SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA_MASK',
    'SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA_MASK',
    'SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA__SHIFT',
    'SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA_MASK',
    'SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA__SHIFT',
    'SPI_PS_INPUT_CNTL_0__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_0__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_0__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_0__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_0__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_0__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_0__DUP_MASK',
    'SPI_PS_INPUT_CNTL_0__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_0__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_0__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_0__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_0__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_10__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_10__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_10__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_10__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_10__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_10__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_10__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_10__DUP_MASK',
    'SPI_PS_INPUT_CNTL_10__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_10__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_10__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_10__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_10__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_11__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_11__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_11__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_11__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_11__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_11__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_11__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_11__DUP_MASK',
    'SPI_PS_INPUT_CNTL_11__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_11__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_11__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_11__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_11__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_12__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_12__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_12__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_12__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_12__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_12__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_12__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_12__DUP_MASK',
    'SPI_PS_INPUT_CNTL_12__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_12__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_12__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_12__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_12__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_13__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_13__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_13__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_13__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_13__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_13__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_13__DUP_MASK',
    'SPI_PS_INPUT_CNTL_13__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_13__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_13__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_13__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_13__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_14__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_14__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_14__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_14__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_14__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_14__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_14__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_14__DUP_MASK',
    'SPI_PS_INPUT_CNTL_14__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_14__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_14__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_14__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_14__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_15__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_15__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_15__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_15__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_15__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_15__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_15__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_15__DUP_MASK',
    'SPI_PS_INPUT_CNTL_15__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_15__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_15__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_15__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_15__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_16__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_16__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_16__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_16__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_16__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_16__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_16__DUP_MASK',
    'SPI_PS_INPUT_CNTL_16__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_16__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_16__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_16__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_16__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_17__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_17__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_17__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_17__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_17__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_17__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_17__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_17__DUP_MASK',
    'SPI_PS_INPUT_CNTL_17__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_17__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_17__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_17__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_17__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_18__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_18__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_18__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_18__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_18__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_18__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_18__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_18__DUP_MASK',
    'SPI_PS_INPUT_CNTL_18__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_18__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_18__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_18__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_18__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_19__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_19__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_19__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_19__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_19__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_19__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_19__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_19__DUP_MASK',
    'SPI_PS_INPUT_CNTL_19__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_19__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_19__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_19__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_19__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_1__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_1__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_1__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_1__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_1__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_1__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_1__DUP_MASK',
    'SPI_PS_INPUT_CNTL_1__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_1__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_1__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_1__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_1__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_20__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_20__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_20__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_20__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_20__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_20__DUP_MASK',
    'SPI_PS_INPUT_CNTL_20__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_20__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_20__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_20__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_20__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_21__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_21__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_21__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_21__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_21__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_21__DUP_MASK',
    'SPI_PS_INPUT_CNTL_21__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_21__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_21__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_21__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_21__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_22__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_22__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_22__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_22__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_22__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_22__DUP_MASK',
    'SPI_PS_INPUT_CNTL_22__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_22__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_22__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_22__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_22__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_23__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_23__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_23__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_23__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_23__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_23__DUP_MASK',
    'SPI_PS_INPUT_CNTL_23__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_23__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_23__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_23__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_23__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_24__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_24__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_24__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_24__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_24__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_24__DUP_MASK',
    'SPI_PS_INPUT_CNTL_24__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_24__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_24__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_24__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_24__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_25__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_25__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_25__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_25__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_25__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_25__DUP_MASK',
    'SPI_PS_INPUT_CNTL_25__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_25__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_25__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_25__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_25__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_26__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_26__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_26__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_26__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_26__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_26__DUP_MASK',
    'SPI_PS_INPUT_CNTL_26__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_26__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_26__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_26__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_26__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_27__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_27__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_27__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_27__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_27__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_27__DUP_MASK',
    'SPI_PS_INPUT_CNTL_27__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_27__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_27__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_27__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_27__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_28__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_28__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_28__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_28__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_28__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_28__DUP_MASK',
    'SPI_PS_INPUT_CNTL_28__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_28__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_28__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_28__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_28__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_29__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_29__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_29__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_29__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_29__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_29__DUP_MASK',
    'SPI_PS_INPUT_CNTL_29__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_29__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_29__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_29__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_29__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_2__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_2__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_2__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_2__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_2__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_2__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_2__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_2__DUP_MASK',
    'SPI_PS_INPUT_CNTL_2__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_2__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_2__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_2__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_2__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_30__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_30__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_30__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_30__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_30__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_30__DUP_MASK',
    'SPI_PS_INPUT_CNTL_30__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_30__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_30__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_30__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_30__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_31__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_31__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_31__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_31__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_31__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_31__DUP_MASK',
    'SPI_PS_INPUT_CNTL_31__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_31__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_31__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_31__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_31__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_3__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_3__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_3__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_3__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_3__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_3__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_3__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_3__DUP_MASK',
    'SPI_PS_INPUT_CNTL_3__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_3__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_3__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_3__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_3__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_4__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_4__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_4__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_4__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_4__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_4__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_4__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_4__DUP_MASK',
    'SPI_PS_INPUT_CNTL_4__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_4__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_4__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_4__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_4__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_5__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_5__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_5__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_5__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_5__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_5__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_5__DUP_MASK',
    'SPI_PS_INPUT_CNTL_5__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_5__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_5__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_5__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_5__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_6__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_6__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_6__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_6__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_6__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_6__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_6__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_6__DUP_MASK',
    'SPI_PS_INPUT_CNTL_6__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_6__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_6__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_6__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_6__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_7__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_7__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_7__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_7__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_7__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_7__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_7__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_7__DUP_MASK',
    'SPI_PS_INPUT_CNTL_7__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_7__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_7__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_7__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_7__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_8__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_8__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_8__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_8__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_8__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_8__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_8__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_8__DUP_MASK',
    'SPI_PS_INPUT_CNTL_8__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_8__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_8__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_8__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_8__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_9__ATTR0_VALID_MASK',
    'SPI_PS_INPUT_CNTL_9__ATTR0_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_9__ATTR1_VALID_MASK',
    'SPI_PS_INPUT_CNTL_9__ATTR1_VALID__SHIFT',
    'SPI_PS_INPUT_CNTL_9__CYL_WRAP_MASK',
    'SPI_PS_INPUT_CNTL_9__CYL_WRAP__SHIFT',
    'SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_MASK',
    'SPI_PS_INPUT_CNTL_9__DEFAULT_VAL__SHIFT',
    'SPI_PS_INPUT_CNTL_9__DUP_MASK',
    'SPI_PS_INPUT_CNTL_9__DUP__SHIFT',
    'SPI_PS_INPUT_CNTL_9__FLAT_SHADE_MASK',
    'SPI_PS_INPUT_CNTL_9__FLAT_SHADE__SHIFT',
    'SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE_MASK',
    'SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE__SHIFT',
    'SPI_PS_INPUT_CNTL_9__OFFSET_MASK',
    'SPI_PS_INPUT_CNTL_9__OFFSET__SHIFT',
    'SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1__SHIFT',
    'SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_MASK',
    'SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX__SHIFT',
    'SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1_MASK',
    'SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1__SHIFT',
    'SPI_PS_INPUT_ENA__ANCILLARY_ENA_MASK',
    'SPI_PS_INPUT_ENA__ANCILLARY_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__FRONT_FACE_ENA_MASK',
    'SPI_PS_INPUT_ENA__FRONT_FACE_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA_MASK',
    'SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA_MASK',
    'SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA_MASK',
    'SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA_MASK',
    'SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__PERSP_CENTER_ENA_MASK',
    'SPI_PS_INPUT_ENA__PERSP_CENTER_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA_MASK',
    'SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA_MASK',
    'SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA_MASK',
    'SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA_MASK',
    'SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA_MASK',
    'SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA_MASK',
    'SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA_MASK',
    'SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA_MASK',
    'SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA__SHIFT',
    'SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA_MASK',
    'SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA__SHIFT',
    'SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE_MASK',
    'SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE__SHIFT',
    'SPI_PS_IN_CONTROL__LATE_PC_DEALLOC_MASK',
    'SPI_PS_IN_CONTROL__LATE_PC_DEALLOC__SHIFT',
    'SPI_PS_IN_CONTROL__NUM_INTERP_MASK',
    'SPI_PS_IN_CONTROL__NUM_INTERP__SHIFT',
    'SPI_PS_IN_CONTROL__OFFCHIP_PARAM_EN_MASK',
    'SPI_PS_IN_CONTROL__OFFCHIP_PARAM_EN__SHIFT',
    'SPI_PS_IN_CONTROL__PARAM_GEN_MASK',
    'SPI_PS_IN_CONTROL__PARAM_GEN__SHIFT',
    'SPI_PS_MAX_WAVE_ID__MAX_COLLISION_WAVE_ID_MASK',
    'SPI_PS_MAX_WAVE_ID__MAX_COLLISION_WAVE_ID__SHIFT',
    'SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID_MASK',
    'SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT',
    'SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID_MASK',
    'SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID__SHIFT',
    'SPI_RESET_DEBUG__DISABLE_GFX_RESET_MASK',
    'SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID_MASK',
    'SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID__SHIFT',
    'SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY_MASK',
    'SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY__SHIFT',
    'SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE_MASK',
    'SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE__SHIFT',
    'SPI_RESET_DEBUG__DISABLE_GFX_RESET__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_0__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_0__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_0__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_0__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_0__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_0__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_0__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_0__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_0__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_0__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_10__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_10__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_10__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_10__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_10__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_10__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_10__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_10__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_10__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_10__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_11__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_11__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_11__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_11__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_11__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_11__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_11__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_11__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_11__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_11__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_12__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_12__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_12__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_12__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_12__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_12__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_12__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_12__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_12__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_12__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_13__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_13__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_13__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_13__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_13__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_13__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_13__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_13__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_13__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_13__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_14__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_14__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_14__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_14__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_14__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_14__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_14__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_14__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_14__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_14__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_15__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_15__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_15__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_15__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_15__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_15__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_15__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_15__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_15__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_15__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_1__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_1__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_1__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_1__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_1__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_1__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_1__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_1__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_1__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_1__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_2__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_2__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_2__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_2__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_2__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_2__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_2__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_2__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_2__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_2__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_3__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_3__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_3__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_3__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_3__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_3__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_3__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_3__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_3__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_3__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_4__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_4__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_4__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_4__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_4__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_4__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_4__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_4__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_4__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_4__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_5__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_5__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_5__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_5__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_5__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_5__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_5__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_5__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_6__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_6__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_6__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_6__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_6__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_6__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_6__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_6__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_6__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_6__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_7__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_7__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_7__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_7__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_7__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_7__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_7__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_7__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_7__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_7__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_8__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_8__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_8__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_8__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_8__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_8__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_8__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_8__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_8__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_8__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_9__BARRIERS_MASK',
    'SPI_RESOURCE_RESERVE_CU_9__BARRIERS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_9__LDS_MASK',
    'SPI_RESOURCE_RESERVE_CU_9__LDS__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_9__SGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_9__SGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_9__VGPR_MASK',
    'SPI_RESOURCE_RESERVE_CU_9__VGPR__SHIFT',
    'SPI_RESOURCE_RESERVE_CU_9__WAVES_MASK',
    'SPI_RESOURCE_RESERVE_CU_9__WAVES__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_0__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_0__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_10__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_10__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_11__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_11__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_12__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_12__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_13__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_13__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_14__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_14__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_15__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_15__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_1__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_1__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_2__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_2__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_3__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_3__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_4__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_4__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_5__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_5__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_6__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_6__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_7__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_7__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_8__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_8__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_9__EN_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_9__EN__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY__SHIFT',
    'SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK_MASK',
    'SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK__SHIFT',
    'SPI_SCRATCH_ADDR_CHECK__RESERVED_MASK',
    'SPI_SCRATCH_ADDR_CHECK__RESERVED__SHIFT',
    'SPI_SCRATCH_ADDR_STATUS__ME_ID_MASK',
    'SPI_SCRATCH_ADDR_STATUS__ME_ID__SHIFT',
    'SPI_SCRATCH_ADDR_STATUS__OVERFLOW_DETECTED_MASK',
    'SPI_SCRATCH_ADDR_STATUS__OVERFLOW_DETECTED__SHIFT',
    'SPI_SCRATCH_ADDR_STATUS__PIPE_ID_MASK',
    'SPI_SCRATCH_ADDR_STATUS__PIPE_ID__SHIFT',
    'SPI_SCRATCH_ADDR_STATUS__WRITE_DIS_MASK',
    'SPI_SCRATCH_ADDR_STATUS__WRITE_DIS__SHIFT',
    'SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT_MASK',
    'SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT_MASK',
    'SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT_MASK',
    'SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT_MASK',
    'SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT_MASK',
    'SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT_MASK',
    'SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT_MASK',
    'SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT_MASK',
    'SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_LATE_ALLOC_VS__LIMIT_MASK',
    'SPI_SHADER_LATE_ALLOC_VS__LIMIT__SHIFT',
    'SPI_SHADER_PGM_HI_ES__MEM_BASE_MASK',
    'SPI_SHADER_PGM_HI_ES__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_HI_GS__MEM_BASE_MASK',
    'SPI_SHADER_PGM_HI_GS__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_HI_HS__MEM_BASE_MASK',
    'SPI_SHADER_PGM_HI_HS__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_HI_LS__MEM_BASE_MASK',
    'SPI_SHADER_PGM_HI_LS__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_HI_PS__MEM_BASE_MASK',
    'SPI_SHADER_PGM_HI_PS__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_HI_VS__MEM_BASE_MASK',
    'SPI_SHADER_PGM_HI_VS__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_LO_ES__MEM_BASE_MASK',
    'SPI_SHADER_PGM_LO_ES__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_LO_GS__MEM_BASE_MASK',
    'SPI_SHADER_PGM_LO_GS__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_LO_HS__MEM_BASE_MASK',
    'SPI_SHADER_PGM_LO_HS__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_LO_LS__MEM_BASE_MASK',
    'SPI_SHADER_PGM_LO_LS__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_LO_PS__MEM_BASE_MASK',
    'SPI_SHADER_PGM_LO_PS__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_LO_VS__MEM_BASE_MASK',
    'SPI_SHADER_PGM_LO_VS__MEM_BASE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__CDBG_USER_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__CDBG_USER__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__FP16_OVFL_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__FP16_OVFL__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__GS_VGPR_COMP_CNT_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__GS_VGPR_COMP_CNT__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__PRIORITY_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__PRIORITY__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__PRIV_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__PRIV__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__SGPRS_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__SGPRS__SHIFT',
    'SPI_SHADER_PGM_RSRC1_GS__VGPRS_MASK',
    'SPI_SHADER_PGM_RSRC1_GS__VGPRS__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__CDBG_USER_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__CDBG_USER__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__FP16_OVFL_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__FP16_OVFL__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__LS_VGPR_COMP_CNT_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__LS_VGPR_COMP_CNT__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__PRIORITY_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__PRIORITY__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__PRIV_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__PRIV__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__SGPRS_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__SGPRS__SHIFT',
    'SPI_SHADER_PGM_RSRC1_HS__VGPRS_MASK',
    'SPI_SHADER_PGM_RSRC1_HS__VGPRS__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__CDBG_USER_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__CDBG_USER__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__FP16_OVFL_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__FP16_OVFL__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__PRIORITY_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__PRIORITY__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__PRIV_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__PRIV__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__SGPRS_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__SGPRS__SHIFT',
    'SPI_SHADER_PGM_RSRC1_PS__VGPRS_MASK',
    'SPI_SHADER_PGM_RSRC1_PS__VGPRS__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__CDBG_USER_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__CDBG_USER__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__FP16_OVFL_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__FP16_OVFL__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__PRIORITY_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__PRIORITY__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__PRIV_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__PRIV__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__SGPRS_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__SGPRS__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__VGPRS_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__VGPRS__SHIFT',
    'SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT_MASK',
    'SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS_VS__EXCP_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_GS_VS__EXCP_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS_VS__LDS_SIZE_MASK',
    'SPI_SHADER_PGM_RSRC2_GS_VS__LDS_SIZE__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS_VS__OC_LDS_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_GS_VS__OC_LDS_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS_VS__SCRATCH_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_GS_VS__SCRATCH_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS_VS__SKIP_USGPR0_MASK',
    'SPI_SHADER_PGM_RSRC2_GS_VS__SKIP_USGPR0__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS_VS__TRAP_PRESENT_MASK',
    'SPI_SHADER_PGM_RSRC2_GS_VS__TRAP_PRESENT__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MASK',
    'SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MSB_MASK',
    'SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MSB__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS_VS__VGPR_COMP_CNT_MASK',
    'SPI_SHADER_PGM_RSRC2_GS_VS__VGPR_COMP_CNT__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS__ES_VGPR_COMP_CNT_MASK',
    'SPI_SHADER_PGM_RSRC2_GS__ES_VGPR_COMP_CNT__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS__EXCP_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_GS__EXCP_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS__LDS_SIZE_MASK',
    'SPI_SHADER_PGM_RSRC2_GS__LDS_SIZE__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS__OC_LDS_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_GS__OC_LDS_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS__SKIP_USGPR0_MASK',
    'SPI_SHADER_PGM_RSRC2_GS__SKIP_USGPR0__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT_MASK',
    'SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MASK',
    'SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MSB_MASK',
    'SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MSB__SHIFT',
    'SPI_SHADER_PGM_RSRC2_GS__USER_SGPR__SHIFT',
    'SPI_SHADER_PGM_RSRC2_HS__EXCP_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_HS__EXCP_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_HS__LDS_SIZE_MASK',
    'SPI_SHADER_PGM_RSRC2_HS__LDS_SIZE__SHIFT',
    'SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_HS__SKIP_USGPR0_MASK',
    'SPI_SHADER_PGM_RSRC2_HS__SKIP_USGPR0__SHIFT',
    'SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT_MASK',
    'SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT__SHIFT',
    'SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MASK',
    'SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MSB_MASK',
    'SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MSB__SHIFT',
    'SPI_SHADER_PGM_RSRC2_HS__USER_SGPR__SHIFT',
    'SPI_SHADER_PGM_RSRC2_PS__EXCP_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_PS__EXCP_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE_MASK',
    'SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE__SHIFT',
    'SPI_SHADER_PGM_RSRC2_PS__LOAD_COLLISION_WAVEID_MASK',
    'SPI_SHADER_PGM_RSRC2_PS__LOAD_COLLISION_WAVEID__SHIFT',
    'SPI_SHADER_PGM_RSRC2_PS__LOAD_INTRAWAVE_COLLISION_MASK',
    'SPI_SHADER_PGM_RSRC2_PS__LOAD_INTRAWAVE_COLLISION__SHIFT',
    'SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_PS__SKIP_USGPR0_MASK',
    'SPI_SHADER_PGM_RSRC2_PS__SKIP_USGPR0__SHIFT',
    'SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT_MASK',
    'SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT__SHIFT',
    'SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MASK',
    'SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MSB_MASK',
    'SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MSB__SHIFT',
    'SPI_SHADER_PGM_RSRC2_PS__USER_SGPR__SHIFT',
    'SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__EXCP_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__EXCP_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__PC_BASE_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__PC_BASE_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__SKIP_USGPR0_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__SKIP_USGPR0__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__SO_EN_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__SO_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MSB_MASK',
    'SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MSB__SHIFT',
    'SPI_SHADER_PGM_RSRC2_VS__USER_SGPR__SHIFT',
    'SPI_SHADER_PGM_RSRC3_GS__CU_EN_MASK',
    'SPI_SHADER_PGM_RSRC3_GS__CU_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD_MASK',
    'SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD__SHIFT',
    'SPI_SHADER_PGM_RSRC3_GS__SIMD_DISABLE_MASK',
    'SPI_SHADER_PGM_RSRC3_GS__SIMD_DISABLE__SHIFT',
    'SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT_MASK',
    'SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT__SHIFT',
    'SPI_SHADER_PGM_RSRC3_HS__CU_EN_MASK',
    'SPI_SHADER_PGM_RSRC3_HS__CU_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD_MASK',
    'SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD__SHIFT',
    'SPI_SHADER_PGM_RSRC3_HS__SIMD_DISABLE_MASK',
    'SPI_SHADER_PGM_RSRC3_HS__SIMD_DISABLE__SHIFT',
    'SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT_MASK',
    'SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT__SHIFT',
    'SPI_SHADER_PGM_RSRC3_PS__CU_EN_MASK',
    'SPI_SHADER_PGM_RSRC3_PS__CU_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD_MASK',
    'SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD__SHIFT',
    'SPI_SHADER_PGM_RSRC3_PS__SIMD_DISABLE_MASK',
    'SPI_SHADER_PGM_RSRC3_PS__SIMD_DISABLE__SHIFT',
    'SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT_MASK',
    'SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT__SHIFT',
    'SPI_SHADER_PGM_RSRC3_VS__CU_EN_MASK',
    'SPI_SHADER_PGM_RSRC3_VS__CU_EN__SHIFT',
    'SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD_MASK',
    'SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD__SHIFT',
    'SPI_SHADER_PGM_RSRC3_VS__SIMD_DISABLE_MASK',
    'SPI_SHADER_PGM_RSRC3_VS__SIMD_DISABLE__SHIFT',
    'SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT_MASK',
    'SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT__SHIFT',
    'SPI_SHADER_PGM_RSRC4_GS__GROUP_FIFO_DEPTH_MASK',
    'SPI_SHADER_PGM_RSRC4_GS__GROUP_FIFO_DEPTH__SHIFT',
    'SPI_SHADER_PGM_RSRC4_GS__SPI_SHADER_LATE_ALLOC_GS_MASK',
    'SPI_SHADER_PGM_RSRC4_GS__SPI_SHADER_LATE_ALLOC_GS__SHIFT',
    'SPI_SHADER_PGM_RSRC4_HS__GROUP_FIFO_DEPTH_MASK',
    'SPI_SHADER_PGM_RSRC4_HS__GROUP_FIFO_DEPTH__SHIFT',
    'SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT_MASK',
    'SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT_MASK',
    'SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT_MASK',
    'SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT_MASK',
    'SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT__SHIFT',
    'SPI_SHADER_USER_DATA_ADDR_HI_GS__MEM_BASE_MASK',
    'SPI_SHADER_USER_DATA_ADDR_HI_GS__MEM_BASE__SHIFT',
    'SPI_SHADER_USER_DATA_ADDR_HI_HS__MEM_BASE_MASK',
    'SPI_SHADER_USER_DATA_ADDR_HI_HS__MEM_BASE__SHIFT',
    'SPI_SHADER_USER_DATA_ADDR_LO_GS__MEM_BASE_MASK',
    'SPI_SHADER_USER_DATA_ADDR_LO_GS__MEM_BASE__SHIFT',
    'SPI_SHADER_USER_DATA_ADDR_LO_HS__MEM_BASE_MASK',
    'SPI_SHADER_USER_DATA_ADDR_LO_HS__MEM_BASE__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_0__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_0__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_10__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_10__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_11__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_11__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_12__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_12__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_13__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_13__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_14__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_14__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_15__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_15__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_16__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_16__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_17__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_17__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_18__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_18__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_19__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_19__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_1__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_1__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_20__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_20__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_21__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_21__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_22__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_22__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_23__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_23__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_24__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_24__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_25__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_25__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_26__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_26__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_27__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_27__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_28__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_28__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_29__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_29__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_2__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_2__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_30__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_30__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_31__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_31__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_3__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_3__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_4__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_4__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_5__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_5__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_6__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_6__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_7__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_7__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_8__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_8__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_COMMON_9__DATA_MASK',
    'SPI_SHADER_USER_DATA_COMMON_9__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_0__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_0__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_10__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_10__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_11__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_11__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_12__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_12__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_13__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_13__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_14__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_14__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_15__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_15__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_16__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_16__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_17__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_17__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_18__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_18__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_19__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_19__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_1__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_1__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_20__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_20__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_21__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_21__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_22__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_22__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_23__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_23__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_24__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_24__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_25__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_25__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_26__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_26__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_27__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_27__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_28__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_28__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_29__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_29__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_2__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_2__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_30__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_30__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_31__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_31__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_3__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_3__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_4__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_4__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_5__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_5__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_6__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_6__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_7__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_7__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_8__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_8__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_ES_9__DATA_MASK',
    'SPI_SHADER_USER_DATA_ES_9__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_0__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_0__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_10__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_10__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_11__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_11__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_12__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_12__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_13__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_13__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_14__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_14__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_15__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_15__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_16__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_16__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_17__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_17__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_18__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_18__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_19__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_19__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_1__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_1__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_20__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_20__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_21__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_21__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_22__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_22__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_23__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_23__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_24__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_24__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_25__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_25__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_26__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_26__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_27__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_27__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_28__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_28__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_29__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_29__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_2__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_2__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_30__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_30__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_31__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_31__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_3__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_3__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_4__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_4__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_5__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_5__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_6__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_6__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_7__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_7__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_8__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_8__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_LS_9__DATA_MASK',
    'SPI_SHADER_USER_DATA_LS_9__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_0__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_0__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_10__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_10__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_11__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_11__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_12__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_12__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_13__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_13__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_14__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_14__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_15__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_15__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_16__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_16__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_17__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_17__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_18__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_18__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_19__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_19__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_1__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_1__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_20__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_20__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_21__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_21__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_22__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_22__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_23__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_23__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_24__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_24__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_25__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_25__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_26__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_26__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_27__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_27__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_28__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_28__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_29__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_29__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_2__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_2__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_30__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_30__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_31__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_31__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_3__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_3__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_4__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_4__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_5__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_5__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_6__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_6__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_7__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_7__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_8__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_8__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_PS_9__DATA_MASK',
    'SPI_SHADER_USER_DATA_PS_9__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_0__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_0__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_10__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_10__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_11__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_11__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_12__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_12__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_13__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_13__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_14__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_14__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_15__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_15__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_16__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_16__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_17__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_17__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_18__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_18__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_19__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_19__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_1__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_1__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_20__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_20__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_21__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_21__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_22__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_22__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_23__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_23__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_24__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_24__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_25__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_25__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_26__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_26__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_27__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_27__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_28__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_28__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_29__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_29__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_2__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_2__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_30__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_30__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_31__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_31__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_3__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_3__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_4__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_4__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_5__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_5__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_6__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_6__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_7__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_7__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_8__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_8__DATA__SHIFT',
    'SPI_SHADER_USER_DATA_VS_9__DATA_MASK',
    'SPI_SHADER_USER_DATA_VS_9__DATA__SHIFT',
    'SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT_MASK',
    'SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT__SHIFT',
    'SPI_START_PHASE__SGPR_START_PHASE_MASK',
    'SPI_START_PHASE__SGPR_START_PHASE__SHIFT',
    'SPI_START_PHASE__SPI_TD_GAP_MASK',
    'SPI_START_PHASE__SPI_TD_GAP__SHIFT',
    'SPI_START_PHASE__VGPR_START_PHASE_MASK',
    'SPI_START_PHASE__VGPR_START_PHASE__SHIFT',
    'SPI_START_PHASE__WAVE_START_PHASE_MASK',
    'SPI_START_PHASE__WAVE_START_PHASE__SHIFT',
    'SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE_MASK',
    'SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE__SHIFT',
    'SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE_MASK',
    'SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE__SHIFT',
    'SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE_MASK',
    'SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE__SHIFT',
    'SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE_MASK',
    'SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE__SHIFT',
    'SPI_TMPRING_SIZE__WAVESIZE_MASK',
    'SPI_TMPRING_SIZE__WAVESIZE__SHIFT',
    'SPI_TMPRING_SIZE__WAVES_MASK', 'SPI_TMPRING_SIZE__WAVES__SHIFT',
    'SPI_UE_ERR_STATUS_HI__ECC_MASK',
    'SPI_UE_ERR_STATUS_HI__ECC__SHIFT',
    'SPI_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'SPI_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'SPI_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'SPI_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'SPI_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'SPI_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'SPI_UE_ERR_STATUS_HI__PARITY_MASK',
    'SPI_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'SPI_UE_ERR_STATUS_HI__RESERVED_MASK',
    'SPI_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'SPI_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'SPI_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'SPI_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'SPI_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'SPI_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'SPI_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'SPI_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'SPI_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'SPI_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'SPI_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT_MASK',
    'SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT__SHIFT',
    'SPI_VS_OUT_CONFIG__VS_HALF_PACK_MASK',
    'SPI_VS_OUT_CONFIG__VS_HALF_PACK__SHIFT',
    'SPI_WAVE_LIMIT_CNTL__GS_WAVE_GRAN_MASK',
    'SPI_WAVE_LIMIT_CNTL__GS_WAVE_GRAN__SHIFT',
    'SPI_WAVE_LIMIT_CNTL__HS_WAVE_GRAN_MASK',
    'SPI_WAVE_LIMIT_CNTL__HS_WAVE_GRAN__SHIFT',
    'SPI_WAVE_LIMIT_CNTL__PS_WAVE_GRAN_MASK',
    'SPI_WAVE_LIMIT_CNTL__PS_WAVE_GRAN__SHIFT',
    'SPI_WAVE_LIMIT_CNTL__VS_WAVE_GRAN_MASK',
    'SPI_WAVE_LIMIT_CNTL__VS_WAVE_GRAN__SHIFT',
    'SPI_WCL_PIPE_PERCENT_CS0__VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_CS0__VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_CS1__VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_CS1__VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_CS2__VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_CS2__VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_CS3__VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_CS3__VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_CS4__VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_CS4__VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_CS5__VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_CS5__VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_CS6__VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_CS6__VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_CS7__VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_CS7__VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_GFX__VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_GFX__VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE__SHIFT',
    'SPI_WCL_PIPE_PERCENT_HP3D__VALUE_MASK',
    'SPI_WCL_PIPE_PERCENT_HP3D__VALUE__SHIFT',
    'SPI_WF_LIFETIME_CNTL__EN_MASK',
    'SPI_WF_LIFETIME_CNTL__EN__SHIFT',
    'SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD_MASK',
    'SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD__SHIFT',
    'SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN_MASK',
    'SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN__SHIFT',
    'SPI_WF_LIFETIME_DEBUG__START_VALUE_MASK',
    'SPI_WF_LIFETIME_DEBUG__START_VALUE__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_0__EN_WARN_MASK',
    'SPI_WF_LIFETIME_LIMIT_0__EN_WARN__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_0__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_LIMIT_0__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_1__EN_WARN_MASK',
    'SPI_WF_LIFETIME_LIMIT_1__EN_WARN__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_1__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_LIMIT_1__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_2__EN_WARN_MASK',
    'SPI_WF_LIFETIME_LIMIT_2__EN_WARN__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_2__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_LIMIT_2__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_3__EN_WARN_MASK',
    'SPI_WF_LIFETIME_LIMIT_3__EN_WARN__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_3__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_LIMIT_3__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_4__EN_WARN_MASK',
    'SPI_WF_LIFETIME_LIMIT_4__EN_WARN__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_4__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_LIMIT_4__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_5__EN_WARN_MASK',
    'SPI_WF_LIFETIME_LIMIT_5__EN_WARN__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_5__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_LIMIT_5__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_6__EN_WARN_MASK',
    'SPI_WF_LIFETIME_LIMIT_6__EN_WARN__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_6__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_LIMIT_6__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_7__EN_WARN_MASK',
    'SPI_WF_LIFETIME_LIMIT_7__EN_WARN__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_7__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_LIMIT_7__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_8__EN_WARN_MASK',
    'SPI_WF_LIFETIME_LIMIT_8__EN_WARN__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_8__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_LIMIT_8__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_9__EN_WARN_MASK',
    'SPI_WF_LIFETIME_LIMIT_9__EN_WARN__SHIFT',
    'SPI_WF_LIFETIME_LIMIT_9__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_LIMIT_9__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_0__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_0__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_0__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_0__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_10__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_10__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_10__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_10__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_11__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_11__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_11__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_11__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_12__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_12__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_12__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_12__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_13__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_13__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_13__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_13__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_14__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_14__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_14__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_14__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_15__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_15__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_15__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_15__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_16__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_16__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_16__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_16__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_17__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_17__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_17__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_17__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_18__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_18__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_18__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_18__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_19__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_19__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_19__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_19__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_1__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_1__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_1__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_1__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_20__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_20__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_20__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_20__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_2__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_2__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_2__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_2__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_3__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_3__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_3__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_3__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_4__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_4__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_4__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_4__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_5__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_5__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_5__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_5__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_6__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_6__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_6__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_6__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_7__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_7__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_7__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_7__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_8__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_8__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_8__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_8__MAX_CNT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_9__INT_SENT_MASK',
    'SPI_WF_LIFETIME_STATUS_9__INT_SENT__SHIFT',
    'SPI_WF_LIFETIME_STATUS_9__MAX_CNT_MASK',
    'SPI_WF_LIFETIME_STATUS_9__MAX_CNT__SHIFT',
    'SP_MFMA_PORTD_RD_CONFIG__LAST_PASS_MASK',
    'SP_MFMA_PORTD_RD_CONFIG__LAST_PASS__SHIFT',
    'SP_MFMA_PORTD_RD_CONFIG__PORTD_PATTERN_MASK',
    'SP_MFMA_PORTD_RD_CONFIG__PORTD_PATTERN__SHIFT',
    'SP_MFMA_PORTD_RD_CONFIG__SET_MASK',
    'SP_MFMA_PORTD_RD_CONFIG__SET__SHIFT',
    'SP_MFMA_PORTD_RD_CONFIG__TYPE_MASK',
    'SP_MFMA_PORTD_RD_CONFIG__TYPE__SHIFT',
    'SQC_CACHES__COMPLETE_MASK', 'SQC_CACHES__COMPLETE__SHIFT',
    'SQC_CACHES__INVALIDATE_MASK', 'SQC_CACHES__INVALIDATE__SHIFT',
    'SQC_CACHES__TARGET_DATA_MASK', 'SQC_CACHES__TARGET_DATA__SHIFT',
    'SQC_CACHES__TARGET_INST_MASK', 'SQC_CACHES__TARGET_INST__SHIFT',
    'SQC_CACHES__VOL_MASK', 'SQC_CACHES__VOL__SHIFT',
    'SQC_CACHES__WRITEBACK_MASK', 'SQC_CACHES__WRITEBACK__SHIFT',
    'SQC_CE_EDC_HI__CE_CNT_MASK', 'SQC_CE_EDC_HI__CE_CNT__SHIFT',
    'SQC_CE_EDC_HI__ECC_MASK', 'SQC_CE_EDC_HI__ECC__SHIFT',
    'SQC_CE_EDC_HI__ERR_INFO_MASK',
    'SQC_CE_EDC_HI__ERR_INFO_VALID_FLAG_MASK',
    'SQC_CE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'SQC_CE_EDC_HI__ERR_INFO__SHIFT', 'SQC_CE_EDC_HI__POSION_MASK',
    'SQC_CE_EDC_HI__POSION__SHIFT',
    'SQC_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK',
    'SQC_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT',
    'SQC_CE_EDC_LO__ADDRESS_MASK', 'SQC_CE_EDC_LO__ADDRESS__SHIFT',
    'SQC_CE_EDC_LO__MEM_ID_MASK', 'SQC_CE_EDC_LO__MEM_ID__SHIFT',
    'SQC_CE_EDC_LO__STATUS_VALID_FLAG_MASK',
    'SQC_CE_EDC_LO__STATUS_VALID_FLAG__SHIFT',
    'SQC_CONFIG__DATA_CACHE_SIZE_MASK',
    'SQC_CONFIG__DATA_CACHE_SIZE__SHIFT',
    'SQC_CONFIG__DISABLE_PREFETCH_CROSS_4K_BOUNDARY_CHECK_MASK',
    'SQC_CONFIG__DISABLE_PREFETCH_CROSS_4K_BOUNDARY_CHECK__SHIFT',
    'SQC_CONFIG__EVICT_LRU_MASK', 'SQC_CONFIG__EVICT_LRU__SHIFT',
    'SQC_CONFIG__FORCE_1_BANK_MASK',
    'SQC_CONFIG__FORCE_1_BANK__SHIFT',
    'SQC_CONFIG__FORCE_2_BANK_MASK',
    'SQC_CONFIG__FORCE_2_BANK__SHIFT',
    'SQC_CONFIG__FORCE_ALWAYS_MISS_MASK',
    'SQC_CONFIG__FORCE_ALWAYS_MISS__SHIFT',
    'SQC_CONFIG__FORCE_IN_ORDER_MASK',
    'SQC_CONFIG__FORCE_IN_ORDER__SHIFT',
    'SQC_CONFIG__HIT_FIFO_DEPTH_MASK',
    'SQC_CONFIG__HIT_FIFO_DEPTH__SHIFT',
    'SQC_CONFIG__IDENTITY_HASH_BANK_MASK',
    'SQC_CONFIG__IDENTITY_HASH_BANK__SHIFT',
    'SQC_CONFIG__IDENTITY_HASH_SET_MASK',
    'SQC_CONFIG__IDENTITY_HASH_SET__SHIFT',
    'SQC_CONFIG__INST_CACHE_SIZE_MASK',
    'SQC_CONFIG__INST_CACHE_SIZE__SHIFT',
    'SQC_CONFIG__INST_PRF_COUNT_MASK',
    'SQC_CONFIG__INST_PRF_COUNT__SHIFT',
    'SQC_CONFIG__INST_PRF_FILTER_DIS_MASK',
    'SQC_CONFIG__INST_PRF_FILTER_DIS__SHIFT',
    'SQC_CONFIG__LS_DISABLE_CLOCKS_MASK',
    'SQC_CONFIG__LS_DISABLE_CLOCKS__SHIFT',
    'SQC_CONFIG__MEM_LS_DISABLE_MASK',
    'SQC_CONFIG__MEM_LS_DISABLE__SHIFT',
    'SQC_CONFIG__MISS_FIFO_DEPTH_MASK',
    'SQC_CONFIG__MISS_FIFO_DEPTH__SHIFT',
    'SQC_CONFIG__PER_VMID_INV_DISABLE_MASK',
    'SQC_CONFIG__PER_VMID_INV_DISABLE__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__CLIENTID_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__CLIENTID__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__FORCE_IN_ORDER_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__FORCE_MISS_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__FORCE_MISS__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__GPUVM_64K_DEF_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__RESERVED_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__RESERVED__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__RESP_FAULT_MODE_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL1__RESP_MODE_MASK',
    'SQC_DCACHE_UTCL1_CNTL1__RESP_MODE__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__ARB_BURST_MODE_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__ARB_BURST_MODE__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__DIS_EDC_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__DIS_EDC__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__FORCE_SNOOP_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__FORCE_SNOOP__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__GPUVM_INV_MODE_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__LINE_VALID_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__LINE_VALID__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_VMID_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_VMID__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__RESERVED_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__RESERVED__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT',
    'SQC_DCACHE_UTCL1_CNTL2__SPARE_MASK',
    'SQC_DCACHE_UTCL1_CNTL2__SPARE__SHIFT',
    'SQC_DCACHE_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'SQC_DCACHE_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'SQC_DCACHE_UTCL1_STATUS__PRT_DETECTED_MASK',
    'SQC_DCACHE_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'SQC_DCACHE_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'SQC_DCACHE_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'SQC_DSM_CNTL2A__DATA_BANK_RAM_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2A__DATA_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2A__DATA_BANK_RAM_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2A__DATA_BANK_RAM_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2A__DATA_HIT_FIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2A__DATA_HIT_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2A__DATA_HIT_FIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2A__DATA_HIT_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2A__DATA_MISS_FIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2A__DATA_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2A__DATA_MISS_FIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2A__DATA_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2A__DATA_TAG_RAM_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2A__DATA_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2A__DATA_TAG_RAM_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2A__DATA_TAG_RAM_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2A__INST_BANK_RAM_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2A__INST_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2A__INST_BANK_RAM_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2A__INST_BANK_RAM_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2A__INST_MISS_FIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2A__INST_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2A__INST_MISS_FIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2A__INST_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2A__INST_TAG_RAM_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2A__INST_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2A__INST_TAG_RAM_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2A__INST_TAG_RAM_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2B__DATA_BANK_RAM_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2B__DATA_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2B__DATA_BANK_RAM_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2B__DATA_BANK_RAM_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2B__DATA_HIT_FIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2B__DATA_HIT_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2B__DATA_HIT_FIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2B__DATA_HIT_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2B__DATA_MISS_FIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2B__DATA_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2B__DATA_MISS_FIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2B__DATA_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2B__DATA_TAG_RAM_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2B__DATA_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2B__DATA_TAG_RAM_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2B__DATA_TAG_RAM_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2B__INST_BANK_RAM_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2B__INST_BANK_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2B__INST_BANK_RAM_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2B__INST_BANK_RAM_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2B__INST_MISS_FIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2B__INST_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2B__INST_MISS_FIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2B__INST_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2B__INST_TAG_RAM_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2B__INST_TAG_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2B__INST_TAG_RAM_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2B__INST_TAG_RAM_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2E__DATA_CU3_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2E__DATA_CU3_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2E__DATA_CU3_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2E__DATA_CU3_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2E__DATA_CU3_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2E__DATA_CU3_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2E__DATA_CU3_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2E__DATA_CU3_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2__INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2__INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTL2__INST_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK',
    'SQC_DSM_CNTL2__INST_UTCL1_LFIFO_ENABLE_ERROR_INJECT__SHIFT',
    'SQC_DSM_CNTL2__INST_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK',
    'SQC_DSM_CNTL2__INST_UTCL1_LFIFO_SELECT_INJECT_DELAY__SHIFT',
    'SQC_DSM_CNTLA__DATA_BANK_RAM_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLA__DATA_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLA__DATA_BANK_RAM_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLA__DATA_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLA__DATA_HIT_FIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLA__DATA_HIT_FIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLA__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLA__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLA__DATA_MISS_FIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLA__DATA_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLA__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLA__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLA__DATA_TAG_RAM_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLA__DATA_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLA__DATA_TAG_RAM_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLA__DATA_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLA__INST_BANK_RAM_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLA__INST_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLA__INST_BANK_RAM_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLA__INST_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLA__INST_MISS_FIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLA__INST_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLA__INST_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLA__INST_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLA__INST_TAG_RAM_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLA__INST_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLA__INST_TAG_RAM_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLA__INST_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLB__DATA_BANK_RAM_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLB__DATA_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLB__DATA_BANK_RAM_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLB__DATA_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLB__DATA_HIT_FIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLB__DATA_HIT_FIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLB__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLB__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLB__DATA_MISS_FIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLB__DATA_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLB__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLB__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLB__DATA_TAG_RAM_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLB__DATA_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLB__DATA_TAG_RAM_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLB__DATA_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLB__INST_BANK_RAM_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLB__INST_BANK_RAM_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLB__INST_BANK_RAM_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLB__INST_BANK_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLB__INST_MISS_FIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLB__INST_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLB__INST_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLB__INST_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLB__INST_TAG_RAM_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLB__INST_TAG_RAM_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLB__INST_TAG_RAM_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLB__INST_TAG_RAM_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTL__DATA_CU3_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTL__DATA_CU3_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTL__DATA_CU3_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTL__DATA_CU3_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTL__DATA_CU3_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTL__DATA_CU3_WRITE_DATA_BUF_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTL__DATA_CU3_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTL__DATA_CU3_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_DSM_CNTL__INST_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK',
    'SQC_DSM_CNTL__INST_UTCL1_LFIFO_DSM_IRRITATOR_DATA__SHIFT',
    'SQC_DSM_CNTL__INST_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK',
    'SQC_DSM_CNTL__INST_UTCL1_LFIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_DED_COUNT_MASK',
    'SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_DED_COUNT__SHIFT',
    'SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_SEC_COUNT_MASK',
    'SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_DED_COUNT_MASK',
    'SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_DED_COUNT__SHIFT',
    'SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_SEC_COUNT_MASK',
    'SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_DED_COUNT_MASK',
    'SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_DED_COUNT__SHIFT',
    'SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_SEC_COUNT_MASK',
    'SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT2__INST_BANKA_BANK_RAM_DED_COUNT_MASK',
    'SQC_EDC_CNT2__INST_BANKA_BANK_RAM_DED_COUNT__SHIFT',
    'SQC_EDC_CNT2__INST_BANKA_BANK_RAM_SEC_COUNT_MASK',
    'SQC_EDC_CNT2__INST_BANKA_BANK_RAM_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT2__INST_BANKA_TAG_RAM_DED_COUNT_MASK',
    'SQC_EDC_CNT2__INST_BANKA_TAG_RAM_DED_COUNT__SHIFT',
    'SQC_EDC_CNT2__INST_BANKA_TAG_RAM_SEC_COUNT_MASK',
    'SQC_EDC_CNT2__INST_BANKA_TAG_RAM_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT2__INST_UTCL1_LFIFO_DED_COUNT_MASK',
    'SQC_EDC_CNT2__INST_UTCL1_LFIFO_DED_COUNT__SHIFT',
    'SQC_EDC_CNT2__INST_UTCL1_LFIFO_SEC_COUNT_MASK',
    'SQC_EDC_CNT2__INST_UTCL1_LFIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_DED_COUNT_MASK',
    'SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_DED_COUNT__SHIFT',
    'SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_SEC_COUNT_MASK',
    'SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_DED_COUNT_MASK',
    'SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_DED_COUNT__SHIFT',
    'SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_SEC_COUNT_MASK',
    'SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_DED_COUNT_MASK',
    'SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_DED_COUNT__SHIFT',
    'SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_SEC_COUNT_MASK',
    'SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT3__INST_BANKB_BANK_RAM_DED_COUNT_MASK',
    'SQC_EDC_CNT3__INST_BANKB_BANK_RAM_DED_COUNT__SHIFT',
    'SQC_EDC_CNT3__INST_BANKB_BANK_RAM_SEC_COUNT_MASK',
    'SQC_EDC_CNT3__INST_BANKB_BANK_RAM_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT3__INST_BANKB_TAG_RAM_DED_COUNT_MASK',
    'SQC_EDC_CNT3__INST_BANKB_TAG_RAM_DED_COUNT__SHIFT',
    'SQC_EDC_CNT3__INST_BANKB_TAG_RAM_SEC_COUNT_MASK',
    'SQC_EDC_CNT3__INST_BANKB_TAG_RAM_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_DED_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_DED_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_SEC_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_DED_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_DED_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_SEC_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_DED_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_DED_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_SEC_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_DED_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_DED_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_SEC_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_DED_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_DED_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_SEC_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_DED_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_DED_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_SEC_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_DED_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_DED_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_SEC_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_DED_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_DED_COUNT__SHIFT',
    'SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_SEC_COUNT_MASK',
    'SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_SEC_COUNT__SHIFT',
    'SQC_EDC_FUE_CNTL__BLOCK_FUE_FLAGS_MASK',
    'SQC_EDC_FUE_CNTL__BLOCK_FUE_FLAGS__SHIFT',
    'SQC_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES_MASK',
    'SQC_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES__SHIFT',
    'SQC_EDC_PARITY_CNT3__DATA_BANKA_HIT_FIFO_DED_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__DATA_BANKA_HIT_FIFO_DED_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__DATA_BANKA_HIT_FIFO_SEC_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__DATA_BANKA_HIT_FIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__DATA_BANKA_MISS_FIFO_DED_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__DATA_BANKA_MISS_FIFO_DED_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__DATA_BANKA_MISS_FIFO_SEC_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__DATA_BANKA_MISS_FIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__DATA_BANKB_HIT_FIFO_DED_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__DATA_BANKB_HIT_FIFO_DED_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__DATA_BANKB_HIT_FIFO_SEC_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__DATA_BANKB_HIT_FIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__DATA_BANKB_MISS_FIFO_DED_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__DATA_BANKB_MISS_FIFO_DED_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__DATA_BANKB_MISS_FIFO_SEC_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__DATA_BANKB_MISS_FIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__INST_BANKA_MISS_FIFO_DED_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__INST_BANKA_MISS_FIFO_DED_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__INST_BANKA_MISS_FIFO_SEC_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__INST_BANKA_MISS_FIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__INST_BANKA_UTCL1_MISS_FIFO_DED_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__INST_BANKA_UTCL1_MISS_FIFO_DED_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__INST_BANKA_UTCL1_MISS_FIFO_SEC_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__INST_BANKA_UTCL1_MISS_FIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__INST_BANKB_MISS_FIFO_DED_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__INST_BANKB_MISS_FIFO_DED_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__INST_BANKB_MISS_FIFO_SEC_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__INST_BANKB_MISS_FIFO_SEC_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__INST_BANKB_UTCL1_MISS_FIFO_DED_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__INST_BANKB_UTCL1_MISS_FIFO_DED_COUNT__SHIFT',
    'SQC_EDC_PARITY_CNT3__INST_BANKB_UTCL1_MISS_FIFO_SEC_COUNT_MASK',
    'SQC_EDC_PARITY_CNT3__INST_BANKB_UTCL1_MISS_FIFO_SEC_COUNT__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__CLIENTID_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__CLIENTID__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__FORCE_IN_ORDER_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__FORCE_MISS_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__FORCE_MISS__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__GPUVM_64K_DEF_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__RESERVED_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__RESERVED__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__RESP_FAULT_MODE_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL1__RESP_MODE_MASK',
    'SQC_ICACHE_UTCL1_CNTL1__RESP_MODE__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__ARB_BURST_MODE_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__ARB_BURST_MODE__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__DIS_EDC_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__DIS_EDC__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__FORCE_SNOOP_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__FORCE_SNOOP__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__GPUVM_INV_MODE_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__LINE_VALID_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__LINE_VALID__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_VMID_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_VMID__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__RESERVED_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__RESERVED__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT',
    'SQC_ICACHE_UTCL1_CNTL2__SPARE_MASK',
    'SQC_ICACHE_UTCL1_CNTL2__SPARE__SHIFT',
    'SQC_ICACHE_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'SQC_ICACHE_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'SQC_ICACHE_UTCL1_STATUS__PRT_DETECTED_MASK',
    'SQC_ICACHE_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'SQC_ICACHE_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'SQC_ICACHE_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'SQC_UE_EDC_HI__ECC_MASK', 'SQC_UE_EDC_HI__ECC__SHIFT',
    'SQC_UE_EDC_HI__ERR_INFO_MASK',
    'SQC_UE_EDC_HI__ERR_INFO_VALID_FLAG_MASK',
    'SQC_UE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'SQC_UE_EDC_HI__ERR_INFO__SHIFT', 'SQC_UE_EDC_HI__FED_CNT_MASK',
    'SQC_UE_EDC_HI__FED_CNT__SHIFT', 'SQC_UE_EDC_HI__PARITY_MASK',
    'SQC_UE_EDC_HI__PARITY__SHIFT', 'SQC_UE_EDC_HI__UE_CNT_MASK',
    'SQC_UE_EDC_HI__UE_CNT__SHIFT',
    'SQC_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK',
    'SQC_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT',
    'SQC_UE_EDC_LO__ADDRESS_MASK', 'SQC_UE_EDC_LO__ADDRESS__SHIFT',
    'SQC_UE_EDC_LO__MEM_ID_MASK', 'SQC_UE_EDC_LO__MEM_ID__SHIFT',
    'SQC_UE_EDC_LO__STATUS_VALID_FLAG_MASK',
    'SQC_UE_EDC_LO__STATUS_VALID_FLAG__SHIFT',
    'SQC_WRITEBACK__DIRTY_MASK', 'SQC_WRITEBACK__DIRTY__SHIFT',
    'SQC_WRITEBACK__DWB_MASK', 'SQC_WRITEBACK__DWB__SHIFT',
    'SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0_MASK',
    'SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT',
    'SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1_MASK',
    'SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT',
    'SQ_BUF_RSRC_WORD0__BASE_ADDRESS_MASK',
    'SQ_BUF_RSRC_WORD0__BASE_ADDRESS__SHIFT',
    'SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI_MASK',
    'SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI__SHIFT',
    'SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE_MASK',
    'SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE__SHIFT',
    'SQ_BUF_RSRC_WORD1__STRIDE_MASK',
    'SQ_BUF_RSRC_WORD1__STRIDE__SHIFT',
    'SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE_MASK',
    'SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE__SHIFT',
    'SQ_BUF_RSRC_WORD2__NUM_RECORDS_MASK',
    'SQ_BUF_RSRC_WORD2__NUM_RECORDS__SHIFT',
    'SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE_MASK',
    'SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE__SHIFT',
    'SQ_BUF_RSRC_WORD3__DATA_FORMAT_MASK',
    'SQ_BUF_RSRC_WORD3__DATA_FORMAT__SHIFT',
    'SQ_BUF_RSRC_WORD3__DST_SEL_W_MASK',
    'SQ_BUF_RSRC_WORD3__DST_SEL_W__SHIFT',
    'SQ_BUF_RSRC_WORD3__DST_SEL_X_MASK',
    'SQ_BUF_RSRC_WORD3__DST_SEL_X__SHIFT',
    'SQ_BUF_RSRC_WORD3__DST_SEL_Y_MASK',
    'SQ_BUF_RSRC_WORD3__DST_SEL_Y__SHIFT',
    'SQ_BUF_RSRC_WORD3__DST_SEL_Z_MASK',
    'SQ_BUF_RSRC_WORD3__DST_SEL_Z__SHIFT',
    'SQ_BUF_RSRC_WORD3__INDEX_STRIDE_MASK',
    'SQ_BUF_RSRC_WORD3__INDEX_STRIDE__SHIFT',
    'SQ_BUF_RSRC_WORD3__NUM_FORMAT_MASK',
    'SQ_BUF_RSRC_WORD3__NUM_FORMAT__SHIFT',
    'SQ_BUF_RSRC_WORD3__NV_MASK', 'SQ_BUF_RSRC_WORD3__NV__SHIFT',
    'SQ_BUF_RSRC_WORD3__TYPE_MASK', 'SQ_BUF_RSRC_WORD3__TYPE__SHIFT',
    'SQ_BUF_RSRC_WORD3__USER_VM_ENABLE_MASK',
    'SQ_BUF_RSRC_WORD3__USER_VM_ENABLE__SHIFT',
    'SQ_BUF_RSRC_WORD3__USER_VM_MODE_MASK',
    'SQ_BUF_RSRC_WORD3__USER_VM_MODE__SHIFT',
    'SQ_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'SQ_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'SQ_CE_ERR_STATUS_HI__ECC_MASK',
    'SQ_CE_ERR_STATUS_HI__ECC__SHIFT',
    'SQ_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'SQ_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'SQ_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'SQ_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'SQ_CE_ERR_STATUS_HI__OTHER_MASK',
    'SQ_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'SQ_CE_ERR_STATUS_HI__POISON_MASK',
    'SQ_CE_ERR_STATUS_HI__POISON__SHIFT',
    'SQ_CE_ERR_STATUS_HI__RESERVED_MASK',
    'SQ_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'SQ_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'SQ_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'SQ_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'SQ_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'SQ_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'SQ_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'SQ_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'SQ_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'SQ_CGTS_CONFIG__DGEMM_EXTRA_BUSY_PASS_MASK',
    'SQ_CGTS_CONFIG__DGEMM_EXTRA_BUSY_PASS__SHIFT',
    'SQ_CGTS_CONFIG__DGEMM_EXTRA_GAP_PASS_MASK',
    'SQ_CGTS_CONFIG__DGEMM_EXTRA_GAP_PASS__SHIFT',
    'SQ_CGTS_CONFIG__DLOP_EXTRA_BUSY_PASS_MASK',
    'SQ_CGTS_CONFIG__DLOP_EXTRA_BUSY_PASS__SHIFT',
    'SQ_CGTS_CONFIG__DLOP_EXTRA_GAP_PASS_MASK',
    'SQ_CGTS_CONFIG__DLOP_EXTRA_GAP_PASS__SHIFT',
    'SQ_CGTS_CONFIG__VALU_EXTRA_BUSY_PASS_MASK',
    'SQ_CGTS_CONFIG__VALU_EXTRA_BUSY_PASS__SHIFT',
    'SQ_CGTS_CONFIG__XDL_EXTRA_BUSY_PASS_MASK',
    'SQ_CGTS_CONFIG__XDL_EXTRA_BUSY_PASS__SHIFT',
    'SQ_CGTS_CONFIG__XDL_EXTRA_GAP_PASS_MASK',
    'SQ_CGTS_CONFIG__XDL_EXTRA_GAP_PASS__SHIFT',
    'SQ_CMD_TIMESTAMP__TIMESTAMP_MASK',
    'SQ_CMD_TIMESTAMP__TIMESTAMP__SHIFT', 'SQ_CMD__CHECK_VMID_MASK',
    'SQ_CMD__CHECK_VMID__SHIFT', 'SQ_CMD__CMD_MASK',
    'SQ_CMD__CMD__SHIFT', 'SQ_CMD__DATA_MASK', 'SQ_CMD__DATA__SHIFT',
    'SQ_CMD__MODE_MASK', 'SQ_CMD__MODE__SHIFT',
    'SQ_CMD__QUEUE_ID_MASK', 'SQ_CMD__QUEUE_ID__SHIFT',
    'SQ_CMD__SIMD_ID_MASK', 'SQ_CMD__SIMD_ID__SHIFT',
    'SQ_CMD__VM_ID_MASK', 'SQ_CMD__VM_ID__SHIFT',
    'SQ_CMD__WAVE_ID_MASK', 'SQ_CMD__WAVE_ID__SHIFT',
    'SQ_CONFIG1__DISABLE_BARRIER_ADDR_WATCH_MASK',
    'SQ_CONFIG1__DISABLE_BARRIER_ADDR_WATCH__SHIFT',
    'SQ_CONFIG1__DISABLE_BARRIER_MEMVIOL_BACKOFF_MASK',
    'SQ_CONFIG1__DISABLE_BARRIER_MEMVIOL_BACKOFF__SHIFT',
    'SQ_CONFIG1__DISABLE_BARRIER_MEMVIOL_WAIT_MASK',
    'SQ_CONFIG1__DISABLE_BARRIER_MEMVIOL_WAIT__SHIFT',
    'SQ_CONFIG1__DISABLE_MGCG_ON_EXP_MASK',
    'SQ_CONFIG1__DISABLE_MGCG_ON_EXP__SHIFT',
    'SQ_CONFIG1__DISABLE_MGCG_ON_IBUF_MASK',
    'SQ_CONFIG1__DISABLE_MGCG_ON_IBUF__SHIFT',
    'SQ_CONFIG1__DISABLE_MGCG_ON_PERF_MASK',
    'SQ_CONFIG1__DISABLE_MGCG_ON_PERF_SNAP_MASK',
    'SQ_CONFIG1__DISABLE_MGCG_ON_PERF_SNAP__SHIFT',
    'SQ_CONFIG1__DISABLE_MGCG_ON_PERF__SHIFT',
    'SQ_CONFIG1__DISABLE_MGCG_ON_SCA_MASK',
    'SQ_CONFIG1__DISABLE_MGCG_ON_SCA__SHIFT',
    'SQ_CONFIG1__DISABLE_MGCG_ON_SREG_MASK',
    'SQ_CONFIG1__DISABLE_MGCG_ON_SREG__SHIFT',
    'SQ_CONFIG1__DISABLE_MGCG_ON_VDEC_MASK',
    'SQ_CONFIG1__DISABLE_MGCG_ON_VDEC__SHIFT',
    'SQ_CONFIG1__DISABLE_SP_VGPR_COLLAPSE_MASK',
    'SQ_CONFIG1__DISABLE_SP_VGPR_COLLAPSE__SHIFT',
    'SQ_CONFIG1__DISABLE_SP_VGPR_READ_SKIP_MASK',
    'SQ_CONFIG1__DISABLE_SP_VGPR_READ_SKIP__SHIFT',
    'SQ_CONFIG1__DISABLE_VALU_COEXEC_MASK',
    'SQ_CONFIG1__DISABLE_VALU_COEXEC_MODE_AUTO_CLEAN_MASK',
    'SQ_CONFIG1__DISABLE_VALU_COEXEC_MODE_AUTO_CLEAN__SHIFT',
    'SQ_CONFIG1__DISABLE_VALU_COEXEC__SHIFT',
    'SQ_CONFIG1__DISABLE_VGPR_COLLAPSE_MASK',
    'SQ_CONFIG1__DISABLE_VGPR_COLLAPSE__SHIFT',
    'SQ_CONFIG1__DISABLE_WAVE_VALU_COEXEC_MASK',
    'SQ_CONFIG1__DISABLE_WAVE_VALU_COEXEC__SHIFT',
    'SQ_CONFIG1__DISABLE_XDL_PORTD_CO_EXEC_MASK',
    'SQ_CONFIG1__DISABLE_XDL_PORTD_CO_EXEC__SHIFT',
    'SQ_CONFIG1__DISABLE_XNACK_CHECK_IN_RETRY_DISABLE_MASK',
    'SQ_CONFIG1__DISABLE_XNACK_CHECK_IN_RETRY_DISABLE__SHIFT',
    'SQ_CONFIG1__DPMACC_DGEMM2X_MGCG_OVERRIDE_MASK',
    'SQ_CONFIG1__DPMACC_DGEMM2X_MGCG_OVERRIDE__SHIFT',
    'SQ_CONFIG1__DPMACC_MGCG_OVERRIDE_MASK',
    'SQ_CONFIG1__DPMACC_MGCG_OVERRIDE__SHIFT',
    'SQ_CONFIG1__EXPAND_SP_CMD_FGCG_MASK',
    'SQ_CONFIG1__EXPAND_SP_CMD_FGCG__SHIFT',
    'SQ_CONFIG1__EXPAND_SP_EXPORT_FGCG_MASK',
    'SQ_CONFIG1__EXPAND_SP_EXPORT_FGCG__SHIFT',
    'SQ_CONFIG1__EXTRA_DGEMM_PROTECT_EN_MASK',
    'SQ_CONFIG1__EXTRA_DGEMM_PROTECT_EN__SHIFT',
    'SQ_CONFIG1__SPMACC_MGCG_OVERRIDE_MASK',
    'SQ_CONFIG1__SPMACC_MGCG_OVERRIDE__SHIFT',
    'SQ_CONFIG1__SP_CORE1_MGCG_OVERRIDE_MASK',
    'SQ_CONFIG1__SP_CORE1_MGCG_OVERRIDE__SHIFT',
    'SQ_CONFIG1__SP_CORE4_MGCG_OVERRIDE_MASK',
    'SQ_CONFIG1__SP_CORE4_MGCG_OVERRIDE__SHIFT',
    'SQ_CONFIG1__SP_CORE5_MGCG_OVERRIDE_MASK',
    'SQ_CONFIG1__SP_CORE5_MGCG_OVERRIDE__SHIFT',
    'SQ_CONFIG1__SP_FGCG_REP_OVERRIDE_MASK',
    'SQ_CONFIG1__SP_FGCG_REP_OVERRIDE__SHIFT',
    'SQ_CONFIG1__SP_SRC_1ST_BUFFER_MGCG_OVERRIDE_MASK',
    'SQ_CONFIG1__SP_SRC_1ST_BUFFER_MGCG_OVERRIDE__SHIFT',
    'SQ_CONFIG1__TRANSMACC_MGCG_OVERRIDE_MASK',
    'SQ_CONFIG1__TRANSMACC_MGCG_OVERRIDE__SHIFT',
    'SQ_CONFIG1__VGPR_ARB_PLUS1_MASK',
    'SQ_CONFIG1__VGPR_ARB_PLUS1__SHIFT',
    'SQ_CONFIG1__XDLMACC_MGCG_OVERRIDE_MASK',
    'SQ_CONFIG1__XDLMACC_MGCG_OVERRIDE__SHIFT',
    'SQ_CONFIG__DEBUG_EN_MASK', 'SQ_CONFIG__DEBUG_EN__SHIFT',
    'SQ_CONFIG__DEBUG_ONE_INST_CLAUSE_MASK',
    'SQ_CONFIG__DEBUG_ONE_INST_CLAUSE__SHIFT',
    'SQ_CONFIG__DEBUG_SINGLE_MEMOP_MASK',
    'SQ_CONFIG__DEBUG_SINGLE_MEMOP__SHIFT',
    'SQ_CONFIG__DISABLE_BARRIER_WAITCNT_MASK',
    'SQ_CONFIG__DISABLE_BARRIER_WAITCNT__SHIFT',
    'SQ_CONFIG__DISABLE_FLAT_SOFT_CLAUSE_MASK',
    'SQ_CONFIG__DISABLE_FLAT_SOFT_CLAUSE__SHIFT',
    'SQ_CONFIG__DISABLE_MAI_CO_EXEC_MASK',
    'SQ_CONFIG__DISABLE_MAI_CO_EXEC__SHIFT',
    'SQ_CONFIG__DISABLE_MIMG_SOFT_CLAUSE_MASK',
    'SQ_CONFIG__DISABLE_MIMG_SOFT_CLAUSE__SHIFT',
    'SQ_CONFIG__DISABLE_RAM_CLOCK_GATING_MASK',
    'SQ_CONFIG__DISABLE_RAM_CLOCK_GATING__SHIFT',
    'SQ_CONFIG__DISABLE_REPEATER_FGCG_CLOCK_GATING_MASK',
    'SQ_CONFIG__DISABLE_REPEATER_FGCG_CLOCK_GATING__SHIFT',
    'SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE_MASK',
    'SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE__SHIFT',
    'SQ_CONFIG__DISABLE_SPIPRIO_OVER_USERPRIO_MASK',
    'SQ_CONFIG__DISABLE_SPIPRIO_OVER_USERPRIO__SHIFT',
    'SQ_CONFIG__DISABLE_SP_REDUNDANT_THREAD_GATING_MASK',
    'SQ_CONFIG__DISABLE_SP_REDUNDANT_THREAD_GATING__SHIFT',
    'SQ_CONFIG__DISABLE_SP_VGPR_WRITE_SKIP_MASK',
    'SQ_CONFIG__DISABLE_SP_VGPR_WRITE_SKIP__SHIFT',
    'SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE_MASK',
    'SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE__SHIFT',
    'SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE_MASK',
    'SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE__SHIFT',
    'SQ_CONFIG__DUA_FLAT_LOCK_ENABLE_MASK',
    'SQ_CONFIG__DUA_FLAT_LOCK_ENABLE__SHIFT',
    'SQ_CONFIG__DUA_LDS_BYPASS_DISABLE_MASK',
    'SQ_CONFIG__DUA_LDS_BYPASS_DISABLE__SHIFT',
    'SQ_CONFIG__EARLY_TA_DONE_DISABLE_MASK',
    'SQ_CONFIG__EARLY_TA_DONE_DISABLE__SHIFT',
    'SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS_MASK',
    'SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS__SHIFT',
    'SQ_CONFIG__OVERRIDE_ALU_BUSY_MASK',
    'SQ_CONFIG__OVERRIDE_ALU_BUSY__SHIFT',
    'SQ_CONFIG__OVERRIDE_LDS_IDX_BUSY_MASK',
    'SQ_CONFIG__OVERRIDE_LDS_IDX_BUSY__SHIFT',
    'SQ_CONFIG__OVERRIDE_MAI_ALU_BUSY_MASK',
    'SQ_CONFIG__OVERRIDE_MAI_ALU_BUSY__SHIFT',
    'SQ_CONFIG__OVERRIDE_SP_MAI_ALU_BUSY_MASK',
    'SQ_CONFIG__OVERRIDE_SP_MAI_ALU_BUSY__SHIFT',
    'SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS_MASK',
    'SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS__SHIFT',
    'SQ_CONFIG__REPLAY_SLEEP_CNT_MASK',
    'SQ_CONFIG__REPLAY_SLEEP_CNT__SHIFT',
    'SQ_DEBUG_CTRL_LOCAL__PERF_SEL_INSTS_VALU_MFMA_MOPS_NON_WAVE_MASK',
    'SQ_DEBUG_CTRL_LOCAL__PERF_SEL_INSTS_VALU_MFMA_MOPS_NON_WAVE__SHIFT',
    'SQ_DEBUG_CTRL_LOCAL__PERF_SEL_INSTS_VALU_MFMA_NON_WAVE_MASK',
    'SQ_DEBUG_CTRL_LOCAL__PERF_SEL_INSTS_VALU_MFMA_NON_WAVE__SHIFT',
    'SQ_DEBUG_CTRL_LOCAL__UNUSED_MASK',
    'SQ_DEBUG_CTRL_LOCAL__UNUSED__SHIFT',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_FLAT_SCRATCH_READ_PROTECT_MASK',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_FLAT_SCRATCH_READ_PROTECT__SHIFT',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_FLAT_SCRATCH_WRITE_PROTECT_MASK',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_FLAT_SCRATCH_WRITE_PROTECT__SHIFT',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_SNAPSHOT_TRAP_ON_BARRIER_MASK',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__DISABLE_SNAPSHOT_TRAP_ON_BARRIER__SHIFT',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__ENABLE_DED_TRIGGER_HALT_MASK',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__ENABLE_DED_TRIGGER_HALT__SHIFT',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__FLAG_RD_FLAT_SCRATCH_RETURN_ZERO_MASK',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__FLAG_RD_FLAT_SCRATCH_RETURN_ZERO__SHIFT',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__FLAG_WR_ADDR_MATCH_FLAT_SCRATCH_MASK',
    'SQ_DEBUG_FOR_INTERNAL_CTRL__FLAG_WR_ADDR_MATCH_FLAT_SCRATCH__SHIFT',
    'SQ_DEBUG_PERFCOUNT_TRAP__COUNTER_MASK',
    'SQ_DEBUG_PERFCOUNT_TRAP__COUNTER__SHIFT',
    'SQ_DEBUG_PERFCOUNT_TRAP__ENABLE_MASK',
    'SQ_DEBUG_PERFCOUNT_TRAP__ENABLE__SHIFT',
    'SQ_DEBUG_PERFCOUNT_TRAP__LIMIT_MASK',
    'SQ_DEBUG_PERFCOUNT_TRAP__LIMIT__SHIFT',
    'SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX0_MASK',
    'SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX0__SHIFT',
    'SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX1_MASK',
    'SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX1__SHIFT',
    'SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_HOST_MASK',
    'SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_HOST__SHIFT',
    'SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_IMMED_MASK',
    'SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_IMMED__SHIFT',
    'SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_CMD_MASK',
    'SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_CMD__SHIFT',
    'SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG_MASK',
    'SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG__SHIFT',
    'SQ_DEBUG_STS_GLOBAL__BUSY_MASK',
    'SQ_DEBUG_STS_GLOBAL__BUSY__SHIFT',
    'SQ_DEBUG_STS_GLOBAL__INTERRUPT_MSG_BUSY_MASK',
    'SQ_DEBUG_STS_GLOBAL__INTERRUPT_MSG_BUSY__SHIFT',
    'SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH0_MASK',
    'SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH0__SHIFT',
    'SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH1_MASK',
    'SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH1__SHIFT',
    'SQ_DEBUG_STS_LOCAL__BUSY_MASK',
    'SQ_DEBUG_STS_LOCAL__BUSY__SHIFT',
    'SQ_DEBUG_STS_LOCAL__WAVE_LEVEL_MASK',
    'SQ_DEBUG_STS_LOCAL__WAVE_LEVEL__SHIFT',
    'SQ_DEBUG__SINGLE_ALU_OP_MASK', 'SQ_DEBUG__SINGLE_ALU_OP__SHIFT',
    'SQ_DEBUG__SINGLE_MEMOP_MASK', 'SQ_DEBUG__SINGLE_MEMOP__SHIFT',
    'SQ_DSM_CNTL2__LDS_D_ENABLE_ERROR_INJECT_MASK',
    'SQ_DSM_CNTL2__LDS_D_ENABLE_ERROR_INJECT__SHIFT',
    'SQ_DSM_CNTL2__LDS_D_SELECT_INJECT_DELAY_MASK',
    'SQ_DSM_CNTL2__LDS_D_SELECT_INJECT_DELAY__SHIFT',
    'SQ_DSM_CNTL2__LDS_INJECT_DELAY_MASK',
    'SQ_DSM_CNTL2__LDS_INJECT_DELAY__SHIFT',
    'SQ_DSM_CNTL2__LDS_I_ENABLE_ERROR_INJECT_MASK',
    'SQ_DSM_CNTL2__LDS_I_ENABLE_ERROR_INJECT__SHIFT',
    'SQ_DSM_CNTL2__LDS_I_SELECT_INJECT_DELAY_MASK',
    'SQ_DSM_CNTL2__LDS_I_SELECT_INJECT_DELAY__SHIFT',
    'SQ_DSM_CNTL2__SGPR_ENABLE_ERROR_INJECT_MASK',
    'SQ_DSM_CNTL2__SGPR_ENABLE_ERROR_INJECT__SHIFT',
    'SQ_DSM_CNTL2__SGPR_SELECT_INJECT_DELAY_MASK',
    'SQ_DSM_CNTL2__SGPR_SELECT_INJECT_DELAY__SHIFT',
    'SQ_DSM_CNTL2__SP_ENABLE_ERROR_INJECT_MASK',
    'SQ_DSM_CNTL2__SP_ENABLE_ERROR_INJECT__SHIFT',
    'SQ_DSM_CNTL2__SP_INJECT_DELAY_MASK',
    'SQ_DSM_CNTL2__SP_INJECT_DELAY__SHIFT',
    'SQ_DSM_CNTL2__SP_SELECT_INJECT_DELAY_MASK',
    'SQ_DSM_CNTL2__SP_SELECT_INJECT_DELAY__SHIFT',
    'SQ_DSM_CNTL2__SQ_INJECT_DELAY_MASK',
    'SQ_DSM_CNTL2__SQ_INJECT_DELAY__SHIFT',
    'SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01_MASK',
    'SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01__SHIFT',
    'SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23_MASK',
    'SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23__SHIFT',
    'SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0_MASK',
    'SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0__SHIFT',
    'SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1_MASK',
    'SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1__SHIFT',
    'SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2_MASK',
    'SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2__SHIFT',
    'SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3_MASK',
    'SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3__SHIFT',
    'SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0_MASK',
    'SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0__SHIFT',
    'SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1_MASK',
    'SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1__SHIFT',
    'SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0_MASK',
    'SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0__SHIFT',
    'SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1_MASK',
    'SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1__SHIFT',
    'SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE_MASK',
    'SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE__SHIFT',
    'SQ_DSM_CNTL__SPI_BACKPRESSURE_0_MASK',
    'SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT',
    'SQ_DSM_CNTL__SPI_BACKPRESSURE_1_MASK',
    'SQ_DSM_CNTL__SPI_BACKPRESSURE_1__SHIFT',
    'SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE_MASK',
    'SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE__SHIFT',
    'SQ_DSM_CNTL__WAVEFRONT_STALL_0_MASK',
    'SQ_DSM_CNTL__WAVEFRONT_STALL_0__SHIFT',
    'SQ_DSM_CNTL__WAVEFRONT_STALL_1_MASK',
    'SQ_DSM_CNTL__WAVEFRONT_STALL_1__SHIFT', 'SQ_DS_0__ACC_MASK',
    'SQ_DS_0__ACC__SHIFT', 'SQ_DS_0__ENCODING_MASK',
    'SQ_DS_0__ENCODING__SHIFT', 'SQ_DS_0__GDS_MASK',
    'SQ_DS_0__GDS__SHIFT', 'SQ_DS_0__OFFSET0_MASK',
    'SQ_DS_0__OFFSET0__SHIFT', 'SQ_DS_0__OFFSET1_MASK',
    'SQ_DS_0__OFFSET1__SHIFT', 'SQ_DS_0__OP_MASK',
    'SQ_DS_0__OP__SHIFT', 'SQ_DS_1__ADDR_MASK',
    'SQ_DS_1__ADDR__SHIFT', 'SQ_DS_1__DATA0_MASK',
    'SQ_DS_1__DATA0__SHIFT', 'SQ_DS_1__DATA1_MASK',
    'SQ_DS_1__DATA1__SHIFT', 'SQ_DS_1__VDST_MASK',
    'SQ_DS_1__VDST__SHIFT', 'SQ_EDC_CNT__LDS_D_DED_COUNT_MASK',
    'SQ_EDC_CNT__LDS_D_DED_COUNT__SHIFT',
    'SQ_EDC_CNT__LDS_D_SEC_COUNT_MASK',
    'SQ_EDC_CNT__LDS_D_SEC_COUNT__SHIFT',
    'SQ_EDC_CNT__LDS_I_DED_COUNT_MASK',
    'SQ_EDC_CNT__LDS_I_DED_COUNT__SHIFT',
    'SQ_EDC_CNT__LDS_I_SEC_COUNT_MASK',
    'SQ_EDC_CNT__LDS_I_SEC_COUNT__SHIFT',
    'SQ_EDC_CNT__SGPR_DED_COUNT_MASK',
    'SQ_EDC_CNT__SGPR_DED_COUNT__SHIFT',
    'SQ_EDC_CNT__SGPR_SEC_COUNT_MASK',
    'SQ_EDC_CNT__SGPR_SEC_COUNT__SHIFT',
    'SQ_EDC_CNT__VGPR0_DED_COUNT_MASK',
    'SQ_EDC_CNT__VGPR0_DED_COUNT__SHIFT',
    'SQ_EDC_CNT__VGPR0_SEC_COUNT_MASK',
    'SQ_EDC_CNT__VGPR0_SEC_COUNT__SHIFT',
    'SQ_EDC_CNT__VGPR1_DED_COUNT_MASK',
    'SQ_EDC_CNT__VGPR1_DED_COUNT__SHIFT',
    'SQ_EDC_CNT__VGPR1_SEC_COUNT_MASK',
    'SQ_EDC_CNT__VGPR1_SEC_COUNT__SHIFT',
    'SQ_EDC_CNT__VGPR2_DED_COUNT_MASK',
    'SQ_EDC_CNT__VGPR2_DED_COUNT__SHIFT',
    'SQ_EDC_CNT__VGPR2_SEC_COUNT_MASK',
    'SQ_EDC_CNT__VGPR2_SEC_COUNT__SHIFT',
    'SQ_EDC_CNT__VGPR3_DED_COUNT_MASK',
    'SQ_EDC_CNT__VGPR3_DED_COUNT__SHIFT',
    'SQ_EDC_CNT__VGPR3_SEC_COUNT_MASK',
    'SQ_EDC_CNT__VGPR3_SEC_COUNT__SHIFT',
    'SQ_EDC_DED_CNT__LDS_DED_MASK', 'SQ_EDC_DED_CNT__LDS_DED__SHIFT',
    'SQ_EDC_DED_CNT__SGPR_DED_MASK',
    'SQ_EDC_DED_CNT__SGPR_DED__SHIFT',
    'SQ_EDC_DED_CNT__VGPR_DED_MASK',
    'SQ_EDC_DED_CNT__VGPR_DED__SHIFT',
    'SQ_EDC_FUE_CNTL__BLOCK_FUE_FLAGS_MASK',
    'SQ_EDC_FUE_CNTL__BLOCK_FUE_FLAGS__SHIFT',
    'SQ_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES_MASK',
    'SQ_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES__SHIFT',
    'SQ_EDC_INFO__SIMD_ID_MASK', 'SQ_EDC_INFO__SIMD_ID__SHIFT',
    'SQ_EDC_INFO__SOURCE_MASK', 'SQ_EDC_INFO__SOURCE__SHIFT',
    'SQ_EDC_INFO__VM_ID_MASK', 'SQ_EDC_INFO__VM_ID__SHIFT',
    'SQ_EDC_INFO__WAVE_ID_MASK', 'SQ_EDC_INFO__WAVE_ID__SHIFT',
    'SQ_EDC_SEC_CNT__LDS_SEC_MASK', 'SQ_EDC_SEC_CNT__LDS_SEC__SHIFT',
    'SQ_EDC_SEC_CNT__SGPR_SEC_MASK',
    'SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT',
    'SQ_EDC_SEC_CNT__VGPR_SEC_MASK',
    'SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT', 'SQ_EXP_0__COMPR_MASK',
    'SQ_EXP_0__COMPR__SHIFT', 'SQ_EXP_0__DONE_MASK',
    'SQ_EXP_0__DONE__SHIFT', 'SQ_EXP_0__ENCODING_MASK',
    'SQ_EXP_0__ENCODING__SHIFT', 'SQ_EXP_0__EN_MASK',
    'SQ_EXP_0__EN__SHIFT', 'SQ_EXP_0__TGT_MASK',
    'SQ_EXP_0__TGT__SHIFT', 'SQ_EXP_0__VM_MASK',
    'SQ_EXP_0__VM__SHIFT', 'SQ_EXP_1__VSRC0_MASK',
    'SQ_EXP_1__VSRC0__SHIFT', 'SQ_EXP_1__VSRC1_MASK',
    'SQ_EXP_1__VSRC1__SHIFT', 'SQ_EXP_1__VSRC2_MASK',
    'SQ_EXP_1__VSRC2__SHIFT', 'SQ_EXP_1__VSRC3_MASK',
    'SQ_EXP_1__VSRC3__SHIFT',
    'SQ_FED_INTERRUPT_STATUS__FED_HALT_DISABLE_MASK',
    'SQ_FED_INTERRUPT_STATUS__FED_HALT_DISABLE__SHIFT',
    'SQ_FED_INTERRUPT_STATUS__INTERRUPT_CU_ID_MASK',
    'SQ_FED_INTERRUPT_STATUS__INTERRUPT_CU_ID__SHIFT',
    'SQ_FED_INTERRUPT_STATUS__INTERRUPT_SIMD_ID_MASK',
    'SQ_FED_INTERRUPT_STATUS__INTERRUPT_SIMD_ID__SHIFT',
    'SQ_FED_INTERRUPT_STATUS__INTERRUPT_STATUS_MASK',
    'SQ_FED_INTERRUPT_STATUS__INTERRUPT_STATUS__SHIFT',
    'SQ_FED_INTERRUPT_STATUS__INTERRUPT_VM_ID_MASK',
    'SQ_FED_INTERRUPT_STATUS__INTERRUPT_VM_ID__SHIFT',
    'SQ_FED_INTERRUPT_STATUS__INTERRUPT_WAVE_ID_MASK',
    'SQ_FED_INTERRUPT_STATUS__INTERRUPT_WAVE_ID__SHIFT',
    'SQ_FED_INTERRUPT_STATUS__TO_IH_DISABLE_MASK',
    'SQ_FED_INTERRUPT_STATUS__TO_IH_DISABLE__SHIFT',
    'SQ_FED_INTERRUPT_STATUS__TO_RSMU_DISABLE_MASK',
    'SQ_FED_INTERRUPT_STATUS__TO_RSMU_DISABLE__SHIFT',
    'SQ_FIFO_SIZES__EXPORT_BUF_SIZE_MASK',
    'SQ_FIFO_SIZES__EXPORT_BUF_SIZE__SHIFT',
    'SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK',
    'SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE__SHIFT',
    'SQ_FIFO_SIZES__TTRACE_FIFO_SIZE_MASK',
    'SQ_FIFO_SIZES__TTRACE_FIFO_SIZE__SHIFT',
    'SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE_MASK',
    'SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE__SHIFT',
    'SQ_FLAT_0__ENCODING_MASK', 'SQ_FLAT_0__ENCODING__SHIFT',
    'SQ_FLAT_0__NT_MASK', 'SQ_FLAT_0__NT__SHIFT',
    'SQ_FLAT_0__OFFSET_MASK', 'SQ_FLAT_0__OFFSET__SHIFT',
    'SQ_FLAT_0__OP_MASK', 'SQ_FLAT_0__OP__SHIFT',
    'SQ_FLAT_0__SC0_MASK', 'SQ_FLAT_0__SC0__SHIFT',
    'SQ_FLAT_0__SC1_MASK', 'SQ_FLAT_0__SC1__SHIFT',
    'SQ_FLAT_0__SEG_MASK', 'SQ_FLAT_0__SEG__SHIFT',
    'SQ_FLAT_0__SVE_MASK', 'SQ_FLAT_0__SVE__SHIFT',
    'SQ_FLAT_1__ACC_MASK', 'SQ_FLAT_1__ACC__SHIFT',
    'SQ_FLAT_1__ADDR_MASK', 'SQ_FLAT_1__ADDR__SHIFT',
    'SQ_FLAT_1__DATA_MASK', 'SQ_FLAT_1__DATA__SHIFT',
    'SQ_FLAT_1__SADDR_MASK', 'SQ_FLAT_1__SADDR__SHIFT',
    'SQ_FLAT_1__VDST_MASK', 'SQ_FLAT_1__VDST__SHIFT',
    'SQ_FLAT_SCRATCH_WORD0__SIZE_MASK',
    'SQ_FLAT_SCRATCH_WORD0__SIZE__SHIFT',
    'SQ_FLAT_SCRATCH_WORD1__OFFSET_MASK',
    'SQ_FLAT_SCRATCH_WORD1__OFFSET__SHIFT',
    'SQ_GLBL_0__ENCODING_MASK', 'SQ_GLBL_0__ENCODING__SHIFT',
    'SQ_GLBL_0__NT_MASK', 'SQ_GLBL_0__NT__SHIFT',
    'SQ_GLBL_0__OFFSET_MASK', 'SQ_GLBL_0__OFFSET__SHIFT',
    'SQ_GLBL_0__OP_MASK', 'SQ_GLBL_0__OP__SHIFT',
    'SQ_GLBL_0__SC0_MASK', 'SQ_GLBL_0__SC0__SHIFT',
    'SQ_GLBL_0__SC1_MASK', 'SQ_GLBL_0__SC1__SHIFT',
    'SQ_GLBL_0__SEG_MASK', 'SQ_GLBL_0__SEG__SHIFT',
    'SQ_GLBL_0__SVE_MASK', 'SQ_GLBL_0__SVE__SHIFT',
    'SQ_GLBL_1__ACC_MASK', 'SQ_GLBL_1__ACC__SHIFT',
    'SQ_GLBL_1__ADDR_MASK', 'SQ_GLBL_1__ADDR__SHIFT',
    'SQ_GLBL_1__DATA_MASK', 'SQ_GLBL_1__DATA__SHIFT',
    'SQ_GLBL_1__SADDR_MASK', 'SQ_GLBL_1__SADDR__SHIFT',
    'SQ_GLBL_1__VDST_MASK', 'SQ_GLBL_1__VDST__SHIFT',
    'SQ_HOSTTRAP_STATUS__HTPENDINGCOUNT_MASK',
    'SQ_HOSTTRAP_STATUS__HTPENDINGCOUNT__SHIFT',
    'SQ_HOSTTRAP_STATUS__HTPENDING_OVERRIDE_MASK',
    'SQ_HOSTTRAP_STATUS__HTPENDING_OVERRIDE__SHIFT',
    'SQ_IMG_RSRC_WORD0__BASE_ADDRESS_MASK',
    'SQ_IMG_RSRC_WORD0__BASE_ADDRESS__SHIFT',
    'SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI_MASK',
    'SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI__SHIFT',
    'SQ_IMG_RSRC_WORD1__DATA_FORMAT_MASK',
    'SQ_IMG_RSRC_WORD1__DATA_FORMAT__SHIFT',
    'SQ_IMG_RSRC_WORD1__META_DIRECT_MASK',
    'SQ_IMG_RSRC_WORD1__META_DIRECT__SHIFT',
    'SQ_IMG_RSRC_WORD1__MIN_LOD_MASK',
    'SQ_IMG_RSRC_WORD1__MIN_LOD__SHIFT',
    'SQ_IMG_RSRC_WORD1__NUM_FORMAT_MASK',
    'SQ_IMG_RSRC_WORD1__NUM_FORMAT__SHIFT',
    'SQ_IMG_RSRC_WORD1__NV_MASK', 'SQ_IMG_RSRC_WORD1__NV__SHIFT',
    'SQ_IMG_RSRC_WORD2__HEIGHT_MASK',
    'SQ_IMG_RSRC_WORD2__HEIGHT__SHIFT',
    'SQ_IMG_RSRC_WORD2__PERF_MOD_MASK',
    'SQ_IMG_RSRC_WORD2__PERF_MOD__SHIFT',
    'SQ_IMG_RSRC_WORD2__WIDTH_MASK',
    'SQ_IMG_RSRC_WORD2__WIDTH__SHIFT',
    'SQ_IMG_RSRC_WORD3__BASE_LEVEL_MASK',
    'SQ_IMG_RSRC_WORD3__BASE_LEVEL__SHIFT',
    'SQ_IMG_RSRC_WORD3__DST_SEL_W_MASK',
    'SQ_IMG_RSRC_WORD3__DST_SEL_W__SHIFT',
    'SQ_IMG_RSRC_WORD3__DST_SEL_X_MASK',
    'SQ_IMG_RSRC_WORD3__DST_SEL_X__SHIFT',
    'SQ_IMG_RSRC_WORD3__DST_SEL_Y_MASK',
    'SQ_IMG_RSRC_WORD3__DST_SEL_Y__SHIFT',
    'SQ_IMG_RSRC_WORD3__DST_SEL_Z_MASK',
    'SQ_IMG_RSRC_WORD3__DST_SEL_Z__SHIFT',
    'SQ_IMG_RSRC_WORD3__LAST_LEVEL_MASK',
    'SQ_IMG_RSRC_WORD3__LAST_LEVEL__SHIFT',
    'SQ_IMG_RSRC_WORD3__SW_MODE_MASK',
    'SQ_IMG_RSRC_WORD3__SW_MODE__SHIFT',
    'SQ_IMG_RSRC_WORD3__TYPE_MASK', 'SQ_IMG_RSRC_WORD3__TYPE__SHIFT',
    'SQ_IMG_RSRC_WORD4__BC_SWIZZLE_MASK',
    'SQ_IMG_RSRC_WORD4__BC_SWIZZLE__SHIFT',
    'SQ_IMG_RSRC_WORD4__DEPTH_MASK',
    'SQ_IMG_RSRC_WORD4__DEPTH__SHIFT',
    'SQ_IMG_RSRC_WORD4__PITCH_MASK',
    'SQ_IMG_RSRC_WORD4__PITCH__SHIFT',
    'SQ_IMG_RSRC_WORD5__ARRAY_PITCH_MASK',
    'SQ_IMG_RSRC_WORD5__ARRAY_PITCH__SHIFT',
    'SQ_IMG_RSRC_WORD5__BASE_ARRAY_MASK',
    'SQ_IMG_RSRC_WORD5__BASE_ARRAY__SHIFT',
    'SQ_IMG_RSRC_WORD5__MAX_MIP_MASK',
    'SQ_IMG_RSRC_WORD5__MAX_MIP__SHIFT',
    'SQ_IMG_RSRC_WORD5__META_DATA_ADDRESS_MASK',
    'SQ_IMG_RSRC_WORD5__META_DATA_ADDRESS__SHIFT',
    'SQ_IMG_RSRC_WORD5__META_LINEAR_MASK',
    'SQ_IMG_RSRC_WORD5__META_LINEAR__SHIFT',
    'SQ_IMG_RSRC_WORD5__META_PIPE_ALIGNED_MASK',
    'SQ_IMG_RSRC_WORD5__META_PIPE_ALIGNED__SHIFT',
    'SQ_IMG_RSRC_WORD5__META_RB_ALIGNED_MASK',
    'SQ_IMG_RSRC_WORD5__META_RB_ALIGNED__SHIFT',
    'SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB_MASK',
    'SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB__SHIFT',
    'SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM_MASK',
    'SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM__SHIFT',
    'SQ_IMG_RSRC_WORD6__COMPRESSION_EN_MASK',
    'SQ_IMG_RSRC_WORD6__COMPRESSION_EN__SHIFT',
    'SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID_MASK',
    'SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID__SHIFT',
    'SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN_MASK',
    'SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN__SHIFT',
    'SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS_MASK',
    'SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS__SHIFT',
    'SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS_MASK',
    'SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS__SHIFT',
    'SQ_IMG_RSRC_WORD6__MIN_LOD_WARN_MASK',
    'SQ_IMG_RSRC_WORD6__MIN_LOD_WARN__SHIFT',
    'SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS_MASK',
    'SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS__SHIFT',
    'SQ_IMG_SAMP_WORD0__ANISO_BIAS_MASK',
    'SQ_IMG_SAMP_WORD0__ANISO_BIAS__SHIFT',
    'SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD_MASK',
    'SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD__SHIFT',
    'SQ_IMG_SAMP_WORD0__CLAMP_X_MASK',
    'SQ_IMG_SAMP_WORD0__CLAMP_X__SHIFT',
    'SQ_IMG_SAMP_WORD0__CLAMP_Y_MASK',
    'SQ_IMG_SAMP_WORD0__CLAMP_Y__SHIFT',
    'SQ_IMG_SAMP_WORD0__CLAMP_Z_MASK',
    'SQ_IMG_SAMP_WORD0__CLAMP_Z__SHIFT',
    'SQ_IMG_SAMP_WORD0__COMPAT_MODE_MASK',
    'SQ_IMG_SAMP_WORD0__COMPAT_MODE__SHIFT',
    'SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC_MASK',
    'SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC__SHIFT',
    'SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP_MASK',
    'SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP__SHIFT',
    'SQ_IMG_SAMP_WORD0__FILTER_MODE_MASK',
    'SQ_IMG_SAMP_WORD0__FILTER_MODE__SHIFT',
    'SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA_MASK',
    'SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA__SHIFT',
    'SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED_MASK',
    'SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED__SHIFT',
    'SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO_MASK',
    'SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO__SHIFT',
    'SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC_MASK',
    'SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC__SHIFT',
    'SQ_IMG_SAMP_WORD0__TRUNC_COORD_MASK',
    'SQ_IMG_SAMP_WORD0__TRUNC_COORD__SHIFT',
    'SQ_IMG_SAMP_WORD1__MAX_LOD_MASK',
    'SQ_IMG_SAMP_WORD1__MAX_LOD__SHIFT',
    'SQ_IMG_SAMP_WORD1__MIN_LOD_MASK',
    'SQ_IMG_SAMP_WORD1__MIN_LOD__SHIFT',
    'SQ_IMG_SAMP_WORD1__PERF_MIP_MASK',
    'SQ_IMG_SAMP_WORD1__PERF_MIP__SHIFT',
    'SQ_IMG_SAMP_WORD1__PERF_Z_MASK',
    'SQ_IMG_SAMP_WORD1__PERF_Z__SHIFT',
    'SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE_MASK',
    'SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE__SHIFT',
    'SQ_IMG_SAMP_WORD2__BLEND_ZERO_PRT_MASK',
    'SQ_IMG_SAMP_WORD2__BLEND_ZERO_PRT__SHIFT',
    'SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX_MASK',
    'SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX__SHIFT',
    'SQ_IMG_SAMP_WORD2__LOD_BIAS_MASK',
    'SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC_MASK',
    'SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC__SHIFT',
    'SQ_IMG_SAMP_WORD2__LOD_BIAS__SHIFT',
    'SQ_IMG_SAMP_WORD2__MIP_FILTER_MASK',
    'SQ_IMG_SAMP_WORD2__MIP_FILTER__SHIFT',
    'SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP_MASK',
    'SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP__SHIFT',
    'SQ_IMG_SAMP_WORD2__XY_MAG_FILTER_MASK',
    'SQ_IMG_SAMP_WORD2__XY_MAG_FILTER__SHIFT',
    'SQ_IMG_SAMP_WORD2__XY_MIN_FILTER_MASK',
    'SQ_IMG_SAMP_WORD2__XY_MIN_FILTER__SHIFT',
    'SQ_IMG_SAMP_WORD2__Z_FILTER_MASK',
    'SQ_IMG_SAMP_WORD2__Z_FILTER__SHIFT',
    'SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR_MASK',
    'SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR__SHIFT',
    'SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE_MASK',
    'SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE__SHIFT',
    'SQ_IMG_SAMP_WORD3__SKIP_DEGAMMA_MASK',
    'SQ_IMG_SAMP_WORD3__SKIP_DEGAMMA__SHIFT',
    'SQ_IND_DATA__DATA_MASK', 'SQ_IND_DATA__DATA__SHIFT',
    'SQ_IND_INDEX__AUTO_INCR_MASK', 'SQ_IND_INDEX__AUTO_INCR__SHIFT',
    'SQ_IND_INDEX__FORCE_READ_MASK',
    'SQ_IND_INDEX__FORCE_READ__SHIFT', 'SQ_IND_INDEX__INDEX_MASK',
    'SQ_IND_INDEX__INDEX__SHIFT', 'SQ_IND_INDEX__READ_TIMEOUT_MASK',
    'SQ_IND_INDEX__READ_TIMEOUT__SHIFT', 'SQ_IND_INDEX__SIMD_ID_MASK',
    'SQ_IND_INDEX__SIMD_ID__SHIFT', 'SQ_IND_INDEX__THREAD_ID_MASK',
    'SQ_IND_INDEX__THREAD_ID__SHIFT', 'SQ_IND_INDEX__UNINDEXED_MASK',
    'SQ_IND_INDEX__UNINDEXED__SHIFT', 'SQ_IND_INDEX__WAVE_ID_MASK',
    'SQ_IND_INDEX__WAVE_ID__SHIFT', 'SQ_INST__ENCODING_MASK',
    'SQ_INST__ENCODING__SHIFT', 'SQ_INTERRUPT_AUTO_MASK__MASK_MASK',
    'SQ_INTERRUPT_AUTO_MASK__MASK__SHIFT',
    'SQ_INTERRUPT_MSG_CTRL__STALL_MASK',
    'SQ_INTERRUPT_MSG_CTRL__STALL__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__CMD_TIMESTAMP_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__CMD_TIMESTAMP__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__ENCODING_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__ENCODING__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_CMD_OVERFLOW_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_CMD_OVERFLOW__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_REG_OVERFLOW_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_REG_OVERFLOW__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__IMMED_OVERFLOW_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__IMMED_OVERFLOW__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__REG_TIMESTAMP_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__REG_TIMESTAMP__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__SE_ID_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__SE_ID__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_BUF_FULL_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_BUF_FULL__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_UTC_ERROR_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_UTC_ERROR__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__WLT_MASK',
    'SQ_INTERRUPT_WORD_AUTO_CTXID__WLT__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_HI__ENCODING_MASK',
    'SQ_INTERRUPT_WORD_AUTO_HI__ENCODING__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_HI__SE_ID_MASK',
    'SQ_INTERRUPT_WORD_AUTO_HI__SE_ID__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_LO__CMD_TIMESTAMP_MASK',
    'SQ_INTERRUPT_WORD_AUTO_LO__CMD_TIMESTAMP__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_LO__HOST_CMD_OVERFLOW_MASK',
    'SQ_INTERRUPT_WORD_AUTO_LO__HOST_CMD_OVERFLOW__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_LO__HOST_REG_OVERFLOW_MASK',
    'SQ_INTERRUPT_WORD_AUTO_LO__HOST_REG_OVERFLOW__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_LO__IMMED_OVERFLOW_MASK',
    'SQ_INTERRUPT_WORD_AUTO_LO__IMMED_OVERFLOW__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_LO__REG_TIMESTAMP_MASK',
    'SQ_INTERRUPT_WORD_AUTO_LO__REG_TIMESTAMP__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_BUF_FULL_MASK',
    'SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_BUF_FULL__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_MASK',
    'SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_UTC_ERROR_MASK',
    'SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_UTC_ERROR__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE__SHIFT',
    'SQ_INTERRUPT_WORD_AUTO_LO__WLT_MASK',
    'SQ_INTERRUPT_WORD_AUTO_LO__WLT__SHIFT',
    'SQ_INTERRUPT_WORD_CMN_CTXID__ENCODING_MASK',
    'SQ_INTERRUPT_WORD_CMN_CTXID__ENCODING__SHIFT',
    'SQ_INTERRUPT_WORD_CMN_CTXID__SE_ID_MASK',
    'SQ_INTERRUPT_WORD_CMN_CTXID__SE_ID__SHIFT',
    'SQ_INTERRUPT_WORD_CMN_HI__ENCODING_MASK',
    'SQ_INTERRUPT_WORD_CMN_HI__ENCODING__SHIFT',
    'SQ_INTERRUPT_WORD_CMN_HI__SE_ID_MASK',
    'SQ_INTERRUPT_WORD_CMN_HI__SE_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__CU_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__CU_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__DATA_MASK',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__DATA__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__ENCODING_MASK',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__ENCODING__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__PRIV_MASK',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__PRIV__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__SE_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__SE_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__SH_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__SH_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__SIMD_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__SIMD_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__WAVE_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_CTXID__WAVE_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_HI__CU_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_HI__CU_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_HI__ENCODING_MASK',
    'SQ_INTERRUPT_WORD_WAVE_HI__ENCODING__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_HI__SE_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_HI__SE_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_HI__VM_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_HI__VM_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_LO__DATA_MASK',
    'SQ_INTERRUPT_WORD_WAVE_LO__DATA__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_LO__PRIV_MASK',
    'SQ_INTERRUPT_WORD_WAVE_LO__PRIV__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_LO__SH_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_LO__SH_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_LO__SIMD_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_LO__SIMD_ID__SHIFT',
    'SQ_INTERRUPT_WORD_WAVE_LO__WAVE_ID_MASK',
    'SQ_INTERRUPT_WORD_WAVE_LO__WAVE_ID__SHIFT',
    'SQ_LB_CTR0_CU__SH0_MASK_MASK', 'SQ_LB_CTR0_CU__SH0_MASK__SHIFT',
    'SQ_LB_CTR0_CU__SH1_MASK_MASK', 'SQ_LB_CTR0_CU__SH1_MASK__SHIFT',
    'SQ_LB_CTR1_CU__SH0_MASK_MASK', 'SQ_LB_CTR1_CU__SH0_MASK__SHIFT',
    'SQ_LB_CTR1_CU__SH1_MASK_MASK', 'SQ_LB_CTR1_CU__SH1_MASK__SHIFT',
    'SQ_LB_CTR2_CU__SH0_MASK_MASK', 'SQ_LB_CTR2_CU__SH0_MASK__SHIFT',
    'SQ_LB_CTR2_CU__SH1_MASK_MASK', 'SQ_LB_CTR2_CU__SH1_MASK__SHIFT',
    'SQ_LB_CTR3_CU__SH0_MASK_MASK', 'SQ_LB_CTR3_CU__SH0_MASK__SHIFT',
    'SQ_LB_CTR3_CU__SH1_MASK_MASK', 'SQ_LB_CTR3_CU__SH1_MASK__SHIFT',
    'SQ_LB_CTR_CTRL__CLEAR_MASK', 'SQ_LB_CTR_CTRL__CLEAR__SHIFT',
    'SQ_LB_CTR_CTRL__LOAD_MASK', 'SQ_LB_CTR_CTRL__LOAD__SHIFT',
    'SQ_LB_CTR_CTRL__START_MASK', 'SQ_LB_CTR_CTRL__START__SHIFT',
    'SQ_LB_CTR_SEL__SEL0_MASK', 'SQ_LB_CTR_SEL__SEL0__SHIFT',
    'SQ_LB_CTR_SEL__SEL1_MASK', 'SQ_LB_CTR_SEL__SEL1__SHIFT',
    'SQ_LB_CTR_SEL__SEL2_MASK', 'SQ_LB_CTR_SEL__SEL2__SHIFT',
    'SQ_LB_CTR_SEL__SEL3_MASK', 'SQ_LB_CTR_SEL__SEL3__SHIFT',
    'SQ_LB_DATA0__DATA_MASK', 'SQ_LB_DATA0__DATA__SHIFT',
    'SQ_LB_DATA1__DATA_MASK', 'SQ_LB_DATA1__DATA__SHIFT',
    'SQ_LB_DATA2__DATA_MASK', 'SQ_LB_DATA2__DATA__SHIFT',
    'SQ_LB_DATA3__DATA_MASK', 'SQ_LB_DATA3__DATA__SHIFT',
    'SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0_MASK',
    'SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT',
    'SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1_MASK',
    'SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT',
    'SQ_M0_GPR_IDX_WORD__INDEX_MASK',
    'SQ_M0_GPR_IDX_WORD__INDEX__SHIFT',
    'SQ_M0_GPR_IDX_WORD__VDST_REL_MASK',
    'SQ_M0_GPR_IDX_WORD__VDST_REL__SHIFT',
    'SQ_M0_GPR_IDX_WORD__VSRC0_REL_MASK',
    'SQ_M0_GPR_IDX_WORD__VSRC0_REL__SHIFT',
    'SQ_M0_GPR_IDX_WORD__VSRC1_REL_MASK',
    'SQ_M0_GPR_IDX_WORD__VSRC1_REL__SHIFT',
    'SQ_M0_GPR_IDX_WORD__VSRC2_REL_MASK',
    'SQ_M0_GPR_IDX_WORD__VSRC2_REL__SHIFT', 'SQ_MIMG_0__A16_MASK',
    'SQ_MIMG_0__A16__SHIFT', 'SQ_MIMG_0__ACC_MASK',
    'SQ_MIMG_0__ACC__SHIFT', 'SQ_MIMG_0__DA_MASK',
    'SQ_MIMG_0__DA__SHIFT', 'SQ_MIMG_0__DMASK_MASK',
    'SQ_MIMG_0__DMASK__SHIFT', 'SQ_MIMG_0__ENCODING_MASK',
    'SQ_MIMG_0__ENCODING__SHIFT', 'SQ_MIMG_0__LWE_MASK',
    'SQ_MIMG_0__LWE__SHIFT', 'SQ_MIMG_0__NT_MASK',
    'SQ_MIMG_0__NT__SHIFT', 'SQ_MIMG_0__OPM_MASK',
    'SQ_MIMG_0__OPM__SHIFT', 'SQ_MIMG_0__OP_MASK',
    'SQ_MIMG_0__OP__SHIFT', 'SQ_MIMG_0__SC0_MASK',
    'SQ_MIMG_0__SC0__SHIFT', 'SQ_MIMG_0__SC1_MASK',
    'SQ_MIMG_0__SC1__SHIFT', 'SQ_MIMG_0__UNORM_MASK',
    'SQ_MIMG_0__UNORM__SHIFT', 'SQ_MIMG_1__D16_MASK',
    'SQ_MIMG_1__D16__SHIFT', 'SQ_MIMG_1__SRSRC_MASK',
    'SQ_MIMG_1__SRSRC__SHIFT', 'SQ_MIMG_1__SSAMP_MASK',
    'SQ_MIMG_1__SSAMP__SHIFT', 'SQ_MIMG_1__VADDR_MASK',
    'SQ_MIMG_1__VADDR__SHIFT', 'SQ_MIMG_1__VDATA_MASK',
    'SQ_MIMG_1__VDATA__SHIFT', 'SQ_MTBUF_0__DFMT_MASK',
    'SQ_MTBUF_0__DFMT__SHIFT', 'SQ_MTBUF_0__ENCODING_MASK',
    'SQ_MTBUF_0__ENCODING__SHIFT', 'SQ_MTBUF_0__IDXEN_MASK',
    'SQ_MTBUF_0__IDXEN__SHIFT', 'SQ_MTBUF_0__NFMT_MASK',
    'SQ_MTBUF_0__NFMT__SHIFT', 'SQ_MTBUF_0__OFFEN_MASK',
    'SQ_MTBUF_0__OFFEN__SHIFT', 'SQ_MTBUF_0__OFFSET_MASK',
    'SQ_MTBUF_0__OFFSET__SHIFT', 'SQ_MTBUF_0__OP_MASK',
    'SQ_MTBUF_0__OP__SHIFT', 'SQ_MTBUF_0__SC0_MASK',
    'SQ_MTBUF_0__SC0__SHIFT', 'SQ_MTBUF_1__ACC_MASK',
    'SQ_MTBUF_1__ACC__SHIFT', 'SQ_MTBUF_1__NT_MASK',
    'SQ_MTBUF_1__NT__SHIFT', 'SQ_MTBUF_1__SC1_MASK',
    'SQ_MTBUF_1__SC1__SHIFT', 'SQ_MTBUF_1__SOFFSET_MASK',
    'SQ_MTBUF_1__SOFFSET__SHIFT', 'SQ_MTBUF_1__SRSRC_MASK',
    'SQ_MTBUF_1__SRSRC__SHIFT', 'SQ_MTBUF_1__VADDR_MASK',
    'SQ_MTBUF_1__VADDR__SHIFT', 'SQ_MTBUF_1__VDATA_MASK',
    'SQ_MTBUF_1__VDATA__SHIFT', 'SQ_MUBUF_0__ENCODING_MASK',
    'SQ_MUBUF_0__ENCODING__SHIFT', 'SQ_MUBUF_0__IDXEN_MASK',
    'SQ_MUBUF_0__IDXEN__SHIFT', 'SQ_MUBUF_0__LDS_MASK',
    'SQ_MUBUF_0__LDS__SHIFT', 'SQ_MUBUF_0__NT_MASK',
    'SQ_MUBUF_0__NT__SHIFT', 'SQ_MUBUF_0__OFFEN_MASK',
    'SQ_MUBUF_0__OFFEN__SHIFT', 'SQ_MUBUF_0__OFFSET_MASK',
    'SQ_MUBUF_0__OFFSET__SHIFT', 'SQ_MUBUF_0__OP_MASK',
    'SQ_MUBUF_0__OP__SHIFT', 'SQ_MUBUF_0__SC0_MASK',
    'SQ_MUBUF_0__SC0__SHIFT', 'SQ_MUBUF_0__SC1_MASK',
    'SQ_MUBUF_0__SC1__SHIFT', 'SQ_MUBUF_1__ACC_MASK',
    'SQ_MUBUF_1__ACC__SHIFT', 'SQ_MUBUF_1__SOFFSET_MASK',
    'SQ_MUBUF_1__SOFFSET__SHIFT', 'SQ_MUBUF_1__SRSRC_MASK',
    'SQ_MUBUF_1__SRSRC__SHIFT', 'SQ_MUBUF_1__VADDR_MASK',
    'SQ_MUBUF_1__VADDR__SHIFT', 'SQ_MUBUF_1__VDATA_MASK',
    'SQ_MUBUF_1__VDATA__SHIFT',
    'SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER0_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER0_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER0_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER0_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER10_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER10_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER10_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER10_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER10_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER10_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER10_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER10_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER11_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER11_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER11_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER11_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER11_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER11_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER11_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER11_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER12_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER12_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER12_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER12_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER12_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER12_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER12_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER12_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER13_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER13_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER13_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER13_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER13_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER13_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER13_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER13_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER14_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER14_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER14_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER14_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER14_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER14_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER14_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER14_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER15_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER15_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER15_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER15_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER15_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER15_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER15_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER15_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER1_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER1_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER1_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER1_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER2_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER2_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER2_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER2_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER3_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER3_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER3_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER3_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER4_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER4_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER4_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER4_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER4_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER4_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER4_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER4_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER5_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER5_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER5_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER5_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER5_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER5_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER5_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER5_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER6_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER6_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER6_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER6_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER6_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER6_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER6_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER6_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER7_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER7_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER7_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER7_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER7_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER7_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER7_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER7_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER8_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER8_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER8_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER8_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER8_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER8_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER8_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER8_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI_MASK',
    'SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI__SHIFT',
    'SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO_MASK',
    'SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO__SHIFT',
    'SQ_PERFCOUNTER9_SELECT__PERF_MODE_MASK',
    'SQ_PERFCOUNTER9_SELECT__PERF_MODE__SHIFT',
    'SQ_PERFCOUNTER9_SELECT__PERF_SEL_MASK',
    'SQ_PERFCOUNTER9_SELECT__PERF_SEL__SHIFT',
    'SQ_PERFCOUNTER9_SELECT__SIMD_MASK_MASK',
    'SQ_PERFCOUNTER9_SELECT__SIMD_MASK__SHIFT',
    'SQ_PERFCOUNTER9_SELECT__SPM_MODE_MASK',
    'SQ_PERFCOUNTER9_SELECT__SPM_MODE__SHIFT',
    'SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK_MASK',
    'SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK__SHIFT',
    'SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK_MASK',
    'SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK__SHIFT',
    'SQ_PERFCOUNTER_CTRL2__FORCE_EN_MASK',
    'SQ_PERFCOUNTER_CTRL2__FORCE_EN__SHIFT',
    'SQ_PERFCOUNTER_CTRL__CNTR_RATE_MASK',
    'SQ_PERFCOUNTER_CTRL__CNTR_RATE__SHIFT',
    'SQ_PERFCOUNTER_CTRL__CS_EN_MASK',
    'SQ_PERFCOUNTER_CTRL__CS_EN__SHIFT',
    'SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH_MASK',
    'SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH__SHIFT',
    'SQ_PERFCOUNTER_CTRL__ES_EN_MASK',
    'SQ_PERFCOUNTER_CTRL__ES_EN__SHIFT',
    'SQ_PERFCOUNTER_CTRL__GS_EN_MASK',
    'SQ_PERFCOUNTER_CTRL__GS_EN__SHIFT',
    'SQ_PERFCOUNTER_CTRL__HS_EN_MASK',
    'SQ_PERFCOUNTER_CTRL__HS_EN__SHIFT',
    'SQ_PERFCOUNTER_CTRL__LS_EN_MASK',
    'SQ_PERFCOUNTER_CTRL__LS_EN__SHIFT',
    'SQ_PERFCOUNTER_CTRL__PS_EN_MASK',
    'SQ_PERFCOUNTER_CTRL__PS_EN__SHIFT',
    'SQ_PERFCOUNTER_CTRL__VMID_MASK_MASK',
    'SQ_PERFCOUNTER_CTRL__VMID_MASK__SHIFT',
    'SQ_PERFCOUNTER_CTRL__VS_EN_MASK',
    'SQ_PERFCOUNTER_CTRL__VS_EN__SHIFT',
    'SQ_PERFCOUNTER_MASK__SH0_MASK_MASK',
    'SQ_PERFCOUNTER_MASK__SH0_MASK__SHIFT',
    'SQ_PERFCOUNTER_MASK__SH1_MASK_MASK',
    'SQ_PERFCOUNTER_MASK__SH1_MASK__SHIFT',
    'SQ_PERF_SNAPSHOT_CTRL__COUNT_INTVAL_MASK',
    'SQ_PERF_SNAPSHOT_CTRL__COUNT_INTVAL__SHIFT',
    'SQ_PERF_SNAPSHOT_CTRL__COUNT_SEL_MASK',
    'SQ_PERF_SNAPSHOT_CTRL__COUNT_SEL__SHIFT',
    'SQ_PERF_SNAPSHOT_CTRL__ENABLE_MASK',
    'SQ_PERF_SNAPSHOT_CTRL__ENABLE__SHIFT',
    'SQ_PERF_SNAPSHOT_CTRL__TEST_MODE_MASK',
    'SQ_PERF_SNAPSHOT_CTRL__TEST_MODE__SHIFT',
    'SQ_PERF_SNAPSHOT_CTRL__VMID_MASK_MASK',
    'SQ_PERF_SNAPSHOT_CTRL__VMID_MASK__SHIFT',
    'SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO_MASK',
    'SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO__SHIFT',
    'SQ_POWER_THROTTLE2__MAX_POWER_DELTA_MASK',
    'SQ_POWER_THROTTLE2__MAX_POWER_DELTA__SHIFT',
    'SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE_MASK',
    'SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE__SHIFT',
    'SQ_POWER_THROTTLE2__USE_REF_CLOCK_MASK',
    'SQ_POWER_THROTTLE2__USE_REF_CLOCK__SHIFT',
    'SQ_POWER_THROTTLE__MAX_POWER_MASK',
    'SQ_POWER_THROTTLE__MAX_POWER__SHIFT',
    'SQ_POWER_THROTTLE__MIN_POWER_MASK',
    'SQ_POWER_THROTTLE__MIN_POWER__SHIFT',
    'SQ_POWER_THROTTLE__PHASE_OFFSET_MASK',
    'SQ_POWER_THROTTLE__PHASE_OFFSET__SHIFT',
    'SQ_RANDOM_WAVE_PRI__RET_MASK', 'SQ_RANDOM_WAVE_PRI__RET__SHIFT',
    'SQ_RANDOM_WAVE_PRI__RNG_MASK', 'SQ_RANDOM_WAVE_PRI__RNG__SHIFT',
    'SQ_RANDOM_WAVE_PRI__RUI_MASK', 'SQ_RANDOM_WAVE_PRI__RUI__SHIFT',
    'SQ_REG_CREDITS__CMD_CREDITS_MASK',
    'SQ_REG_CREDITS__CMD_CREDITS__SHIFT',
    'SQ_REG_CREDITS__CMD_OVERFLOW_MASK',
    'SQ_REG_CREDITS__CMD_OVERFLOW__SHIFT',
    'SQ_REG_CREDITS__IMMED_OVERFLOW_MASK',
    'SQ_REG_CREDITS__IMMED_OVERFLOW__SHIFT',
    'SQ_REG_CREDITS__REG_BUSY_MASK',
    'SQ_REG_CREDITS__REG_BUSY__SHIFT',
    'SQ_REG_CREDITS__SRBM_CREDITS_MASK',
    'SQ_REG_CREDITS__SRBM_CREDITS__SHIFT',
    'SQ_REG_CREDITS__SRBM_OVERFLOW_MASK',
    'SQ_REG_CREDITS__SRBM_OVERFLOW__SHIFT',
    'SQ_REG_TIMESTAMP__TIMESTAMP_MASK',
    'SQ_REG_TIMESTAMP__TIMESTAMP__SHIFT',
    'SQ_RUNTIME_CONFIG__ENABLE_TEX_ARB_OLDEST_MASK',
    'SQ_RUNTIME_CONFIG__ENABLE_TEX_ARB_OLDEST__SHIFT',
    'SQ_SCRATCH_0__ENCODING_MASK', 'SQ_SCRATCH_0__ENCODING__SHIFT',
    'SQ_SCRATCH_0__NT_MASK', 'SQ_SCRATCH_0__NT__SHIFT',
    'SQ_SCRATCH_0__OFFSET_MASK', 'SQ_SCRATCH_0__OFFSET__SHIFT',
    'SQ_SCRATCH_0__OP_MASK', 'SQ_SCRATCH_0__OP__SHIFT',
    'SQ_SCRATCH_0__SC0_MASK', 'SQ_SCRATCH_0__SC0__SHIFT',
    'SQ_SCRATCH_0__SC1_MASK', 'SQ_SCRATCH_0__SC1__SHIFT',
    'SQ_SCRATCH_0__SEG_MASK', 'SQ_SCRATCH_0__SEG__SHIFT',
    'SQ_SCRATCH_0__SVE_MASK', 'SQ_SCRATCH_0__SVE__SHIFT',
    'SQ_SCRATCH_1__ACC_MASK', 'SQ_SCRATCH_1__ACC__SHIFT',
    'SQ_SCRATCH_1__ADDR_MASK', 'SQ_SCRATCH_1__ADDR__SHIFT',
    'SQ_SCRATCH_1__DATA_MASK', 'SQ_SCRATCH_1__DATA__SHIFT',
    'SQ_SCRATCH_1__SADDR_MASK', 'SQ_SCRATCH_1__SADDR__SHIFT',
    'SQ_SCRATCH_1__VDST_MASK', 'SQ_SCRATCH_1__VDST__SHIFT',
    'SQ_SHADER_TBA_HI__ADDR_HI_MASK',
    'SQ_SHADER_TBA_HI__ADDR_HI__SHIFT',
    'SQ_SHADER_TBA_LO__ADDR_LO_MASK',
    'SQ_SHADER_TBA_LO__ADDR_LO__SHIFT',
    'SQ_SHADER_TMA_HI__ADDR_HI_MASK',
    'SQ_SHADER_TMA_HI__ADDR_HI__SHIFT',
    'SQ_SHADER_TMA_LO__ADDR_LO_MASK',
    'SQ_SHADER_TMA_LO__ADDR_LO__SHIFT', 'SQ_SMEM_0__ENCODING_MASK',
    'SQ_SMEM_0__ENCODING__SHIFT', 'SQ_SMEM_0__GLC_MASK',
    'SQ_SMEM_0__GLC__SHIFT', 'SQ_SMEM_0__IMM_MASK',
    'SQ_SMEM_0__IMM__SHIFT', 'SQ_SMEM_0__NV_MASK',
    'SQ_SMEM_0__NV__SHIFT', 'SQ_SMEM_0__OP_MASK',
    'SQ_SMEM_0__OP__SHIFT', 'SQ_SMEM_0__SBASE_MASK',
    'SQ_SMEM_0__SBASE__SHIFT', 'SQ_SMEM_0__SDATA_MASK',
    'SQ_SMEM_0__SDATA__SHIFT', 'SQ_SMEM_0__SOFFSET_EN_MASK',
    'SQ_SMEM_0__SOFFSET_EN__SHIFT', 'SQ_SMEM_1__OFFSET_MASK',
    'SQ_SMEM_1__OFFSET__SHIFT', 'SQ_SMEM_1__SOFFSET_MASK',
    'SQ_SMEM_1__SOFFSET__SHIFT', 'SQ_SOP1__ENCODING_MASK',
    'SQ_SOP1__ENCODING__SHIFT', 'SQ_SOP1__OP_MASK',
    'SQ_SOP1__OP__SHIFT', 'SQ_SOP1__SDST_MASK',
    'SQ_SOP1__SDST__SHIFT', 'SQ_SOP1__SSRC0_MASK',
    'SQ_SOP1__SSRC0__SHIFT', 'SQ_SOP2__ENCODING_MASK',
    'SQ_SOP2__ENCODING__SHIFT', 'SQ_SOP2__OP_MASK',
    'SQ_SOP2__OP__SHIFT', 'SQ_SOP2__SDST_MASK',
    'SQ_SOP2__SDST__SHIFT', 'SQ_SOP2__SSRC0_MASK',
    'SQ_SOP2__SSRC0__SHIFT', 'SQ_SOP2__SSRC1_MASK',
    'SQ_SOP2__SSRC1__SHIFT', 'SQ_SOPC__ENCODING_MASK',
    'SQ_SOPC__ENCODING__SHIFT', 'SQ_SOPC__OP_MASK',
    'SQ_SOPC__OP__SHIFT', 'SQ_SOPC__SSRC0_MASK',
    'SQ_SOPC__SSRC0__SHIFT', 'SQ_SOPC__SSRC1_MASK',
    'SQ_SOPC__SSRC1__SHIFT', 'SQ_SOPK__ENCODING_MASK',
    'SQ_SOPK__ENCODING__SHIFT', 'SQ_SOPK__OP_MASK',
    'SQ_SOPK__OP__SHIFT', 'SQ_SOPK__SDST_MASK',
    'SQ_SOPK__SDST__SHIFT', 'SQ_SOPK__SIMM16_MASK',
    'SQ_SOPK__SIMM16__SHIFT', 'SQ_SOPP__ENCODING_MASK',
    'SQ_SOPP__ENCODING__SHIFT', 'SQ_SOPP__OP_MASK',
    'SQ_SOPP__OP__SHIFT', 'SQ_SOPP__SIMM16_MASK',
    'SQ_SOPP__SIMM16__SHIFT', 'SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0_MASK',
    'SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0__SHIFT',
    'SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1_MASK',
    'SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1__SHIFT',
    'SQ_THREAD_TRACE_BASE2__ADDR_HI_MASK',
    'SQ_THREAD_TRACE_BASE2__ADDR_HI__SHIFT',
    'SQ_THREAD_TRACE_BASE__ADDR_MASK',
    'SQ_THREAD_TRACE_BASE__ADDR__SHIFT',
    'SQ_THREAD_TRACE_CNTR__CNTR_MASK',
    'SQ_THREAD_TRACE_CNTR__CNTR__SHIFT',
    'SQ_THREAD_TRACE_CTRL__RESET_BUFFER_MASK',
    'SQ_THREAD_TRACE_CTRL__RESET_BUFFER__SHIFT',
    'SQ_THREAD_TRACE_HIWATER__HIWATER_MASK',
    'SQ_THREAD_TRACE_HIWATER__HIWATER__SHIFT',
    'SQ_THREAD_TRACE_MASK__CU_SEL_MASK',
    'SQ_THREAD_TRACE_MASK__CU_SEL__SHIFT',
    'SQ_THREAD_TRACE_MASK__REG_STALL_EN_MASK',
    'SQ_THREAD_TRACE_MASK__REG_STALL_EN__SHIFT',
    'SQ_THREAD_TRACE_MASK__SH_SEL_MASK',
    'SQ_THREAD_TRACE_MASK__SH_SEL__SHIFT',
    'SQ_THREAD_TRACE_MASK__SIMD_EN_MASK',
    'SQ_THREAD_TRACE_MASK__SIMD_EN__SHIFT',
    'SQ_THREAD_TRACE_MASK__SPI_STALL_EN_MASK',
    'SQ_THREAD_TRACE_MASK__SPI_STALL_EN__SHIFT',
    'SQ_THREAD_TRACE_MASK__SQ_STALL_EN_MASK',
    'SQ_THREAD_TRACE_MASK__SQ_STALL_EN__SHIFT',
    'SQ_THREAD_TRACE_MASK__VM_ID_MASK_MASK',
    'SQ_THREAD_TRACE_MASK__VM_ID_MASK__SHIFT',
    'SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN_MASK',
    'SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN__SHIFT',
    'SQ_THREAD_TRACE_MODE__CAPTURE_MODE_MASK',
    'SQ_THREAD_TRACE_MODE__CAPTURE_MODE__SHIFT',
    'SQ_THREAD_TRACE_MODE__INTERRUPT_EN_MASK',
    'SQ_THREAD_TRACE_MODE__INTERRUPT_EN__SHIFT',
    'SQ_THREAD_TRACE_MODE__ISSUE_MASK_MASK',
    'SQ_THREAD_TRACE_MODE__ISSUE_MASK__SHIFT',
    'SQ_THREAD_TRACE_MODE__MASK_CS_MASK',
    'SQ_THREAD_TRACE_MODE__MASK_CS__SHIFT',
    'SQ_THREAD_TRACE_MODE__MASK_ES_MASK',
    'SQ_THREAD_TRACE_MODE__MASK_ES__SHIFT',
    'SQ_THREAD_TRACE_MODE__MASK_GS_MASK',
    'SQ_THREAD_TRACE_MODE__MASK_GS__SHIFT',
    'SQ_THREAD_TRACE_MODE__MASK_HS_MASK',
    'SQ_THREAD_TRACE_MODE__MASK_HS__SHIFT',
    'SQ_THREAD_TRACE_MODE__MASK_LS_MASK',
    'SQ_THREAD_TRACE_MODE__MASK_LS__SHIFT',
    'SQ_THREAD_TRACE_MODE__MASK_PS_MASK',
    'SQ_THREAD_TRACE_MODE__MASK_PS__SHIFT',
    'SQ_THREAD_TRACE_MODE__MASK_VS_MASK',
    'SQ_THREAD_TRACE_MODE__MASK_VS__SHIFT',
    'SQ_THREAD_TRACE_MODE__MODE_MASK',
    'SQ_THREAD_TRACE_MODE__MODE__SHIFT',
    'SQ_THREAD_TRACE_MODE__TC_PERF_EN_MASK',
    'SQ_THREAD_TRACE_MODE__TC_PERF_EN__SHIFT',
    'SQ_THREAD_TRACE_MODE__TEST_MODE_MASK',
    'SQ_THREAD_TRACE_MODE__TEST_MODE__SHIFT',
    'SQ_THREAD_TRACE_MODE__WRAP_MASK',
    'SQ_THREAD_TRACE_MODE__WRAP__SHIFT',
    'SQ_THREAD_TRACE_PERF_MASK__SH0_MASK_MASK',
    'SQ_THREAD_TRACE_PERF_MASK__SH0_MASK__SHIFT',
    'SQ_THREAD_TRACE_PERF_MASK__SH1_MASK_MASK',
    'SQ_THREAD_TRACE_PERF_MASK__SH1_MASK__SHIFT',
    'SQ_THREAD_TRACE_SIZE__SIZE_MASK',
    'SQ_THREAD_TRACE_SIZE__SIZE__SHIFT',
    'SQ_THREAD_TRACE_STATUS__BUSY_MASK',
    'SQ_THREAD_TRACE_STATUS__BUSY__SHIFT',
    'SQ_THREAD_TRACE_STATUS__FINISH_DONE_MASK',
    'SQ_THREAD_TRACE_STATUS__FINISH_DONE__SHIFT',
    'SQ_THREAD_TRACE_STATUS__FINISH_PENDING_MASK',
    'SQ_THREAD_TRACE_STATUS__FINISH_PENDING__SHIFT',
    'SQ_THREAD_TRACE_STATUS__FULL_MASK',
    'SQ_THREAD_TRACE_STATUS__FULL__SHIFT',
    'SQ_THREAD_TRACE_STATUS__NEW_BUF_MASK',
    'SQ_THREAD_TRACE_STATUS__NEW_BUF__SHIFT',
    'SQ_THREAD_TRACE_STATUS__UTC_ERROR_MASK',
    'SQ_THREAD_TRACE_STATUS__UTC_ERROR__SHIFT',
    'SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK_MASK',
    'SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK__SHIFT',
    'SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL_MASK',
    'SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL__SHIFT',
    'SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK_MASK',
    'SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK__SHIFT',
    'SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK_MASK',
    'SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK__SHIFT',
    'SQ_THREAD_TRACE_USERDATA_0__DATA_MASK',
    'SQ_THREAD_TRACE_USERDATA_0__DATA__SHIFT',
    'SQ_THREAD_TRACE_USERDATA_1__DATA_MASK',
    'SQ_THREAD_TRACE_USERDATA_1__DATA__SHIFT',
    'SQ_THREAD_TRACE_USERDATA_2__DATA_MASK',
    'SQ_THREAD_TRACE_USERDATA_2__DATA__SHIFT',
    'SQ_THREAD_TRACE_USERDATA_3__DATA_MASK',
    'SQ_THREAD_TRACE_USERDATA_3__DATA__SHIFT',
    'SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_EVENT__SH_ID_MASK',
    'SQ_THREAD_TRACE_WORD_EVENT__SH_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_EVENT__STAGE_MASK',
    'SQ_THREAD_TRACE_WORD_EVENT__STAGE__SHIFT',
    'SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO_MASK',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID_MASK',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TRAP_ERROR_MASK',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TRAP_ERROR__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID_MASK',
    'SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI_MASK',
    'SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID_MASK',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO_MASK',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__PRIV_MASK',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__PRIV__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID_MASK',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID_MASK',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI_MASK',
    'SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST__INST_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_INST__INST_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST__SIMD_ID_MASK',
    'SQ_THREAD_TRACE_WORD_INST__SIMD_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_INST__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_INST__WAVE_ID_MASK',
    'SQ_THREAD_TRACE_WORD_INST__WAVE_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST0_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST0__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST1_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST1__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST2_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST2__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST3_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST3__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST4_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST4__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST5_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST5__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST6_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST6__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST7_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST7__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST8_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST8__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST9_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__INST9__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_MISC__SH_ID_MASK',
    'SQ_THREAD_TRACE_WORD_MISC__SH_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0_MASK',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0__SHIFT',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO_MASK',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO__SHIFT',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK_MASK',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK__SHIFT',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID_MASK',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID_MASK',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI_MASK',
    'SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI__SHIFT',
    'SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2_MASK',
    'SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2__SHIFT',
    'SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3_MASK',
    'SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID_MASK',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID_MASK',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR_MASK',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV_MASK',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP_MASK',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV_MASK',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA_MASK',
    'SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO_MASK',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID_MASK',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID_MASK',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR_MASK',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI_MASK',
    'SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI__SHIFT',
    'SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO_MASK',
    'SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO__SHIFT',
    'SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI_MASK',
    'SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE_START__COUNT_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE_START__COUNT__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE__CU_ID_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE__CU_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE__SH_ID_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE__SH_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE__SHIFT',
    'SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID_MASK',
    'SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID__SHIFT',
    'SQ_THREAD_TRACE_WPTR__READ_OFFSET_MASK',
    'SQ_THREAD_TRACE_WPTR__READ_OFFSET__SHIFT',
    'SQ_THREAD_TRACE_WPTR__WPTR_MASK',
    'SQ_THREAD_TRACE_WPTR__WPTR__SHIFT',
    'SQ_TIMEOUT_CONFIG__PERIOD_SEL_MASK',
    'SQ_TIMEOUT_CONFIG__PERIOD_SEL__SHIFT',
    'SQ_TIMEOUT_CONFIG__TIMEOUT_CONDITIONS_MASK_MASK',
    'SQ_TIMEOUT_CONFIG__TIMEOUT_CONDITIONS_MASK__SHIFT',
    'SQ_TIMEOUT_CONFIG__TIMEOUT_FATAL_DISABLE_MASK',
    'SQ_TIMEOUT_CONFIG__TIMEOUT_FATAL_DISABLE__SHIFT',
    'SQ_TIMEOUT_CONFIG__TIMER_LONGER_SEL_MASK',
    'SQ_TIMEOUT_CONFIG__TIMER_LONGER_SEL__SHIFT',
    'SQ_TIMEOUT_STATUS__WAVE_TIMEOUT_MASK',
    'SQ_TIMEOUT_STATUS__WAVE_TIMEOUT__SHIFT', 'SQ_TIME_HI__TIME_MASK',
    'SQ_TIME_HI__TIME__SHIFT', 'SQ_TIME_LO__TIME_MASK',
    'SQ_TIME_LO__TIME__SHIFT', 'SQ_UE_ERR_STATUS_HI__ECC_MASK',
    'SQ_UE_ERR_STATUS_HI__ECC__SHIFT',
    'SQ_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'SQ_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'SQ_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'SQ_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'SQ_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'SQ_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'SQ_UE_ERR_STATUS_HI__PARITY_MASK',
    'SQ_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'SQ_UE_ERR_STATUS_HI__RESERVED_MASK',
    'SQ_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'SQ_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'SQ_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'SQ_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'SQ_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'SQ_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'SQ_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'SQ_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'SQ_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'SQ_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'SQ_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'SQ_UTCL1_CNTL1__CLIENTID_MASK',
    'SQ_UTCL1_CNTL1__CLIENTID__SHIFT',
    'SQ_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK',
    'SQ_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB__SHIFT',
    'SQ_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK',
    'SQ_UTCL1_CNTL1__ENABLE_PUSH_LFIFO__SHIFT',
    'SQ_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK',
    'SQ_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT',
    'SQ_UTCL1_CNTL1__FORCE_IN_ORDER_MASK',
    'SQ_UTCL1_CNTL1__FORCE_IN_ORDER__SHIFT',
    'SQ_UTCL1_CNTL1__FORCE_MISS_MASK',
    'SQ_UTCL1_CNTL1__FORCE_MISS__SHIFT',
    'SQ_UTCL1_CNTL1__GPUVM_64K_DEF_MASK',
    'SQ_UTCL1_CNTL1__GPUVM_64K_DEF__SHIFT',
    'SQ_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK',
    'SQ_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT',
    'SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK',
    'SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT',
    'SQ_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK',
    'SQ_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT',
    'SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_MASK',
    'SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK',
    'SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID__SHIFT',
    'SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL__SHIFT',
    'SQ_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK',
    'SQ_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE__SHIFT',
    'SQ_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK',
    'SQ_UTCL1_CNTL1__REG_INVALIDATE_VMID__SHIFT',
    'SQ_UTCL1_CNTL1__RESP_FAULT_MODE_MASK',
    'SQ_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT',
    'SQ_UTCL1_CNTL1__RESP_MODE_MASK',
    'SQ_UTCL1_CNTL1__RESP_MODE__SHIFT',
    'SQ_UTCL1_CNTL1__USERVM_DIS_MASK',
    'SQ_UTCL1_CNTL1__USERVM_DIS__SHIFT',
    'SQ_UTCL1_CNTL2__DIS_EDC_MASK', 'SQ_UTCL1_CNTL2__DIS_EDC__SHIFT',
    'SQ_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK',
    'SQ_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT',
    'SQ_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK',
    'SQ_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT',
    'SQ_UTCL1_CNTL2__FORCE_SNOOP_MASK',
    'SQ_UTCL1_CNTL2__FORCE_SNOOP__SHIFT',
    'SQ_UTCL1_CNTL2__GPUVM_INV_MODE_MASK',
    'SQ_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT',
    'SQ_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK',
    'SQ_UTCL1_CNTL2__LFIFO_SCAN_DISABLE__SHIFT',
    'SQ_UTCL1_CNTL2__LINE_VALID_MASK',
    'SQ_UTCL1_CNTL2__LINE_VALID__SHIFT',
    'SQ_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK',
    'SQ_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT',
    'SQ_UTCL1_CNTL2__PREFETCH_PAGE_MASK',
    'SQ_UTCL1_CNTL2__PREFETCH_PAGE__SHIFT',
    'SQ_UTCL1_CNTL2__RETRY_TIMER_MASK',
    'SQ_UTCL1_CNTL2__RETRY_TIMER__SHIFT',
    'SQ_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK',
    'SQ_UTCL1_CNTL2__SHOOTDOWN_OPT__SHIFT',
    'SQ_UTCL1_CNTL2__SPARE_MASK', 'SQ_UTCL1_CNTL2__SPARE__SHIFT',
    'SQ_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'SQ_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'SQ_UTCL1_STATUS__PRT_DETECTED_MASK',
    'SQ_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'SQ_UTCL1_STATUS__RESERVED_MASK',
    'SQ_UTCL1_STATUS__RESERVED__SHIFT',
    'SQ_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'SQ_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'SQ_UTCL1_STATUS__UNUSED_MASK', 'SQ_UTCL1_STATUS__UNUSED__SHIFT',
    'SQ_VINTRP__ATTRCHAN_MASK', 'SQ_VINTRP__ATTRCHAN__SHIFT',
    'SQ_VINTRP__ATTR_MASK', 'SQ_VINTRP__ATTR__SHIFT',
    'SQ_VINTRP__ENCODING_MASK', 'SQ_VINTRP__ENCODING__SHIFT',
    'SQ_VINTRP__OP_MASK', 'SQ_VINTRP__OP__SHIFT',
    'SQ_VINTRP__VDST_MASK', 'SQ_VINTRP__VDST__SHIFT',
    'SQ_VINTRP__VSRC_MASK', 'SQ_VINTRP__VSRC__SHIFT',
    'SQ_VOP1__ENCODING_MASK', 'SQ_VOP1__ENCODING__SHIFT',
    'SQ_VOP1__OP_MASK', 'SQ_VOP1__OP__SHIFT', 'SQ_VOP1__SRC0_MASK',
    'SQ_VOP1__SRC0__SHIFT', 'SQ_VOP1__VDST_MASK',
    'SQ_VOP1__VDST__SHIFT', 'SQ_VOP2__ENCODING_MASK',
    'SQ_VOP2__ENCODING__SHIFT', 'SQ_VOP2__OP_MASK',
    'SQ_VOP2__OP__SHIFT', 'SQ_VOP2__SRC0_MASK',
    'SQ_VOP2__SRC0__SHIFT', 'SQ_VOP2__VDST_MASK',
    'SQ_VOP2__VDST__SHIFT', 'SQ_VOP2__VSRC1_MASK',
    'SQ_VOP2__VSRC1__SHIFT', 'SQ_VOP3P_0__CLAMP_MASK',
    'SQ_VOP3P_0__CLAMP__SHIFT', 'SQ_VOP3P_0__ENCODING_MASK',
    'SQ_VOP3P_0__ENCODING__SHIFT', 'SQ_VOP3P_0__NEG_HI_MASK',
    'SQ_VOP3P_0__NEG_HI__SHIFT', 'SQ_VOP3P_0__OP_MASK',
    'SQ_VOP3P_0__OP_SEL_HI_2_MASK', 'SQ_VOP3P_0__OP_SEL_HI_2__SHIFT',
    'SQ_VOP3P_0__OP_SEL_MASK', 'SQ_VOP3P_0__OP_SEL__SHIFT',
    'SQ_VOP3P_0__OP__SHIFT', 'SQ_VOP3P_0__VDST_MASK',
    'SQ_VOP3P_0__VDST__SHIFT', 'SQ_VOP3P_1__NEG_MASK',
    'SQ_VOP3P_1__NEG__SHIFT', 'SQ_VOP3P_1__OP_SEL_HI_MASK',
    'SQ_VOP3P_1__OP_SEL_HI__SHIFT', 'SQ_VOP3P_1__SRC0_MASK',
    'SQ_VOP3P_1__SRC0__SHIFT', 'SQ_VOP3P_1__SRC1_MASK',
    'SQ_VOP3P_1__SRC1__SHIFT', 'SQ_VOP3P_1__SRC2_MASK',
    'SQ_VOP3P_1__SRC2__SHIFT', 'SQ_VOP3P_MFMA_0__ABID_MASK',
    'SQ_VOP3P_MFMA_0__ABID__SHIFT', 'SQ_VOP3P_MFMA_0__ACC_CD_MASK',
    'SQ_VOP3P_MFMA_0__ACC_CD__SHIFT', 'SQ_VOP3P_MFMA_0__CBSZ_MASK',
    'SQ_VOP3P_MFMA_0__CBSZ__SHIFT', 'SQ_VOP3P_MFMA_0__ENCODING_MASK',
    'SQ_VOP3P_MFMA_0__ENCODING__SHIFT', 'SQ_VOP3P_MFMA_0__OP_MASK',
    'SQ_VOP3P_MFMA_0__OP__SHIFT', 'SQ_VOP3P_MFMA_0__VDST_MASK',
    'SQ_VOP3P_MFMA_0__VDST__SHIFT', 'SQ_VOP3P_MFMA_1__ACC_MASK',
    'SQ_VOP3P_MFMA_1__ACC__SHIFT', 'SQ_VOP3P_MFMA_1__BLGP_MASK',
    'SQ_VOP3P_MFMA_1__BLGP__SHIFT', 'SQ_VOP3P_MFMA_1__SRC0_MASK',
    'SQ_VOP3P_MFMA_1__SRC0__SHIFT', 'SQ_VOP3P_MFMA_1__SRC1_MASK',
    'SQ_VOP3P_MFMA_1__SRC1__SHIFT', 'SQ_VOP3P_MFMA_1__SRC2_MASK',
    'SQ_VOP3P_MFMA_1__SRC2__SHIFT', 'SQ_VOP3_0_SDST_ENC__CLAMP_MASK',
    'SQ_VOP3_0_SDST_ENC__CLAMP__SHIFT',
    'SQ_VOP3_0_SDST_ENC__ENCODING_MASK',
    'SQ_VOP3_0_SDST_ENC__ENCODING__SHIFT',
    'SQ_VOP3_0_SDST_ENC__OP_MASK', 'SQ_VOP3_0_SDST_ENC__OP__SHIFT',
    'SQ_VOP3_0_SDST_ENC__SDST_MASK',
    'SQ_VOP3_0_SDST_ENC__SDST__SHIFT',
    'SQ_VOP3_0_SDST_ENC__VDST_MASK',
    'SQ_VOP3_0_SDST_ENC__VDST__SHIFT', 'SQ_VOP3_0__ABS_MASK',
    'SQ_VOP3_0__ABS__SHIFT', 'SQ_VOP3_0__CLAMP_MASK',
    'SQ_VOP3_0__CLAMP__SHIFT', 'SQ_VOP3_0__ENCODING_MASK',
    'SQ_VOP3_0__ENCODING__SHIFT', 'SQ_VOP3_0__OP_MASK',
    'SQ_VOP3_0__OP_SEL_MASK', 'SQ_VOP3_0__OP_SEL__SHIFT',
    'SQ_VOP3_0__OP__SHIFT', 'SQ_VOP3_0__VDST_MASK',
    'SQ_VOP3_0__VDST__SHIFT', 'SQ_VOP3_1__NEG_MASK',
    'SQ_VOP3_1__NEG__SHIFT', 'SQ_VOP3_1__OMOD_MASK',
    'SQ_VOP3_1__OMOD__SHIFT', 'SQ_VOP3_1__SRC0_MASK',
    'SQ_VOP3_1__SRC0__SHIFT', 'SQ_VOP3_1__SRC1_MASK',
    'SQ_VOP3_1__SRC1__SHIFT', 'SQ_VOP3_1__SRC2_MASK',
    'SQ_VOP3_1__SRC2__SHIFT', 'SQ_VOPC__ENCODING_MASK',
    'SQ_VOPC__ENCODING__SHIFT', 'SQ_VOPC__OP_MASK',
    'SQ_VOPC__OP__SHIFT', 'SQ_VOPC__SRC0_MASK',
    'SQ_VOPC__SRC0__SHIFT', 'SQ_VOPC__VSRC1_MASK',
    'SQ_VOPC__VSRC1__SHIFT', 'SQ_VOP_DPP__BANK_MASK_MASK',
    'SQ_VOP_DPP__BANK_MASK__SHIFT', 'SQ_VOP_DPP__BOUND_CTRL_MASK',
    'SQ_VOP_DPP__BOUND_CTRL__SHIFT', 'SQ_VOP_DPP__DPP_CTRL_MASK',
    'SQ_VOP_DPP__DPP_CTRL__SHIFT', 'SQ_VOP_DPP__ROW_MASK_MASK',
    'SQ_VOP_DPP__ROW_MASK__SHIFT', 'SQ_VOP_DPP__SRC0_ABS_MASK',
    'SQ_VOP_DPP__SRC0_ABS__SHIFT', 'SQ_VOP_DPP__SRC0_MASK',
    'SQ_VOP_DPP__SRC0_NEG_MASK', 'SQ_VOP_DPP__SRC0_NEG__SHIFT',
    'SQ_VOP_DPP__SRC0__SHIFT', 'SQ_VOP_DPP__SRC1_ABS_MASK',
    'SQ_VOP_DPP__SRC1_ABS__SHIFT', 'SQ_VOP_DPP__SRC1_NEG_MASK',
    'SQ_VOP_DPP__SRC1_NEG__SHIFT', 'SQ_VOP_SDWA_SDST_ENC__S0_MASK',
    'SQ_VOP_SDWA_SDST_ENC__S0__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__S1_MASK',
    'SQ_VOP_SDWA_SDST_ENC__S1__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SDST_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SDST__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SD_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SD__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SRC0_ABS_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SRC0_ABS__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SRC0_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SRC0_NEG_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SRC0_NEG__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SRC0_SEL_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SRC0_SEL__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SRC0_SEXT_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SRC0_SEXT__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SRC0__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SRC1_ABS_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SRC1_ABS__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SRC1_NEG_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SRC1_NEG__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SRC1_SEL_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SRC1_SEL__SHIFT',
    'SQ_VOP_SDWA_SDST_ENC__SRC1_SEXT_MASK',
    'SQ_VOP_SDWA_SDST_ENC__SRC1_SEXT__SHIFT',
    'SQ_VOP_SDWA__CLAMP_MASK', 'SQ_VOP_SDWA__CLAMP__SHIFT',
    'SQ_VOP_SDWA__DST_SEL_MASK', 'SQ_VOP_SDWA__DST_SEL__SHIFT',
    'SQ_VOP_SDWA__DST_UNUSED_MASK', 'SQ_VOP_SDWA__DST_UNUSED__SHIFT',
    'SQ_VOP_SDWA__OMOD_MASK', 'SQ_VOP_SDWA__OMOD__SHIFT',
    'SQ_VOP_SDWA__S0_MASK', 'SQ_VOP_SDWA__S0__SHIFT',
    'SQ_VOP_SDWA__S1_MASK', 'SQ_VOP_SDWA__S1__SHIFT',
    'SQ_VOP_SDWA__SRC0_ABS_MASK', 'SQ_VOP_SDWA__SRC0_ABS__SHIFT',
    'SQ_VOP_SDWA__SRC0_MASK', 'SQ_VOP_SDWA__SRC0_NEG_MASK',
    'SQ_VOP_SDWA__SRC0_NEG__SHIFT', 'SQ_VOP_SDWA__SRC0_SEL_MASK',
    'SQ_VOP_SDWA__SRC0_SEL__SHIFT', 'SQ_VOP_SDWA__SRC0_SEXT_MASK',
    'SQ_VOP_SDWA__SRC0_SEXT__SHIFT', 'SQ_VOP_SDWA__SRC0__SHIFT',
    'SQ_VOP_SDWA__SRC1_ABS_MASK', 'SQ_VOP_SDWA__SRC1_ABS__SHIFT',
    'SQ_VOP_SDWA__SRC1_NEG_MASK', 'SQ_VOP_SDWA__SRC1_NEG__SHIFT',
    'SQ_VOP_SDWA__SRC1_SEL_MASK', 'SQ_VOP_SDWA__SRC1_SEL__SHIFT',
    'SQ_VOP_SDWA__SRC1_SEXT_MASK', 'SQ_VOP_SDWA__SRC1_SEXT__SHIFT',
    'SQ_WAVE_EXEC_HI__EXEC_HI_MASK',
    'SQ_WAVE_EXEC_HI__EXEC_HI__SHIFT',
    'SQ_WAVE_EXEC_LO__EXEC_LO_MASK',
    'SQ_WAVE_EXEC_LO__EXEC_LO__SHIFT',
    'SQ_WAVE_FLUSH_IB__UNUSED_MASK',
    'SQ_WAVE_FLUSH_IB__UNUSED__SHIFT',
    'SQ_WAVE_GPR_ALLOC__ACCV_OFFSET_MASK',
    'SQ_WAVE_GPR_ALLOC__ACCV_OFFSET__SHIFT',
    'SQ_WAVE_GPR_ALLOC__SGPR_BASE_MASK',
    'SQ_WAVE_GPR_ALLOC__SGPR_BASE__SHIFT',
    'SQ_WAVE_GPR_ALLOC__SGPR_SIZE_MASK',
    'SQ_WAVE_GPR_ALLOC__SGPR_SIZE__SHIFT',
    'SQ_WAVE_GPR_ALLOC__VGPR_BASE_MASK',
    'SQ_WAVE_GPR_ALLOC__VGPR_BASE__SHIFT',
    'SQ_WAVE_GPR_ALLOC__VGPR_SIZE_MASK',
    'SQ_WAVE_GPR_ALLOC__VGPR_SIZE__SHIFT',
    'SQ_WAVE_HW_ID__CU_ID_MASK', 'SQ_WAVE_HW_ID__CU_ID__SHIFT',
    'SQ_WAVE_HW_ID__ME_ID_MASK', 'SQ_WAVE_HW_ID__ME_ID__SHIFT',
    'SQ_WAVE_HW_ID__PIPE_ID_MASK', 'SQ_WAVE_HW_ID__PIPE_ID__SHIFT',
    'SQ_WAVE_HW_ID__QUEUE_ID_MASK', 'SQ_WAVE_HW_ID__QUEUE_ID__SHIFT',
    'SQ_WAVE_HW_ID__SE_ID_MASK', 'SQ_WAVE_HW_ID__SE_ID__SHIFT',
    'SQ_WAVE_HW_ID__SH_ID_MASK', 'SQ_WAVE_HW_ID__SH_ID__SHIFT',
    'SQ_WAVE_HW_ID__SIMD_ID_MASK', 'SQ_WAVE_HW_ID__SIMD_ID__SHIFT',
    'SQ_WAVE_HW_ID__STATE_ID_MASK', 'SQ_WAVE_HW_ID__STATE_ID__SHIFT',
    'SQ_WAVE_HW_ID__TG_ID_MASK', 'SQ_WAVE_HW_ID__TG_ID__SHIFT',
    'SQ_WAVE_HW_ID__VM_ID_MASK', 'SQ_WAVE_HW_ID__VM_ID__SHIFT',
    'SQ_WAVE_HW_ID__WAVE_ID_MASK', 'SQ_WAVE_HW_ID__WAVE_ID__SHIFT',
    'SQ_WAVE_IB_DBG0__ECC_ST_MASK', 'SQ_WAVE_IB_DBG0__ECC_ST__SHIFT',
    'SQ_WAVE_IB_DBG0__HYB_CNT_MASK',
    'SQ_WAVE_IB_DBG0__HYB_CNT__SHIFT',
    'SQ_WAVE_IB_DBG0__IBUF_RPTR_MASK',
    'SQ_WAVE_IB_DBG0__IBUF_RPTR__SHIFT',
    'SQ_WAVE_IB_DBG0__IBUF_ST_MASK',
    'SQ_WAVE_IB_DBG0__IBUF_ST__SHIFT',
    'SQ_WAVE_IB_DBG0__IBUF_WPTR_MASK',
    'SQ_WAVE_IB_DBG0__IBUF_WPTR__SHIFT',
    'SQ_WAVE_IB_DBG0__INST_STR_ST_MASK',
    'SQ_WAVE_IB_DBG0__INST_STR_ST__SHIFT',
    'SQ_WAVE_IB_DBG0__IS_HYB_MASK', 'SQ_WAVE_IB_DBG0__IS_HYB__SHIFT',
    'SQ_WAVE_IB_DBG0__KILL_MASK', 'SQ_WAVE_IB_DBG0__KILL__SHIFT',
    'SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH_MASK',
    'SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH__SHIFT',
    'SQ_WAVE_IB_DBG0__NEED_NEXT_DW_MASK',
    'SQ_WAVE_IB_DBG0__NEED_NEXT_DW__SHIFT',
    'SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_HI_MASK',
    'SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_HI__SHIFT',
    'SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_MASK',
    'SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT__SHIFT',
    'SQ_WAVE_IB_DBG0__PC_INVALID_MASK',
    'SQ_WAVE_IB_DBG0__PC_INVALID__SHIFT',
    'SQ_WAVE_IB_DBG1__IXNACK_MASK', 'SQ_WAVE_IB_DBG1__IXNACK__SHIFT',
    'SQ_WAVE_IB_DBG1__MISC_CNT_MASK',
    'SQ_WAVE_IB_DBG1__MISC_CNT__SHIFT', 'SQ_WAVE_IB_DBG1__QCNT_MASK',
    'SQ_WAVE_IB_DBG1__QCNT__SHIFT', 'SQ_WAVE_IB_DBG1__RCNT_MASK',
    'SQ_WAVE_IB_DBG1__RCNT__SHIFT',
    'SQ_WAVE_IB_DBG1__TA_NEED_RESET_MASK',
    'SQ_WAVE_IB_DBG1__TA_NEED_RESET__SHIFT',
    'SQ_WAVE_IB_DBG1__XCNT_MASK', 'SQ_WAVE_IB_DBG1__XCNT__SHIFT',
    'SQ_WAVE_IB_DBG1__XNACK_MASK', 'SQ_WAVE_IB_DBG1__XNACK__SHIFT',
    'SQ_WAVE_IB_STS__EXP_CNT_MASK', 'SQ_WAVE_IB_STS__EXP_CNT__SHIFT',
    'SQ_WAVE_IB_STS__FIRST_REPLAY_MASK',
    'SQ_WAVE_IB_STS__FIRST_REPLAY__SHIFT',
    'SQ_WAVE_IB_STS__LGKM_CNT_MASK',
    'SQ_WAVE_IB_STS__LGKM_CNT__SHIFT', 'SQ_WAVE_IB_STS__RCNT_MASK',
    'SQ_WAVE_IB_STS__RCNT__SHIFT', 'SQ_WAVE_IB_STS__VALU_CNT_MASK',
    'SQ_WAVE_IB_STS__VALU_CNT__SHIFT',
    'SQ_WAVE_IB_STS__VM_CNT_HI_MASK',
    'SQ_WAVE_IB_STS__VM_CNT_HI__SHIFT', 'SQ_WAVE_IB_STS__VM_CNT_MASK',
    'SQ_WAVE_IB_STS__VM_CNT__SHIFT',
    'SQ_WAVE_INST_DW0__INST_DW0_MASK',
    'SQ_WAVE_INST_DW0__INST_DW0__SHIFT',
    'SQ_WAVE_INST_DW1__INST_DW1_MASK',
    'SQ_WAVE_INST_DW1__INST_DW1__SHIFT',
    'SQ_WAVE_LDS_ALLOC__LDS_BASE_MASK',
    'SQ_WAVE_LDS_ALLOC__LDS_BASE__SHIFT',
    'SQ_WAVE_LDS_ALLOC__LDS_SIZE_MASK',
    'SQ_WAVE_LDS_ALLOC__LDS_SIZE__SHIFT', 'SQ_WAVE_M0__M0_MASK',
    'SQ_WAVE_M0__M0__SHIFT', 'SQ_WAVE_MODE__CSP_MASK',
    'SQ_WAVE_MODE__CSP__SHIFT', 'SQ_WAVE_MODE__DEBUG_EN_MASK',
    'SQ_WAVE_MODE__DEBUG_EN__SHIFT',
    'SQ_WAVE_MODE__DISABLE_PERF_MASK',
    'SQ_WAVE_MODE__DISABLE_PERF__SHIFT',
    'SQ_WAVE_MODE__DX10_CLAMP_MASK',
    'SQ_WAVE_MODE__DX10_CLAMP__SHIFT', 'SQ_WAVE_MODE__EXCP_EN_MASK',
    'SQ_WAVE_MODE__EXCP_EN__SHIFT', 'SQ_WAVE_MODE__FP16_OVFL_MASK',
    'SQ_WAVE_MODE__FP16_OVFL__SHIFT', 'SQ_WAVE_MODE__FP_DENORM_MASK',
    'SQ_WAVE_MODE__FP_DENORM__SHIFT', 'SQ_WAVE_MODE__FP_ROUND_MASK',
    'SQ_WAVE_MODE__FP_ROUND__SHIFT', 'SQ_WAVE_MODE__GPR_IDX_EN_MASK',
    'SQ_WAVE_MODE__GPR_IDX_EN__SHIFT', 'SQ_WAVE_MODE__IEEE_MASK',
    'SQ_WAVE_MODE__IEEE__SHIFT', 'SQ_WAVE_MODE__LOD_CLAMPED_MASK',
    'SQ_WAVE_MODE__LOD_CLAMPED__SHIFT',
    'SQ_WAVE_MODE__POPS_PACKER0_MASK',
    'SQ_WAVE_MODE__POPS_PACKER0__SHIFT',
    'SQ_WAVE_MODE__POPS_PACKER1_MASK',
    'SQ_WAVE_MODE__POPS_PACKER1__SHIFT', 'SQ_WAVE_MODE__VSKIP_MASK',
    'SQ_WAVE_MODE__VSKIP__SHIFT', 'SQ_WAVE_PC_HI__PC_HI_MASK',
    'SQ_WAVE_PC_HI__PC_HI__SHIFT', 'SQ_WAVE_PC_LO__PC_LO_MASK',
    'SQ_WAVE_PC_LO__PC_LO__SHIFT',
    'SQ_WAVE_STATUS__ALLOW_REPLAY_MASK',
    'SQ_WAVE_STATUS__ALLOW_REPLAY__SHIFT',
    'SQ_WAVE_STATUS__COND_DBG_SYS_MASK',
    'SQ_WAVE_STATUS__COND_DBG_SYS__SHIFT',
    'SQ_WAVE_STATUS__COND_DBG_USER_MASK',
    'SQ_WAVE_STATUS__COND_DBG_USER__SHIFT',
    'SQ_WAVE_STATUS__ECC_ERR_MASK', 'SQ_WAVE_STATUS__ECC_ERR__SHIFT',
    'SQ_WAVE_STATUS__EXECZ_MASK', 'SQ_WAVE_STATUS__EXECZ__SHIFT',
    'SQ_WAVE_STATUS__EXPORT_RDY_MASK',
    'SQ_WAVE_STATUS__EXPORT_RDY__SHIFT',
    'SQ_WAVE_STATUS__FATAL_HALT_MASK',
    'SQ_WAVE_STATUS__FATAL_HALT__SHIFT', 'SQ_WAVE_STATUS__HALT_MASK',
    'SQ_WAVE_STATUS__HALT__SHIFT', 'SQ_WAVE_STATUS__IDLE_MASK',
    'SQ_WAVE_STATUS__IDLE__SHIFT', 'SQ_WAVE_STATUS__IN_BARRIER_MASK',
    'SQ_WAVE_STATUS__IN_BARRIER__SHIFT', 'SQ_WAVE_STATUS__IN_TG_MASK',
    'SQ_WAVE_STATUS__IN_TG__SHIFT',
    'SQ_WAVE_STATUS__MUST_EXPORT_MASK',
    'SQ_WAVE_STATUS__MUST_EXPORT__SHIFT',
    'SQ_WAVE_STATUS__PERF_EN_MASK', 'SQ_WAVE_STATUS__PERF_EN__SHIFT',
    'SQ_WAVE_STATUS__PRIV_MASK', 'SQ_WAVE_STATUS__PRIV__SHIFT',
    'SQ_WAVE_STATUS__SCC_MASK', 'SQ_WAVE_STATUS__SCC__SHIFT',
    'SQ_WAVE_STATUS__SCRATCH_EN_MASK',
    'SQ_WAVE_STATUS__SCRATCH_EN__SHIFT',
    'SQ_WAVE_STATUS__SKIP_EXPORT_MASK',
    'SQ_WAVE_STATUS__SKIP_EXPORT__SHIFT',
    'SQ_WAVE_STATUS__SPI_PRIO_MASK',
    'SQ_WAVE_STATUS__SPI_PRIO__SHIFT', 'SQ_WAVE_STATUS__TRAP_EN_MASK',
    'SQ_WAVE_STATUS__TRAP_EN__SHIFT', 'SQ_WAVE_STATUS__TRAP_MASK',
    'SQ_WAVE_STATUS__TRAP__SHIFT',
    'SQ_WAVE_STATUS__TTRACE_CU_EN_MASK',
    'SQ_WAVE_STATUS__TTRACE_CU_EN__SHIFT',
    'SQ_WAVE_STATUS__TTRACE_EN_MASK',
    'SQ_WAVE_STATUS__TTRACE_EN__SHIFT',
    'SQ_WAVE_STATUS__USER_PRIO_MASK',
    'SQ_WAVE_STATUS__USER_PRIO__SHIFT', 'SQ_WAVE_STATUS__VALID_MASK',
    'SQ_WAVE_STATUS__VALID__SHIFT', 'SQ_WAVE_STATUS__VCCZ_MASK',
    'SQ_WAVE_STATUS__VCCZ__SHIFT', 'SQ_WAVE_TRAPSTS__DP_RATE_MASK',
    'SQ_WAVE_TRAPSTS__DP_RATE__SHIFT',
    'SQ_WAVE_TRAPSTS__EXCP_CYCLE_MASK',
    'SQ_WAVE_TRAPSTS__EXCP_CYCLE__SHIFT',
    'SQ_WAVE_TRAPSTS__EXCP_HI_MASK',
    'SQ_WAVE_TRAPSTS__EXCP_HI__SHIFT', 'SQ_WAVE_TRAPSTS__EXCP_MASK',
    'SQ_WAVE_TRAPSTS__EXCP__SHIFT', 'SQ_WAVE_TRAPSTS__HOST_TRAP_MASK',
    'SQ_WAVE_TRAPSTS__HOST_TRAP__SHIFT',
    'SQ_WAVE_TRAPSTS__ILLEGAL_INST_MASK',
    'SQ_WAVE_TRAPSTS__ILLEGAL_INST__SHIFT',
    'SQ_WAVE_TRAPSTS__PERF_SNAPSHOT_MASK',
    'SQ_WAVE_TRAPSTS__PERF_SNAPSHOT__SHIFT',
    'SQ_WAVE_TRAPSTS__SAVECTX_MASK',
    'SQ_WAVE_TRAPSTS__SAVECTX__SHIFT',
    'SQ_WAVE_TRAPSTS__TRAP_AFTER_INST_MASK',
    'SQ_WAVE_TRAPSTS__TRAP_AFTER_INST__SHIFT',
    'SQ_WAVE_TRAPSTS__WAVE_END_MASK',
    'SQ_WAVE_TRAPSTS__WAVE_END__SHIFT',
    'SQ_WAVE_TRAPSTS__XNACK_ERROR_MASK',
    'SQ_WAVE_TRAPSTS__XNACK_ERROR__SHIFT', 'SQ_WAVE_TTMP0__DATA_MASK',
    'SQ_WAVE_TTMP0__DATA__SHIFT', 'SQ_WAVE_TTMP10__DATA_MASK',
    'SQ_WAVE_TTMP10__DATA__SHIFT', 'SQ_WAVE_TTMP11__DATA_MASK',
    'SQ_WAVE_TTMP11__DATA__SHIFT', 'SQ_WAVE_TTMP12__DATA_MASK',
    'SQ_WAVE_TTMP12__DATA__SHIFT', 'SQ_WAVE_TTMP13__DATA_MASK',
    'SQ_WAVE_TTMP13__DATA__SHIFT', 'SQ_WAVE_TTMP14__DATA_MASK',
    'SQ_WAVE_TTMP14__DATA__SHIFT', 'SQ_WAVE_TTMP15__DATA_MASK',
    'SQ_WAVE_TTMP15__DATA__SHIFT', 'SQ_WAVE_TTMP1__DATA_MASK',
    'SQ_WAVE_TTMP1__DATA__SHIFT', 'SQ_WAVE_TTMP2__DATA_MASK',
    'SQ_WAVE_TTMP2__DATA__SHIFT', 'SQ_WAVE_TTMP3__DATA_MASK',
    'SQ_WAVE_TTMP3__DATA__SHIFT', 'SQ_WAVE_TTMP4__DATA_MASK',
    'SQ_WAVE_TTMP4__DATA__SHIFT', 'SQ_WAVE_TTMP5__DATA_MASK',
    'SQ_WAVE_TTMP5__DATA__SHIFT', 'SQ_WAVE_TTMP6__DATA_MASK',
    'SQ_WAVE_TTMP6__DATA__SHIFT', 'SQ_WAVE_TTMP7__DATA_MASK',
    'SQ_WAVE_TTMP7__DATA__SHIFT', 'SQ_WAVE_TTMP8__DATA_MASK',
    'SQ_WAVE_TTMP8__DATA__SHIFT', 'SQ_WAVE_TTMP9__DATA_MASK',
    'SQ_WAVE_TTMP9__DATA__SHIFT',
    'SQ_WAVE_VALID_AND_IDLE__WAVE_SLOT_MASK',
    'SQ_WAVE_VALID_AND_IDLE__WAVE_SLOT__SHIFT',
    'SQ_WREXEC_EXEC_HI__ADDR_HI_MASK',
    'SQ_WREXEC_EXEC_HI__ADDR_HI__SHIFT',
    'SQ_WREXEC_EXEC_HI__ATC_MASK', 'SQ_WREXEC_EXEC_HI__ATC__SHIFT',
    'SQ_WREXEC_EXEC_HI__FIRST_WAVE_MASK',
    'SQ_WREXEC_EXEC_HI__FIRST_WAVE__SHIFT',
    'SQ_WREXEC_EXEC_HI__MSB_MASK', 'SQ_WREXEC_EXEC_HI__MSB__SHIFT',
    'SQ_WREXEC_EXEC_HI__MTYPE_MASK',
    'SQ_WREXEC_EXEC_HI__MTYPE__SHIFT',
    'SQ_WREXEC_EXEC_LO__ADDR_LO_MASK',
    'SQ_WREXEC_EXEC_LO__ADDR_LO__SHIFT',
    'SX_DEBUG_1__DISABLE_REP_FGCG_MASK',
    'SX_DEBUG_1__DISABLE_REP_FGCG__SHIFT',
    'SX_DEBUG_1__RESERVED_MASK', 'SX_DEBUG_1__RESERVED__SHIFT',
    'SX_DEBUG_BUSY__CMD_BUSYORVAL_MASK',
    'SX_DEBUG_BUSY__CMD_BUSYORVAL__SHIFT',
    'SX_DEBUG_BUSY__PCCMD_VALID_MASK',
    'SX_DEBUG_BUSY__PCCMD_VALID__SHIFT',
    'SX_DEBUG_BUSY__PCDATA_VALID_MASK',
    'SX_DEBUG_BUSY__PCDATA_VALID__SHIFT',
    'SX_DEBUG_BUSY__RESERVED_MASK', 'SX_DEBUG_BUSY__RESERVED__SHIFT',
    'SX_DEBUG_BUSY__VDATA0_VALID_MASK',
    'SX_DEBUG_BUSY__VDATA0_VALID__SHIFT',
    'SX_DEBUG_BUSY__VDATA1_VALID_MASK',
    'SX_DEBUG_BUSY__VDATA1_VALID__SHIFT',
    'SX_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'SX_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'SX_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'SX_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'SX_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'SX_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'SX_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'SX_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'SX_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'SX_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'SX_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'SX_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'SX_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'SX_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'SX_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'SX_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'SX_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'SX_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'SX_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'SX_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'SX_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'SX_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'SX_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'SX_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'SX_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'SX_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'SX_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK',
    'SX_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT',
    'SX_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK',
    'SX_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT',
    'SX_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK',
    'SX_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT',
    'SX_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK',
    'SX_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT',
    'SX_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'SX_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'SX_PERFCOUNTER1_SELECT__PERF_MODE1_MASK',
    'SX_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT',
    'SX_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'SX_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'SX_PERFCOUNTER1_SELECT__PERF_SEL1_MASK',
    'SX_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT',
    'SX_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'SX_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'SX_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'SX_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'SX_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'SX_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'SX_PERFCOUNTER2_SELECT__CNTR_MODE_MASK',
    'SX_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT',
    'SX_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'SX_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'SX_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'SX_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'SX_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'SX_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'SX_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'SX_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'SX_PERFCOUNTER3_SELECT__CNTR_MODE_MASK',
    'SX_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT',
    'SX_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'SX_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'SX_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'SX_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'TA_CE_EDC_HI__CE_CNT_MASK', 'TA_CE_EDC_HI__CE_CNT__SHIFT',
    'TA_CE_EDC_HI__ECC_MASK', 'TA_CE_EDC_HI__ECC__SHIFT',
    'TA_CE_EDC_HI__ERR_INFO_MASK',
    'TA_CE_EDC_HI__ERR_INFO_VALID_FLAG_MASK',
    'TA_CE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'TA_CE_EDC_HI__ERR_INFO__SHIFT', 'TA_CE_EDC_HI__POISON_MASK',
    'TA_CE_EDC_HI__POISON__SHIFT',
    'TA_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK',
    'TA_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT',
    'TA_CE_EDC_LO__ADDRESS_MASK', 'TA_CE_EDC_LO__ADDRESS__SHIFT',
    'TA_CE_EDC_LO__MEM_ID_MASK', 'TA_CE_EDC_LO__MEM_ID__SHIFT',
    'TA_CE_EDC_LO__STATUS_VALID_FLAG_MASK',
    'TA_CE_EDC_LO__STATUS_VALID_FLAG__SHIFT',
    'TA_CGTT_CTRL__OFF_HYSTERESIS_MASK',
    'TA_CGTT_CTRL__OFF_HYSTERESIS__SHIFT',
    'TA_CGTT_CTRL__ON_DELAY_MASK', 'TA_CGTT_CTRL__ON_DELAY__SHIFT',
    'TA_CGTT_CTRL__SOFT_OVERRIDE0_MASK',
    'TA_CGTT_CTRL__SOFT_OVERRIDE0__SHIFT',
    'TA_CGTT_CTRL__SOFT_OVERRIDE1_MASK',
    'TA_CGTT_CTRL__SOFT_OVERRIDE1__SHIFT',
    'TA_CGTT_CTRL__SOFT_OVERRIDE2_MASK',
    'TA_CGTT_CTRL__SOFT_OVERRIDE2__SHIFT',
    'TA_CGTT_CTRL__SOFT_OVERRIDE3_MASK',
    'TA_CGTT_CTRL__SOFT_OVERRIDE3__SHIFT',
    'TA_CGTT_CTRL__SOFT_OVERRIDE4_MASK',
    'TA_CGTT_CTRL__SOFT_OVERRIDE4__SHIFT',
    'TA_CGTT_CTRL__SOFT_OVERRIDE5_MASK',
    'TA_CGTT_CTRL__SOFT_OVERRIDE5__SHIFT',
    'TA_CGTT_CTRL__SOFT_OVERRIDE6_MASK',
    'TA_CGTT_CTRL__SOFT_OVERRIDE6__SHIFT',
    'TA_CGTT_CTRL__SOFT_OVERRIDE7_MASK',
    'TA_CGTT_CTRL__SOFT_OVERRIDE7__SHIFT',
    'TA_CNTL_AUX__DETERMINISM_DFMT_NFMT_DISABLE_MASK',
    'TA_CNTL_AUX__DETERMINISM_DFMT_NFMT_DISABLE__SHIFT',
    'TA_CNTL_AUX__DETERMINISM_MISC_DISABLE_MASK',
    'TA_CNTL_AUX__DETERMINISM_MISC_DISABLE__SHIFT',
    'TA_CNTL_AUX__DETERMINISM_OPCODE_STRICT_DISABLE_MASK',
    'TA_CNTL_AUX__DETERMINISM_OPCODE_STRICT_DISABLE__SHIFT',
    'TA_CNTL_AUX__DETERMINISM_RESERVED_DISABLE_MASK',
    'TA_CNTL_AUX__DETERMINISM_RESERVED_DISABLE__SHIFT',
    'TA_CNTL_AUX__DETERMINISM_SAMPLER_MSAA_DISABLE_MASK',
    'TA_CNTL_AUX__DETERMINISM_SAMPLER_MSAA_DISABLE__SHIFT',
    'TA_CNTL_AUX__DETERMINISM_SAMPLE_C_DFMT_DISABLE_MASK',
    'TA_CNTL_AUX__DETERMINISM_SAMPLE_C_DFMT_DISABLE__SHIFT',
    'TA_CNTL_AUX__DETERMINISM_WRITEOP_READFMT_DISABLE_MASK',
    'TA_CNTL_AUX__DETERMINISM_WRITEOP_READFMT_DISABLE__SHIFT',
    'TA_CNTL_AUX__DISABLE_GATHER4_BC_SWIZZLE_MASK',
    'TA_CNTL_AUX__DISABLE_GATHER4_BC_SWIZZLE__SHIFT',
    'TA_CNTL_AUX__RESERVED_MASK', 'TA_CNTL_AUX__RESERVED__SHIFT',
    'TA_CNTL_AUX__SCOAL_DSWIZZLE_N_MASK',
    'TA_CNTL_AUX__SCOAL_DSWIZZLE_N__SHIFT',
    'TA_CNTL_AUX__TFAULT_EN_OVERRIDE_MASK',
    'TA_CNTL_AUX__TFAULT_EN_OVERRIDE__SHIFT',
    'TA_CNTL__ALIGNER_CREDIT_MASK', 'TA_CNTL__ALIGNER_CREDIT__SHIFT',
    'TA_CNTL__FX_XNACK_CREDIT_MASK',
    'TA_CNTL__FX_XNACK_CREDIT__SHIFT',
    'TA_CNTL__SQ_XNACK_CREDIT_MASK',
    'TA_CNTL__SQ_XNACK_CREDIT__SHIFT', 'TA_CNTL__TC_DATA_CREDIT_MASK',
    'TA_CNTL__TC_DATA_CREDIT__SHIFT', 'TA_CNTL__TD_FIFO_CREDIT_MASK',
    'TA_CNTL__TD_FIFO_CREDIT__SHIFT',
    'TA_DSM_CNTL2__TA_FS_AFIFO_HI_ENABLE_ERROR_INJECT_MASK',
    'TA_DSM_CNTL2__TA_FS_AFIFO_HI_ENABLE_ERROR_INJECT__SHIFT',
    'TA_DSM_CNTL2__TA_FS_AFIFO_HI_SELECT_INJECT_DELAY_MASK',
    'TA_DSM_CNTL2__TA_FS_AFIFO_HI_SELECT_INJECT_DELAY__SHIFT',
    'TA_DSM_CNTL2__TA_FS_AFIFO_LO_ENABLE_ERROR_INJECT_MASK',
    'TA_DSM_CNTL2__TA_FS_AFIFO_LO_ENABLE_ERROR_INJECT__SHIFT',
    'TA_DSM_CNTL2__TA_FS_AFIFO_LO_SELECT_INJECT_DELAY_MASK',
    'TA_DSM_CNTL2__TA_FS_AFIFO_LO_SELECT_INJECT_DELAY__SHIFT',
    'TA_DSM_CNTL2__TA_FS_CFIFO_ENABLE_ERROR_INJECT_MASK',
    'TA_DSM_CNTL2__TA_FS_CFIFO_ENABLE_ERROR_INJECT__SHIFT',
    'TA_DSM_CNTL2__TA_FS_CFIFO_SELECT_INJECT_DELAY_MASK',
    'TA_DSM_CNTL2__TA_FS_CFIFO_SELECT_INJECT_DELAY__SHIFT',
    'TA_DSM_CNTL2__TA_FS_DFIFO_ENABLE_ERROR_INJECT_MASK',
    'TA_DSM_CNTL2__TA_FS_DFIFO_ENABLE_ERROR_INJECT__SHIFT',
    'TA_DSM_CNTL2__TA_FS_DFIFO_SELECT_INJECT_DELAY_MASK',
    'TA_DSM_CNTL2__TA_FS_DFIFO_SELECT_INJECT_DELAY__SHIFT',
    'TA_DSM_CNTL2__TA_FX_LFIFO_ENABLE_ERROR_INJECT_MASK',
    'TA_DSM_CNTL2__TA_FX_LFIFO_ENABLE_ERROR_INJECT__SHIFT',
    'TA_DSM_CNTL2__TA_FX_LFIFO_SELECT_INJECT_DELAY_MASK',
    'TA_DSM_CNTL2__TA_FX_LFIFO_SELECT_INJECT_DELAY__SHIFT',
    'TA_DSM_CNTL2__TA_INJECT_DELAY_MASK',
    'TA_DSM_CNTL2__TA_INJECT_DELAY__SHIFT',
    'TA_DSM_CNTL__TA_FS_AFIFO_HI_DSM_IRRITATOR_DATA_MASK',
    'TA_DSM_CNTL__TA_FS_AFIFO_HI_DSM_IRRITATOR_DATA__SHIFT',
    'TA_DSM_CNTL__TA_FS_AFIFO_HI_ENABLE_SINGLE_WRITE_MASK',
    'TA_DSM_CNTL__TA_FS_AFIFO_HI_ENABLE_SINGLE_WRITE__SHIFT',
    'TA_DSM_CNTL__TA_FS_AFIFO_LO_DSM_IRRITATOR_DATA_MASK',
    'TA_DSM_CNTL__TA_FS_AFIFO_LO_DSM_IRRITATOR_DATA__SHIFT',
    'TA_DSM_CNTL__TA_FS_AFIFO_LO_ENABLE_SINGLE_WRITE_MASK',
    'TA_DSM_CNTL__TA_FS_AFIFO_LO_ENABLE_SINGLE_WRITE__SHIFT',
    'TA_DSM_CNTL__TA_FS_CFIFO_DSM_IRRITATOR_DATA_MASK',
    'TA_DSM_CNTL__TA_FS_CFIFO_DSM_IRRITATOR_DATA__SHIFT',
    'TA_DSM_CNTL__TA_FS_CFIFO_ENABLE_SINGLE_WRITE_MASK',
    'TA_DSM_CNTL__TA_FS_CFIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'TA_DSM_CNTL__TA_FS_DFIFO_DSM_IRRITATOR_DATA_MASK',
    'TA_DSM_CNTL__TA_FS_DFIFO_DSM_IRRITATOR_DATA__SHIFT',
    'TA_DSM_CNTL__TA_FS_DFIFO_ENABLE_SINGLE_WRITE_MASK',
    'TA_DSM_CNTL__TA_FS_DFIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'TA_DSM_CNTL__TA_FX_LFIFO_DSM_IRRITATOR_DATA_MASK',
    'TA_DSM_CNTL__TA_FX_LFIFO_DSM_IRRITATOR_DATA__SHIFT',
    'TA_DSM_CNTL__TA_FX_LFIFO_ENABLE_SINGLE_WRITE_MASK',
    'TA_DSM_CNTL__TA_FX_LFIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'TA_FEATURE_CNTL__AFIFO_SPLIT_CHICKEN_MASK',
    'TA_FEATURE_CNTL__AFIFO_SPLIT_CHICKEN__SHIFT',
    'TA_FEATURE_CNTL__ATOMIC_COALESCING_EN_MASK',
    'TA_FEATURE_CNTL__ATOMIC_COALESCING_EN__SHIFT',
    'TA_FEATURE_CNTL__TA_ACFIFO_CHICKEN_MASK',
    'TA_FEATURE_CNTL__TA_ACFIFO_CHICKEN__SHIFT',
    'TA_FEATURE_CNTL__TA_CAC_CHICKEN_MASK',
    'TA_FEATURE_CNTL__TA_CAC_CHICKEN__SHIFT',
    'TA_FEATURE_CNTL__TA_DXFIFO_CHICKEN_MASK',
    'TA_FEATURE_CNTL__TA_DXFIFO_CHICKEN__SHIFT',
    'TA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'TA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'TA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'TA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'TA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'TA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'TA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'TA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'TA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'TA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'TA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'TA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'TA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'TA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'TA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'TA_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'TA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'TA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'TA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'TA_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'TA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'TA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'TA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'TA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'TA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'TA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'TA_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'TA_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'TA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'TA_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'TA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'TA_POWER_CNTL__INPUT_CLK_EN_MODE_MASK',
    'TA_POWER_CNTL__INPUT_CLK_EN_MODE__SHIFT',
    'TA_POWER_CNTL__LOD_CLK_EN_MODE_MASK',
    'TA_POWER_CNTL__LOD_CLK_EN_MODE__SHIFT',
    'TA_POWER_CNTL__WDP_CLK_EN_MODE_MASK',
    'TA_POWER_CNTL__WDP_CLK_EN_MODE__SHIFT',
    'TA_SCRATCH__SCRATCH_MASK', 'TA_SCRATCH__SCRATCH__SHIFT',
    'TA_STATUS__AL_BUSY_MASK', 'TA_STATUS__AL_BUSY__SHIFT',
    'TA_STATUS__BUSY_MASK', 'TA_STATUS__BUSY__SHIFT',
    'TA_STATUS__FA_BUSY_MASK', 'TA_STATUS__FA_BUSY__SHIFT',
    'TA_STATUS__FA_PFIFO_EMPTYB_MASK',
    'TA_STATUS__FA_PFIFO_EMPTYB__SHIFT', 'TA_STATUS__FG_BUSY_MASK',
    'TA_STATUS__FG_BUSY__SHIFT', 'TA_STATUS__FG_PFIFO_EMPTYB_MASK',
    'TA_STATUS__FG_PFIFO_EMPTYB__SHIFT',
    'TA_STATUS__FL_PFIFO_EMPTYB_MASK',
    'TA_STATUS__FL_PFIFO_EMPTYB__SHIFT', 'TA_STATUS__IN_BUSY_MASK',
    'TA_STATUS__IN_BUSY__SHIFT', 'TA_STATUS__TA_BUSY_MASK',
    'TA_STATUS__TA_BUSY__SHIFT', 'TA_UE_EDC_HI__ECC_MASK',
    'TA_UE_EDC_HI__ECC__SHIFT', 'TA_UE_EDC_HI__ERR_INFO_MASK',
    'TA_UE_EDC_HI__ERR_INFO_VALID_FLAG_MASK',
    'TA_UE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'TA_UE_EDC_HI__ERR_INFO__SHIFT', 'TA_UE_EDC_HI__FED_CNT_MASK',
    'TA_UE_EDC_HI__FED_CNT__SHIFT', 'TA_UE_EDC_HI__PARITY_MASK',
    'TA_UE_EDC_HI__PARITY__SHIFT', 'TA_UE_EDC_HI__UE_CNT_MASK',
    'TA_UE_EDC_HI__UE_CNT__SHIFT',
    'TA_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK',
    'TA_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT',
    'TA_UE_EDC_LO__ADDRESS_MASK', 'TA_UE_EDC_LO__ADDRESS__SHIFT',
    'TA_UE_EDC_LO__MEM_ID_MASK', 'TA_UE_EDC_LO__MEM_ID__SHIFT',
    'TA_UE_EDC_LO__STATUS_VALID_FLAG_MASK',
    'TA_UE_EDC_LO__STATUS_VALID_FLAG__SHIFT',
    'TCA_BURST_CTRL__CPF_DISABLE_MASK',
    'TCA_BURST_CTRL__CPF_DISABLE__SHIFT',
    'TCA_BURST_CTRL__CPG_DISABLE_MASK',
    'TCA_BURST_CTRL__CPG_DISABLE__SHIFT',
    'TCA_BURST_CTRL__MAX_BURST_MASK',
    'TCA_BURST_CTRL__MAX_BURST__SHIFT',
    'TCA_BURST_CTRL__RLC_DISABLE_MASK',
    'TCA_BURST_CTRL__RLC_DISABLE__SHIFT',
    'TCA_BURST_CTRL__SQC_DISABLE_MASK',
    'TCA_BURST_CTRL__SQC_DISABLE__SHIFT',
    'TCA_BURST_CTRL__SQG_DISABLE_MASK',
    'TCA_BURST_CTRL__SQG_DISABLE__SHIFT',
    'TCA_BURST_CTRL__TCP_DISABLE_MASK',
    'TCA_BURST_CTRL__TCP_DISABLE__SHIFT',
    'TCA_BURST_CTRL__TPI_DISABLE_MASK',
    'TCA_BURST_CTRL__TPI_DISABLE__SHIFT',
    'TCA_BURST_CTRL__UTCL2_DISABLE_MASK',
    'TCA_BURST_CTRL__UTCL2_DISABLE__SHIFT',
    'TCA_BURST_MASK__ADDR_MASK_MASK',
    'TCA_BURST_MASK__ADDR_MASK__SHIFT',
    'TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK',
    'TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK',
    'TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT',
    'TCA_CTRL__ACK_CREDIT_THRESHOLD_MASK',
    'TCA_CTRL__ACK_CREDIT_THRESHOLD__SHIFT',
    'TCA_CTRL__DISABLE_RB_ONLY_TCA_ARBITER_MASK',
    'TCA_CTRL__DISABLE_RB_ONLY_TCA_ARBITER__SHIFT',
    'TCA_CTRL__DISABLE_UTCL2_PRIORITY_MASK',
    'TCA_CTRL__DISABLE_UTCL2_PRIORITY__SHIFT',
    'TCA_CTRL__HOLE_ARB_LANE_THRESHOLD_MASK',
    'TCA_CTRL__HOLE_ARB_LANE_THRESHOLD__SHIFT',
    'TCA_CTRL__HOLE_ARB_SHARE_THRESHOLD_MASK',
    'TCA_CTRL__HOLE_ARB_SHARE_THRESHOLD__SHIFT',
    'TCA_CTRL__HOLE_TIMEOUT_MASK', 'TCA_CTRL__HOLE_TIMEOUT__SHIFT',
    'TCA_CTRL__RB_AS_TCI_MASK', 'TCA_CTRL__RB_AS_TCI__SHIFT',
    'TCA_CTRL__RB_STILL_4_PHASE_MASK',
    'TCA_CTRL__RB_STILL_4_PHASE__SHIFT',
    'TCA_CTRL__RTN_ARB_MODE_MASK', 'TCA_CTRL__RTN_ARB_MODE__SHIFT',
    'TCA_CTRL__RTN_CREDIT_THRESHOLD_MASK',
    'TCA_CTRL__RTN_CREDIT_THRESHOLD__SHIFT',
    'TCA_CTRL__TCA_RANDOM_REVERSE_PRIORITY_ENABLE_MASK',
    'TCA_CTRL__TCA_RANDOM_REVERSE_PRIORITY_ENABLE__SHIFT',
    'TCA_CTRL__TCA_TCA_FGCG_DISABLE_MASK',
    'TCA_CTRL__TCA_TCA_FGCG_DISABLE__SHIFT',
    'TCA_CTRL__TCA_TCC_FGCG_DISABLE_MASK',
    'TCA_CTRL__TCA_TCC_FGCG_DISABLE__SHIFT',
    'TCA_CTRL__TCA_TCH_FGCG_DISABLE_MASK',
    'TCA_CTRL__TCA_TCH_FGCG_DISABLE__SHIFT',
    'TCA_CTRL__TCA_TCX_FGCG_DISABLE_MASK',
    'TCA_CTRL__TCA_TCX_FGCG_DISABLE__SHIFT',
    'TCA_DSM_CNTL2__HOLE_FIFO_SED_ENABLE_ERROR_INJECT_MASK',
    'TCA_DSM_CNTL2__HOLE_FIFO_SED_ENABLE_ERROR_INJECT__SHIFT',
    'TCA_DSM_CNTL2__HOLE_FIFO_SED_SELECT_INJECT_DELAY_MASK',
    'TCA_DSM_CNTL2__HOLE_FIFO_SED_SELECT_INJECT_DELAY__SHIFT',
    'TCA_DSM_CNTL2__INJECT_DELAY_MASK',
    'TCA_DSM_CNTL2__INJECT_DELAY__SHIFT',
    'TCA_DSM_CNTL2__REQ_FIFO_SED_ENABLE_ERROR_INJECT_MASK',
    'TCA_DSM_CNTL2__REQ_FIFO_SED_ENABLE_ERROR_INJECT__SHIFT',
    'TCA_DSM_CNTL2__REQ_FIFO_SED_SELECT_INJECT_DELAY_MASK',
    'TCA_DSM_CNTL2__REQ_FIFO_SED_SELECT_INJECT_DELAY__SHIFT',
    'TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_DATA_SEL_MASK',
    'TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_SINGLE_WRITE_MASK',
    'TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_DATA_SEL_MASK',
    'TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_SINGLE_WRITE_MASK',
    'TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'TCA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'TCA_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'TCA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'TCA_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'TCA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'TCA_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'TCA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'TCA_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'TCA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'TCA_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'TCA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'TCA_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'TCA_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'TCA_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'TCA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'TCA_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'TCA_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'TCA_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'TCA_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK',
    'TCA_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT',
    'TCA_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK',
    'TCA_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT',
    'TCA_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK',
    'TCA_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT',
    'TCA_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK',
    'TCA_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT',
    'TCA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'TCA_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'TCA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK',
    'TCA_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT',
    'TCA_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'TCA_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'TCA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK',
    'TCA_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT',
    'TCA_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'TCA_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'TCA_PERFCOUNTER2_SELECT__CNTR_MODE_MASK',
    'TCA_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT',
    'TCA_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'TCA_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'TCA_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'TCA_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'TCA_PERFCOUNTER3_SELECT__CNTR_MODE_MASK',
    'TCA_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT',
    'TCA_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'TCA_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'TCA_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'TCA_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'TCA_UE_ERR_STATUS_HI__ECC_MASK',
    'TCA_UE_ERR_STATUS_HI__ECC__SHIFT',
    'TCA_UE_ERR_STATUS_HI__ERROR_INFO_MASK',
    'TCA_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG_MASK',
    'TCA_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG__SHIFT',
    'TCA_UE_ERR_STATUS_HI__ERROR_INFO__SHIFT',
    'TCA_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'TCA_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'TCA_UE_ERR_STATUS_HI__PARITY_MASK',
    'TCA_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'TCA_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'TCA_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'TCA_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'TCA_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'TCA_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'TCA_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'TCA_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'TCA_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'TCA_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'TCA_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'TCC_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'TCC_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'TCC_CE_ERR_STATUS_HI__ECC_MASK',
    'TCC_CE_ERR_STATUS_HI__ECC__SHIFT',
    'TCC_CE_ERR_STATUS_HI__ERROR_INFO_MASK',
    'TCC_CE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG_MASK',
    'TCC_CE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG__SHIFT',
    'TCC_CE_ERR_STATUS_HI__ERROR_INFO__SHIFT',
    'TCC_CE_ERR_STATUS_HI__POISON_MASK',
    'TCC_CE_ERR_STATUS_HI__POISON__SHIFT',
    'TCC_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'TCC_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'TCC_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'TCC_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'TCC_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'TCC_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'TCC_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'TCC_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'TCC_CGTT_SCLK_CTRL2__OFF_HYSTERESIS_MASK',
    'TCC_CGTT_SCLK_CTRL2__OFF_HYSTERESIS__SHIFT',
    'TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE1_MASK',
    'TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE1__SHIFT',
    'TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE2_MASK',
    'TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE2__SHIFT',
    'TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE3_MASK',
    'TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE3__SHIFT',
    'TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE4_MASK',
    'TCC_CGTT_SCLK_CTRL2__SOFT_OVERRIDE4__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__OFF_HYSTERESIS_MASK',
    'TCC_CGTT_SCLK_CTRL3__OFF_HYSTERESIS__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE10_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE10__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE11_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE11__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE12_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE12__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE13_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE13__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE14_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE14__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE15_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE15__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE16_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE16__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE17_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE17__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE18_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE18__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE1_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE1__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE2_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE2__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE3_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE3__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE4_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE4__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE5_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE5__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE6_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE6__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE7_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE7__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE8_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE8__SHIFT',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE9_MASK',
    'TCC_CGTT_SCLK_CTRL3__SOFT_OVERRIDE9__SHIFT',
    'TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK',
    'TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0__SHIFT',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK',
    'TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6__SHIFT',
    'TCC_CTRL2__Enable_TCC_64K_2M_1G_1T_hash_MASK',
    'TCC_CTRL2__Enable_TCC_64K_2M_1G_1T_hash__SHIFT',
    'TCC_CTRL2__INF_NAN_CLAMP_MASK',
    'TCC_CTRL2__INF_NAN_CLAMP__SHIFT',
    'TCC_CTRL2__PROBE_FIFO_SIZE_MASK',
    'TCC_CTRL2__PROBE_FIFO_SIZE__SHIFT',
    'TCC_CTRL2__PROBE_FILTER_CTRL_MASK',
    'TCC_CTRL2__PROBE_FILTER_CTRL__SHIFT',
    'TCC_CTRL2__TCC_EA0_RDREQ_FGCG_DISABLE_MASK',
    'TCC_CTRL2__TCC_EA0_RDREQ_FGCG_DISABLE__SHIFT',
    'TCC_CTRL2__TCC_EA0_WRREQ_FGCG_DISABLE_MASK',
    'TCC_CTRL2__TCC_EA0_WRREQ_FGCG_DISABLE__SHIFT',
    'TCC_CTRL2__TCC_TCA_HOLE_REPEATER_FGCG_DISABLE_MASK',
    'TCC_CTRL2__TCC_TCA_HOLE_REPEATER_FGCG_DISABLE__SHIFT',
    'TCC_CTRL2__TCC_TCA_RTN_REPEATER_FGCG_DISABLE_MASK',
    'TCC_CTRL2__TCC_TCA_RTN_REPEATER_FGCG_DISABLE__SHIFT',
    'TCC_CTRL2__TCC_TCX_ACK_REPEATER_FGCG_DISABLE_MASK',
    'TCC_CTRL2__TCC_TCX_ACK_REPEATER_FGCG_DISABLE__SHIFT',
    'TCC_CTRL2__TCC_TCX_REPEATER_FGCG_DISABLE_MASK',
    'TCC_CTRL2__TCC_TCX_REPEATER_FGCG_DISABLE__SHIFT',
    'TCC_CTRL2__USE_EA_EARLYWRRET_ON_WRITEBACK_MASK',
    'TCC_CTRL2__USE_EA_EARLYWRRET_ON_WRITEBACK__SHIFT',
    'TCC_CTRL2__WAIT_CLK_STABLE_CNT_MASK',
    'TCC_CTRL2__WAIT_CLK_STABLE_CNT__SHIFT',
    'TCC_CTRL__CACHE_SIZE_MASK', 'TCC_CTRL__CACHE_SIZE__SHIFT',
    'TCC_CTRL__DISABLE_SHARED_128B_READ_REQUEST_MASK',
    'TCC_CTRL__DISABLE_SHARED_128B_READ_REQUEST__SHIFT',
    'TCC_CTRL__EXECUTE_CLK_MODE_MASK',
    'TCC_CTRL__EXECUTE_CLK_MODE__SHIFT',
    'TCC_CTRL__LATENCY_FIFO_CLK_MODE_MASK',
    'TCC_CTRL__LATENCY_FIFO_CLK_MODE__SHIFT',
    'TCC_CTRL__LATENCY_FIFO_SIZE_MASK',
    'TCC_CTRL__LATENCY_FIFO_SIZE__SHIFT',
    'TCC_CTRL__LINEAR_SET_HASH_MASK',
    'TCC_CTRL__LINEAR_SET_HASH__SHIFT',
    'TCC_CTRL__MC_WRITE_CLK_MODE_MASK',
    'TCC_CTRL__MC_WRITE_CLK_MODE__SHIFT',
    'TCC_CTRL__OUTPUT_FIFO_CLK_MODE_MASK',
    'TCC_CTRL__OUTPUT_FIFO_CLK_MODE__SHIFT', 'TCC_CTRL__RATE_MASK',
    'TCC_CTRL__RATE__SHIFT', 'TCC_CTRL__RETURN_BUFFER_CLK_MODE_MASK',
    'TCC_CTRL__RETURN_BUFFER_CLK_MODE__SHIFT',
    'TCC_CTRL__SRC_FIFO_CLK_MODE_MASK',
    'TCC_CTRL__SRC_FIFO_CLK_MODE__SHIFT',
    'TCC_CTRL__SRC_FIFO_SIZE_MASK', 'TCC_CTRL__SRC_FIFO_SIZE__SHIFT',
    'TCC_CTRL__WRITEBACK_MARGIN_MASK',
    'TCC_CTRL__WRITEBACK_MARGIN__SHIFT',
    'TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2A__IN_USE_DEC_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2A__IN_USE_DEC_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2A__IN_USE_DEC_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2A__IN_USE_DEC_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2A__IN_USE_TRANSFER_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2A__IN_USE_TRANSFER_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2A__IN_USE_TRANSFER_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2A__IN_USE_TRANSFER_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2A__OUTPUT_FIFOS_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2A__OUTPUT_FIFOS_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2A__OUTPUT_FIFOS_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2A__OUTPUT_FIFOS_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2A__RETURN_CONTROL_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2A__RETURN_CONTROL_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2A__RETURN_CONTROL_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2A__RETURN_CONTROL_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2A__RETURN_DATA_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2A__RETURN_DATA_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2A__RETURN_DATA_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2A__RETURN_DATA_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2A__SRC_FIFO_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2A__SRC_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2A__SRC_FIFO_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2A__SRC_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2A__WRITE_CACHE_READ_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2A__WRITE_CACHE_READ_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2A__WRITE_CACHE_READ_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2A__WRITE_CACHE_READ_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2A__WRITE_RETURN_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2A__WRITE_RETURN_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2A__WRITE_RETURN_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2A__WRITE_RETURN_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2B__LATENCY_FIFO_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2B__LATENCY_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2B__LATENCY_FIFO_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2B__LATENCY_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2B__RETURN_BUFFER_LEVEL_BUBBLE_THRESHOLD_MASK',
    'TCC_DSM_CNTL2B__RETURN_BUFFER_LEVEL_BUBBLE_THRESHOLD__SHIFT',
    'TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2B__WRITE_EARLY_RETURN_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DATA_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2__CACHE_DATA_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DATA_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2__CACHE_DATA_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2__HIGH_RATE_TAG_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2__HIGH_RATE_TAG_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2__HIGH_RATE_TAG_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2__HIGH_RATE_TAG_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2__INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2__INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL2__LOW_RATE_TAG_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL2__LOW_RATE_TAG_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL2__LOW_RATE_TAG_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL2__LOW_RATE_TAG_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_2_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_0_3_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_2_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_ENABLE_ERROR_INJECT_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_ENABLE_ERROR_INJECT__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_SELECT_INJECT_DELAY_MASK',
    'TCC_DSM_CNTL3__CACHE_DATA_BANK_1_3_SELECT_INJECT_DELAY__SHIFT',
    'TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTLA__OUTPUT_FIFOS_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTLA__OUTPUT_FIFOS_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTLA__OUTPUT_FIFOS_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTLA__OUTPUT_FIFOS_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_DATA_SEL_MASK',
    'TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_DATA_SEL__SHIFT',
    'TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_SINGLE_WRITE_MASK',
    'TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'TCC_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'TCC_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'TCC_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'TCC_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'TCC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'TCC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'TCC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'TCC_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'TCC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'TCC_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'TCC_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'TCC_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'TCC_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'TCC_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'TCC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'TCC_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'TCC_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'TCC_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK',
    'TCC_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT',
    'TCC_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK',
    'TCC_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT',
    'TCC_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK',
    'TCC_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT',
    'TCC_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK',
    'TCC_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT',
    'TCC_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'TCC_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'TCC_PERFCOUNTER1_SELECT__PERF_MODE1_MASK',
    'TCC_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT',
    'TCC_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'TCC_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'TCC_PERFCOUNTER1_SELECT__PERF_SEL1_MASK',
    'TCC_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT',
    'TCC_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'TCC_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'TCC_PERFCOUNTER2_SELECT__CNTR_MODE_MASK',
    'TCC_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT',
    'TCC_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'TCC_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'TCC_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'TCC_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'TCC_PERFCOUNTER3_SELECT__CNTR_MODE_MASK',
    'TCC_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT',
    'TCC_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'TCC_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'TCC_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'TCC_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'TCC_SOFT_RESET__HALT_FOR_RESET_MASK',
    'TCC_SOFT_RESET__HALT_FOR_RESET__SHIFT',
    'TCC_UE_ERR_STATUS_HI__ECC_MASK',
    'TCC_UE_ERR_STATUS_HI__ECC__SHIFT',
    'TCC_UE_ERR_STATUS_HI__ERROR_INFO_MASK',
    'TCC_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG_MASK',
    'TCC_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG__SHIFT',
    'TCC_UE_ERR_STATUS_HI__ERROR_INFO__SHIFT',
    'TCC_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'TCC_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'TCC_UE_ERR_STATUS_HI__PARITY_MASK',
    'TCC_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'TCC_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'TCC_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'TCC_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'TCC_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'TCC_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'TCC_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'TCC_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'TCC_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'TCC_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'TCC_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'TCC_WBINVL2__DONE_MASK', 'TCC_WBINVL2__DONE__SHIFT',
    'TCI_CE_EDC_HI_REG__CE_CNT_MASK',
    'TCI_CE_EDC_HI_REG__CE_CNT__SHIFT', 'TCI_CE_EDC_HI_REG__ECC_MASK',
    'TCI_CE_EDC_HI_REG__ECC__SHIFT',
    'TCI_CE_EDC_HI_REG__ERR_INFO_MASK',
    'TCI_CE_EDC_HI_REG__ERR_INFO_VALID_FLAG_MASK',
    'TCI_CE_EDC_HI_REG__ERR_INFO_VALID_FLAG__SHIFT',
    'TCI_CE_EDC_HI_REG__ERR_INFO__SHIFT',
    'TCI_CE_EDC_HI_REG__POISON_MASK',
    'TCI_CE_EDC_HI_REG__POISON__SHIFT',
    'TCI_CE_EDC_HI_REG__RESERVED_MASK',
    'TCI_CE_EDC_HI_REG__RESERVED__SHIFT',
    'TCI_CE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG_MASK',
    'TCI_CE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG__SHIFT',
    'TCI_CE_EDC_LO_REG__ADDRESS_MASK',
    'TCI_CE_EDC_LO_REG__ADDRESS__SHIFT',
    'TCI_CE_EDC_LO_REG__MEM_ID_MASK',
    'TCI_CE_EDC_LO_REG__MEM_ID__SHIFT',
    'TCI_CE_EDC_LO_REG__STATUS_VALID_FLAG_MASK',
    'TCI_CE_EDC_LO_REG__STATUS_VALID_FLAG__SHIFT',
    'TCI_CNTL_1__REQ_FIFO_DEPTH_MASK',
    'TCI_CNTL_1__REQ_FIFO_DEPTH__SHIFT',
    'TCI_CNTL_1__WBINVL1_NUM_CYCLES_MASK',
    'TCI_CNTL_1__WBINVL1_NUM_CYCLES__SHIFT',
    'TCI_CNTL_1__WDATA_RAM_DEPTH_MASK',
    'TCI_CNTL_1__WDATA_RAM_DEPTH__SHIFT',
    'TCI_CNTL_2__L1_INVAL_ON_WBINVL2_MASK',
    'TCI_CNTL_2__L1_INVAL_ON_WBINVL2__SHIFT',
    'TCI_CNTL_2__TCA_MAX_CREDIT_MASK',
    'TCI_CNTL_2__TCA_MAX_CREDIT__SHIFT',
    'TCI_CNTL_3__CHICKEN_BIT_TCR_MGCG_MASK',
    'TCI_CNTL_3__CHICKEN_BIT_TCR_MGCG__SHIFT',
    'TCI_CNTL_3__COMBINING_DELAY_WINDOW_MASK',
    'TCI_CNTL_3__COMBINING_DELAY_WINDOW__SHIFT',
    'TCI_CNTL_3__DISABLE_DOUBLING_L2_BANDWIDTH_MASK',
    'TCI_CNTL_3__DISABLE_DOUBLING_L2_BANDWIDTH__SHIFT',
    'TCI_CNTL_3__TCR_FGCG_REPEATER_DISABLE_MASK',
    'TCI_CNTL_3__TCR_FGCG_REPEATER_DISABLE__SHIFT',
    'TCI_DSM_CNTL2__TCI_INJECT_DELAY_MASK',
    'TCI_DSM_CNTL2__TCI_INJECT_DELAY__SHIFT',
    'TCI_DSM_CNTL2__WRITE_RAM_ENABLE_ERROR_INJECT_MASK',
    'TCI_DSM_CNTL2__WRITE_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'TCI_DSM_CNTL2__WRITE_RAM_SELECT_INJECT_DELAY_MASK',
    'TCI_DSM_CNTL2__WRITE_RAM_SELECT_INJECT_DELAY__SHIFT',
    'TCI_DSM_CNTL__WRITE_RAM_IRRITATOR_DATA_SEL_MASK',
    'TCI_DSM_CNTL__WRITE_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'TCI_DSM_CNTL__WRITE_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'TCI_DSM_CNTL__WRITE_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCI_MISC__FGCG_REPEATER_DISABLE_MASK',
    'TCI_MISC__FGCG_REPEATER_DISABLE__SHIFT',
    'TCI_MISC__LEGACY_MGCG_DISABLE_MASK',
    'TCI_MISC__LEGACY_MGCG_DISABLE__SHIFT',
    'TCI_STATUS__TCI_BUSY_MASK', 'TCI_STATUS__TCI_BUSY__SHIFT',
    'TCI_UE_EDC_HI_REG__ECC_MASK', 'TCI_UE_EDC_HI_REG__ECC__SHIFT',
    'TCI_UE_EDC_HI_REG__ERR_INFO_MASK',
    'TCI_UE_EDC_HI_REG__ERR_INFO_VALID_FLAG_MASK',
    'TCI_UE_EDC_HI_REG__ERR_INFO_VALID_FLAG__SHIFT',
    'TCI_UE_EDC_HI_REG__ERR_INFO__SHIFT',
    'TCI_UE_EDC_HI_REG__FED_CNT_MASK',
    'TCI_UE_EDC_HI_REG__FED_CNT__SHIFT',
    'TCI_UE_EDC_HI_REG__PARITY_MASK',
    'TCI_UE_EDC_HI_REG__PARITY__SHIFT',
    'TCI_UE_EDC_HI_REG__RESERVED_MASK',
    'TCI_UE_EDC_HI_REG__RESERVED__SHIFT',
    'TCI_UE_EDC_HI_REG__UE_CNT_MASK',
    'TCI_UE_EDC_HI_REG__UE_CNT__SHIFT',
    'TCI_UE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG_MASK',
    'TCI_UE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG__SHIFT',
    'TCI_UE_EDC_LO_REG__ADDRESS_MASK',
    'TCI_UE_EDC_LO_REG__ADDRESS__SHIFT',
    'TCI_UE_EDC_LO_REG__MEM_ID_MASK',
    'TCI_UE_EDC_LO_REG__MEM_ID__SHIFT',
    'TCI_UE_EDC_LO_REG__STATUS_VALID_FLAG_MASK',
    'TCI_UE_EDC_LO_REG__STATUS_VALID_FLAG__SHIFT',
    'TCP_ADDR_CONFIG__ENABLE1GHASH_MASK',
    'TCP_ADDR_CONFIG__ENABLE1GHASH__SHIFT',
    'TCP_ADDR_CONFIG__ENABLE1THASH_MASK',
    'TCP_ADDR_CONFIG__ENABLE1THASH__SHIFT',
    'TCP_ADDR_CONFIG__ENABLE2MHASH_MASK',
    'TCP_ADDR_CONFIG__ENABLE2MHASH__SHIFT',
    'TCP_ADDR_CONFIG__ENABLE4KHASH_MASK',
    'TCP_ADDR_CONFIG__ENABLE4KHASH__SHIFT',
    'TCP_ADDR_CONFIG__ENABLE64KHASH_MASK',
    'TCP_ADDR_CONFIG__ENABLE64KHASH__SHIFT',
    'TCP_ADDR_CONFIG__NUM_TCC_BANKS_MASK',
    'TCP_ADDR_CONFIG__NUM_TCC_BANKS__SHIFT',
    'TCP_ATC_EDC_GATCL1_CNT__DATA_SEC_MASK',
    'TCP_ATC_EDC_GATCL1_CNT__DATA_SEC__SHIFT',
    'TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS_MASK',
    'TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS__SHIFT',
    'TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT_MASK',
    'TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT__SHIFT',
    'TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS_MASK',
    'TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS__SHIFT',
    'TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT_MASK',
    'TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT__SHIFT',
    'TCP_CE_EDC_HI_REG__CE_CNT_MASK',
    'TCP_CE_EDC_HI_REG__CE_CNT__SHIFT', 'TCP_CE_EDC_HI_REG__ECC_MASK',
    'TCP_CE_EDC_HI_REG__ECC__SHIFT',
    'TCP_CE_EDC_HI_REG__ERR_INFO_MASK',
    'TCP_CE_EDC_HI_REG__ERR_INFO_VALID_FLAG_MASK',
    'TCP_CE_EDC_HI_REG__ERR_INFO_VALID_FLAG__SHIFT',
    'TCP_CE_EDC_HI_REG__ERR_INFO__SHIFT',
    'TCP_CE_EDC_HI_REG__POISON_MASK',
    'TCP_CE_EDC_HI_REG__POISON__SHIFT',
    'TCP_CE_EDC_HI_REG__RESERVED_MASK',
    'TCP_CE_EDC_HI_REG__RESERVED__SHIFT',
    'TCP_CE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG_MASK',
    'TCP_CE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG__SHIFT',
    'TCP_CE_EDC_LO_REG__ADDRESS_MASK',
    'TCP_CE_EDC_LO_REG__ADDRESS__SHIFT',
    'TCP_CE_EDC_LO_REG__MEM_ID_MASK',
    'TCP_CE_EDC_LO_REG__MEM_ID__SHIFT',
    'TCP_CE_EDC_LO_REG__STATUS_VALID_FLAG_MASK',
    'TCP_CE_EDC_LO_REG__STATUS_VALID_FLAG__SHIFT',
    'TCP_CHAN_STEER_0__CHAN0_MASK', 'TCP_CHAN_STEER_0__CHAN0__SHIFT',
    'TCP_CHAN_STEER_0__CHAN1_MASK', 'TCP_CHAN_STEER_0__CHAN1__SHIFT',
    'TCP_CHAN_STEER_0__CHAN2_MASK', 'TCP_CHAN_STEER_0__CHAN2__SHIFT',
    'TCP_CHAN_STEER_0__CHAN3_MASK', 'TCP_CHAN_STEER_0__CHAN3__SHIFT',
    'TCP_CHAN_STEER_0__CHAN4_MASK', 'TCP_CHAN_STEER_0__CHAN4__SHIFT',
    'TCP_CHAN_STEER_0__CHAN5_MASK', 'TCP_CHAN_STEER_0__CHAN5__SHIFT',
    'TCP_CHAN_STEER_0__CHAN6_MASK', 'TCP_CHAN_STEER_0__CHAN6__SHIFT',
    'TCP_CHAN_STEER_0__CHAN7_MASK', 'TCP_CHAN_STEER_0__CHAN7__SHIFT',
    'TCP_CHAN_STEER_1__CHAN8_MASK', 'TCP_CHAN_STEER_1__CHAN8__SHIFT',
    'TCP_CHAN_STEER_1__CHAN9_MASK', 'TCP_CHAN_STEER_1__CHAN9__SHIFT',
    'TCP_CHAN_STEER_1__CHANA_MASK', 'TCP_CHAN_STEER_1__CHANA__SHIFT',
    'TCP_CHAN_STEER_1__CHANB_MASK', 'TCP_CHAN_STEER_1__CHANB__SHIFT',
    'TCP_CHAN_STEER_1__CHANC_MASK', 'TCP_CHAN_STEER_1__CHANC__SHIFT',
    'TCP_CHAN_STEER_1__CHAND_MASK', 'TCP_CHAN_STEER_1__CHAND__SHIFT',
    'TCP_CHAN_STEER_1__CHANE_MASK', 'TCP_CHAN_STEER_1__CHANE__SHIFT',
    'TCP_CHAN_STEER_1__CHANF_MASK', 'TCP_CHAN_STEER_1__CHANF__SHIFT',
    'TCP_CNTL2__ADRS_CLK_DISABLE_MASK',
    'TCP_CNTL2__ADRS_CLK_DISABLE__SHIFT',
    'TCP_CNTL2__LEGACY_MGCG_DISABLE_MASK',
    'TCP_CNTL2__LEGACY_MGCG_DISABLE__SHIFT',
    'TCP_CNTL2__LS_DISABLE_CLOCKS_MASK',
    'TCP_CNTL2__LS_DISABLE_CLOCKS__SHIFT',
    'TCP_CNTL2__MEM_MID_GATE_MGCG_DISABLE_MASK',
    'TCP_CNTL2__MEM_MID_GATE_MGCG_DISABLE__SHIFT',
    'TCP_CNTL2__MISS_CLK_DISABLE_MASK',
    'TCP_CNTL2__MISS_CLK_DISABLE__SHIFT',
    'TCP_CNTL2__TAGRAM_CLK_DISABLE_MASK',
    'TCP_CNTL2__TAGRAM_CLK_DISABLE__SHIFT',
    'TCP_CNTL2__TCPF_FMT_MGCG_DISABLE_MASK',
    'TCP_CNTL2__TCPF_FMT_MGCG_DISABLE__SHIFT',
    'TCP_CNTL2__TCPI_NEW_MGCG_CTRL_BIT_MASK',
    'TCP_CNTL2__TCPI_NEW_MGCG_CTRL_BIT__SHIFT',
    'TCP_CNTL2__UTCL1_MID_GATE_MGCG_DISABLE_MASK',
    'TCP_CNTL2__UTCL1_MID_GATE_MGCG_DISABLE__SHIFT',
    'TCP_CNTL2__VM_CLK_DISABLE_MASK',
    'TCP_CNTL2__VM_CLK_DISABLE__SHIFT',
    'TCP_CNTL__DISABLE_Z_MAP_MASK', 'TCP_CNTL__DISABLE_Z_MAP__SHIFT',
    'TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE_MASK',
    'TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE__SHIFT',
    'TCP_CNTL__FLAT_BUF_HASH_ENABLE_MASK',
    'TCP_CNTL__FLAT_BUF_HASH_ENABLE__SHIFT',
    'TCP_CNTL__FORCE_EOW_TAGRAM_CNT_MASK',
    'TCP_CNTL__FORCE_EOW_TAGRAM_CNT__SHIFT',
    'TCP_CNTL__FORCE_EOW_TOTAL_CNT_MASK',
    'TCP_CNTL__FORCE_EOW_TOTAL_CNT__SHIFT',
    'TCP_CNTL__FORCE_HIT_MASK', 'TCP_CNTL__FORCE_HIT__SHIFT',
    'TCP_CNTL__FORCE_MISS_MASK', 'TCP_CNTL__FORCE_MISS__SHIFT',
    'TCP_CNTL__L1_SIZE_MASK', 'TCP_CNTL__L1_SIZE__SHIFT',
    'TCP_CREDIT__LFIFO_CREDIT_MASK',
    'TCP_CREDIT__LFIFO_CREDIT__SHIFT',
    'TCP_CREDIT__REQ_FIFO_CREDIT_MASK',
    'TCP_CREDIT__REQ_FIFO_CREDIT__SHIFT',
    'TCP_CREDIT__TD_CREDIT_MASK', 'TCP_CREDIT__TD_CREDIT__SHIFT',
    'TCP_DSM_CNTL2__CACHE_RAM_ENABLE_ERROR_INJECT_MASK',
    'TCP_DSM_CNTL2__CACHE_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'TCP_DSM_CNTL2__CACHE_RAM_SELECT_INJECT_DELAY_MASK',
    'TCP_DSM_CNTL2__CACHE_RAM_SELECT_INJECT_DELAY__SHIFT',
    'TCP_DSM_CNTL2__CMD_FIFO_ENABLE_ERROR_INJECT_MASK',
    'TCP_DSM_CNTL2__CMD_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'TCP_DSM_CNTL2__CMD_FIFO_SELECT_INJECT_DELAY_MASK',
    'TCP_DSM_CNTL2__CMD_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'TCP_DSM_CNTL2__DB_RAM_ENABLE_ERROR_INJECT_MASK',
    'TCP_DSM_CNTL2__DB_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'TCP_DSM_CNTL2__DB_RAM_SELECT_INJECT_DELAY_MASK',
    'TCP_DSM_CNTL2__DB_RAM_SELECT_INJECT_DELAY__SHIFT',
    'TCP_DSM_CNTL2__LFIFO_RAM_ENABLE_ERROR_INJECT_MASK',
    'TCP_DSM_CNTL2__LFIFO_RAM_ENABLE_ERROR_INJECT__SHIFT',
    'TCP_DSM_CNTL2__LFIFO_RAM_SELECT_INJECT_DELAY_MASK',
    'TCP_DSM_CNTL2__LFIFO_RAM_SELECT_INJECT_DELAY__SHIFT',
    'TCP_DSM_CNTL2__TCP_INJECT_DELAY_MASK',
    'TCP_DSM_CNTL2__TCP_INJECT_DELAY__SHIFT',
    'TCP_DSM_CNTL2__UTCL1_LFIFO0_ENABLE_ERROR_INJECT_MASK',
    'TCP_DSM_CNTL2__UTCL1_LFIFO0_ENABLE_ERROR_INJECT__SHIFT',
    'TCP_DSM_CNTL2__UTCL1_LFIFO0_SELECT_INJECT_DELAY_MASK',
    'TCP_DSM_CNTL2__UTCL1_LFIFO0_SELECT_INJECT_DELAY__SHIFT',
    'TCP_DSM_CNTL2__UTCL1_LFIFO1_ENABLE_ERROR_INJECT_MASK',
    'TCP_DSM_CNTL2__UTCL1_LFIFO1_ENABLE_ERROR_INJECT__SHIFT',
    'TCP_DSM_CNTL2__UTCL1_LFIFO1_SELECT_INJECT_DELAY_MASK',
    'TCP_DSM_CNTL2__UTCL1_LFIFO1_SELECT_INJECT_DELAY__SHIFT',
    'TCP_DSM_CNTL2__VM_FIFO_ENABLE_ERROR_INJECT_MASK',
    'TCP_DSM_CNTL2__VM_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'TCP_DSM_CNTL2__VM_FIFO_SELECT_INJECT_DELAY_MASK',
    'TCP_DSM_CNTL2__VM_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL_MASK',
    'TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCP_DSM_CNTL__CMD_FIFO_IRRITATOR_DATA_SEL_MASK',
    'TCP_DSM_CNTL__CMD_FIFO_IRRITATOR_DATA_SEL__SHIFT',
    'TCP_DSM_CNTL__CMD_FIFO_IRRITATOR_SINGLE_WRITE_MASK',
    'TCP_DSM_CNTL__CMD_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCP_DSM_CNTL__DB_RAM_IRRITATOR_DATA_SEL_MASK',
    'TCP_DSM_CNTL__DB_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'TCP_DSM_CNTL__DB_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'TCP_DSM_CNTL__DB_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_DATA_SEL_MASK',
    'TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_DATA_SEL__SHIFT',
    'TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_SINGLE_WRITE_MASK',
    'TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCP_DSM_CNTL__UTCL1_LFIFO0_IRRITATOR_DATA_SEL_MASK',
    'TCP_DSM_CNTL__UTCL1_LFIFO0_IRRITATOR_DATA_SEL__SHIFT',
    'TCP_DSM_CNTL__UTCL1_LFIFO0_IRRITATOR_SINGLE_WRITE_MASK',
    'TCP_DSM_CNTL__UTCL1_LFIFO0_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCP_DSM_CNTL__UTCL1_LFIFO1_IRRITATOR_DATA_SEL_MASK',
    'TCP_DSM_CNTL__UTCL1_LFIFO1_IRRITATOR_DATA_SEL__SHIFT',
    'TCP_DSM_CNTL__UTCL1_LFIFO1_IRRITATOR_SINGLE_WRITE_MASK',
    'TCP_DSM_CNTL__UTCL1_LFIFO1_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCP_DSM_CNTL__VM_FIFO_IRRITATOR_DATA_SEL_MASK',
    'TCP_DSM_CNTL__VM_FIFO_IRRITATOR_DATA_SEL__SHIFT',
    'TCP_DSM_CNTL__VM_FIFO_IRRITATOR_SINGLE_WRITE_MASK',
    'TCP_DSM_CNTL__VM_FIFO_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCP_GATCL1_CNTL__FORCE_IN_ORDER_MASK',
    'TCP_GATCL1_CNTL__FORCE_IN_ORDER__SHIFT',
    'TCP_GATCL1_CNTL__FORCE_MISS_MASK',
    'TCP_GATCL1_CNTL__FORCE_MISS__SHIFT',
    'TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID_MASK',
    'TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID__SHIFT',
    'TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2_MASK',
    'TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2__SHIFT',
    'TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2_MASK',
    'TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2__SHIFT',
    'TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0_MASK',
    'TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0__SHIFT',
    'TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1_MASK',
    'TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1__SHIFT',
    'TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A_MASK',
    'TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A__SHIFT',
    'TCP_INVALIDATE__START_MASK', 'TCP_INVALIDATE__START__SHIFT',
    'TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'TCP_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'TCP_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'TCP_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'TCP_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'TCP_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'TCP_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'TCP_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'TCP_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'TCP_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'TCP_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'TCP_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'TCP_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'TCP_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'TCP_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'TCP_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'TCP_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'TCP_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'TCP_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'TCP_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK',
    'TCP_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT',
    'TCP_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK',
    'TCP_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT',
    'TCP_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK',
    'TCP_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT',
    'TCP_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK',
    'TCP_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT',
    'TCP_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'TCP_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'TCP_PERFCOUNTER1_SELECT__PERF_MODE1_MASK',
    'TCP_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT',
    'TCP_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'TCP_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'TCP_PERFCOUNTER1_SELECT__PERF_SEL1_MASK',
    'TCP_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT',
    'TCP_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'TCP_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'TCP_PERFCOUNTER2_SELECT__CNTR_MODE_MASK',
    'TCP_PERFCOUNTER2_SELECT__CNTR_MODE__SHIFT',
    'TCP_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'TCP_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'TCP_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'TCP_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'TCP_PERFCOUNTER3_SELECT__CNTR_MODE_MASK',
    'TCP_PERFCOUNTER3_SELECT__CNTR_MODE__SHIFT',
    'TCP_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'TCP_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'TCP_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'TCP_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__ADDR_MODE_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__ADDR_MODE__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__BUFFER_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__BUFFER__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__COMPRESSION_ENABLE_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__COMPRESSION_ENABLE__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__DATA_FORMAT_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__DATA_FORMAT__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__DIM_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__DIM__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__FLAT_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__FLAT__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__GLC_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__GLC__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__NUM_FORMAT_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__NUM_FORMAT__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__NUM_SAMPLES_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__NUM_SAMPLES__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__OPCODE_TYPE_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__OPCODE_TYPE__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__SLC_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__SLC__SHIFT',
    'TCP_PERFCOUNTER_FILTER_EN__SW_MODE_MASK',
    'TCP_PERFCOUNTER_FILTER_EN__SW_MODE__SHIFT',
    'TCP_PERFCOUNTER_FILTER__ADDR_MODE_MASK',
    'TCP_PERFCOUNTER_FILTER__ADDR_MODE__SHIFT',
    'TCP_PERFCOUNTER_FILTER__BUFFER_MASK',
    'TCP_PERFCOUNTER_FILTER__BUFFER__SHIFT',
    'TCP_PERFCOUNTER_FILTER__COMPRESSION_ENABLE_MASK',
    'TCP_PERFCOUNTER_FILTER__COMPRESSION_ENABLE__SHIFT',
    'TCP_PERFCOUNTER_FILTER__DATA_FORMAT_MASK',
    'TCP_PERFCOUNTER_FILTER__DATA_FORMAT__SHIFT',
    'TCP_PERFCOUNTER_FILTER__DIM_MASK',
    'TCP_PERFCOUNTER_FILTER__DIM__SHIFT',
    'TCP_PERFCOUNTER_FILTER__FLAT_MASK',
    'TCP_PERFCOUNTER_FILTER__FLAT__SHIFT',
    'TCP_PERFCOUNTER_FILTER__GLC_MASK',
    'TCP_PERFCOUNTER_FILTER__GLC__SHIFT',
    'TCP_PERFCOUNTER_FILTER__NUM_FORMAT_MASK',
    'TCP_PERFCOUNTER_FILTER__NUM_FORMAT__SHIFT',
    'TCP_PERFCOUNTER_FILTER__NUM_SAMPLES_MASK',
    'TCP_PERFCOUNTER_FILTER__NUM_SAMPLES__SHIFT',
    'TCP_PERFCOUNTER_FILTER__OPCODE_TYPE_MASK',
    'TCP_PERFCOUNTER_FILTER__OPCODE_TYPE__SHIFT',
    'TCP_PERFCOUNTER_FILTER__SLC_MASK',
    'TCP_PERFCOUNTER_FILTER__SLC__SHIFT',
    'TCP_PERFCOUNTER_FILTER__SW_MODE_MASK',
    'TCP_PERFCOUNTER_FILTER__SW_MODE__SHIFT',
    'TCP_STATUS__ADRS_BUSY_MASK', 'TCP_STATUS__ADRS_BUSY__SHIFT',
    'TCP_STATUS__CNTRL_BUSY_MASK', 'TCP_STATUS__CNTRL_BUSY__SHIFT',
    'TCP_STATUS__FORMAT_BUSY_MASK', 'TCP_STATUS__FORMAT_BUSY__SHIFT',
    'TCP_STATUS__INPUT_BUSY_MASK', 'TCP_STATUS__INPUT_BUSY__SHIFT',
    'TCP_STATUS__LFIFO_BUSY_MASK', 'TCP_STATUS__LFIFO_BUSY__SHIFT',
    'TCP_STATUS__READ_BUSY_MASK', 'TCP_STATUS__READ_BUSY__SHIFT',
    'TCP_STATUS__TAGRAMS_BUSY_MASK',
    'TCP_STATUS__TAGRAMS_BUSY__SHIFT', 'TCP_STATUS__TCP_BUSY_MASK',
    'TCP_STATUS__TCP_BUSY__SHIFT', 'TCP_STATUS__VM_BUSY_MASK',
    'TCP_STATUS__VM_BUSY__SHIFT', 'TCP_UE_EDC_HI_REG__ECC_MASK',
    'TCP_UE_EDC_HI_REG__ECC__SHIFT',
    'TCP_UE_EDC_HI_REG__ERR_INFO_MASK',
    'TCP_UE_EDC_HI_REG__ERR_INFO_VALID_FLAG_MASK',
    'TCP_UE_EDC_HI_REG__ERR_INFO_VALID_FLAG__SHIFT',
    'TCP_UE_EDC_HI_REG__ERR_INFO__SHIFT',
    'TCP_UE_EDC_HI_REG__FED_CNT_MASK',
    'TCP_UE_EDC_HI_REG__FED_CNT__SHIFT',
    'TCP_UE_EDC_HI_REG__PARITY_MASK',
    'TCP_UE_EDC_HI_REG__PARITY__SHIFT',
    'TCP_UE_EDC_HI_REG__RESERVED_MASK',
    'TCP_UE_EDC_HI_REG__RESERVED__SHIFT',
    'TCP_UE_EDC_HI_REG__UE_CNT_MASK',
    'TCP_UE_EDC_HI_REG__UE_CNT__SHIFT',
    'TCP_UE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG_MASK',
    'TCP_UE_EDC_LO_REG__ADDRESS_INFO_VALID_FLAG__SHIFT',
    'TCP_UE_EDC_LO_REG__ADDRESS_MASK',
    'TCP_UE_EDC_LO_REG__ADDRESS__SHIFT',
    'TCP_UE_EDC_LO_REG__MEM_ID_MASK',
    'TCP_UE_EDC_LO_REG__MEM_ID__SHIFT',
    'TCP_UE_EDC_LO_REG__STATUS_VALID_FLAG_MASK',
    'TCP_UE_EDC_LO_REG__STATUS_VALID_FLAG__SHIFT',
    'TCP_UTCL1_CNTL1__CLIENTID_MASK',
    'TCP_UTCL1_CNTL1__CLIENTID__SHIFT',
    'TCP_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK',
    'TCP_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID__SHIFT',
    'TCP_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK',
    'TCP_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT',
    'TCP_UTCL1_CNTL1__FORCE_MISS_MASK',
    'TCP_UTCL1_CNTL1__FORCE_MISS__SHIFT',
    'TCP_UTCL1_CNTL1__GPUVM_64K_DEFAULT_MASK',
    'TCP_UTCL1_CNTL1__GPUVM_64K_DEFAULT__SHIFT',
    'TCP_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK',
    'TCP_UTCL1_CNTL1__GPUVM_PERM_MODE__SHIFT',
    'TCP_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK',
    'TCP_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2__SHIFT',
    'TCP_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK',
    'TCP_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2__SHIFT',
    'TCP_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK',
    'TCP_UTCL1_CNTL1__REG_INV_ALL_VMID__SHIFT',
    'TCP_UTCL1_CNTL1__REG_INV_TOGGLE_MASK',
    'TCP_UTCL1_CNTL1__REG_INV_TOGGLE__SHIFT',
    'TCP_UTCL1_CNTL1__REG_INV_VMID_MASK',
    'TCP_UTCL1_CNTL1__REG_INV_VMID__SHIFT',
    'TCP_UTCL1_CNTL1__RESP_FAULT_MODE_MASK',
    'TCP_UTCL1_CNTL1__RESP_FAULT_MODE__SHIFT',
    'TCP_UTCL1_CNTL1__RESP_MODE_MASK',
    'TCP_UTCL1_CNTL1__RESP_MODE__SHIFT',
    'TCP_UTCL1_CNTL1__UTCL1_FGCG_REPEATER_DISABLE_MASK',
    'TCP_UTCL1_CNTL1__UTCL1_FGCG_REPEATER_DISABLE__SHIFT',
    'TCP_UTCL1_CNTL2__ANY_LINE_VALID_MASK',
    'TCP_UTCL1_CNTL2__ANY_LINE_VALID__SHIFT',
    'TCP_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK',
    'TCP_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K__SHIFT',
    'TCP_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK',
    'TCP_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK__SHIFT',
    'TCP_UTCL1_CNTL2__FORCE_SNOOP_MASK',
    'TCP_UTCL1_CNTL2__FORCE_SNOOP__SHIFT',
    'TCP_UTCL1_CNTL2__GPUVM_INV_MODE_MASK',
    'TCP_UTCL1_CNTL2__GPUVM_INV_MODE__SHIFT',
    'TCP_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK',
    'TCP_UTCL1_CNTL2__MTYPE_OVRD_DIS__SHIFT',
    'TCP_UTCL1_CNTL2__SPARE_MASK', 'TCP_UTCL1_CNTL2__SPARE__SHIFT',
    'TCP_UTCL1_CNTL2__THRASHING_ENABLE_MASK',
    'TCP_UTCL1_CNTL2__THRASHING_ENABLE__SHIFT',
    'TCP_UTCL1_CNTL2__THRASHING_TIMEOUT_PROTECT_ENABLE_MASK',
    'TCP_UTCL1_CNTL2__THRASHING_TIMEOUT_PROTECT_ENABLE__SHIFT',
    'TCP_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'TCP_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'TCP_UTCL1_STATUS__PRT_DETECTED_MASK',
    'TCP_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'TCP_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'TCP_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'TCP_UTCL1_STATUS__TIMEOUT_DETECTED_MASK',
    'TCP_UTCL1_STATUS__TIMEOUT_DETECTED__SHIFT',
    'TCP_WATCH0_ADDR_H__ADDR_MASK', 'TCP_WATCH0_ADDR_H__ADDR__SHIFT',
    'TCP_WATCH0_ADDR_L__ADDR_MASK', 'TCP_WATCH0_ADDR_L__ADDR__SHIFT',
    'TCP_WATCH0_CNTL__ATC_MASK', 'TCP_WATCH0_CNTL__ATC__SHIFT',
    'TCP_WATCH0_CNTL__MASK_MASK', 'TCP_WATCH0_CNTL__MASK__SHIFT',
    'TCP_WATCH0_CNTL__MODE_MASK', 'TCP_WATCH0_CNTL__MODE__SHIFT',
    'TCP_WATCH0_CNTL__VALID_MASK', 'TCP_WATCH0_CNTL__VALID__SHIFT',
    'TCP_WATCH0_CNTL__VMID_MASK', 'TCP_WATCH0_CNTL__VMID__SHIFT',
    'TCP_WATCH1_ADDR_H__ADDR_MASK', 'TCP_WATCH1_ADDR_H__ADDR__SHIFT',
    'TCP_WATCH1_ADDR_L__ADDR_MASK', 'TCP_WATCH1_ADDR_L__ADDR__SHIFT',
    'TCP_WATCH1_CNTL__ATC_MASK', 'TCP_WATCH1_CNTL__ATC__SHIFT',
    'TCP_WATCH1_CNTL__MASK_MASK', 'TCP_WATCH1_CNTL__MASK__SHIFT',
    'TCP_WATCH1_CNTL__MODE_MASK', 'TCP_WATCH1_CNTL__MODE__SHIFT',
    'TCP_WATCH1_CNTL__VALID_MASK', 'TCP_WATCH1_CNTL__VALID__SHIFT',
    'TCP_WATCH1_CNTL__VMID_MASK', 'TCP_WATCH1_CNTL__VMID__SHIFT',
    'TCP_WATCH2_ADDR_H__ADDR_MASK', 'TCP_WATCH2_ADDR_H__ADDR__SHIFT',
    'TCP_WATCH2_ADDR_L__ADDR_MASK', 'TCP_WATCH2_ADDR_L__ADDR__SHIFT',
    'TCP_WATCH2_CNTL__ATC_MASK', 'TCP_WATCH2_CNTL__ATC__SHIFT',
    'TCP_WATCH2_CNTL__MASK_MASK', 'TCP_WATCH2_CNTL__MASK__SHIFT',
    'TCP_WATCH2_CNTL__MODE_MASK', 'TCP_WATCH2_CNTL__MODE__SHIFT',
    'TCP_WATCH2_CNTL__VALID_MASK', 'TCP_WATCH2_CNTL__VALID__SHIFT',
    'TCP_WATCH2_CNTL__VMID_MASK', 'TCP_WATCH2_CNTL__VMID__SHIFT',
    'TCP_WATCH3_ADDR_H__ADDR_MASK', 'TCP_WATCH3_ADDR_H__ADDR__SHIFT',
    'TCP_WATCH3_ADDR_L__ADDR_MASK', 'TCP_WATCH3_ADDR_L__ADDR__SHIFT',
    'TCP_WATCH3_CNTL__ATC_MASK', 'TCP_WATCH3_CNTL__ATC__SHIFT',
    'TCP_WATCH3_CNTL__MASK_MASK', 'TCP_WATCH3_CNTL__MASK__SHIFT',
    'TCP_WATCH3_CNTL__MODE_MASK', 'TCP_WATCH3_CNTL__MODE__SHIFT',
    'TCP_WATCH3_CNTL__VALID_MASK', 'TCP_WATCH3_CNTL__VALID__SHIFT',
    'TCP_WATCH3_CNTL__VMID_MASK', 'TCP_WATCH3_CNTL__VMID__SHIFT',
    'TCX_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'TCX_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'TCX_CE_ERR_STATUS_HI__ECC_MASK',
    'TCX_CE_ERR_STATUS_HI__ECC__SHIFT',
    'TCX_CE_ERR_STATUS_HI__ERROR_INFO_MASK',
    'TCX_CE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG_MASK',
    'TCX_CE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG__SHIFT',
    'TCX_CE_ERR_STATUS_HI__ERROR_INFO__SHIFT',
    'TCX_CE_ERR_STATUS_HI__POISON_MASK',
    'TCX_CE_ERR_STATUS_HI__POISON__SHIFT',
    'TCX_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'TCX_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'TCX_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'TCX_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'TCX_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'TCX_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'TCX_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'TCX_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'TCX_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK',
    'TCX_CGTT_SCLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK',
    'TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE1__SHIFT',
    'TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK',
    'TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE2__SHIFT',
    'TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK',
    'TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE3__SHIFT',
    'TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK',
    'TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE4__SHIFT',
    'TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK',
    'TCX_CGTT_SCLK_CTRL__SOFT_OVERRIDE5__SHIFT',
    'TCX_CTRL__TCX_TCC_FGCG_DISABLE_MASK',
    'TCX_CTRL__TCX_TCC_FGCG_DISABLE__SHIFT',
    'TCX_CTRL__TCX_TCR_FGCG_DISABLE_MASK',
    'TCX_CTRL__TCX_TCR_FGCG_DISABLE__SHIFT',
    'TCX_CTRL__TCX_TCX_FGCG_DISABLE_MASK',
    'TCX_CTRL__TCX_TCX_FGCG_DISABLE__SHIFT',
    'TCX_DSM_CNTL2__INJECT_DELAY_MASK',
    'TCX_DSM_CNTL2__INJECT_DELAY__SHIFT',
    'TCX_DSM_CNTL2__SED_ENABLE_ERROR_INJECT_MASK',
    'TCX_DSM_CNTL2__SED_ENABLE_ERROR_INJECT__SHIFT',
    'TCX_DSM_CNTL2__SED_SELECT_INJECT_DELAY_MASK',
    'TCX_DSM_CNTL2__SED_SELECT_INJECT_DELAY__SHIFT',
    'TCX_DSM_CNTL__GROUP0_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP0_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__GROUP10_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP10_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__GROUP13_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP13_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__GROUP14_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP14_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__GROUP1_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP1_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__GROUP2_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP2_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__GROUP4_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP4_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__GROUP5_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP5_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__GROUP6_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP6_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__GROUP8_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP8_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__GROUP9_SED_IRRITATOR_DATA_SEL_MASK',
    'TCX_DSM_CNTL__GROUP9_SED_IRRITATOR_DATA_SEL__SHIFT',
    'TCX_DSM_CNTL__SED_IRRITATOR_SINGLE_WRITE_MASK',
    'TCX_DSM_CNTL__SED_IRRITATOR_SINGLE_WRITE__SHIFT',
    'TCX_UE_ERR_STATUS_HI__ECC_MASK',
    'TCX_UE_ERR_STATUS_HI__ECC__SHIFT',
    'TCX_UE_ERR_STATUS_HI__ERROR_INFO_MASK',
    'TCX_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG_MASK',
    'TCX_UE_ERR_STATUS_HI__ERROR_INFO_VALID_FLAG__SHIFT',
    'TCX_UE_ERR_STATUS_HI__ERROR_INFO__SHIFT',
    'TCX_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'TCX_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'TCX_UE_ERR_STATUS_HI__PARITY_MASK',
    'TCX_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'TCX_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'TCX_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'TCX_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'TCX_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'TCX_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'TCX_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'TCX_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'TCX_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'TCX_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'TCX_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_0_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_0__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_10_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_10__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_11_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_11__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_12_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_12__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_13_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_13__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_14_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_14__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_15_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_15__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_1_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_1__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_2_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_2__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_3_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_3__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_4_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_4__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_5_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_5__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_6_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_6__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_7_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_7__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_8_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_8__SHIFT',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_9_MASK',
    'TC_CFG_L1_LOAD_POLICY0__POLICY_9__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_16_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_16__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_17_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_17__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_18_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_18__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_19_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_19__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_20_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_20__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_21_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_21__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_22_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_22__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_23_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_23__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_24_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_24__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_25_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_25__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_26_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_26__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_27_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_27__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_28_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_28__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_29_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_29__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_30_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_30__SHIFT',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_31_MASK',
    'TC_CFG_L1_LOAD_POLICY1__POLICY_31__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_0_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_0__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_10_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_10__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_11_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_11__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_12_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_12__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_13_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_13__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_14_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_14__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_15_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_15__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_16_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_16__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_17_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_17__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_18_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_18__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_19_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_19__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_1_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_1__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_20_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_20__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_21_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_21__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_22_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_22__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_23_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_23__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_24_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_24__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_25_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_25__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_26_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_26__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_27_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_27__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_28_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_28__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_29_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_29__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_2_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_2__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_30_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_30__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_31_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_31__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_3_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_3__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_4_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_4__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_5_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_5__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_6_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_6__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_7_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_7__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_8_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_8__SHIFT',
    'TC_CFG_L1_STORE_POLICY__POLICY_9_MASK',
    'TC_CFG_L1_STORE_POLICY__POLICY_9__SHIFT',
    'TC_CFG_L1_VOLATILE__VOL_MASK', 'TC_CFG_L1_VOLATILE__VOL__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_0_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_0__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_10_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_10__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_11_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_11__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_12_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_12__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_13_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_13__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_14_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_14__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_15_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_15__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_1_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_1__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_2_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_2__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_3_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_3__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_4_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_4__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_5_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_5__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_6_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_6__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_7_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_7__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_8_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_8__SHIFT',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_9_MASK',
    'TC_CFG_L2_ATOMIC_POLICY__POLICY_9__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_0_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_0__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_10_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_10__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_11_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_11__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_12_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_12__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_13_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_13__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_14_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_14__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_15_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_15__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_1_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_1__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_2_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_2__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_3_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_3__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_4_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_4__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_5_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_5__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_6_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_6__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_7_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_7__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_8_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_8__SHIFT',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_9_MASK',
    'TC_CFG_L2_LOAD_POLICY0__POLICY_9__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_16_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_16__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_17_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_17__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_18_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_18__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_19_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_19__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_20_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_20__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_21_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_21__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_22_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_22__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_23_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_23__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_24_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_24__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_25_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_25__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_26_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_26__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_27_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_27__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_28_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_28__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_29_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_29__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_30_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_30__SHIFT',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_31_MASK',
    'TC_CFG_L2_LOAD_POLICY1__POLICY_31__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_0_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_0__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_10_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_10__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_11_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_11__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_12_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_12__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_13_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_13__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_14_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_14__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_15_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_15__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_1_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_1__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_2_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_2__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_3_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_3__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_4_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_4__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_5_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_5__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_6_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_6__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_7_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_7__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_8_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_8__SHIFT',
    'TC_CFG_L2_STORE_POLICY0__POLICY_9_MASK',
    'TC_CFG_L2_STORE_POLICY0__POLICY_9__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_16_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_16__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_17_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_17__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_18_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_18__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_19_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_19__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_20_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_20__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_21_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_21__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_22_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_22__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_23_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_23__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_24_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_24__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_25_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_25__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_26_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_26__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_27_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_27__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_28_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_28__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_29_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_29__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_30_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_30__SHIFT',
    'TC_CFG_L2_STORE_POLICY1__POLICY_31_MASK',
    'TC_CFG_L2_STORE_POLICY1__POLICY_31__SHIFT',
    'TC_CFG_L2_VOLATILE__VOL_MASK', 'TC_CFG_L2_VOLATILE__VOL__SHIFT',
    'TD_CE_EDC_HI__CE_CNT_MASK', 'TD_CE_EDC_HI__CE_CNT__SHIFT',
    'TD_CE_EDC_HI__ECC_MASK', 'TD_CE_EDC_HI__ECC__SHIFT',
    'TD_CE_EDC_HI__ERR_INFO_MASK',
    'TD_CE_EDC_HI__ERR_INFO_VALID_FLAG_MASK',
    'TD_CE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'TD_CE_EDC_HI__ERR_INFO__SHIFT', 'TD_CE_EDC_HI__POISON_MASK',
    'TD_CE_EDC_HI__POISON__SHIFT',
    'TD_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK',
    'TD_CE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT',
    'TD_CE_EDC_LO__ADDRESS_MASK', 'TD_CE_EDC_LO__ADDRESS__SHIFT',
    'TD_CE_EDC_LO__MEM_ID_MASK', 'TD_CE_EDC_LO__MEM_ID__SHIFT',
    'TD_CE_EDC_LO__STATUS_VALID_FLAG_MASK',
    'TD_CE_EDC_LO__STATUS_VALID_FLAG__SHIFT',
    'TD_CGTT_CTRL__OFF_HYSTERESIS_MASK',
    'TD_CGTT_CTRL__OFF_HYSTERESIS__SHIFT',
    'TD_CGTT_CTRL__ON_DELAY_MASK', 'TD_CGTT_CTRL__ON_DELAY__SHIFT',
    'TD_CGTT_CTRL__SOFT_OVERRIDE0_MASK',
    'TD_CGTT_CTRL__SOFT_OVERRIDE0__SHIFT',
    'TD_CGTT_CTRL__SOFT_OVERRIDE1_MASK',
    'TD_CGTT_CTRL__SOFT_OVERRIDE1__SHIFT',
    'TD_CGTT_CTRL__SOFT_OVERRIDE2_MASK',
    'TD_CGTT_CTRL__SOFT_OVERRIDE2__SHIFT',
    'TD_CGTT_CTRL__SOFT_OVERRIDE3_MASK',
    'TD_CGTT_CTRL__SOFT_OVERRIDE3__SHIFT',
    'TD_CGTT_CTRL__SOFT_OVERRIDE4_MASK',
    'TD_CGTT_CTRL__SOFT_OVERRIDE4__SHIFT',
    'TD_CGTT_CTRL__SOFT_OVERRIDE5_MASK',
    'TD_CGTT_CTRL__SOFT_OVERRIDE5__SHIFT',
    'TD_CGTT_CTRL__SOFT_OVERRIDE6_MASK',
    'TD_CGTT_CTRL__SOFT_OVERRIDE6__SHIFT',
    'TD_CGTT_CTRL__SOFT_OVERRIDE7_MASK',
    'TD_CGTT_CTRL__SOFT_OVERRIDE7__SHIFT',
    'TD_CNTL__DISABLE_2BIT_SIGNED_FORMAT_MASK',
    'TD_CNTL__DISABLE_2BIT_SIGNED_FORMAT__SHIFT',
    'TD_CNTL__DISABLE_POWER_THROTTLE_MASK',
    'TD_CNTL__DISABLE_POWER_THROTTLE__SHIFT',
    'TD_CNTL__ENABLE_ROUND_TO_ZERO_MASK',
    'TD_CNTL__ENABLE_ROUND_TO_ZERO__SHIFT',
    'TD_CNTL__EXTEND_LDS_STALL_MASK',
    'TD_CNTL__EXTEND_LDS_STALL__SHIFT',
    'TD_CNTL__LDS_STALL_PHASE_ADJUST_MASK',
    'TD_CNTL__LDS_STALL_PHASE_ADJUST__SHIFT',
    'TD_CNTL__RFGCG_CHICKEN_MASK', 'TD_CNTL__RFGCG_CHICKEN__SHIFT',
    'TD_CNTL__SRAM_FGCG_TD_KCLARR_LG_MASK',
    'TD_CNTL__SRAM_FGCG_TD_KCLARR_LG__SHIFT',
    'TD_CNTL__SYNC_PHASE_SH_MASK', 'TD_CNTL__SYNC_PHASE_SH__SHIFT',
    'TD_CNTL__TD_IN_CAC_CHICKENBITS_MASK',
    'TD_CNTL__TD_IN_CAC_CHICKENBITS__SHIFT',
    'TD_CNTL__TD_OUT_CAC_CHICKENBITS_MASK',
    'TD_CNTL__TD_OUT_CAC_CHICKENBITS__SHIFT',
    'TD_DSM_CNTL2__TD_CS_FIFO_ENABLE_ERROR_INJECT_MASK',
    'TD_DSM_CNTL2__TD_CS_FIFO_ENABLE_ERROR_INJECT__SHIFT',
    'TD_DSM_CNTL2__TD_CS_FIFO_SELECT_INJECT_DELAY_MASK',
    'TD_DSM_CNTL2__TD_CS_FIFO_SELECT_INJECT_DELAY__SHIFT',
    'TD_DSM_CNTL2__TD_INJECT_DELAY_MASK',
    'TD_DSM_CNTL2__TD_INJECT_DELAY__SHIFT',
    'TD_DSM_CNTL2__TD_SS_FIFO_HI_ENABLE_ERROR_INJECT_MASK',
    'TD_DSM_CNTL2__TD_SS_FIFO_HI_ENABLE_ERROR_INJECT__SHIFT',
    'TD_DSM_CNTL2__TD_SS_FIFO_HI_SELECT_INJECT_DELAY_MASK',
    'TD_DSM_CNTL2__TD_SS_FIFO_HI_SELECT_INJECT_DELAY__SHIFT',
    'TD_DSM_CNTL2__TD_SS_FIFO_LO_ENABLE_ERROR_INJECT_MASK',
    'TD_DSM_CNTL2__TD_SS_FIFO_LO_ENABLE_ERROR_INJECT__SHIFT',
    'TD_DSM_CNTL2__TD_SS_FIFO_LO_SELECT_INJECT_DELAY_MASK',
    'TD_DSM_CNTL2__TD_SS_FIFO_LO_SELECT_INJECT_DELAY__SHIFT',
    'TD_DSM_CNTL__TD_CS_FIFO_DSM_IRRITATOR_DATA_MASK',
    'TD_DSM_CNTL__TD_CS_FIFO_DSM_IRRITATOR_DATA__SHIFT',
    'TD_DSM_CNTL__TD_CS_FIFO_ENABLE_SINGLE_WRITE_MASK',
    'TD_DSM_CNTL__TD_CS_FIFO_ENABLE_SINGLE_WRITE__SHIFT',
    'TD_DSM_CNTL__TD_SS_FIFO_HI_DSM_IRRITATOR_DATA_MASK',
    'TD_DSM_CNTL__TD_SS_FIFO_HI_DSM_IRRITATOR_DATA__SHIFT',
    'TD_DSM_CNTL__TD_SS_FIFO_HI_ENABLE_SINGLE_WRITE_MASK',
    'TD_DSM_CNTL__TD_SS_FIFO_HI_ENABLE_SINGLE_WRITE__SHIFT',
    'TD_DSM_CNTL__TD_SS_FIFO_LO_DSM_IRRITATOR_DATA_MASK',
    'TD_DSM_CNTL__TD_SS_FIFO_LO_DSM_IRRITATOR_DATA__SHIFT',
    'TD_DSM_CNTL__TD_SS_FIFO_LO_ENABLE_SINGLE_WRITE_MASK',
    'TD_DSM_CNTL__TD_SS_FIFO_LO_ENABLE_SINGLE_WRITE__SHIFT',
    'TD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'TD_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'TD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'TD_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'TD_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'TD_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'TD_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'TD_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'TD_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'TD_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'TD_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'TD_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'TD_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'TD_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'TD_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'TD_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'TD_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'TD_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'TD_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'TD_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'TD_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'TD_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'TD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'TD_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'TD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'TD_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'TD_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'TD_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'TD_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'TD_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'TD_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'TD_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'TD_POWER_CNTL__MGCG_OUTPUTSTAGE_MASK',
    'TD_POWER_CNTL__MGCG_OUTPUTSTAGE__SHIFT',
    'TD_POWER_CNTL__MID0_THREAD_DATA_MASK',
    'TD_POWER_CNTL__MID0_THREAD_DATA__SHIFT',
    'TD_POWER_CNTL__MID2_ACCUM_DATA_MASK',
    'TD_POWER_CNTL__MID2_ACCUM_DATA__SHIFT',
    'TD_SCRATCH__SCRATCH_MASK', 'TD_SCRATCH__SCRATCH__SHIFT',
    'TD_STATUS__BUSY_MASK', 'TD_STATUS__BUSY__SHIFT',
    'TD_UE_EDC_HI__ECC_MASK', 'TD_UE_EDC_HI__ECC__SHIFT',
    'TD_UE_EDC_HI__ERR_INFO_MASK',
    'TD_UE_EDC_HI__ERR_INFO_VALID_FLAG_MASK',
    'TD_UE_EDC_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'TD_UE_EDC_HI__ERR_INFO__SHIFT', 'TD_UE_EDC_HI__FED_CNT_MASK',
    'TD_UE_EDC_HI__FED_CNT__SHIFT', 'TD_UE_EDC_HI__PARITY_MASK',
    'TD_UE_EDC_HI__PARITY__SHIFT', 'TD_UE_EDC_HI__UE_CNT_MASK',
    'TD_UE_EDC_HI__UE_CNT__SHIFT',
    'TD_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG_MASK',
    'TD_UE_EDC_LO__ADDRESS_INFO_VALID_FLAG__SHIFT',
    'TD_UE_EDC_LO__ADDRESS_MASK', 'TD_UE_EDC_LO__ADDRESS__SHIFT',
    'TD_UE_EDC_LO__MEM_ID_MASK', 'TD_UE_EDC_LO__MEM_ID__SHIFT',
    'TD_UE_EDC_LO__STATUS_VALID_FLAG_MASK',
    'TD_UE_EDC_LO__STATUS_VALID_FLAG__SHIFT',
    'UTCL2_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'UTCL2_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'UTCL2_CE_ERR_STATUS_HI__ECC_MASK',
    'UTCL2_CE_ERR_STATUS_HI__ECC__SHIFT',
    'UTCL2_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'UTCL2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'UTCL2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'UTCL2_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'UTCL2_CE_ERR_STATUS_HI__OTHER_MASK',
    'UTCL2_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'UTCL2_CE_ERR_STATUS_HI__POISON_MASK',
    'UTCL2_CE_ERR_STATUS_HI__POISON__SHIFT',
    'UTCL2_CE_ERR_STATUS_HI__RESERVED_MASK',
    'UTCL2_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'UTCL2_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'UTCL2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'UTCL2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'UTCL2_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'UTCL2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'UTCL2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'UTCL2_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'UTCL2_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'UTCL2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK',
    'UTCL2_CGTT_CLK_CTRL__MGLS_OVERRIDE__SHIFT',
    'UTCL2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'UTCL2_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'UTCL2_CGTT_CLK_CTRL__ON_DELAY_MASK',
    'UTCL2_CGTT_CLK_CTRL__ON_DELAY__SHIFT',
    'UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_EXTRA_MASK',
    'UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_EXTRA__SHIFT',
    'UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK',
    'UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE__SHIFT',
    'UTCL2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK',
    'UTCL2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE__SHIFT',
    'UTCL2_EDC_CONFIG__DIS_EDC_MASK',
    'UTCL2_EDC_CONFIG__DIS_EDC__SHIFT',
    'UTCL2_EDC_CONFIG__WRITE_DIS_MASK',
    'UTCL2_EDC_CONFIG__WRITE_DIS__SHIFT',
    'UTCL2_EDC_MODE__BYPASS_MASK', 'UTCL2_EDC_MODE__BYPASS__SHIFT',
    'UTCL2_EDC_MODE__COUNT_FED_OUT_MASK',
    'UTCL2_EDC_MODE__COUNT_FED_OUT__SHIFT',
    'UTCL2_EDC_MODE__DED_MODE_MASK',
    'UTCL2_EDC_MODE__DED_MODE__SHIFT',
    'UTCL2_EDC_MODE__FORCE_SEC_ON_DED_MASK',
    'UTCL2_EDC_MODE__FORCE_SEC_ON_DED__SHIFT',
    'UTCL2_EDC_MODE__GATE_FUE_MASK',
    'UTCL2_EDC_MODE__GATE_FUE__SHIFT',
    'UTCL2_EDC_MODE__PROP_FED_MASK',
    'UTCL2_EDC_MODE__PROP_FED__SHIFT',
    'UTCL2_MEM_ECC_CNTL__DED_COUNT_MASK',
    'UTCL2_MEM_ECC_CNTL__DED_COUNT__SHIFT',
    'UTCL2_MEM_ECC_CNTL__DSM_IRRITATOR_DATA_MASK',
    'UTCL2_MEM_ECC_CNTL__DSM_IRRITATOR_DATA__SHIFT',
    'UTCL2_MEM_ECC_CNTL__ENABLE_ERROR_INJECT_MASK',
    'UTCL2_MEM_ECC_CNTL__ENABLE_ERROR_INJECT__SHIFT',
    'UTCL2_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE_MASK',
    'UTCL2_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE__SHIFT',
    'UTCL2_MEM_ECC_CNTL__INJECT_DELAY_MASK',
    'UTCL2_MEM_ECC_CNTL__INJECT_DELAY__SHIFT',
    'UTCL2_MEM_ECC_CNTL__SEC_COUNT_MASK',
    'UTCL2_MEM_ECC_CNTL__SEC_COUNT__SHIFT',
    'UTCL2_MEM_ECC_CNTL__SELECT_INJECT_DELAY_MASK',
    'UTCL2_MEM_ECC_CNTL__SELECT_INJECT_DELAY__SHIFT',
    'UTCL2_MEM_ECC_CNTL__TEST_FUE_MASK',
    'UTCL2_MEM_ECC_CNTL__TEST_FUE__SHIFT',
    'UTCL2_MEM_ECC_CNTL__WRITE_COUNTERS_MASK',
    'UTCL2_MEM_ECC_CNTL__WRITE_COUNTERS__SHIFT',
    'UTCL2_MEM_ECC_INDEX__INDEX_MASK',
    'UTCL2_MEM_ECC_INDEX__INDEX__SHIFT',
    'UTCL2_MEM_ECC_STATUS__FED_MASK',
    'UTCL2_MEM_ECC_STATUS__FED__SHIFT',
    'UTCL2_MEM_ECC_STATUS__UCE_MASK',
    'UTCL2_MEM_ECC_STATUS__UCE__SHIFT',
    'UTCL2_UE_ERR_STATUS_HI__ECC_MASK',
    'UTCL2_UE_ERR_STATUS_HI__ECC__SHIFT',
    'UTCL2_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'UTCL2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'UTCL2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'UTCL2_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'UTCL2_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'UTCL2_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'UTCL2_UE_ERR_STATUS_HI__PARITY_MASK',
    'UTCL2_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'UTCL2_UE_ERR_STATUS_HI__RESERVED_MASK',
    'UTCL2_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'UTCL2_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'UTCL2_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'UTCL2_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'UTCL2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'UTCL2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'UTCL2_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'UTCL2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'UTCL2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'UTCL2_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'UTCL2_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__ADDR_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__ADDR__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__CLIENT_ID_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__CLIENT_ID__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__EX_PERM_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__EX_PERM__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__GPA_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__GPA__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__RD_PERM_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__RD_PERM__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__REQ_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__REQ__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VFID_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VFID__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VF_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VF__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VMID_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__VMID__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__WR_PERM_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI__WR_PERM__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO__ADDR_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO__ADDR__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ACK_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ACK__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ADDR_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__ADDR__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__FRAGMENT_SIZE_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__FRAGMENT_SIZE__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__IO_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__IO__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__LLC_NOALLOC_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__LLC_NOALLOC__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MEMLOG_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MEMLOG__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MTYPE_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__MTYPE__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NACK_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NACK__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NO_PTE_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__NO_PTE__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__PERMS_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__PERMS__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__PTE_TMZ_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__PTE_TMZ__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__SNOOP_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__SNOOP__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__SPA_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI__SPA__SHIFT',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO__ADDR_MASK',
    'UTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO__ADDR__SHIFT',
    'VGT_CACHE_INVALIDATION__AUTO_INVLD_EN_MASK',
    'VGT_CACHE_INVALIDATION__AUTO_INVLD_EN__SHIFT',
    'VGT_CACHE_INVALIDATION__CACHE_INVALIDATION_MASK',
    'VGT_CACHE_INVALIDATION__CACHE_INVALIDATION__SHIFT',
    'VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT_MASK',
    'VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT__SHIFT',
    'VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD_MASK',
    'VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD__SHIFT',
    'VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_EOI_MASK',
    'VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_EOI__SHIFT',
    'VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_MASK',
    'VGT_CACHE_INVALIDATION__ENABLE_PING_PONG__SHIFT',
    'VGT_CACHE_INVALIDATION__EN_WAVE_MERGE_MASK',
    'VGT_CACHE_INVALIDATION__EN_WAVE_MERGE__SHIFT',
    'VGT_CACHE_INVALIDATION__ES_LIMIT_MASK',
    'VGT_CACHE_INVALIDATION__ES_LIMIT__SHIFT',
    'VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN_MASK',
    'VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN__SHIFT',
    'VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_1_MASK',
    'VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_1__SHIFT',
    'VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_2_MASK',
    'VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_2__SHIFT',
    'VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH_MASK',
    'VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH__SHIFT',
    'VGT_CACHE_INVALIDATION__USE_GS_DONE_MASK',
    'VGT_CACHE_INVALIDATION__USE_GS_DONE__SHIFT',
    'VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER_MASK',
    'VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER__SHIFT',
    'VGT_CNTL_STATUS__VGT_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_BUSY__SHIFT',
    'VGT_CNTL_STATUS__VGT_GS_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_GS_BUSY__SHIFT',
    'VGT_CNTL_STATUS__VGT_HS_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_HS_BUSY__SHIFT',
    'VGT_CNTL_STATUS__VGT_OUT_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_OUT_BUSY__SHIFT',
    'VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY__SHIFT',
    'VGT_CNTL_STATUS__VGT_PI_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_PI_BUSY__SHIFT',
    'VGT_CNTL_STATUS__VGT_PRIMGEN_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_PRIMGEN_BUSY__SHIFT',
    'VGT_CNTL_STATUS__VGT_PT_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_PT_BUSY__SHIFT',
    'VGT_CNTL_STATUS__VGT_TE11_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_TE11_BUSY__SHIFT',
    'VGT_CNTL_STATUS__VGT_TE_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_TE_BUSY__SHIFT',
    'VGT_CNTL_STATUS__VGT_VR_BUSY_MASK',
    'VGT_CNTL_STATUS__VGT_VR_BUSY__SHIFT',
    'VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX_MASK',
    'VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX__SHIFT',
    'VGT_DMA_BASE_HI__BASE_ADDR_MASK',
    'VGT_DMA_BASE_HI__BASE_ADDR__SHIFT',
    'VGT_DMA_BASE__BASE_ADDR_MASK', 'VGT_DMA_BASE__BASE_ADDR__SHIFT',
    'VGT_DMA_CONTROL__EN_INST_OPT_ADV_MASK',
    'VGT_DMA_CONTROL__EN_INST_OPT_ADV__SHIFT',
    'VGT_DMA_CONTROL__EN_INST_OPT_BASIC_MASK',
    'VGT_DMA_CONTROL__EN_INST_OPT_BASIC__SHIFT',
    'VGT_DMA_CONTROL__HW_USE_ONLY_MASK',
    'VGT_DMA_CONTROL__HW_USE_ONLY__SHIFT',
    'VGT_DMA_CONTROL__IA_SWITCH_ON_EOP_MASK',
    'VGT_DMA_CONTROL__IA_SWITCH_ON_EOP__SHIFT',
    'VGT_DMA_CONTROL__PRIMGROUP_SIZE_MASK',
    'VGT_DMA_CONTROL__PRIMGROUP_SIZE__SHIFT',
    'VGT_DMA_CONTROL__SWITCH_ON_EOI_MASK',
    'VGT_DMA_CONTROL__SWITCH_ON_EOI__SHIFT',
    'VGT_DMA_CONTROL__WD_SWITCH_ON_EOP_MASK',
    'VGT_DMA_CONTROL__WD_SWITCH_ON_EOP__SHIFT',
    'VGT_DMA_DATA_FIFO_DEPTH__DMA2DRAW_FIFO_DEPTH_MASK',
    'VGT_DMA_DATA_FIFO_DEPTH__DMA2DRAW_FIFO_DEPTH__SHIFT',
    'VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH_MASK',
    'VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH__SHIFT',
    'VGT_DMA_EVENT_INITIATOR__ADDRESS_HI_MASK',
    'VGT_DMA_EVENT_INITIATOR__ADDRESS_HI__SHIFT',
    'VGT_DMA_EVENT_INITIATOR__EVENT_TYPE_MASK',
    'VGT_DMA_EVENT_INITIATOR__EVENT_TYPE__SHIFT',
    'VGT_DMA_EVENT_INITIATOR__EXTENDED_EVENT_MASK',
    'VGT_DMA_EVENT_INITIATOR__EXTENDED_EVENT__SHIFT',
    'VGT_DMA_INDEX_TYPE__BUF_TYPE_MASK',
    'VGT_DMA_INDEX_TYPE__BUF_TYPE__SHIFT',
    'VGT_DMA_INDEX_TYPE__INDEX_TYPE_MASK',
    'VGT_DMA_INDEX_TYPE__INDEX_TYPE__SHIFT',
    'VGT_DMA_INDEX_TYPE__NOT_EOP_MASK',
    'VGT_DMA_INDEX_TYPE__NOT_EOP__SHIFT',
    'VGT_DMA_INDEX_TYPE__PRIMGEN_EN_MASK',
    'VGT_DMA_INDEX_TYPE__PRIMGEN_EN__SHIFT',
    'VGT_DMA_INDEX_TYPE__RDREQ_POLICY_MASK',
    'VGT_DMA_INDEX_TYPE__RDREQ_POLICY__SHIFT',
    'VGT_DMA_INDEX_TYPE__REQ_PATH_MASK',
    'VGT_DMA_INDEX_TYPE__REQ_PATH__SHIFT',
    'VGT_DMA_INDEX_TYPE__SWAP_MODE_MASK',
    'VGT_DMA_INDEX_TYPE__SWAP_MODE__SHIFT',
    'VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK',
    'VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP__SHIFT',
    'VGT_DMA_MAX_SIZE__MAX_SIZE_MASK',
    'VGT_DMA_MAX_SIZE__MAX_SIZE__SHIFT',
    'VGT_DMA_NUM_INSTANCES__NUM_INSTANCES_MASK',
    'VGT_DMA_NUM_INSTANCES__NUM_INSTANCES__SHIFT',
    'VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE_MASK',
    'VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE__SHIFT',
    'VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH_MASK',
    'VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH__SHIFT',
    'VGT_DMA_SIZE__NUM_INDICES_MASK',
    'VGT_DMA_SIZE__NUM_INDICES__SHIFT',
    'VGT_DRAW_INITIATOR__GRBM_SKEW_NO_DEC_MASK',
    'VGT_DRAW_INITIATOR__GRBM_SKEW_NO_DEC__SHIFT',
    'VGT_DRAW_INITIATOR__MAJOR_MODE_MASK',
    'VGT_DRAW_INITIATOR__MAJOR_MODE__SHIFT',
    'VGT_DRAW_INITIATOR__NOT_EOP_MASK',
    'VGT_DRAW_INITIATOR__NOT_EOP__SHIFT',
    'VGT_DRAW_INITIATOR__REG_RT_INDEX_MASK',
    'VGT_DRAW_INITIATOR__REG_RT_INDEX__SHIFT',
    'VGT_DRAW_INITIATOR__SOURCE_SELECT_MASK',
    'VGT_DRAW_INITIATOR__SOURCE_SELECT__SHIFT',
    'VGT_DRAW_INITIATOR__SPRITE_EN_R6XX_MASK',
    'VGT_DRAW_INITIATOR__SPRITE_EN_R6XX__SHIFT',
    'VGT_DRAW_INITIATOR__UNROLLED_INST_MASK',
    'VGT_DRAW_INITIATOR__UNROLLED_INST__SHIFT',
    'VGT_DRAW_INITIATOR__USE_OPAQUE_MASK',
    'VGT_DRAW_INITIATOR__USE_OPAQUE__SHIFT',
    'VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH_MASK',
    'VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH__SHIFT',
    'VGT_DRAW_PAYLOAD_CNTL__EN_PIPELINE_PRIMID_MASK',
    'VGT_DRAW_PAYLOAD_CNTL__EN_PIPELINE_PRIMID__SHIFT',
    'VGT_DRAW_PAYLOAD_CNTL__EN_REG_RT_INDEX_MASK',
    'VGT_DRAW_PAYLOAD_CNTL__EN_REG_RT_INDEX__SHIFT',
    'VGT_DRAW_PAYLOAD_CNTL__OBJECT_ID_INST_EN_MASK',
    'VGT_DRAW_PAYLOAD_CNTL__OBJECT_ID_INST_EN__SHIFT',
    'VGT_DRAW_PAYLOAD_CNTL__OBJPRIM_ID_EN_MASK',
    'VGT_DRAW_PAYLOAD_CNTL__OBJPRIM_ID_EN__SHIFT',
    'VGT_ENHANCE__MISC_MASK', 'VGT_ENHANCE__MISC__SHIFT',
    'VGT_ESGS_RING_ITEMSIZE__ITEMSIZE_MASK',
    'VGT_ESGS_RING_ITEMSIZE__ITEMSIZE__SHIFT',
    'VGT_ES_PER_GS__ES_PER_GS_MASK',
    'VGT_ES_PER_GS__ES_PER_GS__SHIFT',
    'VGT_EVENT_ADDRESS_REG__ADDRESS_LOW_MASK',
    'VGT_EVENT_ADDRESS_REG__ADDRESS_LOW__SHIFT',
    'VGT_EVENT_INITIATOR__ADDRESS_HI_MASK',
    'VGT_EVENT_INITIATOR__ADDRESS_HI__SHIFT',
    'VGT_EVENT_INITIATOR__EVENT_TYPE_MASK',
    'VGT_EVENT_INITIATOR__EVENT_TYPE__SHIFT',
    'VGT_EVENT_INITIATOR__EXTENDED_EVENT_MASK',
    'VGT_EVENT_INITIATOR__EXTENDED_EVENT__SHIFT',
    'VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH_MASK',
    'VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH__SHIFT',
    'VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH_MASK',
    'VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH__SHIFT',
    'VGT_FIFO_DEPTHS__RESERVED_0_MASK',
    'VGT_FIFO_DEPTHS__RESERVED_0__SHIFT',
    'VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH_MASK',
    'VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH__SHIFT',
    'VGT_GROUP_DECR__DECR_MASK', 'VGT_GROUP_DECR__DECR__SHIFT',
    'VGT_GROUP_FIRST_DECR__FIRST_DECR_MASK',
    'VGT_GROUP_FIRST_DECR__FIRST_DECR__SHIFT',
    'VGT_GROUP_PRIM_TYPE__PRIM_ORDER_MASK',
    'VGT_GROUP_PRIM_TYPE__PRIM_ORDER__SHIFT',
    'VGT_GROUP_PRIM_TYPE__PRIM_TYPE_MASK',
    'VGT_GROUP_PRIM_TYPE__PRIM_TYPE__SHIFT',
    'VGT_GROUP_PRIM_TYPE__RETAIN_ORDER_MASK',
    'VGT_GROUP_PRIM_TYPE__RETAIN_ORDER__SHIFT',
    'VGT_GROUP_PRIM_TYPE__RETAIN_QUADS_MASK',
    'VGT_GROUP_PRIM_TYPE__RETAIN_QUADS__SHIFT',
    'VGT_GROUP_VECT_0_CNTL__COMP_W_EN_MASK',
    'VGT_GROUP_VECT_0_CNTL__COMP_W_EN__SHIFT',
    'VGT_GROUP_VECT_0_CNTL__COMP_X_EN_MASK',
    'VGT_GROUP_VECT_0_CNTL__COMP_X_EN__SHIFT',
    'VGT_GROUP_VECT_0_CNTL__COMP_Y_EN_MASK',
    'VGT_GROUP_VECT_0_CNTL__COMP_Y_EN__SHIFT',
    'VGT_GROUP_VECT_0_CNTL__COMP_Z_EN_MASK',
    'VGT_GROUP_VECT_0_CNTL__COMP_Z_EN__SHIFT',
    'VGT_GROUP_VECT_0_CNTL__SHIFT_MASK',
    'VGT_GROUP_VECT_0_CNTL__SHIFT__SHIFT',
    'VGT_GROUP_VECT_0_CNTL__STRIDE_MASK',
    'VGT_GROUP_VECT_0_CNTL__STRIDE__SHIFT',
    'VGT_GROUP_VECT_0_FMT_CNTL__W_CONV_MASK',
    'VGT_GROUP_VECT_0_FMT_CNTL__W_CONV__SHIFT',
    'VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET_MASK',
    'VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET__SHIFT',
    'VGT_GROUP_VECT_0_FMT_CNTL__X_CONV_MASK',
    'VGT_GROUP_VECT_0_FMT_CNTL__X_CONV__SHIFT',
    'VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET_MASK',
    'VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET__SHIFT',
    'VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV_MASK',
    'VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV__SHIFT',
    'VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET_MASK',
    'VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET__SHIFT',
    'VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV_MASK',
    'VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV__SHIFT',
    'VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET_MASK',
    'VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET__SHIFT',
    'VGT_GROUP_VECT_1_CNTL__COMP_W_EN_MASK',
    'VGT_GROUP_VECT_1_CNTL__COMP_W_EN__SHIFT',
    'VGT_GROUP_VECT_1_CNTL__COMP_X_EN_MASK',
    'VGT_GROUP_VECT_1_CNTL__COMP_X_EN__SHIFT',
    'VGT_GROUP_VECT_1_CNTL__COMP_Y_EN_MASK',
    'VGT_GROUP_VECT_1_CNTL__COMP_Y_EN__SHIFT',
    'VGT_GROUP_VECT_1_CNTL__COMP_Z_EN_MASK',
    'VGT_GROUP_VECT_1_CNTL__COMP_Z_EN__SHIFT',
    'VGT_GROUP_VECT_1_CNTL__SHIFT_MASK',
    'VGT_GROUP_VECT_1_CNTL__SHIFT__SHIFT',
    'VGT_GROUP_VECT_1_CNTL__STRIDE_MASK',
    'VGT_GROUP_VECT_1_CNTL__STRIDE__SHIFT',
    'VGT_GROUP_VECT_1_FMT_CNTL__W_CONV_MASK',
    'VGT_GROUP_VECT_1_FMT_CNTL__W_CONV__SHIFT',
    'VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET_MASK',
    'VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET__SHIFT',
    'VGT_GROUP_VECT_1_FMT_CNTL__X_CONV_MASK',
    'VGT_GROUP_VECT_1_FMT_CNTL__X_CONV__SHIFT',
    'VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET_MASK',
    'VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET__SHIFT',
    'VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV_MASK',
    'VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV__SHIFT',
    'VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET_MASK',
    'VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET__SHIFT',
    'VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV_MASK',
    'VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV__SHIFT',
    'VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET_MASK',
    'VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET__SHIFT',
    'VGT_GSVS_RING_ITEMSIZE__ITEMSIZE_MASK',
    'VGT_GSVS_RING_ITEMSIZE__ITEMSIZE__SHIFT',
    'VGT_GSVS_RING_OFFSET_1__OFFSET_MASK',
    'VGT_GSVS_RING_OFFSET_1__OFFSET__SHIFT',
    'VGT_GSVS_RING_OFFSET_2__OFFSET_MASK',
    'VGT_GSVS_RING_OFFSET_2__OFFSET__SHIFT',
    'VGT_GSVS_RING_OFFSET_3__OFFSET_MASK',
    'VGT_GSVS_RING_OFFSET_3__OFFSET__SHIFT',
    'VGT_GSVS_RING_SIZE__MEM_SIZE_MASK',
    'VGT_GSVS_RING_SIZE__MEM_SIZE__SHIFT',
    'VGT_GS_INSTANCE_CNT__CNT_MASK',
    'VGT_GS_INSTANCE_CNT__CNT__SHIFT',
    'VGT_GS_INSTANCE_CNT__ENABLE_MASK',
    'VGT_GS_INSTANCE_CNT__ENABLE__SHIFT',
    'VGT_GS_MAX_PRIMS_PER_SUBGROUP__MAX_PRIMS_PER_SUBGROUP_MASK',
    'VGT_GS_MAX_PRIMS_PER_SUBGROUP__MAX_PRIMS_PER_SUBGROUP__SHIFT',
    'VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT_MASK',
    'VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT__SHIFT',
    'VGT_GS_MAX_WAVE_ID__MAX_WAVE_ID_MASK',
    'VGT_GS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT',
    'VGT_GS_MODE__CUT_MODE_MASK', 'VGT_GS_MODE__CUT_MODE__SHIFT',
    'VGT_GS_MODE__ES_PASSTHRU_MASK',
    'VGT_GS_MODE__ES_PASSTHRU__SHIFT',
    'VGT_GS_MODE__ES_WRITE_OPTIMIZE_MASK',
    'VGT_GS_MODE__ES_WRITE_OPTIMIZE__SHIFT',
    'VGT_GS_MODE__GS_C_PACK_EN_MASK',
    'VGT_GS_MODE__GS_C_PACK_EN__SHIFT',
    'VGT_GS_MODE__GS_WRITE_OPTIMIZE_MASK',
    'VGT_GS_MODE__GS_WRITE_OPTIMIZE__SHIFT', 'VGT_GS_MODE__MODE_MASK',
    'VGT_GS_MODE__MODE__SHIFT', 'VGT_GS_MODE__ONCHIP_MASK',
    'VGT_GS_MODE__ONCHIP__SHIFT',
    'VGT_GS_MODE__PARTIAL_THD_AT_EOI_MASK',
    'VGT_GS_MODE__PARTIAL_THD_AT_EOI__SHIFT',
    'VGT_GS_MODE__RESERVED_0_MASK', 'VGT_GS_MODE__RESERVED_0__SHIFT',
    'VGT_GS_MODE__RESERVED_1_MASK', 'VGT_GS_MODE__RESERVED_1__SHIFT',
    'VGT_GS_MODE__RESERVED_2_MASK', 'VGT_GS_MODE__RESERVED_2__SHIFT',
    'VGT_GS_MODE__RESERVED_3_MASK', 'VGT_GS_MODE__RESERVED_3__SHIFT',
    'VGT_GS_MODE__RESERVED_4_MASK', 'VGT_GS_MODE__RESERVED_4__SHIFT',
    'VGT_GS_MODE__RESERVED_5_MASK', 'VGT_GS_MODE__RESERVED_5__SHIFT',
    'VGT_GS_MODE__SUPPRESS_CUTS_MASK',
    'VGT_GS_MODE__SUPPRESS_CUTS__SHIFT',
    'VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP_MASK',
    'VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP__SHIFT',
    'VGT_GS_ONCHIP_CNTL__GS_INST_PRIMS_IN_SUBGRP_MASK',
    'VGT_GS_ONCHIP_CNTL__GS_INST_PRIMS_IN_SUBGRP__SHIFT',
    'VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP_MASK',
    'VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP__SHIFT',
    'VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1_MASK',
    'VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1__SHIFT',
    'VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2_MASK',
    'VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2__SHIFT',
    'VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3_MASK',
    'VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3__SHIFT',
    'VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_MASK',
    'VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE__SHIFT',
    'VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM_MASK',
    'VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM__SHIFT',
    'VGT_GS_PER_ES__GS_PER_ES_MASK',
    'VGT_GS_PER_ES__GS_PER_ES__SHIFT',
    'VGT_GS_PER_VS__GS_PER_VS_MASK',
    'VGT_GS_PER_VS__GS_PER_VS__SHIFT',
    'VGT_GS_VERTEX_REUSE__VERT_REUSE_MASK',
    'VGT_GS_VERTEX_REUSE__VERT_REUSE__SHIFT',
    'VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE_MASK',
    'VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE__SHIFT',
    'VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE_MASK',
    'VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE__SHIFT',
    'VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE_MASK',
    'VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE__SHIFT',
    'VGT_GS_VERT_ITEMSIZE__ITEMSIZE_MASK',
    'VGT_GS_VERT_ITEMSIZE__ITEMSIZE__SHIFT',
    'VGT_HOS_CNTL__TESS_MODE_MASK', 'VGT_HOS_CNTL__TESS_MODE__SHIFT',
    'VGT_HOS_MAX_TESS_LEVEL__MAX_TESS_MASK',
    'VGT_HOS_MAX_TESS_LEVEL__MAX_TESS__SHIFT',
    'VGT_HOS_MIN_TESS_LEVEL__MIN_TESS_MASK',
    'VGT_HOS_MIN_TESS_LEVEL__MIN_TESS__SHIFT',
    'VGT_HOS_REUSE_DEPTH__REUSE_DEPTH_MASK',
    'VGT_HOS_REUSE_DEPTH__REUSE_DEPTH__SHIFT',
    'VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING_MASK',
    'VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING__SHIFT',
    'VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY_MASK',
    'VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY__SHIFT',
    'VGT_IMMED_DATA__DATA_MASK', 'VGT_IMMED_DATA__DATA__SHIFT',
    'VGT_INDEX_TYPE__INDEX_TYPE_MASK',
    'VGT_INDEX_TYPE__INDEX_TYPE__SHIFT',
    'VGT_INDEX_TYPE__PRIMGEN_EN_MASK',
    'VGT_INDEX_TYPE__PRIMGEN_EN__SHIFT',
    'VGT_INDX_OFFSET__INDX_OFFSET_MASK',
    'VGT_INDX_OFFSET__INDX_OFFSET__SHIFT',
    'VGT_INSTANCE_BASE_ID__INSTANCE_BASE_ID_MASK',
    'VGT_INSTANCE_BASE_ID__INSTANCE_BASE_ID__SHIFT',
    'VGT_INSTANCE_STEP_RATE_0__STEP_RATE_MASK',
    'VGT_INSTANCE_STEP_RATE_0__STEP_RATE__SHIFT',
    'VGT_INSTANCE_STEP_RATE_1__STEP_RATE_MASK',
    'VGT_INSTANCE_STEP_RATE_1__STEP_RATE__SHIFT',
    'VGT_LAST_COPY_STATE__DST_STATE_ID_MASK',
    'VGT_LAST_COPY_STATE__DST_STATE_ID__SHIFT',
    'VGT_LAST_COPY_STATE__SRC_STATE_ID_MASK',
    'VGT_LAST_COPY_STATE__SRC_STATE_ID__SHIFT',
    'VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK',
    'VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP__SHIFT',
    'VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP_MASK',
    'VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP__SHIFT',
    'VGT_LS_HS_CONFIG__NUM_PATCHES_MASK',
    'VGT_LS_HS_CONFIG__NUM_PATCHES__SHIFT',
    'VGT_MAX_VTX_INDX__MAX_INDX_MASK',
    'VGT_MAX_VTX_INDX__MAX_INDX__SHIFT',
    'VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES_MASK',
    'VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES__SHIFT',
    'VGT_MIN_VTX_INDX__MIN_INDX_MASK',
    'VGT_MIN_VTX_INDX__MIN_INDX__SHIFT',
    'VGT_MULTI_PRIM_IB_RESET_EN__MATCH_ALL_BITS_MASK',
    'VGT_MULTI_PRIM_IB_RESET_EN__MATCH_ALL_BITS__SHIFT',
    'VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN_MASK',
    'VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN__SHIFT',
    'VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX_MASK',
    'VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX__SHIFT',
    'VGT_NUM_INDICES__NUM_INDICES_MASK',
    'VGT_NUM_INDICES__NUM_INDICES__SHIFT',
    'VGT_NUM_INSTANCES__NUM_INSTANCES_MASK',
    'VGT_NUM_INSTANCES__NUM_INSTANCES__SHIFT',
    'VGT_OUTPUT_PATH_CNTL__PATH_SELECT_MASK',
    'VGT_OUTPUT_PATH_CNTL__PATH_SELECT__SHIFT',
    'VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST_MASK',
    'VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST__SHIFT',
    'VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'VGT_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK',
    'VGT_PERFCOUNTER0_SELECT1__PERF_MODE2__SHIFT',
    'VGT_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK',
    'VGT_PERFCOUNTER0_SELECT1__PERF_MODE3__SHIFT',
    'VGT_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK',
    'VGT_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT',
    'VGT_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK',
    'VGT_PERFCOUNTER0_SELECT1__PERF_SEL3__SHIFT',
    'VGT_PERFCOUNTER0_SELECT__CNTR_MODE_MASK',
    'VGT_PERFCOUNTER0_SELECT__CNTR_MODE__SHIFT',
    'VGT_PERFCOUNTER0_SELECT__PERF_MODE1_MASK',
    'VGT_PERFCOUNTER0_SELECT__PERF_MODE1__SHIFT',
    'VGT_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'VGT_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'VGT_PERFCOUNTER0_SELECT__PERF_SEL1_MASK',
    'VGT_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT',
    'VGT_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'VGT_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'VGT_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK',
    'VGT_PERFCOUNTER1_SELECT1__PERF_MODE2__SHIFT',
    'VGT_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK',
    'VGT_PERFCOUNTER1_SELECT1__PERF_MODE3__SHIFT',
    'VGT_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK',
    'VGT_PERFCOUNTER1_SELECT1__PERF_SEL2__SHIFT',
    'VGT_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK',
    'VGT_PERFCOUNTER1_SELECT1__PERF_SEL3__SHIFT',
    'VGT_PERFCOUNTER1_SELECT__CNTR_MODE_MASK',
    'VGT_PERFCOUNTER1_SELECT__CNTR_MODE__SHIFT',
    'VGT_PERFCOUNTER1_SELECT__PERF_MODE1_MASK',
    'VGT_PERFCOUNTER1_SELECT__PERF_MODE1__SHIFT',
    'VGT_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'VGT_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'VGT_PERFCOUNTER1_SELECT__PERF_SEL1_MASK',
    'VGT_PERFCOUNTER1_SELECT__PERF_SEL1__SHIFT',
    'VGT_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'VGT_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'VGT_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'VGT_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'VGT_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'VGT_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'VGT_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'VGT_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'VGT_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'VGT_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK_MASK',
    'VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK__SHIFT',
    'VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI_MASK',
    'VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI__SHIFT',
    'VGT_PRIMITIVEID_EN__NGG_DISABLE_PROVOK_REUSE_MASK',
    'VGT_PRIMITIVEID_EN__NGG_DISABLE_PROVOK_REUSE__SHIFT',
    'VGT_PRIMITIVEID_EN__PRIMITIVEID_EN_MASK',
    'VGT_PRIMITIVEID_EN__PRIMITIVEID_EN__SHIFT',
    'VGT_PRIMITIVEID_RESET__VALUE_MASK',
    'VGT_PRIMITIVEID_RESET__VALUE__SHIFT',
    'VGT_PRIMITIVE_TYPE__PRIM_TYPE_MASK',
    'VGT_PRIMITIVE_TYPE__PRIM_TYPE__SHIFT',
    'VGT_RESET_DEBUG__GS_DISABLE_MASK',
    'VGT_RESET_DEBUG__GS_DISABLE__SHIFT',
    'VGT_RESET_DEBUG__TESS_DISABLE_MASK',
    'VGT_RESET_DEBUG__TESS_DISABLE__SHIFT',
    'VGT_RESET_DEBUG__WD_DISABLE_MASK',
    'VGT_RESET_DEBUG__WD_DISABLE__SHIFT',
    'VGT_REUSE_OFF__REUSE_OFF_MASK',
    'VGT_REUSE_OFF__REUSE_OFF__SHIFT',
    'VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN_MASK',
    'VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN__SHIFT',
    'VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0_MASK',
    'VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0__SHIFT',
    'VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1_MASK',
    'VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1__SHIFT',
    'VGT_SHADER_STAGES_EN__ES_EN_MASK',
    'VGT_SHADER_STAGES_EN__ES_EN__SHIFT',
    'VGT_SHADER_STAGES_EN__GS_EN_MASK',
    'VGT_SHADER_STAGES_EN__GS_EN__SHIFT',
    'VGT_SHADER_STAGES_EN__GS_FAST_LAUNCH_MASK',
    'VGT_SHADER_STAGES_EN__GS_FAST_LAUNCH__SHIFT',
    'VGT_SHADER_STAGES_EN__HS_EN_MASK',
    'VGT_SHADER_STAGES_EN__HS_EN__SHIFT',
    'VGT_SHADER_STAGES_EN__LS_EN_MASK',
    'VGT_SHADER_STAGES_EN__LS_EN__SHIFT',
    'VGT_SHADER_STAGES_EN__MAX_PRIMGRP_IN_WAVE_MASK',
    'VGT_SHADER_STAGES_EN__MAX_PRIMGRP_IN_WAVE__SHIFT',
    'VGT_SHADER_STAGES_EN__ORDERED_ID_MODE_MASK',
    'VGT_SHADER_STAGES_EN__ORDERED_ID_MODE__SHIFT',
    'VGT_SHADER_STAGES_EN__PRIMGEN_EN_MASK',
    'VGT_SHADER_STAGES_EN__PRIMGEN_EN__SHIFT',
    'VGT_SHADER_STAGES_EN__VS_EN_MASK',
    'VGT_SHADER_STAGES_EN__VS_EN__SHIFT',
    'VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN_MASK',
    'VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN__SHIFT',
    'VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN_MASK',
    'VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN__SHIFT',
    'VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN_MASK',
    'VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN__SHIFT',
    'VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN_MASK',
    'VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN__SHIFT',
    'VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN_MASK',
    'VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN__SHIFT',
    'VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE_MASK',
    'VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE__SHIFT',
    'VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE_MASK',
    'VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE__SHIFT',
    'VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE_MASK',
    'VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE__SHIFT',
    'VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE_MASK',
    'VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE__SHIFT',
    'VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET_MASK',
    'VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET__SHIFT',
    'VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET_MASK',
    'VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET__SHIFT',
    'VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET_MASK',
    'VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET__SHIFT',
    'VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET_MASK',
    'VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET__SHIFT',
    'VGT_STRMOUT_BUFFER_SIZE_0__SIZE_MASK',
    'VGT_STRMOUT_BUFFER_SIZE_0__SIZE__SHIFT',
    'VGT_STRMOUT_BUFFER_SIZE_1__SIZE_MASK',
    'VGT_STRMOUT_BUFFER_SIZE_1__SIZE__SHIFT',
    'VGT_STRMOUT_BUFFER_SIZE_2__SIZE_MASK',
    'VGT_STRMOUT_BUFFER_SIZE_2__SIZE__SHIFT',
    'VGT_STRMOUT_BUFFER_SIZE_3__SIZE_MASK',
    'VGT_STRMOUT_BUFFER_SIZE_3__SIZE__SHIFT',
    'VGT_STRMOUT_CONFIG__EN_PRIMS_NEEDED_CNT_MASK',
    'VGT_STRMOUT_CONFIG__EN_PRIMS_NEEDED_CNT__SHIFT',
    'VGT_STRMOUT_CONFIG__RAST_STREAM_MASK',
    'VGT_STRMOUT_CONFIG__RAST_STREAM_MASK_MASK',
    'VGT_STRMOUT_CONFIG__RAST_STREAM_MASK__SHIFT',
    'VGT_STRMOUT_CONFIG__RAST_STREAM__SHIFT',
    'VGT_STRMOUT_CONFIG__STREAMOUT_0_EN_MASK',
    'VGT_STRMOUT_CONFIG__STREAMOUT_0_EN__SHIFT',
    'VGT_STRMOUT_CONFIG__STREAMOUT_1_EN_MASK',
    'VGT_STRMOUT_CONFIG__STREAMOUT_1_EN__SHIFT',
    'VGT_STRMOUT_CONFIG__STREAMOUT_2_EN_MASK',
    'VGT_STRMOUT_CONFIG__STREAMOUT_2_EN__SHIFT',
    'VGT_STRMOUT_CONFIG__STREAMOUT_3_EN_MASK',
    'VGT_STRMOUT_CONFIG__STREAMOUT_3_EN__SHIFT',
    'VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK_MASK',
    'VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK__SHIFT',
    'VGT_STRMOUT_DELAY__SE0_WD_DELAY_MASK',
    'VGT_STRMOUT_DELAY__SE0_WD_DELAY__SHIFT',
    'VGT_STRMOUT_DELAY__SE1_WD_DELAY_MASK',
    'VGT_STRMOUT_DELAY__SE1_WD_DELAY__SHIFT',
    'VGT_STRMOUT_DELAY__SE2_WD_DELAY_MASK',
    'VGT_STRMOUT_DELAY__SE2_WD_DELAY__SHIFT',
    'VGT_STRMOUT_DELAY__SE3_WD_DELAY_MASK',
    'VGT_STRMOUT_DELAY__SE3_WD_DELAY__SHIFT',
    'VGT_STRMOUT_DELAY__SKIP_DELAY_MASK',
    'VGT_STRMOUT_DELAY__SKIP_DELAY__SHIFT',
    'VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE_MASK',
    'VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE__SHIFT',
    'VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET_MASK',
    'VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET__SHIFT',
    'VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE_MASK',
    'VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE__SHIFT',
    'VGT_STRMOUT_VTX_STRIDE_0__STRIDE_MASK',
    'VGT_STRMOUT_VTX_STRIDE_0__STRIDE__SHIFT',
    'VGT_STRMOUT_VTX_STRIDE_1__STRIDE_MASK',
    'VGT_STRMOUT_VTX_STRIDE_1__STRIDE__SHIFT',
    'VGT_STRMOUT_VTX_STRIDE_2__STRIDE_MASK',
    'VGT_STRMOUT_VTX_STRIDE_2__STRIDE__SHIFT',
    'VGT_STRMOUT_VTX_STRIDE_3__STRIDE_MASK',
    'VGT_STRMOUT_VTX_STRIDE_3__STRIDE__SHIFT',
    'VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE_MASK',
    'VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE__SHIFT',
    'VGT_SYS_CONFIG__DUAL_CORE_EN_MASK',
    'VGT_SYS_CONFIG__DUAL_CORE_EN__SHIFT',
    'VGT_SYS_CONFIG__MAX_LS_HS_THDGRP_MASK',
    'VGT_SYS_CONFIG__MAX_LS_HS_THDGRP__SHIFT',
    'VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE_MASK',
    'VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE__SHIFT',
    'VGT_TESS_DISTRIBUTION__ACCUM_QUAD_MASK',
    'VGT_TESS_DISTRIBUTION__ACCUM_QUAD__SHIFT',
    'VGT_TESS_DISTRIBUTION__ACCUM_TRI_MASK',
    'VGT_TESS_DISTRIBUTION__ACCUM_TRI__SHIFT',
    'VGT_TESS_DISTRIBUTION__DONUT_SPLIT_MASK',
    'VGT_TESS_DISTRIBUTION__DONUT_SPLIT__SHIFT',
    'VGT_TESS_DISTRIBUTION__TRAP_SPLIT_MASK',
    'VGT_TESS_DISTRIBUTION__TRAP_SPLIT__SHIFT',
    'VGT_TF_MEMORY_BASE_HI__BASE_HI_MASK',
    'VGT_TF_MEMORY_BASE_HI__BASE_HI__SHIFT',
    'VGT_TF_MEMORY_BASE__BASE_MASK',
    'VGT_TF_MEMORY_BASE__BASE__SHIFT',
    'VGT_TF_PARAM__DEPRECATED_MASK',
    'VGT_TF_PARAM__DEPRECATED__SHIFT',
    'VGT_TF_PARAM__DISABLE_DONUTS_MASK',
    'VGT_TF_PARAM__DISABLE_DONUTS__SHIFT',
    'VGT_TF_PARAM__DISTRIBUTION_MODE_MASK',
    'VGT_TF_PARAM__DISTRIBUTION_MODE__SHIFT',
    'VGT_TF_PARAM__PARTITIONING_MASK',
    'VGT_TF_PARAM__PARTITIONING__SHIFT',
    'VGT_TF_PARAM__RDREQ_POLICY_MASK',
    'VGT_TF_PARAM__RDREQ_POLICY__SHIFT',
    'VGT_TF_PARAM__RESERVED_REDUC_AXIS_MASK',
    'VGT_TF_PARAM__RESERVED_REDUC_AXIS__SHIFT',
    'VGT_TF_PARAM__TOPOLOGY_MASK', 'VGT_TF_PARAM__TOPOLOGY__SHIFT',
    'VGT_TF_PARAM__TYPE_MASK', 'VGT_TF_PARAM__TYPE__SHIFT',
    'VGT_TF_RING_SIZE__SIZE_MASK', 'VGT_TF_RING_SIZE__SIZE__SHIFT',
    'VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH_MASK',
    'VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH__SHIFT',
    'VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID_MASK',
    'VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID__SHIFT',
    'VGT_VTX_CNT_EN__VTX_CNT_EN_MASK',
    'VGT_VTX_CNT_EN__VTX_CNT_EN__SHIFT',
    'VGT_VTX_VECT_EJECT_REG__PRIM_COUNT_MASK',
    'VGT_VTX_VECT_EJECT_REG__PRIM_COUNT__SHIFT',
    'VIOLATION_DATA_ASYNC_VF_PROG__SSRCID_MASK',
    'VIOLATION_DATA_ASYNC_VF_PROG__SSRCID__SHIFT',
    'VIOLATION_DATA_ASYNC_VF_PROG__VFID_MASK',
    'VIOLATION_DATA_ASYNC_VF_PROG__VFID__SHIFT',
    'VIOLATION_DATA_ASYNC_VF_PROG__VIOLATION_ERROR_MASK',
    'VIOLATION_DATA_ASYNC_VF_PROG__VIOLATION_ERROR__SHIFT',
    'VML2_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'VML2_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'VML2_CE_ERR_STATUS_HI__ECC_MASK',
    'VML2_CE_ERR_STATUS_HI__ECC__SHIFT',
    'VML2_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'VML2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'VML2_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'VML2_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'VML2_CE_ERR_STATUS_HI__OTHER_MASK',
    'VML2_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'VML2_CE_ERR_STATUS_HI__POISON_MASK',
    'VML2_CE_ERR_STATUS_HI__POISON__SHIFT',
    'VML2_CE_ERR_STATUS_HI__RESERVED_MASK',
    'VML2_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'VML2_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'VML2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'VML2_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'VML2_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'VML2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'VML2_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'VML2_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'VML2_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'VML2_MEM_ECC_CNTL__DED_COUNT_MASK',
    'VML2_MEM_ECC_CNTL__DED_COUNT__SHIFT',
    'VML2_MEM_ECC_CNTL__DSM_IRRITATOR_DATA_MASK',
    'VML2_MEM_ECC_CNTL__DSM_IRRITATOR_DATA__SHIFT',
    'VML2_MEM_ECC_CNTL__ENABLE_ERROR_INJECT_MASK',
    'VML2_MEM_ECC_CNTL__ENABLE_ERROR_INJECT__SHIFT',
    'VML2_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE_MASK',
    'VML2_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE__SHIFT',
    'VML2_MEM_ECC_CNTL__INJECT_DELAY_MASK',
    'VML2_MEM_ECC_CNTL__INJECT_DELAY__SHIFT',
    'VML2_MEM_ECC_CNTL__SEC_COUNT_MASK',
    'VML2_MEM_ECC_CNTL__SEC_COUNT__SHIFT',
    'VML2_MEM_ECC_CNTL__SELECT_INJECT_DELAY_MASK',
    'VML2_MEM_ECC_CNTL__SELECT_INJECT_DELAY__SHIFT',
    'VML2_MEM_ECC_CNTL__TEST_FUE_MASK',
    'VML2_MEM_ECC_CNTL__TEST_FUE__SHIFT',
    'VML2_MEM_ECC_CNTL__WRITE_COUNTERS_MASK',
    'VML2_MEM_ECC_CNTL__WRITE_COUNTERS__SHIFT',
    'VML2_MEM_ECC_INDEX__INDEX_MASK',
    'VML2_MEM_ECC_INDEX__INDEX__SHIFT',
    'VML2_MEM_ECC_STATUS__FED_MASK',
    'VML2_MEM_ECC_STATUS__FED__SHIFT',
    'VML2_MEM_ECC_STATUS__UCE_MASK',
    'VML2_MEM_ECC_STATUS__UCE__SHIFT',
    'VML2_UE_ERR_STATUS_HI__ECC_MASK',
    'VML2_UE_ERR_STATUS_HI__ECC__SHIFT',
    'VML2_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'VML2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'VML2_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'VML2_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'VML2_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'VML2_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'VML2_UE_ERR_STATUS_HI__PARITY_MASK',
    'VML2_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'VML2_UE_ERR_STATUS_HI__RESERVED_MASK',
    'VML2_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'VML2_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'VML2_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'VML2_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'VML2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'VML2_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'VML2_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'VML2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'VML2_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'VML2_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'VML2_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_HI__CE_CNT_MASK',
    'VML2_WALKER_CE_ERR_STATUS_HI__CE_CNT__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_HI__ECC_MASK',
    'VML2_WALKER_CE_ERR_STATUS_HI__ECC__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_HI__ERR_INFO_MASK',
    'VML2_WALKER_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'VML2_WALKER_CE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_HI__OTHER_MASK',
    'VML2_WALKER_CE_ERR_STATUS_HI__OTHER__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_HI__POISON_MASK',
    'VML2_WALKER_CE_ERR_STATUS_HI__POISON__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_HI__RESERVED_MASK',
    'VML2_WALKER_CE_ERR_STATUS_HI__RESERVED__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_LO__ADDRESS_MASK',
    'VML2_WALKER_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'VML2_WALKER_CE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'VML2_WALKER_CE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'VML2_WALKER_CE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'VML2_WALKER_CE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'VML2_WALKER_MEM_ECC_CNTL__DED_COUNT_MASK',
    'VML2_WALKER_MEM_ECC_CNTL__DED_COUNT__SHIFT',
    'VML2_WALKER_MEM_ECC_CNTL__DSM_IRRITATOR_DATA_MASK',
    'VML2_WALKER_MEM_ECC_CNTL__DSM_IRRITATOR_DATA__SHIFT',
    'VML2_WALKER_MEM_ECC_CNTL__ENABLE_ERROR_INJECT_MASK',
    'VML2_WALKER_MEM_ECC_CNTL__ENABLE_ERROR_INJECT__SHIFT',
    'VML2_WALKER_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE_MASK',
    'VML2_WALKER_MEM_ECC_CNTL__ENABLE_SINGLE_WRITE__SHIFT',
    'VML2_WALKER_MEM_ECC_CNTL__INJECT_DELAY_MASK',
    'VML2_WALKER_MEM_ECC_CNTL__INJECT_DELAY__SHIFT',
    'VML2_WALKER_MEM_ECC_CNTL__SEC_COUNT_MASK',
    'VML2_WALKER_MEM_ECC_CNTL__SEC_COUNT__SHIFT',
    'VML2_WALKER_MEM_ECC_CNTL__SELECT_INJECT_DELAY_MASK',
    'VML2_WALKER_MEM_ECC_CNTL__SELECT_INJECT_DELAY__SHIFT',
    'VML2_WALKER_MEM_ECC_CNTL__TEST_FUE_MASK',
    'VML2_WALKER_MEM_ECC_CNTL__TEST_FUE__SHIFT',
    'VML2_WALKER_MEM_ECC_CNTL__WRITE_COUNTERS_MASK',
    'VML2_WALKER_MEM_ECC_CNTL__WRITE_COUNTERS__SHIFT',
    'VML2_WALKER_MEM_ECC_INDEX__INDEX_MASK',
    'VML2_WALKER_MEM_ECC_INDEX__INDEX__SHIFT',
    'VML2_WALKER_MEM_ECC_STATUS__FED_MASK',
    'VML2_WALKER_MEM_ECC_STATUS__FED__SHIFT',
    'VML2_WALKER_MEM_ECC_STATUS__UCE_MASK',
    'VML2_WALKER_MEM_ECC_STATUS__UCE__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_HI__ECC_MASK',
    'VML2_WALKER_UE_ERR_STATUS_HI__ECC__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_HI__ERR_INFO_MASK',
    'VML2_WALKER_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG_MASK',
    'VML2_WALKER_UE_ERR_STATUS_HI__ERR_INFO_VALID_FLAG__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_HI__ERR_INFO__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_HI__FED_CNT_MASK',
    'VML2_WALKER_UE_ERR_STATUS_HI__FED_CNT__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_HI__PARITY_MASK',
    'VML2_WALKER_UE_ERR_STATUS_HI__PARITY__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_HI__RESERVED_MASK',
    'VML2_WALKER_UE_ERR_STATUS_HI__RESERVED__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_HI__UE_CNT_MASK',
    'VML2_WALKER_UE_ERR_STATUS_HI__UE_CNT__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_LO__ADDRESS_MASK',
    'VML2_WALKER_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG_MASK',
    'VML2_WALKER_UE_ERR_STATUS_LO__ADDRESS_VALID_FLAG__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_LO__ADDRESS__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG_MASK',
    'VML2_WALKER_UE_ERR_STATUS_LO__ERR_STATUS_VALID_FLAG__SHIFT',
    'VML2_WALKER_UE_ERR_STATUS_LO__MEMORY_ID_MASK',
    'VML2_WALKER_UE_ERR_STATUS_LO__MEMORY_ID__SHIFT',
    'VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT0_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT0_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT0_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT0_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT0_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT0_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT0_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT0_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT10_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT10_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT10_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT10_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT10_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT10_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT10_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT10_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT10_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT10_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT10_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT10_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT10_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT10_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT11_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT11_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT11_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT11_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT11_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT11_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT11_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT11_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT11_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT11_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT11_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT11_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT11_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT11_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT12_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT12_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT12_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT12_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT12_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT12_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT12_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT12_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT12_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT12_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT12_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT12_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT12_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT12_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT13_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT13_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT13_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT13_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT13_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT13_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT13_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT13_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT13_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT13_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT13_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT13_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT13_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT13_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT14_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT14_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT14_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT14_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT14_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT14_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT14_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT14_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT14_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT14_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT14_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT14_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT14_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT14_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT15_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT15_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT15_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT15_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT15_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT15_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT15_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT15_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT15_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT15_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT15_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT15_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT15_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT15_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT1_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT1_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT1_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT1_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT1_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT1_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT2_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT2_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT2_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT2_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT2_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT2_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT2_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT2_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT2_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT2_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT2_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT2_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT2_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT2_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT3_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT3_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT3_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT3_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT3_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT3_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT3_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT3_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT3_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT3_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT3_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT3_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT3_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT3_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT4_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT4_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT4_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT4_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT4_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT4_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT4_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT4_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT4_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT4_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT4_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT4_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT4_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT4_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT5_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT5_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT5_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT5_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT5_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT5_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT5_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT5_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT5_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT5_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT5_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT5_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT5_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT5_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT6_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT6_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT6_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT6_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT6_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT6_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT6_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT6_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT6_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT6_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT6_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT6_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT6_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT6_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT7_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT7_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT7_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT7_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT7_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT7_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT7_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT7_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT7_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT7_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT7_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT7_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT7_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT7_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT8_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT8_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT8_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT8_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT8_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT8_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT8_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT8_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT8_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT8_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT8_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT8_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT8_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT8_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT9_CNTL__ENABLE_CONTEXT_MASK',
    'VM_CONTEXT9_CNTL__ENABLE_CONTEXT__SHIFT',
    'VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT9_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK',
    'VM_CONTEXT9_CNTL__PAGE_TABLE_BLOCK_SIZE__SHIFT',
    'VM_CONTEXT9_CNTL__PAGE_TABLE_DEPTH_MASK',
    'VM_CONTEXT9_CNTL__PAGE_TABLE_DEPTH__SHIFT',
    'VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT9_CNTL__RETRY_OTHER_FAULT_MASK',
    'VM_CONTEXT9_CNTL__RETRY_OTHER_FAULT__SHIFT',
    'VM_CONTEXT9_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK',
    'VM_CONTEXT9_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT__SHIFT',
    'VM_CONTEXT9_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT9_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT9_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT9_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK',
    'VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT__SHIFT',
    'VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK',
    'VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32__SHIFT',
    'VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK',
    'VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32__SHIFT',
    'VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_0_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_0__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_10_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_10__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_11_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_11__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_12_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_12__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_13_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_13__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_14_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_14__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_15_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_15__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_1_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_1__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_2_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_2__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_3_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_3__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_4_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_4__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_5_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_5__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_6_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_6__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_7_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_7__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_8_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_8__SHIFT',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_9_MASK',
    'VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_9__SHIFT',
    'VM_DUMMY_PAGE_FAULT_ADDR_HI32__DUMMY_PAGE_ADDR_HI4_MASK',
    'VM_DUMMY_PAGE_FAULT_ADDR_HI32__DUMMY_PAGE_ADDR_HI4__SHIFT',
    'VM_DUMMY_PAGE_FAULT_ADDR_LO32__DUMMY_PAGE_ADDR_LO32_MASK',
    'VM_DUMMY_PAGE_FAULT_ADDR_LO32__DUMMY_PAGE_ADDR_LO32__SHIFT',
    'VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_ADDRESS_LOGICAL_MASK',
    'VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_ADDRESS_LOGICAL__SHIFT',
    'VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_COMPARE_MSBS_MASK',
    'VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_COMPARE_MSBS__SHIFT',
    'VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_FAULT_ENABLE_MASK',
    'VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_FAULT_ENABLE__SHIFT',
    'VM_INVALIDATE_ENG0_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG0_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG0_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG0_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG0_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG0_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG0_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG0_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG0_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG0_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG0_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG0_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG0_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG0_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG10_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG10_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG10_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG10_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG10_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG10_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG10_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG10_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG10_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG10_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG10_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG10_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG10_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG10_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG11_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG11_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG11_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG11_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG11_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG11_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG11_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG11_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG11_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG11_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG11_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG11_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG11_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG11_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG12_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG12_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG12_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG12_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG12_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG12_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG12_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG12_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG12_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG12_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG12_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG12_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG12_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG12_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG13_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG13_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG13_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG13_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG13_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG13_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG13_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG13_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG13_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG13_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG13_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG13_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG13_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG13_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG14_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG14_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG14_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG14_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG14_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG14_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG14_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG14_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG14_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG14_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG14_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG14_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG14_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG14_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG15_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG15_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG15_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG15_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG15_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG15_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG15_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG15_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG15_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG15_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG15_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG15_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG15_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG15_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG16_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG16_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG16_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG16_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG16_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG16_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG16_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG16_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG16_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG16_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG16_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG16_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG16_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG16_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG17_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG17_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG17_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG17_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG17_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG17_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG17_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG17_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG17_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG17_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG17_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG17_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG17_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG17_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG1_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG1_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG1_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG1_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG1_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG1_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG1_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG1_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG1_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG1_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG1_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG1_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG1_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG1_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG2_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG2_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG2_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG2_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG2_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG2_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG2_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG2_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG2_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG2_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG2_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG2_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG2_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG2_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG3_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG3_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG3_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG3_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG3_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG3_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG3_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG3_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG3_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG3_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG3_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG3_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG3_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG3_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG4_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG4_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG4_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG4_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG4_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG4_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG4_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG4_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG4_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG4_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG4_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG4_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG4_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG4_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG5_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG5_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG5_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG5_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG5_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG5_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG5_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG5_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG5_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG5_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG5_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG5_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG5_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG5_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG6_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG6_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG6_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG6_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG6_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG6_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG6_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG6_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG6_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG6_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG6_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG6_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG6_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG6_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG7_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG7_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG7_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG7_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG7_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG7_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG7_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG7_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG7_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG7_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG7_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG7_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG7_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG7_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG8_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG8_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG8_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG8_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG8_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG8_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG8_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG8_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG8_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG8_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG8_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG8_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG8_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG8_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG9_ACK__PER_VMID_INVALIDATE_ACK_MASK',
    'VM_INVALIDATE_ENG9_ACK__PER_VMID_INVALIDATE_ACK__SHIFT',
    'VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT',
    'VM_INVALIDATE_ENG9_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK',
    'VM_INVALIDATE_ENG9_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5__SHIFT',
    'VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK',
    'VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31__SHIFT',
    'VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__S_BIT_MASK',
    'VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__S_BIT__SHIFT',
    'VM_INVALIDATE_ENG9_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_INVALIDATE_ENG9_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_INVALIDATE_ENG9_REQ__FLUSH_TYPE_MASK',
    'VM_INVALIDATE_ENG9_REQ__FLUSH_TYPE__SHIFT',
    'VM_INVALIDATE_ENG9_REQ__INVALIDATE_L1_PTES_MASK',
    'VM_INVALIDATE_ENG9_REQ__INVALIDATE_L1_PTES__SHIFT',
    'VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE0_MASK',
    'VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE0__SHIFT',
    'VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE1_MASK',
    'VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE1__SHIFT',
    'VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE2_MASK',
    'VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE2__SHIFT',
    'VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PTES_MASK',
    'VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PTES__SHIFT',
    'VM_INVALIDATE_ENG9_REQ__LOG_REQUEST_MASK',
    'VM_INVALIDATE_ENG9_REQ__LOG_REQUEST__SHIFT',
    'VM_INVALIDATE_ENG9_REQ__PER_VMID_INVALIDATE_REQ_MASK',
    'VM_INVALIDATE_ENG9_REQ__PER_VMID_INVALIDATE_REQ__SHIFT',
    'VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK',
    'VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT',
    'VM_IOMMU_CONTROL_REGISTER__IOMMUEN_MASK',
    'VM_IOMMU_CONTROL_REGISTER__IOMMUEN__SHIFT',
    'VM_IOMMU_MMIO_CNTRL_1__MARC_EN_MASK',
    'VM_IOMMU_MMIO_CNTRL_1__MARC_EN__SHIFT',
    'VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER__PERFOPTEN_MASK',
    'VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER__PERFOPTEN__SHIFT',
    'VM_L2_BANK_SELECT_RESERVED_CID2__ENABLE_MASK',
    'VM_L2_BANK_SELECT_RESERVED_CID2__ENABLE__SHIFT',
    'VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_INVALIDATION_MODE_MASK',
    'VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_INVALIDATION_MODE__SHIFT',
    'VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_PRIVATE_INVALIDATION_MASK',
    'VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_PRIVATE_INVALIDATION__SHIFT',
    'VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_READ_CLIENT_ID_MASK',
    'VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_READ_CLIENT_ID__SHIFT',
    'VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_WRITE_CLIENT_ID_MASK',
    'VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_WRITE_CLIENT_ID__SHIFT',
    'VM_L2_BANK_SELECT_RESERVED_CID__ENABLE_MASK',
    'VM_L2_BANK_SELECT_RESERVED_CID__ENABLE__SHIFT',
    'VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_INVALIDATION_MODE_MASK',
    'VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_INVALIDATION_MODE__SHIFT',
    'VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_PRIVATE_INVALIDATION_MASK',
    'VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_PRIVATE_INVALIDATION__SHIFT',
    'VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_READ_CLIENT_ID_MASK',
    'VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_READ_CLIENT_ID__SHIFT',
    'VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_WRITE_CLIENT_ID_MASK',
    'VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_WRITE_CLIENT_ID__SHIFT',
    'VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_4K_PTE_CACHES_MASK',
    'VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_4K_PTE_CACHES__SHIFT',
    'VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_BIGK_PTE_CACHES_MASK',
    'VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_BIGK_PTE_CACHES__SHIFT',
    'VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_PDE_CACHES_MASK',
    'VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_PDE_CACHES__SHIFT',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_ASSOC_MASK',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_ASSOC__SHIFT',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_BANK_MASK',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_BANK__SHIFT',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_NUMBER_MASK',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_NUMBER__SHIFT',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_4K_PTE_CACHE_MASK',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_4K_PTE_CACHE__SHIFT',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_BIGK_PTE_CACHE_MASK',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_BIGK_PTE_CACHE__SHIFT',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_PDE_CACHE_MASK',
    'VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_PDE_CACHE__SHIFT',
    'VM_L2_CGTT_BUSY_CTRL__ALWAYS_BUSY_MASK',
    'VM_L2_CGTT_BUSY_CTRL__ALWAYS_BUSY__SHIFT',
    'VM_L2_CGTT_BUSY_CTRL__READ_DELAY_MASK',
    'VM_L2_CGTT_BUSY_CTRL__READ_DELAY__SHIFT',
    'VM_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK',
    'VM_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE__SHIFT',
    'VM_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK',
    'VM_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT',
    'VM_L2_CGTT_CLK_CTRL__ON_DELAY_MASK',
    'VM_L2_CGTT_CLK_CTRL__ON_DELAY__SHIFT',
    'VM_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK',
    'VM_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE__SHIFT',
    'VM_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK',
    'VM_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE__SHIFT',
    'VM_L2_CNTL2__DISABLE_BIGK_CACHE_OPTIMIZATION_MASK',
    'VM_L2_CNTL2__DISABLE_BIGK_CACHE_OPTIMIZATION__SHIFT',
    'VM_L2_CNTL2__DISABLE_INVALIDATE_PER_DOMAIN_MASK',
    'VM_L2_CNTL2__DISABLE_INVALIDATE_PER_DOMAIN__SHIFT',
    'VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS_MASK',
    'VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS__SHIFT',
    'VM_L2_CNTL2__INVALIDATE_CACHE_MODE_MASK',
    'VM_L2_CNTL2__INVALIDATE_CACHE_MODE__SHIFT',
    'VM_L2_CNTL2__INVALIDATE_L2_CACHE_MASK',
    'VM_L2_CNTL2__INVALIDATE_L2_CACHE__SHIFT',
    'VM_L2_CNTL2__L2_PTE_CACHE_VMID_MODE_MASK',
    'VM_L2_CNTL2__L2_PTE_CACHE_VMID_MODE__SHIFT',
    'VM_L2_CNTL2__PDE_CACHE_EFFECTIVE_SIZE_MASK',
    'VM_L2_CNTL2__PDE_CACHE_EFFECTIVE_SIZE__SHIFT',
    'VM_L2_CNTL3__BANK_SELECT_MASK',
    'VM_L2_CNTL3__BANK_SELECT__SHIFT',
    'VM_L2_CNTL3__L2_CACHE_4K_ASSOCIATIVITY_MASK',
    'VM_L2_CNTL3__L2_CACHE_4K_ASSOCIATIVITY__SHIFT',
    'VM_L2_CNTL3__L2_CACHE_4K_EFFECTIVE_SIZE_MASK',
    'VM_L2_CNTL3__L2_CACHE_4K_EFFECTIVE_SIZE__SHIFT',
    'VM_L2_CNTL3__L2_CACHE_4K_FORCE_MISS_MASK',
    'VM_L2_CNTL3__L2_CACHE_4K_FORCE_MISS__SHIFT',
    'VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK',
    'VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY__SHIFT',
    'VM_L2_CNTL3__L2_CACHE_BIGK_EFFECTIVE_SIZE_MASK',
    'VM_L2_CNTL3__L2_CACHE_BIGK_EFFECTIVE_SIZE__SHIFT',
    'VM_L2_CNTL3__L2_CACHE_BIGK_FORCE_MISS_MASK',
    'VM_L2_CNTL3__L2_CACHE_BIGK_FORCE_MISS__SHIFT',
    'VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE_MASK',
    'VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE__SHIFT',
    'VM_L2_CNTL3__L2_CACHE_UPDATE_MODE_MASK',
    'VM_L2_CNTL3__L2_CACHE_UPDATE_MODE__SHIFT',
    'VM_L2_CNTL3__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK',
    'VM_L2_CNTL3__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE__SHIFT',
    'VM_L2_CNTL3__PDE_CACHE_FORCE_MISS_MASK',
    'VM_L2_CNTL3__PDE_CACHE_FORCE_MISS__SHIFT',
    'VM_L2_CNTL4__BPM_CGCGLS_OVERRIDE_MASK',
    'VM_L2_CNTL4__BPM_CGCGLS_OVERRIDE__SHIFT',
    'VM_L2_CNTL4__GC_CH_FGCG_OFF_MASK',
    'VM_L2_CNTL4__GC_CH_FGCG_OFF__SHIFT',
    'VM_L2_CNTL4__L2_CACHE_4K_PARTITION_COUNT_MASK',
    'VM_L2_CNTL4__L2_CACHE_4K_PARTITION_COUNT__SHIFT',
    'VM_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK',
    'VM_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT__SHIFT',
    'VM_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK',
    'VM_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT__SHIFT',
    'VM_L2_CNTL4__VFIFO_HEAD_OF_QUEUE_MASK',
    'VM_L2_CNTL4__VFIFO_HEAD_OF_QUEUE__SHIFT',
    'VM_L2_CNTL4__VMC_TAP_PDE_REQUEST_PHYSICAL_MASK',
    'VM_L2_CNTL4__VMC_TAP_PDE_REQUEST_PHYSICAL__SHIFT',
    'VM_L2_CNTL4__VMC_TAP_PTE_REQUEST_PHYSICAL_MASK',
    'VM_L2_CNTL4__VMC_TAP_PTE_REQUEST_PHYSICAL__SHIFT',
    'VM_L2_CNTL5__WALKER_FETCH_PDE_MTYPE_ENABLE_MASK',
    'VM_L2_CNTL5__WALKER_FETCH_PDE_MTYPE_ENABLE__SHIFT',
    'VM_L2_CNTL5__WALKER_FETCH_PDE_NOALLOC_ENABLE_MASK',
    'VM_L2_CNTL5__WALKER_FETCH_PDE_NOALLOC_ENABLE__SHIFT',
    'VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE_MASK',
    'VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE__SHIFT',
    'VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE_MASK',
    'VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE__SHIFT',
    'VM_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY_MASK',
    'VM_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY__SHIFT',
    'VM_L2_CNTL__ENABLE_L2_CACHE_MASK',
    'VM_L2_CNTL__ENABLE_L2_CACHE__SHIFT',
    'VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING_MASK',
    'VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING__SHIFT',
    'VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK',
    'VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE__SHIFT',
    'VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK',
    'VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE__SHIFT',
    'VM_L2_CNTL__IDENTITY_MODE_FRAGMENT_SIZE_MASK',
    'VM_L2_CNTL__IDENTITY_MODE_FRAGMENT_SIZE__SHIFT',
    'VM_L2_CNTL__L2_CACHE_PDE_ENDIAN_SWAP_MODE_MASK',
    'VM_L2_CNTL__L2_CACHE_PDE_ENDIAN_SWAP_MODE__SHIFT',
    'VM_L2_CNTL__L2_CACHE_PTE_ENDIAN_SWAP_MODE_MASK',
    'VM_L2_CNTL__L2_CACHE_PTE_ENDIAN_SWAP_MODE__SHIFT',
    'VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK',
    'VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT',
    'VM_L2_CNTL__L2_PDE0_CACHE_TAG_GENERATION_MODE_MASK',
    'VM_L2_CNTL__L2_PDE0_CACHE_TAG_GENERATION_MODE__SHIFT',
    'VM_L2_CNTL__L2_PTE_CACHE_ADDR_MODE_MASK',
    'VM_L2_CNTL__L2_PTE_CACHE_ADDR_MODE__SHIFT',
    'VM_L2_CNTL__PDE_FAULT_CLASSIFICATION_MASK',
    'VM_L2_CNTL__PDE_FAULT_CLASSIFICATION__SHIFT',
    'VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK',
    'VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4__SHIFT',
    'VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK',
    'VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32__SHIFT',
    'VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32__PHYSICAL_PAGE_OFFSET_HI4_MASK',
    'VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32__PHYSICAL_PAGE_OFFSET_HI4__SHIFT',
    'VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32__PHYSICAL_PAGE_OFFSET_LO32_MASK',
    'VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32__PHYSICAL_PAGE_OFFSET_LO32__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_0_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_0_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_10_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_10_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_11_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_11_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_12_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_12_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_13_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_13_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_14_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_14_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_15_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_15_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_16_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_16_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_17_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_17_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_18_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_18_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_19_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_19_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_1_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_1_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_20_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_20_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_21_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_21_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_22_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_22_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_23_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_23_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_24_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_24_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_25_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_25_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_26_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_26_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_27_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_27_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_28_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_28_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_29_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_29_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_2_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_2_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_30_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_30_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_31_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_31_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_3_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_3_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_4_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_4_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_5_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_5_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_6_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_6_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_7_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_7_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_8_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_8_RT_CLASS__SHIFT',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_9_RT_CLASS_MASK',
    'VM_L2_MM_GROUP_RT_CLASSES__GROUP_9_RT_CLASS__SHIFT',
    'VM_L2_PROTECTION_FAULT_ADDR_HI32__LOGICAL_PAGE_ADDR_HI4_MASK',
    'VM_L2_PROTECTION_FAULT_ADDR_HI32__LOGICAL_PAGE_ADDR_HI4__SHIFT',
    'VM_L2_PROTECTION_FAULT_ADDR_LO32__LOGICAL_PAGE_ADDR_LO32_MASK',
    'VM_L2_PROTECTION_FAULT_ADDR_LO32__LOGICAL_PAGE_ADDR_LO32__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL2__CLIENT_ID_PRT_FAULT_INTERRUPT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL2__CLIENT_ID_PRT_FAULT_INTERRUPT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL2__ENABLE_RETRY_FAULT_INTERRUPT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL2__ENABLE_RETRY_FAULT_INTERRUPT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL2__OTHER_CLIENT_ID_PRT_FAULT_INTERRUPT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL2__OTHER_CLIENT_ID_PRT_FAULT_INTERRUPT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__CLEAR_PROTECTION_FAULT_STATUS_ADDR__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_NO_RETRY_FAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_NO_RETRY_FAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_RETRY_FAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_RETRY_FAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__NACK_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__NACK_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__OTHER_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__OTHER_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__PDE1_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__PDE1_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__PDE2_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__PDE2_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK',
    'VM_L2_PROTECTION_FAULT_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT__SHIFT',
    'VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32__PHYSICAL_PAGE_ADDR_HI4_MASK',
    'VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32__PHYSICAL_PAGE_ADDR_HI4__SHIFT',
    'VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32__PHYSICAL_PAGE_ADDR_LO32_MASK',
    'VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32__PHYSICAL_PAGE_ADDR_LO32__SHIFT',
    'VM_L2_PROTECTION_FAULT_MM_CNTL3__VML1_READ_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK',
    'VM_L2_PROTECTION_FAULT_MM_CNTL3__VML1_READ_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT',
    'VM_L2_PROTECTION_FAULT_MM_CNTL4__VML1_WRITE_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK',
    'VM_L2_PROTECTION_FAULT_MM_CNTL4__VML1_WRITE_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__ATOMIC_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__ATOMIC__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__CID_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__CID__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__FED_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__FED__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__MAPPING_ERROR_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__MAPPING_ERROR__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__MORE_FAULTS_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__MORE_FAULTS__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__PERMISSION_FAULTS_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__PERMISSION_FAULTS__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__RW_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__RW__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__UCE_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__UCE__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__VFID_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__VFID__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__VF_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__VF__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__VMID_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__VMID__SHIFT',
    'VM_L2_PROTECTION_FAULT_STATUS__WALKER_ERROR_MASK',
    'VM_L2_PROTECTION_FAULT_STATUS__WALKER_ERROR__SHIFT',
    'VM_L2_STATUS__CONTEXT_DOMAIN_BUSY_MASK',
    'VM_L2_STATUS__CONTEXT_DOMAIN_BUSY__SHIFT',
    'VM_L2_STATUS__FOUND_4K_PTE_CACHE_PARITY_ERRORS_MASK',
    'VM_L2_STATUS__FOUND_4K_PTE_CACHE_PARITY_ERRORS__SHIFT',
    'VM_L2_STATUS__FOUND_BIGK_PTE_CACHE_PARITY_ERRORS_MASK',
    'VM_L2_STATUS__FOUND_BIGK_PTE_CACHE_PARITY_ERRORS__SHIFT',
    'VM_L2_STATUS__FOUND_PDE0_CACHE_PARITY_ERRORS_MASK',
    'VM_L2_STATUS__FOUND_PDE0_CACHE_PARITY_ERRORS__SHIFT',
    'VM_L2_STATUS__FOUND_PDE1_CACHE_PARITY_ERRORS_MASK',
    'VM_L2_STATUS__FOUND_PDE1_CACHE_PARITY_ERRORS__SHIFT',
    'VM_L2_STATUS__FOUND_PDE2_CACHE_PARITY_ERRORS_MASK',
    'VM_L2_STATUS__FOUND_PDE2_CACHE_PARITY_ERRORS__SHIFT',
    'VM_L2_STATUS__L2_BUSY_MASK', 'VM_L2_STATUS__L2_BUSY__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_0__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_0__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_10__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_10__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_11__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_11__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_12__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_12__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_13__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_13__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_14__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_14__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_15__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_15__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_1__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_1__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_2__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_2__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_3__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_3__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_4__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_4__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_5__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_5__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_6__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_6__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_7__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_7__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_8__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_8__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL_VF_9__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL_VF_9__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL__ATC_ENABLE_MASK',
    'VM_PCIE_ATS_CNTL__ATC_ENABLE__SHIFT',
    'VM_PCIE_ATS_CNTL__STU_MASK', 'VM_PCIE_ATS_CNTL__STU__SHIFT',
    'WD_BUF_RESOURCE_1__INDEX_BUF_SIZE_MASK',
    'WD_BUF_RESOURCE_1__INDEX_BUF_SIZE__SHIFT',
    'WD_BUF_RESOURCE_1__POS_BUF_SIZE_MASK',
    'WD_BUF_RESOURCE_1__POS_BUF_SIZE__SHIFT',
    'WD_BUF_RESOURCE_2__ADDR_MODE_MASK',
    'WD_BUF_RESOURCE_2__ADDR_MODE__SHIFT',
    'WD_BUF_RESOURCE_2__CNTL_SB_BUF_SIZE_MASK',
    'WD_BUF_RESOURCE_2__CNTL_SB_BUF_SIZE__SHIFT',
    'WD_BUF_RESOURCE_2__PARAM_BUF_SIZE_MASK',
    'WD_BUF_RESOURCE_2__PARAM_BUF_SIZE__SHIFT',
    'WD_CNTL_SB_BUF_BASE_HI__BASE_HI_MASK',
    'WD_CNTL_SB_BUF_BASE_HI__BASE_HI__SHIFT',
    'WD_CNTL_SB_BUF_BASE__BASE_MASK',
    'WD_CNTL_SB_BUF_BASE__BASE__SHIFT',
    'WD_CNTL_STATUS__WD_ADC_BUSY_MASK',
    'WD_CNTL_STATUS__WD_ADC_BUSY__SHIFT',
    'WD_CNTL_STATUS__WD_BUSY_MASK', 'WD_CNTL_STATUS__WD_BUSY__SHIFT',
    'WD_CNTL_STATUS__WD_SPL_DI_BUSY_MASK',
    'WD_CNTL_STATUS__WD_SPL_DI_BUSY__SHIFT',
    'WD_CNTL_STATUS__WD_SPL_DMA_BUSY_MASK',
    'WD_CNTL_STATUS__WD_SPL_DMA_BUSY__SHIFT', 'WD_ENHANCE__MISC_MASK',
    'WD_ENHANCE__MISC__SHIFT', 'WD_INDEX_BUF_BASE_HI__BASE_HI_MASK',
    'WD_INDEX_BUF_BASE_HI__BASE_HI__SHIFT',
    'WD_INDEX_BUF_BASE__BASE_MASK', 'WD_INDEX_BUF_BASE__BASE__SHIFT',
    'WD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK',
    'WD_PERFCOUNTER0_HI__PERFCOUNTER_HI__SHIFT',
    'WD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK',
    'WD_PERFCOUNTER0_LO__PERFCOUNTER_LO__SHIFT',
    'WD_PERFCOUNTER0_SELECT__PERF_MODE_MASK',
    'WD_PERFCOUNTER0_SELECT__PERF_MODE__SHIFT',
    'WD_PERFCOUNTER0_SELECT__PERF_SEL_MASK',
    'WD_PERFCOUNTER0_SELECT__PERF_SEL__SHIFT',
    'WD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK',
    'WD_PERFCOUNTER1_HI__PERFCOUNTER_HI__SHIFT',
    'WD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK',
    'WD_PERFCOUNTER1_LO__PERFCOUNTER_LO__SHIFT',
    'WD_PERFCOUNTER1_SELECT__PERF_MODE_MASK',
    'WD_PERFCOUNTER1_SELECT__PERF_MODE__SHIFT',
    'WD_PERFCOUNTER1_SELECT__PERF_SEL_MASK',
    'WD_PERFCOUNTER1_SELECT__PERF_SEL__SHIFT',
    'WD_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK',
    'WD_PERFCOUNTER2_HI__PERFCOUNTER_HI__SHIFT',
    'WD_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK',
    'WD_PERFCOUNTER2_LO__PERFCOUNTER_LO__SHIFT',
    'WD_PERFCOUNTER2_SELECT__PERF_MODE_MASK',
    'WD_PERFCOUNTER2_SELECT__PERF_MODE__SHIFT',
    'WD_PERFCOUNTER2_SELECT__PERF_SEL_MASK',
    'WD_PERFCOUNTER2_SELECT__PERF_SEL__SHIFT',
    'WD_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK',
    'WD_PERFCOUNTER3_HI__PERFCOUNTER_HI__SHIFT',
    'WD_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK',
    'WD_PERFCOUNTER3_LO__PERFCOUNTER_LO__SHIFT',
    'WD_PERFCOUNTER3_SELECT__PERF_MODE_MASK',
    'WD_PERFCOUNTER3_SELECT__PERF_MODE__SHIFT',
    'WD_PERFCOUNTER3_SELECT__PERF_SEL_MASK',
    'WD_PERFCOUNTER3_SELECT__PERF_SEL__SHIFT',
    'WD_POS_BUF_BASE_HI__BASE_HI_MASK',
    'WD_POS_BUF_BASE_HI__BASE_HI__SHIFT',
    'WD_POS_BUF_BASE__BASE_MASK', 'WD_POS_BUF_BASE__BASE__SHIFT',
    'WD_QOS__DRAW_STALL_MASK', 'WD_QOS__DRAW_STALL__SHIFT',
    'WD_UTCL1_CNTL__BYPASS_MASK', 'WD_UTCL1_CNTL__BYPASS__SHIFT',
    'WD_UTCL1_CNTL__DROP_MODE_MASK',
    'WD_UTCL1_CNTL__DROP_MODE__SHIFT',
    'WD_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK',
    'WD_UTCL1_CNTL__FORCE_SD_VMID_DIRTY__SHIFT',
    'WD_UTCL1_CNTL__FORCE_SNOOP_MASK',
    'WD_UTCL1_CNTL__FORCE_SNOOP__SHIFT',
    'WD_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK',
    'WD_UTCL1_CNTL__FRAG_LIMIT_MODE__SHIFT',
    'WD_UTCL1_CNTL__INVALIDATE_MASK',
    'WD_UTCL1_CNTL__INVALIDATE__SHIFT',
    'WD_UTCL1_CNTL__VMID_RESET_MODE_MASK',
    'WD_UTCL1_CNTL__VMID_RESET_MODE__SHIFT',
    'WD_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK',
    'WD_UTCL1_CNTL__XNACK_REDO_TIMER_CNT__SHIFT',
    'WD_UTCL1_STATUS__FAULT_DETECTED_MASK',
    'WD_UTCL1_STATUS__FAULT_DETECTED__SHIFT',
    'WD_UTCL1_STATUS__FAULT_UTCL1ID_MASK',
    'WD_UTCL1_STATUS__FAULT_UTCL1ID__SHIFT',
    'WD_UTCL1_STATUS__PRT_DETECTED_MASK',
    'WD_UTCL1_STATUS__PRT_DETECTED__SHIFT',
    'WD_UTCL1_STATUS__PRT_UTCL1ID_MASK',
    'WD_UTCL1_STATUS__PRT_UTCL1ID__SHIFT',
    'WD_UTCL1_STATUS__RETRY_DETECTED_MASK',
    'WD_UTCL1_STATUS__RETRY_DETECTED__SHIFT',
    'WD_UTCL1_STATUS__RETRY_UTCL1ID_MASK',
    'WD_UTCL1_STATUS__RETRY_UTCL1ID__SHIFT',
    '_gc_9_4_3_OFFSET_HEADER', '_gc_9_4_3_SH_MASK_HEADER',
    'ixSQ_DEBUG_CTRL_LOCAL', 'ixSQ_DEBUG_STS_LOCAL',
    'ixSQ_INTERRUPT_WORD_AUTO_CTXID', 'ixSQ_INTERRUPT_WORD_AUTO_HI',
    'ixSQ_INTERRUPT_WORD_AUTO_LO', 'ixSQ_INTERRUPT_WORD_CMN_CTXID',
    'ixSQ_INTERRUPT_WORD_CMN_HI', 'ixSQ_INTERRUPT_WORD_WAVE_CTXID',
    'ixSQ_INTERRUPT_WORD_WAVE_HI', 'ixSQ_INTERRUPT_WORD_WAVE_LO',
    'ixSQ_WAVE_EXEC_HI', 'ixSQ_WAVE_EXEC_LO', 'ixSQ_WAVE_FLUSH_IB',
    'ixSQ_WAVE_GPR_ALLOC', 'ixSQ_WAVE_HW_ID', 'ixSQ_WAVE_IB_DBG0',
    'ixSQ_WAVE_IB_DBG1', 'ixSQ_WAVE_IB_STS', 'ixSQ_WAVE_INST_DW0',
    'ixSQ_WAVE_INST_DW1', 'ixSQ_WAVE_LDS_ALLOC', 'ixSQ_WAVE_M0',
    'ixSQ_WAVE_MODE', 'ixSQ_WAVE_PC_HI', 'ixSQ_WAVE_PC_LO',
    'ixSQ_WAVE_STATUS', 'ixSQ_WAVE_TRAPSTS', 'ixSQ_WAVE_TTMP0',
    'ixSQ_WAVE_TTMP1', 'ixSQ_WAVE_TTMP10', 'ixSQ_WAVE_TTMP11',
    'ixSQ_WAVE_TTMP12', 'ixSQ_WAVE_TTMP13', 'ixSQ_WAVE_TTMP14',
    'ixSQ_WAVE_TTMP15', 'ixSQ_WAVE_TTMP2', 'ixSQ_WAVE_TTMP3',
    'ixSQ_WAVE_TTMP4', 'ixSQ_WAVE_TTMP5', 'ixSQ_WAVE_TTMP6',
    'ixSQ_WAVE_TTMP7', 'ixSQ_WAVE_TTMP8', 'ixSQ_WAVE_TTMP9',
    'ixSQ_WAVE_VALID_AND_IDLE', 'regATC_L2_CACHE_2M_DSM_CNTL',
    'regATC_L2_CACHE_2M_DSM_CNTL_BASE_IDX',
    'regATC_L2_CACHE_2M_DSM_INDEX',
    'regATC_L2_CACHE_2M_DSM_INDEX_BASE_IDX',
    'regATC_L2_CACHE_32K_DSM_CNTL',
    'regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX',
    'regATC_L2_CACHE_32K_DSM_INDEX',
    'regATC_L2_CACHE_32K_DSM_INDEX_BASE_IDX',
    'regATC_L2_CACHE_4K_DSM_CNTL',
    'regATC_L2_CACHE_4K_DSM_CNTL_BASE_IDX',
    'regATC_L2_CACHE_4K_DSM_INDEX',
    'regATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX', 'regATC_L2_CACHE_DATA0',
    'regATC_L2_CACHE_DATA0_BASE_IDX', 'regATC_L2_CACHE_DATA1',
    'regATC_L2_CACHE_DATA1_BASE_IDX', 'regATC_L2_CACHE_DATA2',
    'regATC_L2_CACHE_DATA2_BASE_IDX', 'regATC_L2_CACHE_DATA3',
    'regATC_L2_CACHE_DATA3_BASE_IDX', 'regATC_L2_CE_ERR_STATUS_HI',
    'regATC_L2_CE_ERR_STATUS_HI_BASE_IDX',
    'regATC_L2_CE_ERR_STATUS_LO',
    'regATC_L2_CE_ERR_STATUS_LO_BASE_IDX', 'regATC_L2_CGTT_CLK_CTRL',
    'regATC_L2_CGTT_CLK_CTRL_BASE_IDX', 'regATC_L2_CNTL',
    'regATC_L2_CNTL2', 'regATC_L2_CNTL2_BASE_IDX', 'regATC_L2_CNTL3',
    'regATC_L2_CNTL3_BASE_IDX', 'regATC_L2_CNTL4',
    'regATC_L2_CNTL4_BASE_IDX', 'regATC_L2_CNTL_BASE_IDX',
    'regATC_L2_MEM_POWER_LS', 'regATC_L2_MEM_POWER_LS_BASE_IDX',
    'regATC_L2_MISC_CG', 'regATC_L2_MISC_CG_BASE_IDX',
    'regATC_L2_MM_GROUP_RT_CLASSES',
    'regATC_L2_MM_GROUP_RT_CLASSES_BASE_IDX',
    'regATC_L2_PERFCOUNTER0_CFG',
    'regATC_L2_PERFCOUNTER0_CFG_BASE_IDX',
    'regATC_L2_PERFCOUNTER1_CFG',
    'regATC_L2_PERFCOUNTER1_CFG_BASE_IDX', 'regATC_L2_PERFCOUNTER_HI',
    'regATC_L2_PERFCOUNTER_HI_BASE_IDX', 'regATC_L2_PERFCOUNTER_LO',
    'regATC_L2_PERFCOUNTER_LO_BASE_IDX',
    'regATC_L2_PERFCOUNTER_RSLT_CNTL',
    'regATC_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX', 'regATC_L2_STATUS',
    'regATC_L2_STATUS2', 'regATC_L2_STATUS2_BASE_IDX',
    'regATC_L2_STATUS_BASE_IDX', 'regATC_L2_UE_ERR_STATUS_HI',
    'regATC_L2_UE_ERR_STATUS_HI_BASE_IDX',
    'regATC_L2_UE_ERR_STATUS_LO',
    'regATC_L2_UE_ERR_STATUS_LO_BASE_IDX', 'regBCI_DEBUG_READ',
    'regBCI_DEBUG_READ_BASE_IDX', 'regCB_BLEND0_CONTROL',
    'regCB_BLEND0_CONTROL_BASE_IDX', 'regCB_BLEND1_CONTROL',
    'regCB_BLEND1_CONTROL_BASE_IDX', 'regCB_BLEND2_CONTROL',
    'regCB_BLEND2_CONTROL_BASE_IDX', 'regCB_BLEND3_CONTROL',
    'regCB_BLEND3_CONTROL_BASE_IDX', 'regCB_BLEND4_CONTROL',
    'regCB_BLEND4_CONTROL_BASE_IDX', 'regCB_BLEND5_CONTROL',
    'regCB_BLEND5_CONTROL_BASE_IDX', 'regCB_BLEND6_CONTROL',
    'regCB_BLEND6_CONTROL_BASE_IDX', 'regCB_BLEND7_CONTROL',
    'regCB_BLEND7_CONTROL_BASE_IDX', 'regCB_BLEND_ALPHA',
    'regCB_BLEND_ALPHA_BASE_IDX', 'regCB_BLEND_BLUE',
    'regCB_BLEND_BLUE_BASE_IDX', 'regCB_BLEND_GREEN',
    'regCB_BLEND_GREEN_BASE_IDX', 'regCB_BLEND_RED',
    'regCB_BLEND_RED_BASE_IDX', 'regCB_CGTT_SCLK_CTRL',
    'regCB_CGTT_SCLK_CTRL_BASE_IDX', 'regCB_COLOR0_ATTRIB',
    'regCB_COLOR0_ATTRIB2', 'regCB_COLOR0_ATTRIB2_BASE_IDX',
    'regCB_COLOR0_ATTRIB_BASE_IDX', 'regCB_COLOR0_BASE',
    'regCB_COLOR0_BASE_BASE_IDX', 'regCB_COLOR0_BASE_EXT',
    'regCB_COLOR0_BASE_EXT_BASE_IDX', 'regCB_COLOR0_CLEAR_WORD0',
    'regCB_COLOR0_CLEAR_WORD0_BASE_IDX', 'regCB_COLOR0_CLEAR_WORD1',
    'regCB_COLOR0_CLEAR_WORD1_BASE_IDX', 'regCB_COLOR0_CMASK',
    'regCB_COLOR0_CMASK_BASE_EXT',
    'regCB_COLOR0_CMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR0_CMASK_BASE_IDX', 'regCB_COLOR0_DCC_BASE',
    'regCB_COLOR0_DCC_BASE_BASE_IDX', 'regCB_COLOR0_DCC_BASE_EXT',
    'regCB_COLOR0_DCC_BASE_EXT_BASE_IDX', 'regCB_COLOR0_DCC_CONTROL',
    'regCB_COLOR0_DCC_CONTROL_BASE_IDX', 'regCB_COLOR0_FMASK',
    'regCB_COLOR0_FMASK_BASE_EXT',
    'regCB_COLOR0_FMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR0_FMASK_BASE_IDX', 'regCB_COLOR0_INFO',
    'regCB_COLOR0_INFO_BASE_IDX', 'regCB_COLOR0_VIEW',
    'regCB_COLOR0_VIEW_BASE_IDX', 'regCB_COLOR1_ATTRIB',
    'regCB_COLOR1_ATTRIB2', 'regCB_COLOR1_ATTRIB2_BASE_IDX',
    'regCB_COLOR1_ATTRIB_BASE_IDX', 'regCB_COLOR1_BASE',
    'regCB_COLOR1_BASE_BASE_IDX', 'regCB_COLOR1_BASE_EXT',
    'regCB_COLOR1_BASE_EXT_BASE_IDX', 'regCB_COLOR1_CLEAR_WORD0',
    'regCB_COLOR1_CLEAR_WORD0_BASE_IDX', 'regCB_COLOR1_CLEAR_WORD1',
    'regCB_COLOR1_CLEAR_WORD1_BASE_IDX', 'regCB_COLOR1_CMASK',
    'regCB_COLOR1_CMASK_BASE_EXT',
    'regCB_COLOR1_CMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR1_CMASK_BASE_IDX', 'regCB_COLOR1_DCC_BASE',
    'regCB_COLOR1_DCC_BASE_BASE_IDX', 'regCB_COLOR1_DCC_BASE_EXT',
    'regCB_COLOR1_DCC_BASE_EXT_BASE_IDX', 'regCB_COLOR1_DCC_CONTROL',
    'regCB_COLOR1_DCC_CONTROL_BASE_IDX', 'regCB_COLOR1_FMASK',
    'regCB_COLOR1_FMASK_BASE_EXT',
    'regCB_COLOR1_FMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR1_FMASK_BASE_IDX', 'regCB_COLOR1_INFO',
    'regCB_COLOR1_INFO_BASE_IDX', 'regCB_COLOR1_VIEW',
    'regCB_COLOR1_VIEW_BASE_IDX', 'regCB_COLOR2_ATTRIB',
    'regCB_COLOR2_ATTRIB2', 'regCB_COLOR2_ATTRIB2_BASE_IDX',
    'regCB_COLOR2_ATTRIB_BASE_IDX', 'regCB_COLOR2_BASE',
    'regCB_COLOR2_BASE_BASE_IDX', 'regCB_COLOR2_BASE_EXT',
    'regCB_COLOR2_BASE_EXT_BASE_IDX', 'regCB_COLOR2_CLEAR_WORD0',
    'regCB_COLOR2_CLEAR_WORD0_BASE_IDX', 'regCB_COLOR2_CLEAR_WORD1',
    'regCB_COLOR2_CLEAR_WORD1_BASE_IDX', 'regCB_COLOR2_CMASK',
    'regCB_COLOR2_CMASK_BASE_EXT',
    'regCB_COLOR2_CMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR2_CMASK_BASE_IDX', 'regCB_COLOR2_DCC_BASE',
    'regCB_COLOR2_DCC_BASE_BASE_IDX', 'regCB_COLOR2_DCC_BASE_EXT',
    'regCB_COLOR2_DCC_BASE_EXT_BASE_IDX', 'regCB_COLOR2_DCC_CONTROL',
    'regCB_COLOR2_DCC_CONTROL_BASE_IDX', 'regCB_COLOR2_FMASK',
    'regCB_COLOR2_FMASK_BASE_EXT',
    'regCB_COLOR2_FMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR2_FMASK_BASE_IDX', 'regCB_COLOR2_INFO',
    'regCB_COLOR2_INFO_BASE_IDX', 'regCB_COLOR2_VIEW',
    'regCB_COLOR2_VIEW_BASE_IDX', 'regCB_COLOR3_ATTRIB',
    'regCB_COLOR3_ATTRIB2', 'regCB_COLOR3_ATTRIB2_BASE_IDX',
    'regCB_COLOR3_ATTRIB_BASE_IDX', 'regCB_COLOR3_BASE',
    'regCB_COLOR3_BASE_BASE_IDX', 'regCB_COLOR3_BASE_EXT',
    'regCB_COLOR3_BASE_EXT_BASE_IDX', 'regCB_COLOR3_CLEAR_WORD0',
    'regCB_COLOR3_CLEAR_WORD0_BASE_IDX', 'regCB_COLOR3_CLEAR_WORD1',
    'regCB_COLOR3_CLEAR_WORD1_BASE_IDX', 'regCB_COLOR3_CMASK',
    'regCB_COLOR3_CMASK_BASE_EXT',
    'regCB_COLOR3_CMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR3_CMASK_BASE_IDX', 'regCB_COLOR3_DCC_BASE',
    'regCB_COLOR3_DCC_BASE_BASE_IDX', 'regCB_COLOR3_DCC_BASE_EXT',
    'regCB_COLOR3_DCC_BASE_EXT_BASE_IDX', 'regCB_COLOR3_DCC_CONTROL',
    'regCB_COLOR3_DCC_CONTROL_BASE_IDX', 'regCB_COLOR3_FMASK',
    'regCB_COLOR3_FMASK_BASE_EXT',
    'regCB_COLOR3_FMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR3_FMASK_BASE_IDX', 'regCB_COLOR3_INFO',
    'regCB_COLOR3_INFO_BASE_IDX', 'regCB_COLOR3_VIEW',
    'regCB_COLOR3_VIEW_BASE_IDX', 'regCB_COLOR4_ATTRIB',
    'regCB_COLOR4_ATTRIB2', 'regCB_COLOR4_ATTRIB2_BASE_IDX',
    'regCB_COLOR4_ATTRIB_BASE_IDX', 'regCB_COLOR4_BASE',
    'regCB_COLOR4_BASE_BASE_IDX', 'regCB_COLOR4_BASE_EXT',
    'regCB_COLOR4_BASE_EXT_BASE_IDX', 'regCB_COLOR4_CLEAR_WORD0',
    'regCB_COLOR4_CLEAR_WORD0_BASE_IDX', 'regCB_COLOR4_CLEAR_WORD1',
    'regCB_COLOR4_CLEAR_WORD1_BASE_IDX', 'regCB_COLOR4_CMASK',
    'regCB_COLOR4_CMASK_BASE_EXT',
    'regCB_COLOR4_CMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR4_CMASK_BASE_IDX', 'regCB_COLOR4_DCC_BASE',
    'regCB_COLOR4_DCC_BASE_BASE_IDX', 'regCB_COLOR4_DCC_BASE_EXT',
    'regCB_COLOR4_DCC_BASE_EXT_BASE_IDX', 'regCB_COLOR4_DCC_CONTROL',
    'regCB_COLOR4_DCC_CONTROL_BASE_IDX', 'regCB_COLOR4_FMASK',
    'regCB_COLOR4_FMASK_BASE_EXT',
    'regCB_COLOR4_FMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR4_FMASK_BASE_IDX', 'regCB_COLOR4_INFO',
    'regCB_COLOR4_INFO_BASE_IDX', 'regCB_COLOR4_VIEW',
    'regCB_COLOR4_VIEW_BASE_IDX', 'regCB_COLOR5_ATTRIB',
    'regCB_COLOR5_ATTRIB2', 'regCB_COLOR5_ATTRIB2_BASE_IDX',
    'regCB_COLOR5_ATTRIB_BASE_IDX', 'regCB_COLOR5_BASE',
    'regCB_COLOR5_BASE_BASE_IDX', 'regCB_COLOR5_BASE_EXT',
    'regCB_COLOR5_BASE_EXT_BASE_IDX', 'regCB_COLOR5_CLEAR_WORD0',
    'regCB_COLOR5_CLEAR_WORD0_BASE_IDX', 'regCB_COLOR5_CLEAR_WORD1',
    'regCB_COLOR5_CLEAR_WORD1_BASE_IDX', 'regCB_COLOR5_CMASK',
    'regCB_COLOR5_CMASK_BASE_EXT',
    'regCB_COLOR5_CMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR5_CMASK_BASE_IDX', 'regCB_COLOR5_DCC_BASE',
    'regCB_COLOR5_DCC_BASE_BASE_IDX', 'regCB_COLOR5_DCC_BASE_EXT',
    'regCB_COLOR5_DCC_BASE_EXT_BASE_IDX', 'regCB_COLOR5_DCC_CONTROL',
    'regCB_COLOR5_DCC_CONTROL_BASE_IDX', 'regCB_COLOR5_FMASK',
    'regCB_COLOR5_FMASK_BASE_EXT',
    'regCB_COLOR5_FMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR5_FMASK_BASE_IDX', 'regCB_COLOR5_INFO',
    'regCB_COLOR5_INFO_BASE_IDX', 'regCB_COLOR5_VIEW',
    'regCB_COLOR5_VIEW_BASE_IDX', 'regCB_COLOR6_ATTRIB',
    'regCB_COLOR6_ATTRIB2', 'regCB_COLOR6_ATTRIB2_BASE_IDX',
    'regCB_COLOR6_ATTRIB_BASE_IDX', 'regCB_COLOR6_BASE',
    'regCB_COLOR6_BASE_BASE_IDX', 'regCB_COLOR6_BASE_EXT',
    'regCB_COLOR6_BASE_EXT_BASE_IDX', 'regCB_COLOR6_CLEAR_WORD0',
    'regCB_COLOR6_CLEAR_WORD0_BASE_IDX', 'regCB_COLOR6_CLEAR_WORD1',
    'regCB_COLOR6_CLEAR_WORD1_BASE_IDX', 'regCB_COLOR6_CMASK',
    'regCB_COLOR6_CMASK_BASE_EXT',
    'regCB_COLOR6_CMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR6_CMASK_BASE_IDX', 'regCB_COLOR6_DCC_BASE',
    'regCB_COLOR6_DCC_BASE_BASE_IDX', 'regCB_COLOR6_DCC_BASE_EXT',
    'regCB_COLOR6_DCC_BASE_EXT_BASE_IDX', 'regCB_COLOR6_DCC_CONTROL',
    'regCB_COLOR6_DCC_CONTROL_BASE_IDX', 'regCB_COLOR6_FMASK',
    'regCB_COLOR6_FMASK_BASE_EXT',
    'regCB_COLOR6_FMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR6_FMASK_BASE_IDX', 'regCB_COLOR6_INFO',
    'regCB_COLOR6_INFO_BASE_IDX', 'regCB_COLOR6_VIEW',
    'regCB_COLOR6_VIEW_BASE_IDX', 'regCB_COLOR7_ATTRIB',
    'regCB_COLOR7_ATTRIB2', 'regCB_COLOR7_ATTRIB2_BASE_IDX',
    'regCB_COLOR7_ATTRIB_BASE_IDX', 'regCB_COLOR7_BASE',
    'regCB_COLOR7_BASE_BASE_IDX', 'regCB_COLOR7_BASE_EXT',
    'regCB_COLOR7_BASE_EXT_BASE_IDX', 'regCB_COLOR7_CLEAR_WORD0',
    'regCB_COLOR7_CLEAR_WORD0_BASE_IDX', 'regCB_COLOR7_CLEAR_WORD1',
    'regCB_COLOR7_CLEAR_WORD1_BASE_IDX', 'regCB_COLOR7_CMASK',
    'regCB_COLOR7_CMASK_BASE_EXT',
    'regCB_COLOR7_CMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR7_CMASK_BASE_IDX', 'regCB_COLOR7_DCC_BASE',
    'regCB_COLOR7_DCC_BASE_BASE_IDX', 'regCB_COLOR7_DCC_BASE_EXT',
    'regCB_COLOR7_DCC_BASE_EXT_BASE_IDX', 'regCB_COLOR7_DCC_CONTROL',
    'regCB_COLOR7_DCC_CONTROL_BASE_IDX', 'regCB_COLOR7_FMASK',
    'regCB_COLOR7_FMASK_BASE_EXT',
    'regCB_COLOR7_FMASK_BASE_EXT_BASE_IDX',
    'regCB_COLOR7_FMASK_BASE_IDX', 'regCB_COLOR7_INFO',
    'regCB_COLOR7_INFO_BASE_IDX', 'regCB_COLOR7_VIEW',
    'regCB_COLOR7_VIEW_BASE_IDX', 'regCB_COLOR_CONTROL',
    'regCB_COLOR_CONTROL_BASE_IDX', 'regCB_DCC_CONFIG',
    'regCB_DCC_CONFIG_BASE_IDX', 'regCB_DCC_CONTROL',
    'regCB_DCC_CONTROL_BASE_IDX', 'regCB_HW_CONTROL',
    'regCB_HW_CONTROL_1', 'regCB_HW_CONTROL_1_BASE_IDX',
    'regCB_HW_CONTROL_2', 'regCB_HW_CONTROL_2_BASE_IDX',
    'regCB_HW_CONTROL_3', 'regCB_HW_CONTROL_3_BASE_IDX',
    'regCB_HW_CONTROL_BASE_IDX', 'regCB_HW_MEM_ARBITER_RD',
    'regCB_HW_MEM_ARBITER_RD_BASE_IDX', 'regCB_HW_MEM_ARBITER_WR',
    'regCB_HW_MEM_ARBITER_WR_BASE_IDX', 'regCB_MRT0_EPITCH',
    'regCB_MRT0_EPITCH_BASE_IDX', 'regCB_MRT1_EPITCH',
    'regCB_MRT1_EPITCH_BASE_IDX', 'regCB_MRT2_EPITCH',
    'regCB_MRT2_EPITCH_BASE_IDX', 'regCB_MRT3_EPITCH',
    'regCB_MRT3_EPITCH_BASE_IDX', 'regCB_MRT4_EPITCH',
    'regCB_MRT4_EPITCH_BASE_IDX', 'regCB_MRT5_EPITCH',
    'regCB_MRT5_EPITCH_BASE_IDX', 'regCB_MRT6_EPITCH',
    'regCB_MRT6_EPITCH_BASE_IDX', 'regCB_MRT7_EPITCH',
    'regCB_MRT7_EPITCH_BASE_IDX', 'regCB_PERFCOUNTER0_HI',
    'regCB_PERFCOUNTER0_HI_BASE_IDX', 'regCB_PERFCOUNTER0_LO',
    'regCB_PERFCOUNTER0_LO_BASE_IDX', 'regCB_PERFCOUNTER0_SELECT',
    'regCB_PERFCOUNTER0_SELECT1',
    'regCB_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regCB_PERFCOUNTER0_SELECT_BASE_IDX', 'regCB_PERFCOUNTER1_HI',
    'regCB_PERFCOUNTER1_HI_BASE_IDX', 'regCB_PERFCOUNTER1_LO',
    'regCB_PERFCOUNTER1_LO_BASE_IDX', 'regCB_PERFCOUNTER1_SELECT',
    'regCB_PERFCOUNTER1_SELECT_BASE_IDX', 'regCB_PERFCOUNTER2_HI',
    'regCB_PERFCOUNTER2_HI_BASE_IDX', 'regCB_PERFCOUNTER2_LO',
    'regCB_PERFCOUNTER2_LO_BASE_IDX', 'regCB_PERFCOUNTER2_SELECT',
    'regCB_PERFCOUNTER2_SELECT_BASE_IDX', 'regCB_PERFCOUNTER3_HI',
    'regCB_PERFCOUNTER3_HI_BASE_IDX', 'regCB_PERFCOUNTER3_LO',
    'regCB_PERFCOUNTER3_LO_BASE_IDX', 'regCB_PERFCOUNTER3_SELECT',
    'regCB_PERFCOUNTER3_SELECT_BASE_IDX', 'regCB_PERFCOUNTER_FILTER',
    'regCB_PERFCOUNTER_FILTER_BASE_IDX', 'regCB_SHADER_MASK',
    'regCB_SHADER_MASK_BASE_IDX', 'regCB_TARGET_MASK',
    'regCB_TARGET_MASK_BASE_IDX', 'regCC_GC_EDC_CONFIG',
    'regCC_GC_EDC_CONFIG_BASE_IDX', 'regCC_GC_PRIM_CONFIG',
    'regCC_GC_PRIM_CONFIG_BASE_IDX', 'regCC_GC_SHADER_ARRAY_CONFIG',
    'regCC_GC_SHADER_ARRAY_CONFIG_BASE_IDX',
    'regCC_GC_SHADER_RATE_CONFIG',
    'regCC_GC_SHADER_RATE_CONFIG_BASE_IDX',
    'regCC_RB_BACKEND_DISABLE', 'regCC_RB_BACKEND_DISABLE_BASE_IDX',
    'regCC_RB_DAISY_CHAIN', 'regCC_RB_DAISY_CHAIN_BASE_IDX',
    'regCC_RB_REDUNDANCY', 'regCC_RB_REDUNDANCY_BASE_IDX',
    'regCGTS_CU0_LDS_SQ_CTRL_REG',
    'regCGTS_CU0_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU0_SP0_CTRL_REG', 'regCGTS_CU0_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU0_SP1_CTRL_REG', 'regCGTS_CU0_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU0_TA_SQC_CTRL_REG',
    'regCGTS_CU0_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU0_TCPI_CTRL_REG', 'regCGTS_CU0_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU0_TD_TCP_CTRL_REG',
    'regCGTS_CU0_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU10_LDS_SQ_CTRL_REG',
    'regCGTS_CU10_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU10_SP0_CTRL_REG', 'regCGTS_CU10_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU10_SP1_CTRL_REG', 'regCGTS_CU10_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU10_TA_SQC_CTRL_REG',
    'regCGTS_CU10_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU10_TCPI_CTRL_REG',
    'regCGTS_CU10_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU10_TD_TCP_CTRL_REG',
    'regCGTS_CU10_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU11_LDS_SQ_CTRL_REG',
    'regCGTS_CU11_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU11_SP0_CTRL_REG', 'regCGTS_CU11_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU11_SP1_CTRL_REG', 'regCGTS_CU11_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU11_TA_SQC_CTRL_REG',
    'regCGTS_CU11_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU11_TCPI_CTRL_REG',
    'regCGTS_CU11_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU11_TD_TCP_CTRL_REG',
    'regCGTS_CU11_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU12_LDS_SQ_CTRL_REG',
    'regCGTS_CU12_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU12_SP0_CTRL_REG', 'regCGTS_CU12_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU12_SP1_CTRL_REG', 'regCGTS_CU12_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU12_TA_SQC_CTRL_REG',
    'regCGTS_CU12_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU12_TCPI_CTRL_REG',
    'regCGTS_CU12_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU12_TD_TCP_CTRL_REG',
    'regCGTS_CU12_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU13_LDS_SQ_CTRL_REG',
    'regCGTS_CU13_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU13_SP0_CTRL_REG', 'regCGTS_CU13_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU13_SP1_CTRL_REG', 'regCGTS_CU13_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU13_TA_SQC_CTRL_REG',
    'regCGTS_CU13_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU13_TCPI_CTRL_REG',
    'regCGTS_CU13_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU13_TD_TCP_CTRL_REG',
    'regCGTS_CU13_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU14_LDS_SQ_CTRL_REG',
    'regCGTS_CU14_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU14_SP0_CTRL_REG', 'regCGTS_CU14_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU14_SP1_CTRL_REG', 'regCGTS_CU14_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU14_TA_SQC_CTRL_REG',
    'regCGTS_CU14_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU14_TCPI_CTRL_REG',
    'regCGTS_CU14_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU14_TD_TCP_CTRL_REG',
    'regCGTS_CU14_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU15_LDS_SQ_CTRL_REG',
    'regCGTS_CU15_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU15_SP0_CTRL_REG', 'regCGTS_CU15_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU15_SP1_CTRL_REG', 'regCGTS_CU15_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU15_TA_SQC_CTRL_REG',
    'regCGTS_CU15_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU15_TCPI_CTRL_REG',
    'regCGTS_CU15_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU15_TD_TCP_CTRL_REG',
    'regCGTS_CU15_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU1_LDS_SQ_CTRL_REG',
    'regCGTS_CU1_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU1_SP0_CTRL_REG', 'regCGTS_CU1_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU1_SP1_CTRL_REG', 'regCGTS_CU1_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU1_TA_SQC_CTRL_REG',
    'regCGTS_CU1_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU1_TCPI_CTRL_REG', 'regCGTS_CU1_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU1_TD_TCP_CTRL_REG',
    'regCGTS_CU1_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU2_LDS_SQ_CTRL_REG',
    'regCGTS_CU2_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU2_SP0_CTRL_REG', 'regCGTS_CU2_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU2_SP1_CTRL_REG', 'regCGTS_CU2_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU2_TA_SQC_CTRL_REG',
    'regCGTS_CU2_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU2_TCPI_CTRL_REG', 'regCGTS_CU2_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU2_TD_TCP_CTRL_REG',
    'regCGTS_CU2_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU3_LDS_SQ_CTRL_REG',
    'regCGTS_CU3_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU3_SP0_CTRL_REG', 'regCGTS_CU3_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU3_SP1_CTRL_REG', 'regCGTS_CU3_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU3_TA_SQC_CTRL_REG',
    'regCGTS_CU3_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU3_TCPI_CTRL_REG', 'regCGTS_CU3_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU3_TD_TCP_CTRL_REG',
    'regCGTS_CU3_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU4_LDS_SQ_CTRL_REG',
    'regCGTS_CU4_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU4_SP0_CTRL_REG', 'regCGTS_CU4_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU4_SP1_CTRL_REG', 'regCGTS_CU4_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU4_TA_SQC_CTRL_REG',
    'regCGTS_CU4_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU4_TCPI_CTRL_REG', 'regCGTS_CU4_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU4_TD_TCP_CTRL_REG',
    'regCGTS_CU4_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU5_LDS_SQ_CTRL_REG',
    'regCGTS_CU5_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU5_SP0_CTRL_REG', 'regCGTS_CU5_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU5_SP1_CTRL_REG', 'regCGTS_CU5_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU5_TA_SQC_CTRL_REG',
    'regCGTS_CU5_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU5_TCPI_CTRL_REG', 'regCGTS_CU5_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU5_TD_TCP_CTRL_REG',
    'regCGTS_CU5_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU6_LDS_SQ_CTRL_REG',
    'regCGTS_CU6_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU6_SP0_CTRL_REG', 'regCGTS_CU6_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU6_SP1_CTRL_REG', 'regCGTS_CU6_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU6_TA_SQC_CTRL_REG',
    'regCGTS_CU6_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU6_TCPI_CTRL_REG', 'regCGTS_CU6_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU6_TD_TCP_CTRL_REG',
    'regCGTS_CU6_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU7_LDS_SQ_CTRL_REG',
    'regCGTS_CU7_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU7_SP0_CTRL_REG', 'regCGTS_CU7_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU7_SP1_CTRL_REG', 'regCGTS_CU7_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU7_TA_SQC_CTRL_REG',
    'regCGTS_CU7_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU7_TCPI_CTRL_REG', 'regCGTS_CU7_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU7_TD_TCP_CTRL_REG',
    'regCGTS_CU7_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU8_LDS_SQ_CTRL_REG',
    'regCGTS_CU8_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU8_SP0_CTRL_REG', 'regCGTS_CU8_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU8_SP1_CTRL_REG', 'regCGTS_CU8_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU8_TA_SQC_CTRL_REG',
    'regCGTS_CU8_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU8_TCPI_CTRL_REG', 'regCGTS_CU8_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU8_TD_TCP_CTRL_REG',
    'regCGTS_CU8_TD_TCP_CTRL_REG_BASE_IDX',
    'regCGTS_CU9_LDS_SQ_CTRL_REG',
    'regCGTS_CU9_LDS_SQ_CTRL_REG_BASE_IDX',
    'regCGTS_CU9_SP0_CTRL_REG', 'regCGTS_CU9_SP0_CTRL_REG_BASE_IDX',
    'regCGTS_CU9_SP1_CTRL_REG', 'regCGTS_CU9_SP1_CTRL_REG_BASE_IDX',
    'regCGTS_CU9_TA_SQC_CTRL_REG',
    'regCGTS_CU9_TA_SQC_CTRL_REG_BASE_IDX',
    'regCGTS_CU9_TCPI_CTRL_REG', 'regCGTS_CU9_TCPI_CTRL_REG_BASE_IDX',
    'regCGTS_CU9_TD_TCP_CTRL_REG',
    'regCGTS_CU9_TD_TCP_CTRL_REG_BASE_IDX', 'regCGTS_RD_CTRL_REG',
    'regCGTS_RD_CTRL_REG_BASE_IDX', 'regCGTS_RD_REG',
    'regCGTS_RD_REG_BASE_IDX', 'regCGTS_SM_CTRL_REG',
    'regCGTS_SM_CTRL_REG_BASE_IDX', 'regCGTS_TCC_DISABLE',
    'regCGTS_TCC_DISABLE_BASE_IDX', 'regCGTS_USER_TCC_DISABLE',
    'regCGTS_USER_TCC_DISABLE_BASE_IDX', 'regCGTT_BCI_CLK_CTRL',
    'regCGTT_BCI_CLK_CTRL_BASE_IDX', 'regCGTT_CPC_CLK_CTRL',
    'regCGTT_CPC_CLK_CTRL_BASE_IDX', 'regCGTT_CP_CLK_CTRL',
    'regCGTT_CP_CLK_CTRL_BASE_IDX', 'regCGTT_IA_CLK_CTRL',
    'regCGTT_IA_CLK_CTRL_BASE_IDX', 'regCGTT_PA_CLK_CTRL',
    'regCGTT_PA_CLK_CTRL_BASE_IDX', 'regCGTT_PC_CLK_CTRL',
    'regCGTT_PC_CLK_CTRL_BASE_IDX', 'regCGTT_RLC_CLK_CTRL',
    'regCGTT_RLC_CLK_CTRL_BASE_IDX', 'regCGTT_SC_CLK_CTRL0',
    'regCGTT_SC_CLK_CTRL0_BASE_IDX', 'regCGTT_SC_CLK_CTRL1',
    'regCGTT_SC_CLK_CTRL1_BASE_IDX', 'regCGTT_SC_CLK_CTRL2',
    'regCGTT_SC_CLK_CTRL2_BASE_IDX', 'regCGTT_SPIS_CLK_CTRL',
    'regCGTT_SPIS_CLK_CTRL_BASE_IDX', 'regCGTT_SPI_CLK_CTRL',
    'regCGTT_SPI_CLK_CTRL_BASE_IDX', 'regCGTT_SPI_PS_CLK_CTRL',
    'regCGTT_SPI_PS_CLK_CTRL_BASE_IDX', 'regCGTT_SQG_CLK_CTRL',
    'regCGTT_SQG_CLK_CTRL_BASE_IDX', 'regCGTT_SQ_CLK_CTRL',
    'regCGTT_SQ_CLK_CTRL_BASE_IDX', 'regCGTT_TCPF_CLK_CTRL',
    'regCGTT_TCPF_CLK_CTRL_BASE_IDX', 'regCGTT_TCPI_CLK_CTRL',
    'regCGTT_TCPI_CLK_CTRL_BASE_IDX', 'regCGTT_VGT_CLK_CTRL',
    'regCGTT_VGT_CLK_CTRL_BASE_IDX', 'regCGTT_WD_CLK_CTRL',
    'regCGTT_WD_CLK_CTRL_BASE_IDX', 'regCGTX_SPI_DEBUG_CLK_CTRL',
    'regCGTX_SPI_DEBUG_CLK_CTRL_BASE_IDX', 'regCOHER_DEST_BASE_0',
    'regCOHER_DEST_BASE_0_BASE_IDX', 'regCOHER_DEST_BASE_1',
    'regCOHER_DEST_BASE_1_BASE_IDX', 'regCOHER_DEST_BASE_2',
    'regCOHER_DEST_BASE_2_BASE_IDX', 'regCOHER_DEST_BASE_3',
    'regCOHER_DEST_BASE_3_BASE_IDX', 'regCOHER_DEST_BASE_HI_0',
    'regCOHER_DEST_BASE_HI_0_BASE_IDX', 'regCOHER_DEST_BASE_HI_1',
    'regCOHER_DEST_BASE_HI_1_BASE_IDX', 'regCOHER_DEST_BASE_HI_2',
    'regCOHER_DEST_BASE_HI_2_BASE_IDX', 'regCOHER_DEST_BASE_HI_3',
    'regCOHER_DEST_BASE_HI_3_BASE_IDX',
    'regCOMPUTE_CURRENT_LOGIC_XCC_ID',
    'regCOMPUTE_CURRENT_LOGIC_XCC_ID_BASE_IDX', 'regCOMPUTE_DIM_X',
    'regCOMPUTE_DIM_X_BASE_IDX', 'regCOMPUTE_DIM_Y',
    'regCOMPUTE_DIM_Y_BASE_IDX', 'regCOMPUTE_DIM_Z',
    'regCOMPUTE_DIM_Z_BASE_IDX', 'regCOMPUTE_DISPATCH_END',
    'regCOMPUTE_DISPATCH_END_BASE_IDX', 'regCOMPUTE_DISPATCH_ID',
    'regCOMPUTE_DISPATCH_ID_BASE_IDX',
    'regCOMPUTE_DISPATCH_INITIATOR',
    'regCOMPUTE_DISPATCH_INITIATOR_BASE_IDX',
    'regCOMPUTE_DISPATCH_PKT_ADDR_HI',
    'regCOMPUTE_DISPATCH_PKT_ADDR_HI_BASE_IDX',
    'regCOMPUTE_DISPATCH_PKT_ADDR_LO',
    'regCOMPUTE_DISPATCH_PKT_ADDR_LO_BASE_IDX',
    'regCOMPUTE_DISPATCH_SCRATCH_BASE_HI',
    'regCOMPUTE_DISPATCH_SCRATCH_BASE_HI_BASE_IDX',
    'regCOMPUTE_DISPATCH_SCRATCH_BASE_LO',
    'regCOMPUTE_DISPATCH_SCRATCH_BASE_LO_BASE_IDX',
    'regCOMPUTE_MISC_RESERVED', 'regCOMPUTE_MISC_RESERVED_BASE_IDX',
    'regCOMPUTE_NOWHERE', 'regCOMPUTE_NOWHERE_BASE_IDX',
    'regCOMPUTE_NUM_THREAD_X', 'regCOMPUTE_NUM_THREAD_X_BASE_IDX',
    'regCOMPUTE_NUM_THREAD_Y', 'regCOMPUTE_NUM_THREAD_Y_BASE_IDX',
    'regCOMPUTE_NUM_THREAD_Z', 'regCOMPUTE_NUM_THREAD_Z_BASE_IDX',
    'regCOMPUTE_PERFCOUNT_ENABLE',
    'regCOMPUTE_PERFCOUNT_ENABLE_BASE_IDX', 'regCOMPUTE_PGM_HI',
    'regCOMPUTE_PGM_HI_BASE_IDX', 'regCOMPUTE_PGM_LO',
    'regCOMPUTE_PGM_LO_BASE_IDX', 'regCOMPUTE_PGM_RSRC1',
    'regCOMPUTE_PGM_RSRC1_BASE_IDX', 'regCOMPUTE_PGM_RSRC2',
    'regCOMPUTE_PGM_RSRC2_BASE_IDX', 'regCOMPUTE_PGM_RSRC3',
    'regCOMPUTE_PGM_RSRC3_BASE_IDX', 'regCOMPUTE_PIPELINESTAT_ENABLE',
    'regCOMPUTE_PIPELINESTAT_ENABLE_BASE_IDX', 'regCOMPUTE_RELAUNCH',
    'regCOMPUTE_RELAUNCH_BASE_IDX', 'regCOMPUTE_RESOURCE_LIMITS',
    'regCOMPUTE_RESOURCE_LIMITS_BASE_IDX', 'regCOMPUTE_RESTART_X',
    'regCOMPUTE_RESTART_X_BASE_IDX', 'regCOMPUTE_RESTART_Y',
    'regCOMPUTE_RESTART_Y_BASE_IDX', 'regCOMPUTE_RESTART_Z',
    'regCOMPUTE_RESTART_Z_BASE_IDX', 'regCOMPUTE_SHADER_CHKSUM',
    'regCOMPUTE_SHADER_CHKSUM_BASE_IDX', 'regCOMPUTE_START_X',
    'regCOMPUTE_START_X_BASE_IDX', 'regCOMPUTE_START_Y',
    'regCOMPUTE_START_Y_BASE_IDX', 'regCOMPUTE_START_Z',
    'regCOMPUTE_START_Z_BASE_IDX',
    'regCOMPUTE_STATIC_THREAD_MGMT_SE0',
    'regCOMPUTE_STATIC_THREAD_MGMT_SE0_BASE_IDX',
    'regCOMPUTE_STATIC_THREAD_MGMT_SE1',
    'regCOMPUTE_STATIC_THREAD_MGMT_SE1_BASE_IDX',
    'regCOMPUTE_STATIC_THREAD_MGMT_SE2',
    'regCOMPUTE_STATIC_THREAD_MGMT_SE2_BASE_IDX',
    'regCOMPUTE_STATIC_THREAD_MGMT_SE3',
    'regCOMPUTE_STATIC_THREAD_MGMT_SE3_BASE_IDX',
    'regCOMPUTE_TG_CHUNK_SIZE', 'regCOMPUTE_TG_CHUNK_SIZE_BASE_IDX',
    'regCOMPUTE_THREADGROUP_ID', 'regCOMPUTE_THREADGROUP_ID_BASE_IDX',
    'regCOMPUTE_THREAD_TRACE_ENABLE',
    'regCOMPUTE_THREAD_TRACE_ENABLE_BASE_IDX',
    'regCOMPUTE_TMPRING_SIZE', 'regCOMPUTE_TMPRING_SIZE_BASE_IDX',
    'regCOMPUTE_USER_DATA_0', 'regCOMPUTE_USER_DATA_0_BASE_IDX',
    'regCOMPUTE_USER_DATA_1', 'regCOMPUTE_USER_DATA_10',
    'regCOMPUTE_USER_DATA_10_BASE_IDX', 'regCOMPUTE_USER_DATA_11',
    'regCOMPUTE_USER_DATA_11_BASE_IDX', 'regCOMPUTE_USER_DATA_12',
    'regCOMPUTE_USER_DATA_12_BASE_IDX', 'regCOMPUTE_USER_DATA_13',
    'regCOMPUTE_USER_DATA_13_BASE_IDX', 'regCOMPUTE_USER_DATA_14',
    'regCOMPUTE_USER_DATA_14_BASE_IDX', 'regCOMPUTE_USER_DATA_15',
    'regCOMPUTE_USER_DATA_15_BASE_IDX',
    'regCOMPUTE_USER_DATA_1_BASE_IDX', 'regCOMPUTE_USER_DATA_2',
    'regCOMPUTE_USER_DATA_2_BASE_IDX', 'regCOMPUTE_USER_DATA_3',
    'regCOMPUTE_USER_DATA_3_BASE_IDX', 'regCOMPUTE_USER_DATA_4',
    'regCOMPUTE_USER_DATA_4_BASE_IDX', 'regCOMPUTE_USER_DATA_5',
    'regCOMPUTE_USER_DATA_5_BASE_IDX', 'regCOMPUTE_USER_DATA_6',
    'regCOMPUTE_USER_DATA_6_BASE_IDX', 'regCOMPUTE_USER_DATA_7',
    'regCOMPUTE_USER_DATA_7_BASE_IDX', 'regCOMPUTE_USER_DATA_8',
    'regCOMPUTE_USER_DATA_8_BASE_IDX', 'regCOMPUTE_USER_DATA_9',
    'regCOMPUTE_USER_DATA_9_BASE_IDX', 'regCOMPUTE_VMID',
    'regCOMPUTE_VMID_BASE_IDX', 'regCOMPUTE_WAVE_RESTORE_ADDR_HI',
    'regCOMPUTE_WAVE_RESTORE_ADDR_HI_BASE_IDX',
    'regCOMPUTE_WAVE_RESTORE_ADDR_LO',
    'regCOMPUTE_WAVE_RESTORE_ADDR_LO_BASE_IDX',
    'regCPC_CE_ERR_STATUS_HI', 'regCPC_CE_ERR_STATUS_HI_BASE_IDX',
    'regCPC_CE_ERR_STATUS_LO', 'regCPC_CE_ERR_STATUS_LO_BASE_IDX',
    'regCPC_INT_ADDR', 'regCPC_INT_ADDR_BASE_IDX', 'regCPC_INT_CNTL',
    'regCPC_INT_CNTL_BASE_IDX', 'regCPC_INT_CNTX_ID',
    'regCPC_INT_CNTX_ID_BASE_IDX', 'regCPC_INT_INFO',
    'regCPC_INT_INFO_BASE_IDX', 'regCPC_INT_PASID',
    'regCPC_INT_PASID_BASE_IDX', 'regCPC_INT_STATUS',
    'regCPC_INT_STATUS_BASE_IDX', 'regCPC_LATENCY_STATS_DATA',
    'regCPC_LATENCY_STATS_DATA_BASE_IDX',
    'regCPC_LATENCY_STATS_SELECT',
    'regCPC_LATENCY_STATS_SELECT_BASE_IDX', 'regCPC_PERFCOUNTER0_HI',
    'regCPC_PERFCOUNTER0_HI_BASE_IDX', 'regCPC_PERFCOUNTER0_LO',
    'regCPC_PERFCOUNTER0_LO_BASE_IDX', 'regCPC_PERFCOUNTER0_SELECT',
    'regCPC_PERFCOUNTER0_SELECT1',
    'regCPC_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regCPC_PERFCOUNTER0_SELECT_BASE_IDX', 'regCPC_PERFCOUNTER1_HI',
    'regCPC_PERFCOUNTER1_HI_BASE_IDX', 'regCPC_PERFCOUNTER1_LO',
    'regCPC_PERFCOUNTER1_LO_BASE_IDX', 'regCPC_PERFCOUNTER1_SELECT',
    'regCPC_PERFCOUNTER1_SELECT_BASE_IDX', 'regCPC_PSP_DEBUG',
    'regCPC_PSP_DEBUG_BASE_IDX', 'regCPC_UE_ERR_STATUS_HI',
    'regCPC_UE_ERR_STATUS_HI_BASE_IDX', 'regCPC_UE_ERR_STATUS_LO',
    'regCPC_UE_ERR_STATUS_LO_BASE_IDX', 'regCPC_UTCL1_CNTL',
    'regCPC_UTCL1_CNTL_BASE_IDX', 'regCPC_UTCL1_ERROR',
    'regCPC_UTCL1_ERROR_BASE_IDX', 'regCPC_UTCL1_STATUS',
    'regCPC_UTCL1_STATUS_BASE_IDX', 'regCPF_CE_ERR_STATUS_HI',
    'regCPF_CE_ERR_STATUS_HI_BASE_IDX', 'regCPF_CE_ERR_STATUS_LO',
    'regCPF_CE_ERR_STATUS_LO_BASE_IDX', 'regCPF_LATENCY_STATS_DATA',
    'regCPF_LATENCY_STATS_DATA_BASE_IDX',
    'regCPF_LATENCY_STATS_SELECT',
    'regCPF_LATENCY_STATS_SELECT_BASE_IDX', 'regCPF_PERFCOUNTER0_HI',
    'regCPF_PERFCOUNTER0_HI_BASE_IDX', 'regCPF_PERFCOUNTER0_LO',
    'regCPF_PERFCOUNTER0_LO_BASE_IDX', 'regCPF_PERFCOUNTER0_SELECT',
    'regCPF_PERFCOUNTER0_SELECT1',
    'regCPF_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regCPF_PERFCOUNTER0_SELECT_BASE_IDX', 'regCPF_PERFCOUNTER1_HI',
    'regCPF_PERFCOUNTER1_HI_BASE_IDX', 'regCPF_PERFCOUNTER1_LO',
    'regCPF_PERFCOUNTER1_LO_BASE_IDX', 'regCPF_PERFCOUNTER1_SELECT',
    'regCPF_PERFCOUNTER1_SELECT_BASE_IDX',
    'regCPF_TC_PERF_COUNTER_WINDOW_SELECT',
    'regCPF_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX',
    'regCPF_UE_ERR_STATUS_HI', 'regCPF_UE_ERR_STATUS_HI_BASE_IDX',
    'regCPF_UE_ERR_STATUS_LO', 'regCPF_UE_ERR_STATUS_LO_BASE_IDX',
    'regCPF_UTCL1_CNTL', 'regCPF_UTCL1_CNTL_BASE_IDX',
    'regCPF_UTCL1_STATUS', 'regCPF_UTCL1_STATUS_BASE_IDX',
    'regCPG_CE_ERR_STATUS_HI', 'regCPG_CE_ERR_STATUS_HI_BASE_IDX',
    'regCPG_CE_ERR_STATUS_LO', 'regCPG_CE_ERR_STATUS_LO_BASE_IDX',
    'regCPG_LATENCY_STATS_DATA', 'regCPG_LATENCY_STATS_DATA_BASE_IDX',
    'regCPG_LATENCY_STATS_SELECT',
    'regCPG_LATENCY_STATS_SELECT_BASE_IDX', 'regCPG_PERFCOUNTER0_HI',
    'regCPG_PERFCOUNTER0_HI_BASE_IDX', 'regCPG_PERFCOUNTER0_LO',
    'regCPG_PERFCOUNTER0_LO_BASE_IDX', 'regCPG_PERFCOUNTER0_SELECT',
    'regCPG_PERFCOUNTER0_SELECT1',
    'regCPG_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regCPG_PERFCOUNTER0_SELECT_BASE_IDX', 'regCPG_PERFCOUNTER1_HI',
    'regCPG_PERFCOUNTER1_HI_BASE_IDX', 'regCPG_PERFCOUNTER1_LO',
    'regCPG_PERFCOUNTER1_LO_BASE_IDX', 'regCPG_PERFCOUNTER1_SELECT',
    'regCPG_PERFCOUNTER1_SELECT_BASE_IDX', 'regCPG_PSP_DEBUG',
    'regCPG_PSP_DEBUG_BASE_IDX',
    'regCPG_TC_PERF_COUNTER_WINDOW_SELECT',
    'regCPG_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX',
    'regCPG_UE_ERR_STATUS_HI', 'regCPG_UE_ERR_STATUS_HI_BASE_IDX',
    'regCPG_UE_ERR_STATUS_LO', 'regCPG_UE_ERR_STATUS_LO_BASE_IDX',
    'regCPG_UTCL1_CNTL', 'regCPG_UTCL1_CNTL_BASE_IDX',
    'regCPG_UTCL1_ERROR', 'regCPG_UTCL1_ERROR_BASE_IDX',
    'regCPG_UTCL1_STATUS', 'regCPG_UTCL1_STATUS_BASE_IDX',
    'regCP_APPEND_ADDR_HI', 'regCP_APPEND_ADDR_HI_BASE_IDX',
    'regCP_APPEND_ADDR_LO', 'regCP_APPEND_ADDR_LO_BASE_IDX',
    'regCP_APPEND_DATA_HI', 'regCP_APPEND_DATA_HI_BASE_IDX',
    'regCP_APPEND_DATA_LO', 'regCP_APPEND_DATA_LO_BASE_IDX',
    'regCP_APPEND_LAST_CS_FENCE_HI',
    'regCP_APPEND_LAST_CS_FENCE_HI_BASE_IDX',
    'regCP_APPEND_LAST_CS_FENCE_LO',
    'regCP_APPEND_LAST_CS_FENCE_LO_BASE_IDX',
    'regCP_APPEND_LAST_PS_FENCE_HI',
    'regCP_APPEND_LAST_PS_FENCE_HI_BASE_IDX',
    'regCP_APPEND_LAST_PS_FENCE_LO',
    'regCP_APPEND_LAST_PS_FENCE_LO_BASE_IDX', 'regCP_AQL_SMM_STATUS',
    'regCP_AQL_SMM_STATUS_BASE_IDX', 'regCP_ATOMIC_PREOP_HI',
    'regCP_ATOMIC_PREOP_HI_BASE_IDX', 'regCP_ATOMIC_PREOP_LO',
    'regCP_ATOMIC_PREOP_LO_BASE_IDX', 'regCP_BUSY_STAT',
    'regCP_BUSY_STAT_BASE_IDX', 'regCP_CEQ1_AVAIL',
    'regCP_CEQ1_AVAIL_BASE_IDX', 'regCP_CEQ2_AVAIL',
    'regCP_CEQ2_AVAIL_BASE_IDX', 'regCP_CE_COMPARE_COUNT',
    'regCP_CE_COMPARE_COUNT_BASE_IDX', 'regCP_CE_COMPLETION_STATUS',
    'regCP_CE_COMPLETION_STATUS_BASE_IDX', 'regCP_CE_COUNTER',
    'regCP_CE_COUNTER_BASE_IDX', 'regCP_CE_DE_COUNT',
    'regCP_CE_DE_COUNT_BASE_IDX', 'regCP_CE_F32_INTERRUPT',
    'regCP_CE_F32_INTERRUPT_BASE_IDX', 'regCP_CE_HEADER_DUMP',
    'regCP_CE_HEADER_DUMP_BASE_IDX', 'regCP_CE_IB1_BASE_HI',
    'regCP_CE_IB1_BASE_HI_BASE_IDX', 'regCP_CE_IB1_BASE_LO',
    'regCP_CE_IB1_BASE_LO_BASE_IDX', 'regCP_CE_IB1_BUFSZ',
    'regCP_CE_IB1_BUFSZ_BASE_IDX', 'regCP_CE_IB1_CMD_BUFSZ',
    'regCP_CE_IB1_CMD_BUFSZ_BASE_IDX', 'regCP_CE_IB1_OFFSET',
    'regCP_CE_IB1_OFFSET_BASE_IDX', 'regCP_CE_IB2_BASE_HI',
    'regCP_CE_IB2_BASE_HI_BASE_IDX', 'regCP_CE_IB2_BASE_LO',
    'regCP_CE_IB2_BASE_LO_BASE_IDX', 'regCP_CE_IB2_BUFSZ',
    'regCP_CE_IB2_BUFSZ_BASE_IDX', 'regCP_CE_IB2_CMD_BUFSZ',
    'regCP_CE_IB2_CMD_BUFSZ_BASE_IDX', 'regCP_CE_IB2_OFFSET',
    'regCP_CE_IB2_OFFSET_BASE_IDX', 'regCP_CE_INIT_BASE_HI',
    'regCP_CE_INIT_BASE_HI_BASE_IDX', 'regCP_CE_INIT_BASE_LO',
    'regCP_CE_INIT_BASE_LO_BASE_IDX', 'regCP_CE_INIT_BUFSZ',
    'regCP_CE_INIT_BUFSZ_BASE_IDX', 'regCP_CE_INIT_CMD_BUFSZ',
    'regCP_CE_INIT_CMD_BUFSZ_BASE_IDX', 'regCP_CE_INSTR_PNTR',
    'regCP_CE_INSTR_PNTR_BASE_IDX', 'regCP_CE_INTR_ROUTINE_START',
    'regCP_CE_INTR_ROUTINE_START_BASE_IDX',
    'regCP_CE_METADATA_BASE_ADDR',
    'regCP_CE_METADATA_BASE_ADDR_BASE_IDX',
    'regCP_CE_METADATA_BASE_ADDR_HI',
    'regCP_CE_METADATA_BASE_ADDR_HI_BASE_IDX',
    'regCP_CE_PRGRM_CNTR_START', 'regCP_CE_PRGRM_CNTR_START_BASE_IDX',
    'regCP_CE_RB_OFFSET', 'regCP_CE_RB_OFFSET_BASE_IDX',
    'regCP_CE_ROQ_IB1_STAT', 'regCP_CE_ROQ_IB1_STAT_BASE_IDX',
    'regCP_CE_ROQ_IB2_STAT', 'regCP_CE_ROQ_IB2_STAT_BASE_IDX',
    'regCP_CE_ROQ_RB_STAT', 'regCP_CE_ROQ_RB_STAT_BASE_IDX',
    'regCP_CE_UCODE_ADDR', 'regCP_CE_UCODE_ADDR_BASE_IDX',
    'regCP_CE_UCODE_DATA', 'regCP_CE_UCODE_DATA_BASE_IDX',
    'regCP_CMD_DATA', 'regCP_CMD_DATA_BASE_IDX', 'regCP_CMD_INDEX',
    'regCP_CMD_INDEX_BASE_IDX', 'regCP_CNTX_STAT',
    'regCP_CNTX_STAT_BASE_IDX', 'regCP_COHER_BASE',
    'regCP_COHER_BASE_BASE_IDX', 'regCP_COHER_BASE_HI',
    'regCP_COHER_BASE_HI_BASE_IDX', 'regCP_COHER_CNTL',
    'regCP_COHER_CNTL_BASE_IDX', 'regCP_COHER_SIZE',
    'regCP_COHER_SIZE_BASE_IDX', 'regCP_COHER_SIZE_HI',
    'regCP_COHER_SIZE_HI_BASE_IDX', 'regCP_COHER_START_DELAY',
    'regCP_COHER_START_DELAY_BASE_IDX', 'regCP_COHER_STATUS',
    'regCP_COHER_STATUS_BASE_IDX', 'regCP_CONTEXT_CNTL',
    'regCP_CONTEXT_CNTL_BASE_IDX', 'regCP_CPC_BUSY_STAT',
    'regCP_CPC_BUSY_STAT_BASE_IDX', 'regCP_CPC_DEBUG',
    'regCP_CPC_DEBUG_2', 'regCP_CPC_DEBUG_2_BASE_IDX',
    'regCP_CPC_DEBUG_BASE_IDX', 'regCP_CPC_DEBUG_CNTL',
    'regCP_CPC_DEBUG_CNTL_BASE_IDX', 'regCP_CPC_DSM_CNTL',
    'regCP_CPC_DSM_CNTL2', 'regCP_CPC_DSM_CNTL2A',
    'regCP_CPC_DSM_CNTL2A_BASE_IDX', 'regCP_CPC_DSM_CNTL2_BASE_IDX',
    'regCP_CPC_DSM_CNTL_BASE_IDX', 'regCP_CPC_GFX_CNTL',
    'regCP_CPC_GFX_CNTL_BASE_IDX', 'regCP_CPC_GRBM_FREE_COUNT',
    'regCP_CPC_GRBM_FREE_COUNT_BASE_IDX', 'regCP_CPC_HALT_HYST_COUNT',
    'regCP_CPC_HALT_HYST_COUNT_BASE_IDX', 'regCP_CPC_IC_BASE_CNTL',
    'regCP_CPC_IC_BASE_CNTL_BASE_IDX', 'regCP_CPC_IC_BASE_HI',
    'regCP_CPC_IC_BASE_HI_BASE_IDX', 'regCP_CPC_IC_BASE_LO',
    'regCP_CPC_IC_BASE_LO_BASE_IDX', 'regCP_CPC_IC_OP_CNTL',
    'regCP_CPC_IC_OP_CNTL_BASE_IDX', 'regCP_CPC_MGCG_SYNC_CNTL',
    'regCP_CPC_MGCG_SYNC_CNTL_BASE_IDX',
    'regCP_CPC_PRIV_VIOLATION_ADDR',
    'regCP_CPC_PRIV_VIOLATION_ADDR_BASE_IDX',
    'regCP_CPC_SCRATCH_DATA', 'regCP_CPC_SCRATCH_DATA_BASE_IDX',
    'regCP_CPC_SCRATCH_INDEX', 'regCP_CPC_SCRATCH_INDEX_BASE_IDX',
    'regCP_CPC_STALLED_STAT1', 'regCP_CPC_STALLED_STAT1_BASE_IDX',
    'regCP_CPC_STATUS', 'regCP_CPC_STATUS_BASE_IDX',
    'regCP_CPF_BUSY_STAT', 'regCP_CPF_BUSY_STAT_BASE_IDX',
    'regCP_CPF_DEBUG', 'regCP_CPF_DEBUG_BASE_IDX',
    'regCP_CPF_DEBUG_CNTL', 'regCP_CPF_DEBUG_CNTL_BASE_IDX',
    'regCP_CPF_DSM_CNTL', 'regCP_CPF_DSM_CNTL2',
    'regCP_CPF_DSM_CNTL2A', 'regCP_CPF_DSM_CNTL2A_BASE_IDX',
    'regCP_CPF_DSM_CNTL2_BASE_IDX', 'regCP_CPF_DSM_CNTL_BASE_IDX',
    'regCP_CPF_GRBM_FREE_COUNT', 'regCP_CPF_GRBM_FREE_COUNT_BASE_IDX',
    'regCP_CPF_STALLED_STAT1', 'regCP_CPF_STALLED_STAT1_BASE_IDX',
    'regCP_CPF_STATUS', 'regCP_CPF_STATUS_BASE_IDX',
    'regCP_CPG_DSM_CNTL', 'regCP_CPG_DSM_CNTL2',
    'regCP_CPG_DSM_CNTL2A', 'regCP_CPG_DSM_CNTL2A_BASE_IDX',
    'regCP_CPG_DSM_CNTL2_BASE_IDX', 'regCP_CPG_DSM_CNTL_BASE_IDX',
    'regCP_CSF_STAT', 'regCP_CSF_STAT_BASE_IDX', 'regCP_DEBUG',
    'regCP_DEBUG_BASE_IDX', 'regCP_DEBUG_CNTL',
    'regCP_DEBUG_CNTL_BASE_IDX', 'regCP_DEVICE_ID',
    'regCP_DEVICE_ID_BASE_IDX', 'regCP_DE_CE_COUNT',
    'regCP_DE_CE_COUNT_BASE_IDX', 'regCP_DE_DE_COUNT',
    'regCP_DE_DE_COUNT_BASE_IDX', 'regCP_DE_LAST_INVAL_COUNT',
    'regCP_DE_LAST_INVAL_COUNT_BASE_IDX', 'regCP_DFY_ADDR_HI',
    'regCP_DFY_ADDR_HI_BASE_IDX', 'regCP_DFY_ADDR_LO',
    'regCP_DFY_ADDR_LO_BASE_IDX', 'regCP_DFY_CMD',
    'regCP_DFY_CMD_BASE_IDX', 'regCP_DFY_CNTL',
    'regCP_DFY_CNTL_BASE_IDX', 'regCP_DFY_DATA_0',
    'regCP_DFY_DATA_0_BASE_IDX', 'regCP_DFY_DATA_1',
    'regCP_DFY_DATA_10', 'regCP_DFY_DATA_10_BASE_IDX',
    'regCP_DFY_DATA_11', 'regCP_DFY_DATA_11_BASE_IDX',
    'regCP_DFY_DATA_12', 'regCP_DFY_DATA_12_BASE_IDX',
    'regCP_DFY_DATA_13', 'regCP_DFY_DATA_13_BASE_IDX',
    'regCP_DFY_DATA_14', 'regCP_DFY_DATA_14_BASE_IDX',
    'regCP_DFY_DATA_15', 'regCP_DFY_DATA_15_BASE_IDX',
    'regCP_DFY_DATA_1_BASE_IDX', 'regCP_DFY_DATA_2',
    'regCP_DFY_DATA_2_BASE_IDX', 'regCP_DFY_DATA_3',
    'regCP_DFY_DATA_3_BASE_IDX', 'regCP_DFY_DATA_4',
    'regCP_DFY_DATA_4_BASE_IDX', 'regCP_DFY_DATA_5',
    'regCP_DFY_DATA_5_BASE_IDX', 'regCP_DFY_DATA_6',
    'regCP_DFY_DATA_6_BASE_IDX', 'regCP_DFY_DATA_7',
    'regCP_DFY_DATA_7_BASE_IDX', 'regCP_DFY_DATA_8',
    'regCP_DFY_DATA_8_BASE_IDX', 'regCP_DFY_DATA_9',
    'regCP_DFY_DATA_9_BASE_IDX', 'regCP_DFY_STAT',
    'regCP_DFY_STAT_BASE_IDX', 'regCP_DISPATCH_INDR_ADDR',
    'regCP_DISPATCH_INDR_ADDR_BASE_IDX',
    'regCP_DISPATCH_INDR_ADDR_HI',
    'regCP_DISPATCH_INDR_ADDR_HI_BASE_IDX', 'regCP_DMA_CNTL',
    'regCP_DMA_CNTL_BASE_IDX', 'regCP_DMA_ME_COMMAND',
    'regCP_DMA_ME_COMMAND_BASE_IDX', 'regCP_DMA_ME_CONTROL',
    'regCP_DMA_ME_CONTROL_BASE_IDX', 'regCP_DMA_ME_DST_ADDR',
    'regCP_DMA_ME_DST_ADDR_BASE_IDX', 'regCP_DMA_ME_DST_ADDR_HI',
    'regCP_DMA_ME_DST_ADDR_HI_BASE_IDX', 'regCP_DMA_ME_SRC_ADDR',
    'regCP_DMA_ME_SRC_ADDR_BASE_IDX', 'regCP_DMA_ME_SRC_ADDR_HI',
    'regCP_DMA_ME_SRC_ADDR_HI_BASE_IDX', 'regCP_DMA_PFP_COMMAND',
    'regCP_DMA_PFP_COMMAND_BASE_IDX', 'regCP_DMA_PFP_CONTROL',
    'regCP_DMA_PFP_CONTROL_BASE_IDX', 'regCP_DMA_PFP_DST_ADDR',
    'regCP_DMA_PFP_DST_ADDR_BASE_IDX', 'regCP_DMA_PFP_DST_ADDR_HI',
    'regCP_DMA_PFP_DST_ADDR_HI_BASE_IDX', 'regCP_DMA_PFP_SRC_ADDR',
    'regCP_DMA_PFP_SRC_ADDR_BASE_IDX', 'regCP_DMA_PFP_SRC_ADDR_HI',
    'regCP_DMA_PFP_SRC_ADDR_HI_BASE_IDX', 'regCP_DMA_READ_TAGS',
    'regCP_DMA_READ_TAGS_BASE_IDX', 'regCP_DRAW_INDX_INDR_ADDR',
    'regCP_DRAW_INDX_INDR_ADDR_BASE_IDX',
    'regCP_DRAW_INDX_INDR_ADDR_HI',
    'regCP_DRAW_INDX_INDR_ADDR_HI_BASE_IDX', 'regCP_DRAW_OBJECT',
    'regCP_DRAW_OBJECT_BASE_IDX', 'regCP_DRAW_OBJECT_COUNTER',
    'regCP_DRAW_OBJECT_COUNTER_BASE_IDX', 'regCP_DRAW_WINDOW_CNTL',
    'regCP_DRAW_WINDOW_CNTL_BASE_IDX', 'regCP_DRAW_WINDOW_HI',
    'regCP_DRAW_WINDOW_HI_BASE_IDX', 'regCP_DRAW_WINDOW_LO',
    'regCP_DRAW_WINDOW_LO_BASE_IDX', 'regCP_DRAW_WINDOW_MASK_HI',
    'regCP_DRAW_WINDOW_MASK_HI_BASE_IDX',
    'regCP_ECC_DMA_FIRST_OCCURRENCE',
    'regCP_ECC_DMA_FIRST_OCCURRENCE_BASE_IDX',
    'regCP_ECC_FIRSTOCCURRENCE', 'regCP_ECC_FIRSTOCCURRENCE_BASE_IDX',
    'regCP_ECC_FIRSTOCCURRENCE_RING0',
    'regCP_ECC_FIRSTOCCURRENCE_RING0_BASE_IDX',
    'regCP_ECC_FIRSTOCCURRENCE_RING1',
    'regCP_ECC_FIRSTOCCURRENCE_RING1_BASE_IDX',
    'regCP_ECC_FIRSTOCCURRENCE_RING2',
    'regCP_ECC_FIRSTOCCURRENCE_RING2_BASE_IDX', 'regCP_EDC_FUE_CNTL',
    'regCP_EDC_FUE_CNTL_BASE_IDX', 'regCP_EOPQ_WAIT_TIME',
    'regCP_EOPQ_WAIT_TIME_BASE_IDX', 'regCP_EOP_DONE_ADDR_HI',
    'regCP_EOP_DONE_ADDR_HI_BASE_IDX', 'regCP_EOP_DONE_ADDR_LO',
    'regCP_EOP_DONE_ADDR_LO_BASE_IDX', 'regCP_EOP_DONE_CNTX_ID',
    'regCP_EOP_DONE_CNTX_ID_BASE_IDX', 'regCP_EOP_DONE_DATA_CNTL',
    'regCP_EOP_DONE_DATA_CNTL_BASE_IDX', 'regCP_EOP_DONE_DATA_HI',
    'regCP_EOP_DONE_DATA_HI_BASE_IDX', 'regCP_EOP_DONE_DATA_LO',
    'regCP_EOP_DONE_DATA_LO_BASE_IDX', 'regCP_EOP_DONE_EVENT_CNTL',
    'regCP_EOP_DONE_EVENT_CNTL_BASE_IDX', 'regCP_EOP_LAST_FENCE_HI',
    'regCP_EOP_LAST_FENCE_HI_BASE_IDX', 'regCP_EOP_LAST_FENCE_LO',
    'regCP_EOP_LAST_FENCE_LO_BASE_IDX', 'regCP_FATAL_ERROR',
    'regCP_FATAL_ERROR_BASE_IDX', 'regCP_GDS_ATOMIC0_PREOP_HI',
    'regCP_GDS_ATOMIC0_PREOP_HI_BASE_IDX',
    'regCP_GDS_ATOMIC0_PREOP_LO',
    'regCP_GDS_ATOMIC0_PREOP_LO_BASE_IDX',
    'regCP_GDS_ATOMIC1_PREOP_HI',
    'regCP_GDS_ATOMIC1_PREOP_HI_BASE_IDX',
    'regCP_GDS_ATOMIC1_PREOP_LO',
    'regCP_GDS_ATOMIC1_PREOP_LO_BASE_IDX', 'regCP_GDS_BKUP_ADDR',
    'regCP_GDS_BKUP_ADDR_BASE_IDX', 'regCP_GDS_BKUP_ADDR_HI',
    'regCP_GDS_BKUP_ADDR_HI_BASE_IDX', 'regCP_GFX_ERROR',
    'regCP_GFX_ERROR_BASE_IDX', 'regCP_GFX_MQD_BASE_ADDR',
    'regCP_GFX_MQD_BASE_ADDR_BASE_IDX', 'regCP_GFX_MQD_BASE_ADDR_HI',
    'regCP_GFX_MQD_BASE_ADDR_HI_BASE_IDX', 'regCP_GFX_MQD_CONTROL',
    'regCP_GFX_MQD_CONTROL_BASE_IDX', 'regCP_GRBM_FREE_COUNT',
    'regCP_GRBM_FREE_COUNT_BASE_IDX', 'regCP_HPD_ROQ_OFFSETS',
    'regCP_HPD_ROQ_OFFSETS_BASE_IDX', 'regCP_HPD_STATUS0',
    'regCP_HPD_STATUS0_BASE_IDX', 'regCP_HPD_UTCL1_CNTL',
    'regCP_HPD_UTCL1_CNTL_BASE_IDX', 'regCP_HPD_UTCL1_ERROR',
    'regCP_HPD_UTCL1_ERROR_ADDR',
    'regCP_HPD_UTCL1_ERROR_ADDR_BASE_IDX',
    'regCP_HPD_UTCL1_ERROR_BASE_IDX', 'regCP_HQD_ACTIVE',
    'regCP_HQD_ACTIVE_BASE_IDX', 'regCP_HQD_AQL_CONTROL',
    'regCP_HQD_AQL_CONTROL_1', 'regCP_HQD_AQL_CONTROL_1_BASE_IDX',
    'regCP_HQD_AQL_CONTROL_BASE_IDX', 'regCP_HQD_AQL_DISPATCH_ID',
    'regCP_HQD_AQL_DISPATCH_ID_BASE_IDX',
    'regCP_HQD_AQL_DISPATCH_ID_HI',
    'regCP_HQD_AQL_DISPATCH_ID_HI_BASE_IDX',
    'regCP_HQD_ATOMIC0_PREOP_HI',
    'regCP_HQD_ATOMIC0_PREOP_HI_BASE_IDX',
    'regCP_HQD_ATOMIC0_PREOP_LO',
    'regCP_HQD_ATOMIC0_PREOP_LO_BASE_IDX',
    'regCP_HQD_ATOMIC1_PREOP_HI',
    'regCP_HQD_ATOMIC1_PREOP_HI_BASE_IDX',
    'regCP_HQD_ATOMIC1_PREOP_LO',
    'regCP_HQD_ATOMIC1_PREOP_LO_BASE_IDX',
    'regCP_HQD_CNTL_STACK_OFFSET',
    'regCP_HQD_CNTL_STACK_OFFSET_BASE_IDX',
    'regCP_HQD_CNTL_STACK_SIZE', 'regCP_HQD_CNTL_STACK_SIZE_BASE_IDX',
    'regCP_HQD_CTX_SAVE_BASE_ADDR_HI',
    'regCP_HQD_CTX_SAVE_BASE_ADDR_HI_BASE_IDX',
    'regCP_HQD_CTX_SAVE_BASE_ADDR_LO',
    'regCP_HQD_CTX_SAVE_BASE_ADDR_LO_BASE_IDX',
    'regCP_HQD_CTX_SAVE_CONTROL',
    'regCP_HQD_CTX_SAVE_CONTROL_BASE_IDX', 'regCP_HQD_CTX_SAVE_SIZE',
    'regCP_HQD_CTX_SAVE_SIZE_BASE_IDX', 'regCP_HQD_DEQUEUE_REQUEST',
    'regCP_HQD_DEQUEUE_REQUEST_BASE_IDX', 'regCP_HQD_DMA_OFFLOAD',
    'regCP_HQD_DMA_OFFLOAD_BASE_IDX', 'regCP_HQD_EOP_BASE_ADDR',
    'regCP_HQD_EOP_BASE_ADDR_BASE_IDX', 'regCP_HQD_EOP_BASE_ADDR_HI',
    'regCP_HQD_EOP_BASE_ADDR_HI_BASE_IDX', 'regCP_HQD_EOP_CONTROL',
    'regCP_HQD_EOP_CONTROL_BASE_IDX', 'regCP_HQD_EOP_EVENTS',
    'regCP_HQD_EOP_EVENTS_BASE_IDX', 'regCP_HQD_EOP_RPTR',
    'regCP_HQD_EOP_RPTR_BASE_IDX', 'regCP_HQD_EOP_WPTR',
    'regCP_HQD_EOP_WPTR_BASE_IDX', 'regCP_HQD_EOP_WPTR_MEM',
    'regCP_HQD_EOP_WPTR_MEM_BASE_IDX', 'regCP_HQD_ERROR',
    'regCP_HQD_ERROR_BASE_IDX', 'regCP_HQD_GDS_RESOURCE_STATE',
    'regCP_HQD_GDS_RESOURCE_STATE_BASE_IDX', 'regCP_HQD_GFX_CONTROL',
    'regCP_HQD_GFX_CONTROL_BASE_IDX', 'regCP_HQD_GFX_STATUS',
    'regCP_HQD_GFX_STATUS_BASE_IDX', 'regCP_HQD_HQ_CONTROL0',
    'regCP_HQD_HQ_CONTROL0_BASE_IDX', 'regCP_HQD_HQ_CONTROL1',
    'regCP_HQD_HQ_CONTROL1_BASE_IDX', 'regCP_HQD_HQ_SCHEDULER0',
    'regCP_HQD_HQ_SCHEDULER0_BASE_IDX', 'regCP_HQD_HQ_SCHEDULER1',
    'regCP_HQD_HQ_SCHEDULER1_BASE_IDX', 'regCP_HQD_HQ_STATUS0',
    'regCP_HQD_HQ_STATUS0_BASE_IDX', 'regCP_HQD_HQ_STATUS1',
    'regCP_HQD_HQ_STATUS1_BASE_IDX', 'regCP_HQD_IB_BASE_ADDR',
    'regCP_HQD_IB_BASE_ADDR_BASE_IDX', 'regCP_HQD_IB_BASE_ADDR_HI',
    'regCP_HQD_IB_BASE_ADDR_HI_BASE_IDX', 'regCP_HQD_IB_CONTROL',
    'regCP_HQD_IB_CONTROL_BASE_IDX', 'regCP_HQD_IB_RPTR',
    'regCP_HQD_IB_RPTR_BASE_IDX', 'regCP_HQD_IQ_RPTR',
    'regCP_HQD_IQ_RPTR_BASE_IDX', 'regCP_HQD_IQ_TIMER',
    'regCP_HQD_IQ_TIMER_BASE_IDX', 'regCP_HQD_MSG_TYPE',
    'regCP_HQD_MSG_TYPE_BASE_IDX', 'regCP_HQD_OFFLOAD',
    'regCP_HQD_OFFLOAD_BASE_IDX', 'regCP_HQD_PERSISTENT_STATE',
    'regCP_HQD_PERSISTENT_STATE_BASE_IDX', 'regCP_HQD_PIPE_PRIORITY',
    'regCP_HQD_PIPE_PRIORITY_BASE_IDX', 'regCP_HQD_PQ_BASE',
    'regCP_HQD_PQ_BASE_BASE_IDX', 'regCP_HQD_PQ_BASE_HI',
    'regCP_HQD_PQ_BASE_HI_BASE_IDX', 'regCP_HQD_PQ_CONTROL',
    'regCP_HQD_PQ_CONTROL_BASE_IDX', 'regCP_HQD_PQ_DOORBELL_CONTROL',
    'regCP_HQD_PQ_DOORBELL_CONTROL_BASE_IDX', 'regCP_HQD_PQ_RPTR',
    'regCP_HQD_PQ_RPTR_BASE_IDX', 'regCP_HQD_PQ_RPTR_REPORT_ADDR',
    'regCP_HQD_PQ_RPTR_REPORT_ADDR_BASE_IDX',
    'regCP_HQD_PQ_RPTR_REPORT_ADDR_HI',
    'regCP_HQD_PQ_RPTR_REPORT_ADDR_HI_BASE_IDX',
    'regCP_HQD_PQ_WPTR_HI', 'regCP_HQD_PQ_WPTR_HI_BASE_IDX',
    'regCP_HQD_PQ_WPTR_LO', 'regCP_HQD_PQ_WPTR_LO_BASE_IDX',
    'regCP_HQD_PQ_WPTR_POLL_ADDR',
    'regCP_HQD_PQ_WPTR_POLL_ADDR_BASE_IDX',
    'regCP_HQD_PQ_WPTR_POLL_ADDR_HI',
    'regCP_HQD_PQ_WPTR_POLL_ADDR_HI_BASE_IDX', 'regCP_HQD_QUANTUM',
    'regCP_HQD_QUANTUM_BASE_IDX', 'regCP_HQD_QUEUE_PRIORITY',
    'regCP_HQD_QUEUE_PRIORITY_BASE_IDX', 'regCP_HQD_SEMA_CMD',
    'regCP_HQD_SEMA_CMD_BASE_IDX', 'regCP_HQD_VMID',
    'regCP_HQD_VMID_BASE_IDX', 'regCP_HQD_WG_STATE_OFFSET',
    'regCP_HQD_WG_STATE_OFFSET_BASE_IDX', 'regCP_HYP_CE_UCODE_ADDR',
    'regCP_HYP_CE_UCODE_ADDR_BASE_IDX', 'regCP_HYP_CE_UCODE_CHKSUM',
    'regCP_HYP_CE_UCODE_CHKSUM_BASE_IDX', 'regCP_HYP_CE_UCODE_DATA',
    'regCP_HYP_CE_UCODE_DATA_BASE_IDX', 'regCP_HYP_MEC1_UCODE_ADDR',
    'regCP_HYP_MEC1_UCODE_ADDR_BASE_IDX', 'regCP_HYP_MEC1_UCODE_DATA',
    'regCP_HYP_MEC1_UCODE_DATA_BASE_IDX', 'regCP_HYP_MEC2_UCODE_ADDR',
    'regCP_HYP_MEC2_UCODE_ADDR_BASE_IDX', 'regCP_HYP_MEC2_UCODE_DATA',
    'regCP_HYP_MEC2_UCODE_DATA_BASE_IDX',
    'regCP_HYP_MEC_ME1_UCODE_CHKSUM',
    'regCP_HYP_MEC_ME1_UCODE_CHKSUM_BASE_IDX',
    'regCP_HYP_MEC_ME2_UCODE_CHKSUM',
    'regCP_HYP_MEC_ME2_UCODE_CHKSUM_BASE_IDX',
    'regCP_HYP_ME_UCODE_ADDR', 'regCP_HYP_ME_UCODE_ADDR_BASE_IDX',
    'regCP_HYP_ME_UCODE_CHKSUM', 'regCP_HYP_ME_UCODE_CHKSUM_BASE_IDX',
    'regCP_HYP_ME_UCODE_DATA', 'regCP_HYP_ME_UCODE_DATA_BASE_IDX',
    'regCP_HYP_PFP_UCODE_ADDR', 'regCP_HYP_PFP_UCODE_ADDR_BASE_IDX',
    'regCP_HYP_PFP_UCODE_CHKSUM',
    'regCP_HYP_PFP_UCODE_CHKSUM_BASE_IDX', 'regCP_HYP_PFP_UCODE_DATA',
    'regCP_HYP_PFP_UCODE_DATA_BASE_IDX', 'regCP_HYP_XCP_CTL',
    'regCP_HYP_XCP_CTL_BASE_IDX', 'regCP_IB1_BASE_HI',
    'regCP_IB1_BASE_HI_BASE_IDX', 'regCP_IB1_BASE_LO',
    'regCP_IB1_BASE_LO_BASE_IDX', 'regCP_IB1_BUFSZ',
    'regCP_IB1_BUFSZ_BASE_IDX', 'regCP_IB1_CMD_BUFSZ',
    'regCP_IB1_CMD_BUFSZ_BASE_IDX', 'regCP_IB1_OFFSET',
    'regCP_IB1_OFFSET_BASE_IDX', 'regCP_IB1_PREAMBLE_BEGIN',
    'regCP_IB1_PREAMBLE_BEGIN_BASE_IDX', 'regCP_IB1_PREAMBLE_END',
    'regCP_IB1_PREAMBLE_END_BASE_IDX', 'regCP_IB2_BASE_HI',
    'regCP_IB2_BASE_HI_BASE_IDX', 'regCP_IB2_BASE_LO',
    'regCP_IB2_BASE_LO_BASE_IDX', 'regCP_IB2_BUFSZ',
    'regCP_IB2_BUFSZ_BASE_IDX', 'regCP_IB2_CMD_BUFSZ',
    'regCP_IB2_CMD_BUFSZ_BASE_IDX', 'regCP_IB2_OFFSET',
    'regCP_IB2_OFFSET_BASE_IDX', 'regCP_IB2_PREAMBLE_BEGIN',
    'regCP_IB2_PREAMBLE_BEGIN_BASE_IDX', 'regCP_IB2_PREAMBLE_END',
    'regCP_IB2_PREAMBLE_END_BASE_IDX', 'regCP_INDEX_BASE_ADDR',
    'regCP_INDEX_BASE_ADDR_BASE_IDX', 'regCP_INDEX_BASE_ADDR_HI',
    'regCP_INDEX_BASE_ADDR_HI_BASE_IDX', 'regCP_INDEX_TYPE',
    'regCP_INDEX_TYPE_BASE_IDX', 'regCP_INT_CNTL',
    'regCP_INT_CNTL_BASE_IDX', 'regCP_INT_CNTL_RING0',
    'regCP_INT_CNTL_RING0_BASE_IDX', 'regCP_INT_CNTL_RING1',
    'regCP_INT_CNTL_RING1_BASE_IDX', 'regCP_INT_CNTL_RING2',
    'regCP_INT_CNTL_RING2_BASE_IDX', 'regCP_INT_STATUS',
    'regCP_INT_STATUS_BASE_IDX', 'regCP_INT_STATUS_RING0',
    'regCP_INT_STATUS_RING0_BASE_IDX', 'regCP_INT_STATUS_RING1',
    'regCP_INT_STATUS_RING1_BASE_IDX', 'regCP_INT_STATUS_RING2',
    'regCP_INT_STATUS_RING2_BASE_IDX', 'regCP_INT_STAT_DEBUG',
    'regCP_INT_STAT_DEBUG_BASE_IDX', 'regCP_IQ_WAIT_TIME1',
    'regCP_IQ_WAIT_TIME1_BASE_IDX', 'regCP_IQ_WAIT_TIME2',
    'regCP_IQ_WAIT_TIME2_BASE_IDX', 'regCP_MAX_CONTEXT',
    'regCP_MAX_CONTEXT_BASE_IDX', 'regCP_ME0_PIPE0_PRIORITY',
    'regCP_ME0_PIPE0_PRIORITY_BASE_IDX', 'regCP_ME0_PIPE0_VMID',
    'regCP_ME0_PIPE0_VMID_BASE_IDX', 'regCP_ME0_PIPE1_PRIORITY',
    'regCP_ME0_PIPE1_PRIORITY_BASE_IDX', 'regCP_ME0_PIPE1_VMID',
    'regCP_ME0_PIPE1_VMID_BASE_IDX', 'regCP_ME0_PIPE2_PRIORITY',
    'regCP_ME0_PIPE2_PRIORITY_BASE_IDX',
    'regCP_ME0_PIPE_PRIORITY_CNTS',
    'regCP_ME0_PIPE_PRIORITY_CNTS_BASE_IDX',
    'regCP_ME1_INT_STAT_DEBUG', 'regCP_ME1_INT_STAT_DEBUG_BASE_IDX',
    'regCP_ME1_PIPE0_INT_CNTL', 'regCP_ME1_PIPE0_INT_CNTL_BASE_IDX',
    'regCP_ME1_PIPE0_INT_STATUS',
    'regCP_ME1_PIPE0_INT_STATUS_BASE_IDX', 'regCP_ME1_PIPE0_PRIORITY',
    'regCP_ME1_PIPE0_PRIORITY_BASE_IDX', 'regCP_ME1_PIPE1_INT_CNTL',
    'regCP_ME1_PIPE1_INT_CNTL_BASE_IDX', 'regCP_ME1_PIPE1_INT_STATUS',
    'regCP_ME1_PIPE1_INT_STATUS_BASE_IDX', 'regCP_ME1_PIPE1_PRIORITY',
    'regCP_ME1_PIPE1_PRIORITY_BASE_IDX', 'regCP_ME1_PIPE2_INT_CNTL',
    'regCP_ME1_PIPE2_INT_CNTL_BASE_IDX', 'regCP_ME1_PIPE2_INT_STATUS',
    'regCP_ME1_PIPE2_INT_STATUS_BASE_IDX', 'regCP_ME1_PIPE2_PRIORITY',
    'regCP_ME1_PIPE2_PRIORITY_BASE_IDX', 'regCP_ME1_PIPE3_INT_CNTL',
    'regCP_ME1_PIPE3_INT_CNTL_BASE_IDX', 'regCP_ME1_PIPE3_INT_STATUS',
    'regCP_ME1_PIPE3_INT_STATUS_BASE_IDX', 'regCP_ME1_PIPE3_PRIORITY',
    'regCP_ME1_PIPE3_PRIORITY_BASE_IDX',
    'regCP_ME1_PIPE_PRIORITY_CNTS',
    'regCP_ME1_PIPE_PRIORITY_CNTS_BASE_IDX',
    'regCP_ME2_INT_STAT_DEBUG', 'regCP_ME2_INT_STAT_DEBUG_BASE_IDX',
    'regCP_ME2_PIPE0_INT_CNTL', 'regCP_ME2_PIPE0_INT_CNTL_BASE_IDX',
    'regCP_ME2_PIPE0_INT_STATUS',
    'regCP_ME2_PIPE0_INT_STATUS_BASE_IDX', 'regCP_ME2_PIPE0_PRIORITY',
    'regCP_ME2_PIPE0_PRIORITY_BASE_IDX', 'regCP_ME2_PIPE1_INT_CNTL',
    'regCP_ME2_PIPE1_INT_CNTL_BASE_IDX', 'regCP_ME2_PIPE1_INT_STATUS',
    'regCP_ME2_PIPE1_INT_STATUS_BASE_IDX', 'regCP_ME2_PIPE1_PRIORITY',
    'regCP_ME2_PIPE1_PRIORITY_BASE_IDX', 'regCP_ME2_PIPE2_INT_CNTL',
    'regCP_ME2_PIPE2_INT_CNTL_BASE_IDX', 'regCP_ME2_PIPE2_INT_STATUS',
    'regCP_ME2_PIPE2_INT_STATUS_BASE_IDX', 'regCP_ME2_PIPE2_PRIORITY',
    'regCP_ME2_PIPE2_PRIORITY_BASE_IDX', 'regCP_ME2_PIPE3_INT_CNTL',
    'regCP_ME2_PIPE3_INT_CNTL_BASE_IDX', 'regCP_ME2_PIPE3_INT_STATUS',
    'regCP_ME2_PIPE3_INT_STATUS_BASE_IDX', 'regCP_ME2_PIPE3_PRIORITY',
    'regCP_ME2_PIPE3_PRIORITY_BASE_IDX',
    'regCP_ME2_PIPE_PRIORITY_CNTS',
    'regCP_ME2_PIPE_PRIORITY_CNTS_BASE_IDX',
    'regCP_MEC1_F32_INTERRUPT', 'regCP_MEC1_F32_INTERRUPT_BASE_IDX',
    'regCP_MEC1_F32_INT_DIS', 'regCP_MEC1_F32_INT_DIS_BASE_IDX',
    'regCP_MEC1_INSTR_PNTR', 'regCP_MEC1_INSTR_PNTR_BASE_IDX',
    'regCP_MEC1_INTR_ROUTINE_START',
    'regCP_MEC1_INTR_ROUTINE_START_BASE_IDX',
    'regCP_MEC1_PRGRM_CNTR_START',
    'regCP_MEC1_PRGRM_CNTR_START_BASE_IDX',
    'regCP_MEC2_F32_INTERRUPT', 'regCP_MEC2_F32_INTERRUPT_BASE_IDX',
    'regCP_MEC2_F32_INT_DIS', 'regCP_MEC2_F32_INT_DIS_BASE_IDX',
    'regCP_MEC2_INSTR_PNTR', 'regCP_MEC2_INSTR_PNTR_BASE_IDX',
    'regCP_MEC2_INTR_ROUTINE_START',
    'regCP_MEC2_INTR_ROUTINE_START_BASE_IDX',
    'regCP_MEC2_PRGRM_CNTR_START',
    'regCP_MEC2_PRGRM_CNTR_START_BASE_IDX', 'regCP_MEC_CNTL',
    'regCP_MEC_CNTL_BASE_IDX', 'regCP_MEC_DOORBELL_RANGE_LOWER',
    'regCP_MEC_DOORBELL_RANGE_LOWER_BASE_IDX',
    'regCP_MEC_DOORBELL_RANGE_UPPER',
    'regCP_MEC_DOORBELL_RANGE_UPPER_BASE_IDX',
    'regCP_MEC_ME1_HEADER_DUMP', 'regCP_MEC_ME1_HEADER_DUMP_BASE_IDX',
    'regCP_MEC_ME1_UCODE_ADDR', 'regCP_MEC_ME1_UCODE_ADDR_BASE_IDX',
    'regCP_MEC_ME1_UCODE_DATA', 'regCP_MEC_ME1_UCODE_DATA_BASE_IDX',
    'regCP_MEC_ME2_HEADER_DUMP', 'regCP_MEC_ME2_HEADER_DUMP_BASE_IDX',
    'regCP_MEC_ME2_UCODE_ADDR', 'regCP_MEC_ME2_UCODE_ADDR_BASE_IDX',
    'regCP_MEC_ME2_UCODE_DATA', 'regCP_MEC_ME2_UCODE_DATA_BASE_IDX',
    'regCP_MEM_SLP_CNTL', 'regCP_MEM_SLP_CNTL_BASE_IDX',
    'regCP_MEQ_AVAIL', 'regCP_MEQ_AVAIL_BASE_IDX', 'regCP_MEQ_STAT',
    'regCP_MEQ_STAT_BASE_IDX', 'regCP_MEQ_STQ_THRESHOLD',
    'regCP_MEQ_STQ_THRESHOLD_BASE_IDX', 'regCP_MEQ_THRESHOLDS',
    'regCP_MEQ_THRESHOLDS_BASE_IDX', 'regCP_ME_ATOMIC_PREOP_HI',
    'regCP_ME_ATOMIC_PREOP_HI_BASE_IDX', 'regCP_ME_ATOMIC_PREOP_LO',
    'regCP_ME_ATOMIC_PREOP_LO_BASE_IDX', 'regCP_ME_CNTL',
    'regCP_ME_CNTL_BASE_IDX', 'regCP_ME_COHER_BASE',
    'regCP_ME_COHER_BASE_BASE_IDX', 'regCP_ME_COHER_BASE_HI',
    'regCP_ME_COHER_BASE_HI_BASE_IDX', 'regCP_ME_COHER_CNTL',
    'regCP_ME_COHER_CNTL_BASE_IDX', 'regCP_ME_COHER_SIZE',
    'regCP_ME_COHER_SIZE_BASE_IDX', 'regCP_ME_COHER_SIZE_HI',
    'regCP_ME_COHER_SIZE_HI_BASE_IDX', 'regCP_ME_COHER_STATUS',
    'regCP_ME_COHER_STATUS_BASE_IDX', 'regCP_ME_F32_INTERRUPT',
    'regCP_ME_F32_INTERRUPT_BASE_IDX',
    'regCP_ME_GDS_ATOMIC0_PREOP_HI',
    'regCP_ME_GDS_ATOMIC0_PREOP_HI_BASE_IDX',
    'regCP_ME_GDS_ATOMIC0_PREOP_LO',
    'regCP_ME_GDS_ATOMIC0_PREOP_LO_BASE_IDX',
    'regCP_ME_GDS_ATOMIC1_PREOP_HI',
    'regCP_ME_GDS_ATOMIC1_PREOP_HI_BASE_IDX',
    'regCP_ME_GDS_ATOMIC1_PREOP_LO',
    'regCP_ME_GDS_ATOMIC1_PREOP_LO_BASE_IDX', 'regCP_ME_HEADER_DUMP',
    'regCP_ME_HEADER_DUMP_BASE_IDX', 'regCP_ME_INSTR_PNTR',
    'regCP_ME_INSTR_PNTR_BASE_IDX', 'regCP_ME_INTR_ROUTINE_START',
    'regCP_ME_INTR_ROUTINE_START_BASE_IDX', 'regCP_ME_MC_RADDR_HI',
    'regCP_ME_MC_RADDR_HI_BASE_IDX', 'regCP_ME_MC_RADDR_LO',
    'regCP_ME_MC_RADDR_LO_BASE_IDX', 'regCP_ME_MC_WADDR_HI',
    'regCP_ME_MC_WADDR_HI_BASE_IDX', 'regCP_ME_MC_WADDR_LO',
    'regCP_ME_MC_WADDR_LO_BASE_IDX', 'regCP_ME_MC_WDATA_HI',
    'regCP_ME_MC_WDATA_HI_BASE_IDX', 'regCP_ME_MC_WDATA_LO',
    'regCP_ME_MC_WDATA_LO_BASE_IDX', 'regCP_ME_PREEMPTION',
    'regCP_ME_PREEMPTION_BASE_IDX', 'regCP_ME_PRGRM_CNTR_START',
    'regCP_ME_PRGRM_CNTR_START_BASE_IDX', 'regCP_ME_RAM_DATA',
    'regCP_ME_RAM_DATA_BASE_IDX', 'regCP_ME_RAM_RADDR',
    'regCP_ME_RAM_RADDR_BASE_IDX', 'regCP_ME_RAM_WADDR',
    'regCP_ME_RAM_WADDR_BASE_IDX', 'regCP_MQD_BASE_ADDR',
    'regCP_MQD_BASE_ADDR_BASE_IDX', 'regCP_MQD_BASE_ADDR_HI',
    'regCP_MQD_BASE_ADDR_HI_BASE_IDX', 'regCP_MQD_CONTROL',
    'regCP_MQD_CONTROL_BASE_IDX', 'regCP_NUM_PRIM_NEEDED_COUNT0_HI',
    'regCP_NUM_PRIM_NEEDED_COUNT0_HI_BASE_IDX',
    'regCP_NUM_PRIM_NEEDED_COUNT0_LO',
    'regCP_NUM_PRIM_NEEDED_COUNT0_LO_BASE_IDX',
    'regCP_NUM_PRIM_NEEDED_COUNT1_HI',
    'regCP_NUM_PRIM_NEEDED_COUNT1_HI_BASE_IDX',
    'regCP_NUM_PRIM_NEEDED_COUNT1_LO',
    'regCP_NUM_PRIM_NEEDED_COUNT1_LO_BASE_IDX',
    'regCP_NUM_PRIM_NEEDED_COUNT2_HI',
    'regCP_NUM_PRIM_NEEDED_COUNT2_HI_BASE_IDX',
    'regCP_NUM_PRIM_NEEDED_COUNT2_LO',
    'regCP_NUM_PRIM_NEEDED_COUNT2_LO_BASE_IDX',
    'regCP_NUM_PRIM_NEEDED_COUNT3_HI',
    'regCP_NUM_PRIM_NEEDED_COUNT3_HI_BASE_IDX',
    'regCP_NUM_PRIM_NEEDED_COUNT3_LO',
    'regCP_NUM_PRIM_NEEDED_COUNT3_LO_BASE_IDX',
    'regCP_NUM_PRIM_WRITTEN_COUNT0_HI',
    'regCP_NUM_PRIM_WRITTEN_COUNT0_HI_BASE_IDX',
    'regCP_NUM_PRIM_WRITTEN_COUNT0_LO',
    'regCP_NUM_PRIM_WRITTEN_COUNT0_LO_BASE_IDX',
    'regCP_NUM_PRIM_WRITTEN_COUNT1_HI',
    'regCP_NUM_PRIM_WRITTEN_COUNT1_HI_BASE_IDX',
    'regCP_NUM_PRIM_WRITTEN_COUNT1_LO',
    'regCP_NUM_PRIM_WRITTEN_COUNT1_LO_BASE_IDX',
    'regCP_NUM_PRIM_WRITTEN_COUNT2_HI',
    'regCP_NUM_PRIM_WRITTEN_COUNT2_HI_BASE_IDX',
    'regCP_NUM_PRIM_WRITTEN_COUNT2_LO',
    'regCP_NUM_PRIM_WRITTEN_COUNT2_LO_BASE_IDX',
    'regCP_NUM_PRIM_WRITTEN_COUNT3_HI',
    'regCP_NUM_PRIM_WRITTEN_COUNT3_HI_BASE_IDX',
    'regCP_NUM_PRIM_WRITTEN_COUNT3_LO',
    'regCP_NUM_PRIM_WRITTEN_COUNT3_LO_BASE_IDX',
    'regCP_PA_CINVOC_COUNT_HI', 'regCP_PA_CINVOC_COUNT_HI_BASE_IDX',
    'regCP_PA_CINVOC_COUNT_LO', 'regCP_PA_CINVOC_COUNT_LO_BASE_IDX',
    'regCP_PA_CPRIM_COUNT_HI', 'regCP_PA_CPRIM_COUNT_HI_BASE_IDX',
    'regCP_PA_CPRIM_COUNT_LO', 'regCP_PA_CPRIM_COUNT_LO_BASE_IDX',
    'regCP_PERFMON_CNTL', 'regCP_PERFMON_CNTL_BASE_IDX',
    'regCP_PERFMON_CNTX_CNTL', 'regCP_PERFMON_CNTX_CNTL_BASE_IDX',
    'regCP_PFP_ATOMIC_PREOP_HI', 'regCP_PFP_ATOMIC_PREOP_HI_BASE_IDX',
    'regCP_PFP_ATOMIC_PREOP_LO', 'regCP_PFP_ATOMIC_PREOP_LO_BASE_IDX',
    'regCP_PFP_COMPLETION_STATUS',
    'regCP_PFP_COMPLETION_STATUS_BASE_IDX', 'regCP_PFP_F32_INTERRUPT',
    'regCP_PFP_F32_INTERRUPT_BASE_IDX',
    'regCP_PFP_GDS_ATOMIC0_PREOP_HI',
    'regCP_PFP_GDS_ATOMIC0_PREOP_HI_BASE_IDX',
    'regCP_PFP_GDS_ATOMIC0_PREOP_LO',
    'regCP_PFP_GDS_ATOMIC0_PREOP_LO_BASE_IDX',
    'regCP_PFP_GDS_ATOMIC1_PREOP_HI',
    'regCP_PFP_GDS_ATOMIC1_PREOP_HI_BASE_IDX',
    'regCP_PFP_GDS_ATOMIC1_PREOP_LO',
    'regCP_PFP_GDS_ATOMIC1_PREOP_LO_BASE_IDX',
    'regCP_PFP_HEADER_DUMP', 'regCP_PFP_HEADER_DUMP_BASE_IDX',
    'regCP_PFP_IB_CONTROL', 'regCP_PFP_IB_CONTROL_BASE_IDX',
    'regCP_PFP_INSTR_PNTR', 'regCP_PFP_INSTR_PNTR_BASE_IDX',
    'regCP_PFP_INTR_ROUTINE_START',
    'regCP_PFP_INTR_ROUTINE_START_BASE_IDX', 'regCP_PFP_LOAD_CONTROL',
    'regCP_PFP_LOAD_CONTROL_BASE_IDX', 'regCP_PFP_METADATA_BASE_ADDR',
    'regCP_PFP_METADATA_BASE_ADDR_BASE_IDX',
    'regCP_PFP_METADATA_BASE_ADDR_HI',
    'regCP_PFP_METADATA_BASE_ADDR_HI_BASE_IDX',
    'regCP_PFP_PRGRM_CNTR_START',
    'regCP_PFP_PRGRM_CNTR_START_BASE_IDX', 'regCP_PFP_UCODE_ADDR',
    'regCP_PFP_UCODE_ADDR_BASE_IDX', 'regCP_PFP_UCODE_DATA',
    'regCP_PFP_UCODE_DATA_BASE_IDX', 'regCP_PIPEID',
    'regCP_PIPEID_BASE_IDX', 'regCP_PIPE_STATS_ADDR_HI',
    'regCP_PIPE_STATS_ADDR_HI_BASE_IDX', 'regCP_PIPE_STATS_ADDR_LO',
    'regCP_PIPE_STATS_ADDR_LO_BASE_IDX', 'regCP_PIPE_STATS_CONTROL',
    'regCP_PIPE_STATS_CONTROL_BASE_IDX', 'regCP_PQ_STATUS',
    'regCP_PQ_STATUS_BASE_IDX', 'regCP_PQ_WPTR_POLL_CNTL',
    'regCP_PQ_WPTR_POLL_CNTL1', 'regCP_PQ_WPTR_POLL_CNTL1_BASE_IDX',
    'regCP_PQ_WPTR_POLL_CNTL_BASE_IDX', 'regCP_PRED_NOT_VISIBLE',
    'regCP_PRED_NOT_VISIBLE_BASE_IDX', 'regCP_PRIV_VIOLATION_ADDR',
    'regCP_PRIV_VIOLATION_ADDR_BASE_IDX', 'regCP_PSP_XCP_CTL',
    'regCP_PSP_XCP_CTL_BASE_IDX', 'regCP_PWR_CNTL',
    'regCP_PWR_CNTL_BASE_IDX', 'regCP_QUEUE_THRESHOLDS',
    'regCP_QUEUE_THRESHOLDS_BASE_IDX', 'regCP_RB0_ACTIVE',
    'regCP_RB0_ACTIVE_BASE_IDX', 'regCP_RB0_BASE',
    'regCP_RB0_BASE_BASE_IDX', 'regCP_RB0_BASE_HI',
    'regCP_RB0_BASE_HI_BASE_IDX', 'regCP_RB0_BUFSZ_MASK',
    'regCP_RB0_BUFSZ_MASK_BASE_IDX', 'regCP_RB0_CNTL',
    'regCP_RB0_CNTL_BASE_IDX', 'regCP_RB0_RPTR',
    'regCP_RB0_RPTR_ADDR', 'regCP_RB0_RPTR_ADDR_BASE_IDX',
    'regCP_RB0_RPTR_ADDR_HI', 'regCP_RB0_RPTR_ADDR_HI_BASE_IDX',
    'regCP_RB0_RPTR_BASE_IDX', 'regCP_RB0_WPTR',
    'regCP_RB0_WPTR_BASE_IDX', 'regCP_RB0_WPTR_HI',
    'regCP_RB0_WPTR_HI_BASE_IDX', 'regCP_RB1_BASE',
    'regCP_RB1_BASE_BASE_IDX', 'regCP_RB1_BASE_HI',
    'regCP_RB1_BASE_HI_BASE_IDX', 'regCP_RB1_CNTL',
    'regCP_RB1_CNTL_BASE_IDX', 'regCP_RB1_RPTR',
    'regCP_RB1_RPTR_ADDR', 'regCP_RB1_RPTR_ADDR_BASE_IDX',
    'regCP_RB1_RPTR_ADDR_HI', 'regCP_RB1_RPTR_ADDR_HI_BASE_IDX',
    'regCP_RB1_RPTR_BASE_IDX', 'regCP_RB1_WPTR',
    'regCP_RB1_WPTR_BASE_IDX', 'regCP_RB1_WPTR_HI',
    'regCP_RB1_WPTR_HI_BASE_IDX', 'regCP_RB2_BASE',
    'regCP_RB2_BASE_BASE_IDX', 'regCP_RB2_CNTL',
    'regCP_RB2_CNTL_BASE_IDX', 'regCP_RB2_RPTR',
    'regCP_RB2_RPTR_ADDR', 'regCP_RB2_RPTR_ADDR_BASE_IDX',
    'regCP_RB2_RPTR_ADDR_HI', 'regCP_RB2_RPTR_ADDR_HI_BASE_IDX',
    'regCP_RB2_RPTR_BASE_IDX', 'regCP_RB2_WPTR',
    'regCP_RB2_WPTR_BASE_IDX', 'regCP_RB_ACTIVE',
    'regCP_RB_ACTIVE_BASE_IDX', 'regCP_RB_BASE',
    'regCP_RB_BASE_BASE_IDX', 'regCP_RB_BUFSZ_MASK',
    'regCP_RB_BUFSZ_MASK_BASE_IDX', 'regCP_RB_CNTL',
    'regCP_RB_CNTL_BASE_IDX', 'regCP_RB_DOORBELL_CLEAR',
    'regCP_RB_DOORBELL_CLEAR_BASE_IDX', 'regCP_RB_DOORBELL_CONTROL',
    'regCP_RB_DOORBELL_CONTROL_BASE_IDX',
    'regCP_RB_DOORBELL_CONTROL_SCH_0',
    'regCP_RB_DOORBELL_CONTROL_SCH_0_BASE_IDX',
    'regCP_RB_DOORBELL_CONTROL_SCH_1',
    'regCP_RB_DOORBELL_CONTROL_SCH_1_BASE_IDX',
    'regCP_RB_DOORBELL_CONTROL_SCH_2',
    'regCP_RB_DOORBELL_CONTROL_SCH_2_BASE_IDX',
    'regCP_RB_DOORBELL_CONTROL_SCH_3',
    'regCP_RB_DOORBELL_CONTROL_SCH_3_BASE_IDX',
    'regCP_RB_DOORBELL_CONTROL_SCH_4',
    'regCP_RB_DOORBELL_CONTROL_SCH_4_BASE_IDX',
    'regCP_RB_DOORBELL_CONTROL_SCH_5',
    'regCP_RB_DOORBELL_CONTROL_SCH_5_BASE_IDX',
    'regCP_RB_DOORBELL_CONTROL_SCH_6',
    'regCP_RB_DOORBELL_CONTROL_SCH_6_BASE_IDX',
    'regCP_RB_DOORBELL_CONTROL_SCH_7',
    'regCP_RB_DOORBELL_CONTROL_SCH_7_BASE_IDX',
    'regCP_RB_DOORBELL_RANGE_LOWER',
    'regCP_RB_DOORBELL_RANGE_LOWER_BASE_IDX',
    'regCP_RB_DOORBELL_RANGE_UPPER',
    'regCP_RB_DOORBELL_RANGE_UPPER_BASE_IDX', 'regCP_RB_OFFSET',
    'regCP_RB_OFFSET_BASE_IDX', 'regCP_RB_RPTR', 'regCP_RB_RPTR_ADDR',
    'regCP_RB_RPTR_ADDR_BASE_IDX', 'regCP_RB_RPTR_ADDR_HI',
    'regCP_RB_RPTR_ADDR_HI_BASE_IDX', 'regCP_RB_RPTR_BASE_IDX',
    'regCP_RB_RPTR_WR', 'regCP_RB_RPTR_WR_BASE_IDX',
    'regCP_RB_STATUS', 'regCP_RB_STATUS_BASE_IDX', 'regCP_RB_VMID',
    'regCP_RB_VMID_BASE_IDX', 'regCP_RB_WPTR',
    'regCP_RB_WPTR_BASE_IDX', 'regCP_RB_WPTR_DELAY',
    'regCP_RB_WPTR_DELAY_BASE_IDX', 'regCP_RB_WPTR_HI',
    'regCP_RB_WPTR_HI_BASE_IDX', 'regCP_RB_WPTR_POLL_ADDR_HI',
    'regCP_RB_WPTR_POLL_ADDR_HI_BASE_IDX',
    'regCP_RB_WPTR_POLL_ADDR_LO',
    'regCP_RB_WPTR_POLL_ADDR_LO_BASE_IDX', 'regCP_RB_WPTR_POLL_CNTL',
    'regCP_RB_WPTR_POLL_CNTL_BASE_IDX', 'regCP_RING0_PRIORITY',
    'regCP_RING0_PRIORITY_BASE_IDX', 'regCP_RING1_PRIORITY',
    'regCP_RING1_PRIORITY_BASE_IDX', 'regCP_RING2_PRIORITY',
    'regCP_RING2_PRIORITY_BASE_IDX', 'regCP_RINGID',
    'regCP_RINGID_BASE_IDX', 'regCP_RING_PRIORITY_CNTS',
    'regCP_RING_PRIORITY_CNTS_BASE_IDX', 'regCP_ROQ1_THRESHOLDS',
    'regCP_ROQ1_THRESHOLDS_BASE_IDX', 'regCP_ROQ2_AVAIL',
    'regCP_ROQ2_AVAIL_BASE_IDX', 'regCP_ROQ2_THRESHOLDS',
    'regCP_ROQ2_THRESHOLDS_BASE_IDX', 'regCP_ROQ_AVAIL',
    'regCP_ROQ_AVAIL_BASE_IDX', 'regCP_ROQ_IB1_STAT',
    'regCP_ROQ_IB1_STAT_BASE_IDX', 'regCP_ROQ_IB2_STAT',
    'regCP_ROQ_IB2_STAT_BASE_IDX', 'regCP_ROQ_RB_STAT',
    'regCP_ROQ_RB_STAT_BASE_IDX', 'regCP_ROQ_THRESHOLDS',
    'regCP_ROQ_THRESHOLDS_BASE_IDX', 'regCP_SAMPLE_STATUS',
    'regCP_SAMPLE_STATUS_BASE_IDX', 'regCP_SCRATCH_DATA',
    'regCP_SCRATCH_DATA_BASE_IDX', 'regCP_SCRATCH_INDEX',
    'regCP_SCRATCH_INDEX_BASE_IDX', 'regCP_SC_PSINVOC_COUNT0_HI',
    'regCP_SC_PSINVOC_COUNT0_HI_BASE_IDX',
    'regCP_SC_PSINVOC_COUNT0_LO',
    'regCP_SC_PSINVOC_COUNT0_LO_BASE_IDX',
    'regCP_SC_PSINVOC_COUNT1_HI',
    'regCP_SC_PSINVOC_COUNT1_HI_BASE_IDX',
    'regCP_SC_PSINVOC_COUNT1_LO',
    'regCP_SC_PSINVOC_COUNT1_LO_BASE_IDX', 'regCP_SD_CNTL',
    'regCP_SD_CNTL_BASE_IDX', 'regCP_SEM_WAIT_TIMER',
    'regCP_SEM_WAIT_TIMER_BASE_IDX', 'regCP_SIG_SEM_ADDR_HI',
    'regCP_SIG_SEM_ADDR_HI_BASE_IDX', 'regCP_SIG_SEM_ADDR_LO',
    'regCP_SIG_SEM_ADDR_LO_BASE_IDX', 'regCP_SOFT_RESET_CNTL',
    'regCP_SOFT_RESET_CNTL_BASE_IDX', 'regCP_STALLED_STAT1',
    'regCP_STALLED_STAT1_BASE_IDX', 'regCP_STALLED_STAT2',
    'regCP_STALLED_STAT2_BASE_IDX', 'regCP_STALLED_STAT3',
    'regCP_STALLED_STAT3_BASE_IDX', 'regCP_STAT',
    'regCP_STAT_BASE_IDX', 'regCP_STQ_AVAIL',
    'regCP_STQ_AVAIL_BASE_IDX', 'regCP_STQ_STAT',
    'regCP_STQ_STAT_BASE_IDX', 'regCP_STQ_THRESHOLDS',
    'regCP_STQ_THRESHOLDS_BASE_IDX', 'regCP_STQ_WR_STAT',
    'regCP_STQ_WR_STAT_BASE_IDX', 'regCP_STREAM_OUT_ADDR_HI',
    'regCP_STREAM_OUT_ADDR_HI_BASE_IDX', 'regCP_STREAM_OUT_ADDR_LO',
    'regCP_STREAM_OUT_ADDR_LO_BASE_IDX', 'regCP_STREAM_OUT_CONTROL',
    'regCP_STREAM_OUT_CONTROL_BASE_IDX', 'regCP_STRMOUT_CNTL',
    'regCP_STRMOUT_CNTL_BASE_IDX', 'regCP_ST_BASE_HI',
    'regCP_ST_BASE_HI_BASE_IDX', 'regCP_ST_BASE_LO',
    'regCP_ST_BASE_LO_BASE_IDX', 'regCP_ST_BUFSZ',
    'regCP_ST_BUFSZ_BASE_IDX', 'regCP_ST_CMD_BUFSZ',
    'regCP_ST_CMD_BUFSZ_BASE_IDX', 'regCP_VGT_CSINVOC_COUNT_HI',
    'regCP_VGT_CSINVOC_COUNT_HI_BASE_IDX',
    'regCP_VGT_CSINVOC_COUNT_LO',
    'regCP_VGT_CSINVOC_COUNT_LO_BASE_IDX',
    'regCP_VGT_DSINVOC_COUNT_HI',
    'regCP_VGT_DSINVOC_COUNT_HI_BASE_IDX',
    'regCP_VGT_DSINVOC_COUNT_LO',
    'regCP_VGT_DSINVOC_COUNT_LO_BASE_IDX',
    'regCP_VGT_GSINVOC_COUNT_HI',
    'regCP_VGT_GSINVOC_COUNT_HI_BASE_IDX',
    'regCP_VGT_GSINVOC_COUNT_LO',
    'regCP_VGT_GSINVOC_COUNT_LO_BASE_IDX',
    'regCP_VGT_GSPRIM_COUNT_HI', 'regCP_VGT_GSPRIM_COUNT_HI_BASE_IDX',
    'regCP_VGT_GSPRIM_COUNT_LO', 'regCP_VGT_GSPRIM_COUNT_LO_BASE_IDX',
    'regCP_VGT_HSINVOC_COUNT_HI',
    'regCP_VGT_HSINVOC_COUNT_HI_BASE_IDX',
    'regCP_VGT_HSINVOC_COUNT_LO',
    'regCP_VGT_HSINVOC_COUNT_LO_BASE_IDX',
    'regCP_VGT_IAPRIM_COUNT_HI', 'regCP_VGT_IAPRIM_COUNT_HI_BASE_IDX',
    'regCP_VGT_IAPRIM_COUNT_LO', 'regCP_VGT_IAPRIM_COUNT_LO_BASE_IDX',
    'regCP_VGT_IAVERT_COUNT_HI', 'regCP_VGT_IAVERT_COUNT_HI_BASE_IDX',
    'regCP_VGT_IAVERT_COUNT_LO', 'regCP_VGT_IAVERT_COUNT_LO_BASE_IDX',
    'regCP_VGT_VSINVOC_COUNT_HI',
    'regCP_VGT_VSINVOC_COUNT_HI_BASE_IDX',
    'regCP_VGT_VSINVOC_COUNT_LO',
    'regCP_VGT_VSINVOC_COUNT_LO_BASE_IDX', 'regCP_VIRT_STATUS',
    'regCP_VIRT_STATUS_BASE_IDX', 'regCP_VMID', 'regCP_VMID_BASE_IDX',
    'regCP_VMID_PREEMPT', 'regCP_VMID_PREEMPT_BASE_IDX',
    'regCP_VMID_RESET', 'regCP_VMID_RESET_BASE_IDX',
    'regCP_VMID_STATUS', 'regCP_VMID_STATUS_BASE_IDX',
    'regCP_WAIT_REG_MEM_TIMEOUT',
    'regCP_WAIT_REG_MEM_TIMEOUT_BASE_IDX', 'regCP_WAIT_SEM_ADDR_HI',
    'regCP_WAIT_SEM_ADDR_HI_BASE_IDX', 'regCP_WAIT_SEM_ADDR_LO',
    'regCP_WAIT_SEM_ADDR_LO_BASE_IDX', 'regCS_COPY_STATE',
    'regCS_COPY_STATE_BASE_IDX', 'regDB_ALPHA_TO_MASK',
    'regDB_ALPHA_TO_MASK_BASE_IDX', 'regDB_CGTT_CLK_CTRL_0',
    'regDB_CGTT_CLK_CTRL_0_BASE_IDX', 'regDB_COUNT_CONTROL',
    'regDB_COUNT_CONTROL_BASE_IDX', 'regDB_CREDIT_LIMIT',
    'regDB_CREDIT_LIMIT_BASE_IDX', 'regDB_DEBUG', 'regDB_DEBUG2',
    'regDB_DEBUG2_BASE_IDX', 'regDB_DEBUG3', 'regDB_DEBUG3_BASE_IDX',
    'regDB_DEBUG4', 'regDB_DEBUG4_BASE_IDX', 'regDB_DEBUG_BASE_IDX',
    'regDB_DEPTH_BOUNDS_MAX', 'regDB_DEPTH_BOUNDS_MAX_BASE_IDX',
    'regDB_DEPTH_BOUNDS_MIN', 'regDB_DEPTH_BOUNDS_MIN_BASE_IDX',
    'regDB_DEPTH_CLEAR', 'regDB_DEPTH_CLEAR_BASE_IDX',
    'regDB_DEPTH_CONTROL', 'regDB_DEPTH_CONTROL_BASE_IDX',
    'regDB_DEPTH_SIZE', 'regDB_DEPTH_SIZE_BASE_IDX',
    'regDB_DEPTH_VIEW', 'regDB_DEPTH_VIEW_BASE_IDX',
    'regDB_DFSM_CONFIG', 'regDB_DFSM_CONFIG_BASE_IDX',
    'regDB_DFSM_CONTROL', 'regDB_DFSM_CONTROL_BASE_IDX',
    'regDB_DFSM_FLUSH_AUX_EVENT',
    'regDB_DFSM_FLUSH_AUX_EVENT_BASE_IDX', 'regDB_DFSM_FLUSH_ENABLE',
    'regDB_DFSM_FLUSH_ENABLE_BASE_IDX', 'regDB_DFSM_PRIMS_IN_FLIGHT',
    'regDB_DFSM_PRIMS_IN_FLIGHT_BASE_IDX',
    'regDB_DFSM_TILES_IN_FLIGHT',
    'regDB_DFSM_TILES_IN_FLIGHT_BASE_IDX', 'regDB_DFSM_WATCHDOG',
    'regDB_DFSM_WATCHDOG_BASE_IDX', 'regDB_DFSM_WATERMARK',
    'regDB_DFSM_WATERMARK_BASE_IDX', 'regDB_EQAA',
    'regDB_EQAA_BASE_IDX', 'regDB_EXCEPTION_CONTROL',
    'regDB_EXCEPTION_CONTROL_BASE_IDX', 'regDB_FIFO_DEPTH1',
    'regDB_FIFO_DEPTH1_BASE_IDX', 'regDB_FIFO_DEPTH2',
    'regDB_FIFO_DEPTH2_BASE_IDX', 'regDB_FREE_CACHELINES',
    'regDB_FREE_CACHELINES_BASE_IDX', 'regDB_HTILE_DATA_BASE',
    'regDB_HTILE_DATA_BASE_BASE_IDX', 'regDB_HTILE_DATA_BASE_HI',
    'regDB_HTILE_DATA_BASE_HI_BASE_IDX', 'regDB_HTILE_SURFACE',
    'regDB_HTILE_SURFACE_BASE_IDX', 'regDB_MEM_ARB_WATERMARKS',
    'regDB_MEM_ARB_WATERMARKS_BASE_IDX', 'regDB_OCCLUSION_COUNT0_HI',
    'regDB_OCCLUSION_COUNT0_HI_BASE_IDX',
    'regDB_OCCLUSION_COUNT0_LOW',
    'regDB_OCCLUSION_COUNT0_LOW_BASE_IDX',
    'regDB_OCCLUSION_COUNT1_HI', 'regDB_OCCLUSION_COUNT1_HI_BASE_IDX',
    'regDB_OCCLUSION_COUNT1_LOW',
    'regDB_OCCLUSION_COUNT1_LOW_BASE_IDX',
    'regDB_OCCLUSION_COUNT2_HI', 'regDB_OCCLUSION_COUNT2_HI_BASE_IDX',
    'regDB_OCCLUSION_COUNT2_LOW',
    'regDB_OCCLUSION_COUNT2_LOW_BASE_IDX',
    'regDB_OCCLUSION_COUNT3_HI', 'regDB_OCCLUSION_COUNT3_HI_BASE_IDX',
    'regDB_OCCLUSION_COUNT3_LOW',
    'regDB_OCCLUSION_COUNT3_LOW_BASE_IDX', 'regDB_PERFCOUNTER0_HI',
    'regDB_PERFCOUNTER0_HI_BASE_IDX', 'regDB_PERFCOUNTER0_LO',
    'regDB_PERFCOUNTER0_LO_BASE_IDX', 'regDB_PERFCOUNTER0_SELECT',
    'regDB_PERFCOUNTER0_SELECT1',
    'regDB_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regDB_PERFCOUNTER0_SELECT_BASE_IDX', 'regDB_PERFCOUNTER1_HI',
    'regDB_PERFCOUNTER1_HI_BASE_IDX', 'regDB_PERFCOUNTER1_LO',
    'regDB_PERFCOUNTER1_LO_BASE_IDX', 'regDB_PERFCOUNTER1_SELECT',
    'regDB_PERFCOUNTER1_SELECT1',
    'regDB_PERFCOUNTER1_SELECT1_BASE_IDX',
    'regDB_PERFCOUNTER1_SELECT_BASE_IDX', 'regDB_PERFCOUNTER2_HI',
    'regDB_PERFCOUNTER2_HI_BASE_IDX', 'regDB_PERFCOUNTER2_LO',
    'regDB_PERFCOUNTER2_LO_BASE_IDX', 'regDB_PERFCOUNTER2_SELECT',
    'regDB_PERFCOUNTER2_SELECT_BASE_IDX', 'regDB_PERFCOUNTER3_HI',
    'regDB_PERFCOUNTER3_HI_BASE_IDX', 'regDB_PERFCOUNTER3_LO',
    'regDB_PERFCOUNTER3_LO_BASE_IDX', 'regDB_PERFCOUNTER3_SELECT',
    'regDB_PERFCOUNTER3_SELECT_BASE_IDX', 'regDB_PRELOAD_CONTROL',
    'regDB_PRELOAD_CONTROL_BASE_IDX', 'regDB_RENDER_CONTROL',
    'regDB_RENDER_CONTROL_BASE_IDX', 'regDB_RENDER_OVERRIDE',
    'regDB_RENDER_OVERRIDE2', 'regDB_RENDER_OVERRIDE2_BASE_IDX',
    'regDB_RENDER_OVERRIDE_BASE_IDX', 'regDB_RING_CONTROL',
    'regDB_RING_CONTROL_BASE_IDX', 'regDB_RMI_CACHE_POLICY',
    'regDB_RMI_CACHE_POLICY_BASE_IDX', 'regDB_SHADER_CONTROL',
    'regDB_SHADER_CONTROL_BASE_IDX', 'regDB_SRESULTS_COMPARE_STATE0',
    'regDB_SRESULTS_COMPARE_STATE0_BASE_IDX',
    'regDB_SRESULTS_COMPARE_STATE1',
    'regDB_SRESULTS_COMPARE_STATE1_BASE_IDX', 'regDB_STENCILREFMASK',
    'regDB_STENCILREFMASK_BASE_IDX', 'regDB_STENCILREFMASK_BF',
    'regDB_STENCILREFMASK_BF_BASE_IDX', 'regDB_STENCIL_CLEAR',
    'regDB_STENCIL_CLEAR_BASE_IDX', 'regDB_STENCIL_CONTROL',
    'regDB_STENCIL_CONTROL_BASE_IDX', 'regDB_STENCIL_INFO',
    'regDB_STENCIL_INFO2', 'regDB_STENCIL_INFO2_BASE_IDX',
    'regDB_STENCIL_INFO_BASE_IDX', 'regDB_STENCIL_READ_BASE',
    'regDB_STENCIL_READ_BASE_BASE_IDX', 'regDB_STENCIL_READ_BASE_HI',
    'regDB_STENCIL_READ_BASE_HI_BASE_IDX', 'regDB_STENCIL_WRITE_BASE',
    'regDB_STENCIL_WRITE_BASE_BASE_IDX',
    'regDB_STENCIL_WRITE_BASE_HI',
    'regDB_STENCIL_WRITE_BASE_HI_BASE_IDX', 'regDB_SUBTILE_CONTROL',
    'regDB_SUBTILE_CONTROL_BASE_IDX', 'regDB_WATERMARKS',
    'regDB_WATERMARKS_BASE_IDX', 'regDB_ZPASS_COUNT_HI',
    'regDB_ZPASS_COUNT_HI_BASE_IDX', 'regDB_ZPASS_COUNT_LOW',
    'regDB_ZPASS_COUNT_LOW_BASE_IDX', 'regDB_Z_INFO', 'regDB_Z_INFO2',
    'regDB_Z_INFO2_BASE_IDX', 'regDB_Z_INFO_BASE_IDX',
    'regDB_Z_READ_BASE', 'regDB_Z_READ_BASE_BASE_IDX',
    'regDB_Z_READ_BASE_HI', 'regDB_Z_READ_BASE_HI_BASE_IDX',
    'regDB_Z_WRITE_BASE', 'regDB_Z_WRITE_BASE_BASE_IDX',
    'regDB_Z_WRITE_BASE_HI', 'regDB_Z_WRITE_BASE_HI_BASE_IDX',
    'regGB_ADDR_CONFIG', 'regGB_ADDR_CONFIG_BASE_IDX',
    'regGB_ADDR_CONFIG_READ', 'regGB_ADDR_CONFIG_READ_BASE_IDX',
    'regGB_BACKEND_MAP', 'regGB_BACKEND_MAP_BASE_IDX',
    'regGB_EDC_MODE', 'regGB_EDC_MODE_BASE_IDX', 'regGB_GPU_ID',
    'regGB_GPU_ID_BASE_IDX', 'regGB_MACROTILE_MODE0',
    'regGB_MACROTILE_MODE0_BASE_IDX', 'regGB_MACROTILE_MODE1',
    'regGB_MACROTILE_MODE10', 'regGB_MACROTILE_MODE10_BASE_IDX',
    'regGB_MACROTILE_MODE11', 'regGB_MACROTILE_MODE11_BASE_IDX',
    'regGB_MACROTILE_MODE12', 'regGB_MACROTILE_MODE12_BASE_IDX',
    'regGB_MACROTILE_MODE13', 'regGB_MACROTILE_MODE13_BASE_IDX',
    'regGB_MACROTILE_MODE14', 'regGB_MACROTILE_MODE14_BASE_IDX',
    'regGB_MACROTILE_MODE15', 'regGB_MACROTILE_MODE15_BASE_IDX',
    'regGB_MACROTILE_MODE1_BASE_IDX', 'regGB_MACROTILE_MODE2',
    'regGB_MACROTILE_MODE2_BASE_IDX', 'regGB_MACROTILE_MODE3',
    'regGB_MACROTILE_MODE3_BASE_IDX', 'regGB_MACROTILE_MODE4',
    'regGB_MACROTILE_MODE4_BASE_IDX', 'regGB_MACROTILE_MODE5',
    'regGB_MACROTILE_MODE5_BASE_IDX', 'regGB_MACROTILE_MODE6',
    'regGB_MACROTILE_MODE6_BASE_IDX', 'regGB_MACROTILE_MODE7',
    'regGB_MACROTILE_MODE7_BASE_IDX', 'regGB_MACROTILE_MODE8',
    'regGB_MACROTILE_MODE8_BASE_IDX', 'regGB_MACROTILE_MODE9',
    'regGB_MACROTILE_MODE9_BASE_IDX', 'regGB_TILE_MODE0',
    'regGB_TILE_MODE0_BASE_IDX', 'regGB_TILE_MODE1',
    'regGB_TILE_MODE10', 'regGB_TILE_MODE10_BASE_IDX',
    'regGB_TILE_MODE11', 'regGB_TILE_MODE11_BASE_IDX',
    'regGB_TILE_MODE12', 'regGB_TILE_MODE12_BASE_IDX',
    'regGB_TILE_MODE13', 'regGB_TILE_MODE13_BASE_IDX',
    'regGB_TILE_MODE14', 'regGB_TILE_MODE14_BASE_IDX',
    'regGB_TILE_MODE15', 'regGB_TILE_MODE15_BASE_IDX',
    'regGB_TILE_MODE16', 'regGB_TILE_MODE16_BASE_IDX',
    'regGB_TILE_MODE17', 'regGB_TILE_MODE17_BASE_IDX',
    'regGB_TILE_MODE18', 'regGB_TILE_MODE18_BASE_IDX',
    'regGB_TILE_MODE19', 'regGB_TILE_MODE19_BASE_IDX',
    'regGB_TILE_MODE1_BASE_IDX', 'regGB_TILE_MODE2',
    'regGB_TILE_MODE20', 'regGB_TILE_MODE20_BASE_IDX',
    'regGB_TILE_MODE21', 'regGB_TILE_MODE21_BASE_IDX',
    'regGB_TILE_MODE22', 'regGB_TILE_MODE22_BASE_IDX',
    'regGB_TILE_MODE23', 'regGB_TILE_MODE23_BASE_IDX',
    'regGB_TILE_MODE24', 'regGB_TILE_MODE24_BASE_IDX',
    'regGB_TILE_MODE25', 'regGB_TILE_MODE25_BASE_IDX',
    'regGB_TILE_MODE26', 'regGB_TILE_MODE26_BASE_IDX',
    'regGB_TILE_MODE27', 'regGB_TILE_MODE27_BASE_IDX',
    'regGB_TILE_MODE28', 'regGB_TILE_MODE28_BASE_IDX',
    'regGB_TILE_MODE29', 'regGB_TILE_MODE29_BASE_IDX',
    'regGB_TILE_MODE2_BASE_IDX', 'regGB_TILE_MODE3',
    'regGB_TILE_MODE30', 'regGB_TILE_MODE30_BASE_IDX',
    'regGB_TILE_MODE31', 'regGB_TILE_MODE31_BASE_IDX',
    'regGB_TILE_MODE3_BASE_IDX', 'regGB_TILE_MODE4',
    'regGB_TILE_MODE4_BASE_IDX', 'regGB_TILE_MODE5',
    'regGB_TILE_MODE5_BASE_IDX', 'regGB_TILE_MODE6',
    'regGB_TILE_MODE6_BASE_IDX', 'regGB_TILE_MODE7',
    'regGB_TILE_MODE7_BASE_IDX', 'regGB_TILE_MODE8',
    'regGB_TILE_MODE8_BASE_IDX', 'regGB_TILE_MODE9',
    'regGB_TILE_MODE9_BASE_IDX', 'regGCEA_CE_ERR_STATUS_HI',
    'regGCEA_CE_ERR_STATUS_HI_BASE_IDX', 'regGCEA_CE_ERR_STATUS_LO',
    'regGCEA_CE_ERR_STATUS_LO_BASE_IDX', 'regGCEA_DRAM_PAGE_BURST',
    'regGCEA_DRAM_PAGE_BURST_BASE_IDX', 'regGCEA_DRAM_RD_CAM_CNTL',
    'regGCEA_DRAM_RD_CAM_CNTL_BASE_IDX',
    'regGCEA_DRAM_RD_CLI2GRP_MAP0',
    'regGCEA_DRAM_RD_CLI2GRP_MAP0_BASE_IDX',
    'regGCEA_DRAM_RD_CLI2GRP_MAP1',
    'regGCEA_DRAM_RD_CLI2GRP_MAP1_BASE_IDX',
    'regGCEA_DRAM_RD_GRP2VC_MAP',
    'regGCEA_DRAM_RD_GRP2VC_MAP_BASE_IDX', 'regGCEA_DRAM_RD_LAZY',
    'regGCEA_DRAM_RD_LAZY_BASE_IDX', 'regGCEA_DRAM_RD_PRI_AGE',
    'regGCEA_DRAM_RD_PRI_AGE_BASE_IDX', 'regGCEA_DRAM_RD_PRI_FIXED',
    'regGCEA_DRAM_RD_PRI_FIXED_BASE_IDX',
    'regGCEA_DRAM_RD_PRI_QUANT_PRI1',
    'regGCEA_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX',
    'regGCEA_DRAM_RD_PRI_QUANT_PRI2',
    'regGCEA_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX',
    'regGCEA_DRAM_RD_PRI_QUANT_PRI3',
    'regGCEA_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX',
    'regGCEA_DRAM_RD_PRI_QUEUING',
    'regGCEA_DRAM_RD_PRI_QUEUING_BASE_IDX',
    'regGCEA_DRAM_RD_PRI_URGENCY',
    'regGCEA_DRAM_RD_PRI_URGENCY_BASE_IDX',
    'regGCEA_DRAM_WR_CAM_CNTL', 'regGCEA_DRAM_WR_CAM_CNTL_BASE_IDX',
    'regGCEA_DRAM_WR_CLI2GRP_MAP0',
    'regGCEA_DRAM_WR_CLI2GRP_MAP0_BASE_IDX',
    'regGCEA_DRAM_WR_CLI2GRP_MAP1',
    'regGCEA_DRAM_WR_CLI2GRP_MAP1_BASE_IDX',
    'regGCEA_DRAM_WR_GRP2VC_MAP',
    'regGCEA_DRAM_WR_GRP2VC_MAP_BASE_IDX', 'regGCEA_DRAM_WR_LAZY',
    'regGCEA_DRAM_WR_LAZY_BASE_IDX', 'regGCEA_DRAM_WR_PRI_AGE',
    'regGCEA_DRAM_WR_PRI_AGE_BASE_IDX', 'regGCEA_DRAM_WR_PRI_FIXED',
    'regGCEA_DRAM_WR_PRI_FIXED_BASE_IDX',
    'regGCEA_DRAM_WR_PRI_QUANT_PRI1',
    'regGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX',
    'regGCEA_DRAM_WR_PRI_QUANT_PRI2',
    'regGCEA_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX',
    'regGCEA_DRAM_WR_PRI_QUANT_PRI3',
    'regGCEA_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX',
    'regGCEA_DRAM_WR_PRI_QUEUING',
    'regGCEA_DRAM_WR_PRI_QUEUING_BASE_IDX',
    'regGCEA_DRAM_WR_PRI_URGENCY',
    'regGCEA_DRAM_WR_PRI_URGENCY_BASE_IDX', 'regGCEA_DSM_CNTL',
    'regGCEA_DSM_CNTL2', 'regGCEA_DSM_CNTL2A',
    'regGCEA_DSM_CNTL2A_BASE_IDX', 'regGCEA_DSM_CNTL2B',
    'regGCEA_DSM_CNTL2B_BASE_IDX', 'regGCEA_DSM_CNTL2_BASE_IDX',
    'regGCEA_DSM_CNTLA', 'regGCEA_DSM_CNTLA_BASE_IDX',
    'regGCEA_DSM_CNTLB', 'regGCEA_DSM_CNTLB_BASE_IDX',
    'regGCEA_DSM_CNTL_BASE_IDX', 'regGCEA_ERR_STATUS',
    'regGCEA_ERR_STATUS_BASE_IDX', 'regGCEA_ICG_CTRL',
    'regGCEA_ICG_CTRL_BASE_IDX', 'regGCEA_IO_GROUP_BURST',
    'regGCEA_IO_GROUP_BURST_BASE_IDX', 'regGCEA_IO_RD_CLI2GRP_MAP0',
    'regGCEA_IO_RD_CLI2GRP_MAP0_BASE_IDX',
    'regGCEA_IO_RD_CLI2GRP_MAP1',
    'regGCEA_IO_RD_CLI2GRP_MAP1_BASE_IDX',
    'regGCEA_IO_RD_COMBINE_FLUSH',
    'regGCEA_IO_RD_COMBINE_FLUSH_BASE_IDX', 'regGCEA_IO_RD_PRI_AGE',
    'regGCEA_IO_RD_PRI_AGE_BASE_IDX', 'regGCEA_IO_RD_PRI_FIXED',
    'regGCEA_IO_RD_PRI_FIXED_BASE_IDX',
    'regGCEA_IO_RD_PRI_QUANT_PRI1',
    'regGCEA_IO_RD_PRI_QUANT_PRI1_BASE_IDX',
    'regGCEA_IO_RD_PRI_QUANT_PRI2',
    'regGCEA_IO_RD_PRI_QUANT_PRI2_BASE_IDX',
    'regGCEA_IO_RD_PRI_QUANT_PRI3',
    'regGCEA_IO_RD_PRI_QUANT_PRI3_BASE_IDX',
    'regGCEA_IO_RD_PRI_QUEUING', 'regGCEA_IO_RD_PRI_QUEUING_BASE_IDX',
    'regGCEA_IO_RD_PRI_URGENCY', 'regGCEA_IO_RD_PRI_URGENCY_BASE_IDX',
    'regGCEA_IO_RD_PRI_URGENCY_MASKING',
    'regGCEA_IO_RD_PRI_URGENCY_MASKING_BASE_IDX',
    'regGCEA_IO_WR_CLI2GRP_MAP0',
    'regGCEA_IO_WR_CLI2GRP_MAP0_BASE_IDX',
    'regGCEA_IO_WR_CLI2GRP_MAP1',
    'regGCEA_IO_WR_CLI2GRP_MAP1_BASE_IDX',
    'regGCEA_IO_WR_COMBINE_FLUSH',
    'regGCEA_IO_WR_COMBINE_FLUSH_BASE_IDX', 'regGCEA_IO_WR_PRI_AGE',
    'regGCEA_IO_WR_PRI_AGE_BASE_IDX', 'regGCEA_IO_WR_PRI_FIXED',
    'regGCEA_IO_WR_PRI_FIXED_BASE_IDX',
    'regGCEA_IO_WR_PRI_QUANT_PRI1',
    'regGCEA_IO_WR_PRI_QUANT_PRI1_BASE_IDX',
    'regGCEA_IO_WR_PRI_QUANT_PRI2',
    'regGCEA_IO_WR_PRI_QUANT_PRI2_BASE_IDX',
    'regGCEA_IO_WR_PRI_QUANT_PRI3',
    'regGCEA_IO_WR_PRI_QUANT_PRI3_BASE_IDX',
    'regGCEA_IO_WR_PRI_QUEUING', 'regGCEA_IO_WR_PRI_QUEUING_BASE_IDX',
    'regGCEA_IO_WR_PRI_URGENCY', 'regGCEA_IO_WR_PRI_URGENCY_BASE_IDX',
    'regGCEA_IO_WR_PRI_URGENCY_MASKING',
    'regGCEA_IO_WR_PRI_URGENCY_MASKING_BASE_IDX',
    'regGCEA_LATENCY_SAMPLING', 'regGCEA_LATENCY_SAMPLING_BASE_IDX',
    'regGCEA_MAM_CTRL', 'regGCEA_MAM_CTRL2',
    'regGCEA_MAM_CTRL2_BASE_IDX', 'regGCEA_MAM_CTRL_BASE_IDX',
    'regGCEA_MISC', 'regGCEA_MISC2', 'regGCEA_MISC2_BASE_IDX',
    'regGCEA_MISC_BASE_IDX', 'regGCEA_PERFCOUNTER0_CFG',
    'regGCEA_PERFCOUNTER0_CFG_BASE_IDX', 'regGCEA_PERFCOUNTER1_CFG',
    'regGCEA_PERFCOUNTER1_CFG_BASE_IDX', 'regGCEA_PERFCOUNTER_HI',
    'regGCEA_PERFCOUNTER_HI_BASE_IDX', 'regGCEA_PERFCOUNTER_LO',
    'regGCEA_PERFCOUNTER_LO_BASE_IDX',
    'regGCEA_PERFCOUNTER_RSLT_CNTL',
    'regGCEA_PERFCOUNTER_RSLT_CNTL_BASE_IDX', 'regGCEA_PROBE_CNTL',
    'regGCEA_PROBE_CNTL_BASE_IDX', 'regGCEA_PROBE_MAP',
    'regGCEA_PROBE_MAP_BASE_IDX', 'regGCEA_SDP_ARB_DRAM',
    'regGCEA_SDP_ARB_DRAM_BASE_IDX', 'regGCEA_SDP_ARB_FINAL',
    'regGCEA_SDP_ARB_FINAL_BASE_IDX',
    'regGCEA_SDP_BACKDOOR_CMDCREDITS0',
    'regGCEA_SDP_BACKDOOR_CMDCREDITS0_BASE_IDX',
    'regGCEA_SDP_BACKDOOR_CMDCREDITS1',
    'regGCEA_SDP_BACKDOOR_CMDCREDITS1_BASE_IDX',
    'regGCEA_SDP_BACKDOOR_DATACREDITS0',
    'regGCEA_SDP_BACKDOOR_DATACREDITS0_BASE_IDX',
    'regGCEA_SDP_BACKDOOR_DATACREDITS1',
    'regGCEA_SDP_BACKDOOR_DATACREDITS1_BASE_IDX',
    'regGCEA_SDP_BACKDOOR_MISCCREDITS',
    'regGCEA_SDP_BACKDOOR_MISCCREDITS_BASE_IDX',
    'regGCEA_SDP_CREDITS', 'regGCEA_SDP_CREDITS_BASE_IDX',
    'regGCEA_SDP_DRAM_PRIORITY', 'regGCEA_SDP_DRAM_PRIORITY_BASE_IDX',
    'regGCEA_SDP_ENABLE', 'regGCEA_SDP_ENABLE_BASE_IDX',
    'regGCEA_SDP_IO_PRIORITY', 'regGCEA_SDP_IO_PRIORITY_BASE_IDX',
    'regGCEA_SDP_REQ_CNTL', 'regGCEA_SDP_REQ_CNTL_BASE_IDX',
    'regGCEA_SDP_TAG_RESERVE0', 'regGCEA_SDP_TAG_RESERVE0_BASE_IDX',
    'regGCEA_SDP_TAG_RESERVE1', 'regGCEA_SDP_TAG_RESERVE1_BASE_IDX',
    'regGCEA_SDP_VCC_RESERVE0', 'regGCEA_SDP_VCC_RESERVE0_BASE_IDX',
    'regGCEA_SDP_VCC_RESERVE1', 'regGCEA_SDP_VCC_RESERVE1_BASE_IDX',
    'regGCEA_SDP_VCD_RESERVE0', 'regGCEA_SDP_VCD_RESERVE0_BASE_IDX',
    'regGCEA_SDP_VCD_RESERVE1', 'regGCEA_SDP_VCD_RESERVE1_BASE_IDX',
    'regGCEA_TCC_XBR_CREDITS', 'regGCEA_TCC_XBR_CREDITS_BASE_IDX',
    'regGCEA_TCC_XBR_MAXBURST', 'regGCEA_TCC_XBR_MAXBURST_BASE_IDX',
    'regGCEA_UE_ERR_STATUS_HI', 'regGCEA_UE_ERR_STATUS_HI_BASE_IDX',
    'regGCEA_UE_ERR_STATUS_LO', 'regGCEA_UE_ERR_STATUS_LO_BASE_IDX',
    'regGC_CANE_CE_ERR_STATUS_HI',
    'regGC_CANE_CE_ERR_STATUS_HI_BASE_IDX',
    'regGC_CANE_CE_ERR_STATUS_LO',
    'regGC_CANE_CE_ERR_STATUS_LO_BASE_IDX', 'regGC_CANE_ERR_STATUS',
    'regGC_CANE_ERR_STATUS_BASE_IDX', 'regGC_CANE_UE_ERR_STATUS_HI',
    'regGC_CANE_UE_ERR_STATUS_HI_BASE_IDX',
    'regGC_CANE_UE_ERR_STATUS_LO',
    'regGC_CANE_UE_ERR_STATUS_LO_BASE_IDX', 'regGC_PRIV_MODE',
    'regGC_PRIV_MODE_BASE_IDX', 'regGC_USER_PRIM_CONFIG',
    'regGC_USER_PRIM_CONFIG_BASE_IDX',
    'regGC_USER_RB_BACKEND_DISABLE',
    'regGC_USER_RB_BACKEND_DISABLE_BASE_IDX',
    'regGC_USER_RB_REDUNDANCY', 'regGC_USER_RB_REDUNDANCY_BASE_IDX',
    'regGC_USER_SHADER_ARRAY_CONFIG',
    'regGC_USER_SHADER_ARRAY_CONFIG_BASE_IDX',
    'regGC_USER_SHADER_RATE_CONFIG',
    'regGC_USER_SHADER_RATE_CONFIG_BASE_IDX',
    'regGDFLL_EDC_HYSTERESIS_CNTL',
    'regGDFLL_EDC_HYSTERESIS_CNTL_BASE_IDX',
    'regGDFLL_EDC_HYSTERESIS_STAT',
    'regGDFLL_EDC_HYSTERESIS_STAT_BASE_IDX', 'regGDS_ATOM_BASE',
    'regGDS_ATOM_BASE_BASE_IDX', 'regGDS_ATOM_CNTL',
    'regGDS_ATOM_CNTL_BASE_IDX', 'regGDS_ATOM_COMPLETE',
    'regGDS_ATOM_COMPLETE_BASE_IDX', 'regGDS_ATOM_DST',
    'regGDS_ATOM_DST_BASE_IDX', 'regGDS_ATOM_OFFSET0',
    'regGDS_ATOM_OFFSET0_BASE_IDX', 'regGDS_ATOM_OFFSET1',
    'regGDS_ATOM_OFFSET1_BASE_IDX', 'regGDS_ATOM_OP',
    'regGDS_ATOM_OP_BASE_IDX', 'regGDS_ATOM_READ0',
    'regGDS_ATOM_READ0_BASE_IDX', 'regGDS_ATOM_READ0_U',
    'regGDS_ATOM_READ0_U_BASE_IDX', 'regGDS_ATOM_READ1',
    'regGDS_ATOM_READ1_BASE_IDX', 'regGDS_ATOM_READ1_U',
    'regGDS_ATOM_READ1_U_BASE_IDX', 'regGDS_ATOM_SIZE',
    'regGDS_ATOM_SIZE_BASE_IDX', 'regGDS_ATOM_SRC0',
    'regGDS_ATOM_SRC0_BASE_IDX', 'regGDS_ATOM_SRC0_U',
    'regGDS_ATOM_SRC0_U_BASE_IDX', 'regGDS_ATOM_SRC1',
    'regGDS_ATOM_SRC1_BASE_IDX', 'regGDS_ATOM_SRC1_U',
    'regGDS_ATOM_SRC1_U_BASE_IDX', 'regGDS_CE_ERR_STATUS_HI',
    'regGDS_CE_ERR_STATUS_HI_BASE_IDX', 'regGDS_CE_ERR_STATUS_LO',
    'regGDS_CE_ERR_STATUS_LO_BASE_IDX', 'regGDS_CNTL_STATUS',
    'regGDS_CNTL_STATUS_BASE_IDX', 'regGDS_COMPUTE_MAX_WAVE_ID',
    'regGDS_COMPUTE_MAX_WAVE_ID_BASE_IDX', 'regGDS_CONFIG',
    'regGDS_CONFIG_BASE_IDX', 'regGDS_CS_CTXSW_CNT0',
    'regGDS_CS_CTXSW_CNT0_BASE_IDX', 'regGDS_CS_CTXSW_CNT1',
    'regGDS_CS_CTXSW_CNT1_BASE_IDX', 'regGDS_CS_CTXSW_CNT2',
    'regGDS_CS_CTXSW_CNT2_BASE_IDX', 'regGDS_CS_CTXSW_CNT3',
    'regGDS_CS_CTXSW_CNT3_BASE_IDX', 'regGDS_CS_CTXSW_STATUS',
    'regGDS_CS_CTXSW_STATUS_BASE_IDX', 'regGDS_DSM_CNTL',
    'regGDS_DSM_CNTL2', 'regGDS_DSM_CNTL2_BASE_IDX',
    'regGDS_DSM_CNTL_BASE_IDX', 'regGDS_EDC_CNT',
    'regGDS_EDC_CNT_BASE_IDX', 'regGDS_EDC_GRBM_CNT',
    'regGDS_EDC_GRBM_CNT_BASE_IDX', 'regGDS_EDC_OA_DED',
    'regGDS_EDC_OA_DED_BASE_IDX', 'regGDS_EDC_OA_PHY_CNT',
    'regGDS_EDC_OA_PHY_CNT_BASE_IDX', 'regGDS_EDC_OA_PIPE_CNT',
    'regGDS_EDC_OA_PIPE_CNT_BASE_IDX', 'regGDS_ENHANCE',
    'regGDS_ENHANCE2', 'regGDS_ENHANCE2_BASE_IDX',
    'regGDS_ENHANCE_BASE_IDX', 'regGDS_GFX_CTXSW_STATUS',
    'regGDS_GFX_CTXSW_STATUS_BASE_IDX', 'regGDS_GS_CTXSW_CNT0',
    'regGDS_GS_CTXSW_CNT0_BASE_IDX', 'regGDS_GS_CTXSW_CNT1',
    'regGDS_GS_CTXSW_CNT1_BASE_IDX', 'regGDS_GS_CTXSW_CNT2',
    'regGDS_GS_CTXSW_CNT2_BASE_IDX', 'regGDS_GS_CTXSW_CNT3',
    'regGDS_GS_CTXSW_CNT3_BASE_IDX', 'regGDS_GWS_RESET0',
    'regGDS_GWS_RESET0_BASE_IDX', 'regGDS_GWS_RESET1',
    'regGDS_GWS_RESET1_BASE_IDX', 'regGDS_GWS_RESOURCE',
    'regGDS_GWS_RESOURCE_BASE_IDX', 'regGDS_GWS_RESOURCE_CNT',
    'regGDS_GWS_RESOURCE_CNTL', 'regGDS_GWS_RESOURCE_CNTL_BASE_IDX',
    'regGDS_GWS_RESOURCE_CNT_BASE_IDX', 'regGDS_GWS_RESOURCE_RESET',
    'regGDS_GWS_RESOURCE_RESET_BASE_IDX', 'regGDS_GWS_VMID0',
    'regGDS_GWS_VMID0_BASE_IDX', 'regGDS_GWS_VMID1',
    'regGDS_GWS_VMID10', 'regGDS_GWS_VMID10_BASE_IDX',
    'regGDS_GWS_VMID11', 'regGDS_GWS_VMID11_BASE_IDX',
    'regGDS_GWS_VMID12', 'regGDS_GWS_VMID12_BASE_IDX',
    'regGDS_GWS_VMID13', 'regGDS_GWS_VMID13_BASE_IDX',
    'regGDS_GWS_VMID14', 'regGDS_GWS_VMID14_BASE_IDX',
    'regGDS_GWS_VMID15', 'regGDS_GWS_VMID15_BASE_IDX',
    'regGDS_GWS_VMID1_BASE_IDX', 'regGDS_GWS_VMID2',
    'regGDS_GWS_VMID2_BASE_IDX', 'regGDS_GWS_VMID3',
    'regGDS_GWS_VMID3_BASE_IDX', 'regGDS_GWS_VMID4',
    'regGDS_GWS_VMID4_BASE_IDX', 'regGDS_GWS_VMID5',
    'regGDS_GWS_VMID5_BASE_IDX', 'regGDS_GWS_VMID6',
    'regGDS_GWS_VMID6_BASE_IDX', 'regGDS_GWS_VMID7',
    'regGDS_GWS_VMID7_BASE_IDX', 'regGDS_GWS_VMID8',
    'regGDS_GWS_VMID8_BASE_IDX', 'regGDS_GWS_VMID9',
    'regGDS_GWS_VMID9_BASE_IDX', 'regGDS_OA_ADDRESS',
    'regGDS_OA_ADDRESS_BASE_IDX', 'regGDS_OA_CGPG_RESTORE',
    'regGDS_OA_CGPG_RESTORE_BASE_IDX', 'regGDS_OA_CNTL',
    'regGDS_OA_CNTL_BASE_IDX', 'regGDS_OA_COUNTER',
    'regGDS_OA_COUNTER_BASE_IDX', 'regGDS_OA_INCDEC',
    'regGDS_OA_INCDEC_BASE_IDX', 'regGDS_OA_RESET',
    'regGDS_OA_RESET_BASE_IDX', 'regGDS_OA_RESET_MASK',
    'regGDS_OA_RESET_MASK_BASE_IDX', 'regGDS_OA_RING_SIZE',
    'regGDS_OA_RING_SIZE_BASE_IDX', 'regGDS_OA_VMID0',
    'regGDS_OA_VMID0_BASE_IDX', 'regGDS_OA_VMID1', 'regGDS_OA_VMID10',
    'regGDS_OA_VMID10_BASE_IDX', 'regGDS_OA_VMID11',
    'regGDS_OA_VMID11_BASE_IDX', 'regGDS_OA_VMID12',
    'regGDS_OA_VMID12_BASE_IDX', 'regGDS_OA_VMID13',
    'regGDS_OA_VMID13_BASE_IDX', 'regGDS_OA_VMID14',
    'regGDS_OA_VMID14_BASE_IDX', 'regGDS_OA_VMID15',
    'regGDS_OA_VMID15_BASE_IDX', 'regGDS_OA_VMID1_BASE_IDX',
    'regGDS_OA_VMID2', 'regGDS_OA_VMID2_BASE_IDX', 'regGDS_OA_VMID3',
    'regGDS_OA_VMID3_BASE_IDX', 'regGDS_OA_VMID4',
    'regGDS_OA_VMID4_BASE_IDX', 'regGDS_OA_VMID5',
    'regGDS_OA_VMID5_BASE_IDX', 'regGDS_OA_VMID6',
    'regGDS_OA_VMID6_BASE_IDX', 'regGDS_OA_VMID7',
    'regGDS_OA_VMID7_BASE_IDX', 'regGDS_OA_VMID8',
    'regGDS_OA_VMID8_BASE_IDX', 'regGDS_OA_VMID9',
    'regGDS_OA_VMID9_BASE_IDX', 'regGDS_PERFCOUNTER0_HI',
    'regGDS_PERFCOUNTER0_HI_BASE_IDX', 'regGDS_PERFCOUNTER0_LO',
    'regGDS_PERFCOUNTER0_LO_BASE_IDX', 'regGDS_PERFCOUNTER0_SELECT',
    'regGDS_PERFCOUNTER0_SELECT1',
    'regGDS_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regGDS_PERFCOUNTER0_SELECT_BASE_IDX', 'regGDS_PERFCOUNTER1_HI',
    'regGDS_PERFCOUNTER1_HI_BASE_IDX', 'regGDS_PERFCOUNTER1_LO',
    'regGDS_PERFCOUNTER1_LO_BASE_IDX', 'regGDS_PERFCOUNTER1_SELECT',
    'regGDS_PERFCOUNTER1_SELECT_BASE_IDX', 'regGDS_PERFCOUNTER2_HI',
    'regGDS_PERFCOUNTER2_HI_BASE_IDX', 'regGDS_PERFCOUNTER2_LO',
    'regGDS_PERFCOUNTER2_LO_BASE_IDX', 'regGDS_PERFCOUNTER2_SELECT',
    'regGDS_PERFCOUNTER2_SELECT_BASE_IDX', 'regGDS_PERFCOUNTER3_HI',
    'regGDS_PERFCOUNTER3_HI_BASE_IDX', 'regGDS_PERFCOUNTER3_LO',
    'regGDS_PERFCOUNTER3_LO_BASE_IDX', 'regGDS_PERFCOUNTER3_SELECT',
    'regGDS_PERFCOUNTER3_SELECT_BASE_IDX', 'regGDS_PROTECTION_FAULT',
    'regGDS_PROTECTION_FAULT_BASE_IDX', 'regGDS_PS0_CTXSW_CNT0',
    'regGDS_PS0_CTXSW_CNT0_BASE_IDX', 'regGDS_PS0_CTXSW_CNT1',
    'regGDS_PS0_CTXSW_CNT1_BASE_IDX', 'regGDS_PS0_CTXSW_CNT2',
    'regGDS_PS0_CTXSW_CNT2_BASE_IDX', 'regGDS_PS0_CTXSW_CNT3',
    'regGDS_PS0_CTXSW_CNT3_BASE_IDX', 'regGDS_PS1_CTXSW_CNT0',
    'regGDS_PS1_CTXSW_CNT0_BASE_IDX', 'regGDS_PS1_CTXSW_CNT1',
    'regGDS_PS1_CTXSW_CNT1_BASE_IDX', 'regGDS_PS1_CTXSW_CNT2',
    'regGDS_PS1_CTXSW_CNT2_BASE_IDX', 'regGDS_PS1_CTXSW_CNT3',
    'regGDS_PS1_CTXSW_CNT3_BASE_IDX', 'regGDS_PS2_CTXSW_CNT0',
    'regGDS_PS2_CTXSW_CNT0_BASE_IDX', 'regGDS_PS2_CTXSW_CNT1',
    'regGDS_PS2_CTXSW_CNT1_BASE_IDX', 'regGDS_PS2_CTXSW_CNT2',
    'regGDS_PS2_CTXSW_CNT2_BASE_IDX', 'regGDS_PS2_CTXSW_CNT3',
    'regGDS_PS2_CTXSW_CNT3_BASE_IDX', 'regGDS_PS3_CTXSW_CNT0',
    'regGDS_PS3_CTXSW_CNT0_BASE_IDX', 'regGDS_PS3_CTXSW_CNT1',
    'regGDS_PS3_CTXSW_CNT1_BASE_IDX', 'regGDS_PS3_CTXSW_CNT2',
    'regGDS_PS3_CTXSW_CNT2_BASE_IDX', 'regGDS_PS3_CTXSW_CNT3',
    'regGDS_PS3_CTXSW_CNT3_BASE_IDX', 'regGDS_PS4_CTXSW_CNT0',
    'regGDS_PS4_CTXSW_CNT0_BASE_IDX', 'regGDS_PS4_CTXSW_CNT1',
    'regGDS_PS4_CTXSW_CNT1_BASE_IDX', 'regGDS_PS4_CTXSW_CNT2',
    'regGDS_PS4_CTXSW_CNT2_BASE_IDX', 'regGDS_PS4_CTXSW_CNT3',
    'regGDS_PS4_CTXSW_CNT3_BASE_IDX', 'regGDS_PS5_CTXSW_CNT0',
    'regGDS_PS5_CTXSW_CNT0_BASE_IDX', 'regGDS_PS5_CTXSW_CNT1',
    'regGDS_PS5_CTXSW_CNT1_BASE_IDX', 'regGDS_PS5_CTXSW_CNT2',
    'regGDS_PS5_CTXSW_CNT2_BASE_IDX', 'regGDS_PS5_CTXSW_CNT3',
    'regGDS_PS5_CTXSW_CNT3_BASE_IDX', 'regGDS_PS6_CTXSW_CNT0',
    'regGDS_PS6_CTXSW_CNT0_BASE_IDX', 'regGDS_PS6_CTXSW_CNT1',
    'regGDS_PS6_CTXSW_CNT1_BASE_IDX', 'regGDS_PS6_CTXSW_CNT2',
    'regGDS_PS6_CTXSW_CNT2_BASE_IDX', 'regGDS_PS6_CTXSW_CNT3',
    'regGDS_PS6_CTXSW_CNT3_BASE_IDX', 'regGDS_PS7_CTXSW_CNT0',
    'regGDS_PS7_CTXSW_CNT0_BASE_IDX', 'regGDS_PS7_CTXSW_CNT1',
    'regGDS_PS7_CTXSW_CNT1_BASE_IDX', 'regGDS_PS7_CTXSW_CNT2',
    'regGDS_PS7_CTXSW_CNT2_BASE_IDX', 'regGDS_PS7_CTXSW_CNT3',
    'regGDS_PS7_CTXSW_CNT3_BASE_IDX', 'regGDS_RD_ADDR',
    'regGDS_RD_ADDR_BASE_IDX', 'regGDS_RD_BURST_ADDR',
    'regGDS_RD_BURST_ADDR_BASE_IDX', 'regGDS_RD_BURST_COUNT',
    'regGDS_RD_BURST_COUNT_BASE_IDX', 'regGDS_RD_BURST_DATA',
    'regGDS_RD_BURST_DATA_BASE_IDX', 'regGDS_RD_DATA',
    'regGDS_RD_DATA_BASE_IDX', 'regGDS_UE_ERR_STATUS_HI',
    'regGDS_UE_ERR_STATUS_HI_BASE_IDX', 'regGDS_UE_ERR_STATUS_LO',
    'regGDS_UE_ERR_STATUS_LO_BASE_IDX', 'regGDS_VMID0_BASE',
    'regGDS_VMID0_BASE_BASE_IDX', 'regGDS_VMID0_SIZE',
    'regGDS_VMID0_SIZE_BASE_IDX', 'regGDS_VMID10_BASE',
    'regGDS_VMID10_BASE_BASE_IDX', 'regGDS_VMID10_SIZE',
    'regGDS_VMID10_SIZE_BASE_IDX', 'regGDS_VMID11_BASE',
    'regGDS_VMID11_BASE_BASE_IDX', 'regGDS_VMID11_SIZE',
    'regGDS_VMID11_SIZE_BASE_IDX', 'regGDS_VMID12_BASE',
    'regGDS_VMID12_BASE_BASE_IDX', 'regGDS_VMID12_SIZE',
    'regGDS_VMID12_SIZE_BASE_IDX', 'regGDS_VMID13_BASE',
    'regGDS_VMID13_BASE_BASE_IDX', 'regGDS_VMID13_SIZE',
    'regGDS_VMID13_SIZE_BASE_IDX', 'regGDS_VMID14_BASE',
    'regGDS_VMID14_BASE_BASE_IDX', 'regGDS_VMID14_SIZE',
    'regGDS_VMID14_SIZE_BASE_IDX', 'regGDS_VMID15_BASE',
    'regGDS_VMID15_BASE_BASE_IDX', 'regGDS_VMID15_SIZE',
    'regGDS_VMID15_SIZE_BASE_IDX', 'regGDS_VMID1_BASE',
    'regGDS_VMID1_BASE_BASE_IDX', 'regGDS_VMID1_SIZE',
    'regGDS_VMID1_SIZE_BASE_IDX', 'regGDS_VMID2_BASE',
    'regGDS_VMID2_BASE_BASE_IDX', 'regGDS_VMID2_SIZE',
    'regGDS_VMID2_SIZE_BASE_IDX', 'regGDS_VMID3_BASE',
    'regGDS_VMID3_BASE_BASE_IDX', 'regGDS_VMID3_SIZE',
    'regGDS_VMID3_SIZE_BASE_IDX', 'regGDS_VMID4_BASE',
    'regGDS_VMID4_BASE_BASE_IDX', 'regGDS_VMID4_SIZE',
    'regGDS_VMID4_SIZE_BASE_IDX', 'regGDS_VMID5_BASE',
    'regGDS_VMID5_BASE_BASE_IDX', 'regGDS_VMID5_SIZE',
    'regGDS_VMID5_SIZE_BASE_IDX', 'regGDS_VMID6_BASE',
    'regGDS_VMID6_BASE_BASE_IDX', 'regGDS_VMID6_SIZE',
    'regGDS_VMID6_SIZE_BASE_IDX', 'regGDS_VMID7_BASE',
    'regGDS_VMID7_BASE_BASE_IDX', 'regGDS_VMID7_SIZE',
    'regGDS_VMID7_SIZE_BASE_IDX', 'regGDS_VMID8_BASE',
    'regGDS_VMID8_BASE_BASE_IDX', 'regGDS_VMID8_SIZE',
    'regGDS_VMID8_SIZE_BASE_IDX', 'regGDS_VMID9_BASE',
    'regGDS_VMID9_BASE_BASE_IDX', 'regGDS_VMID9_SIZE',
    'regGDS_VMID9_SIZE_BASE_IDX', 'regGDS_VM_PROTECTION_FAULT',
    'regGDS_VM_PROTECTION_FAULT_BASE_IDX', 'regGDS_VS_CTXSW_CNT0',
    'regGDS_VS_CTXSW_CNT0_BASE_IDX', 'regGDS_VS_CTXSW_CNT1',
    'regGDS_VS_CTXSW_CNT1_BASE_IDX', 'regGDS_VS_CTXSW_CNT2',
    'regGDS_VS_CTXSW_CNT2_BASE_IDX', 'regGDS_VS_CTXSW_CNT3',
    'regGDS_VS_CTXSW_CNT3_BASE_IDX', 'regGDS_WD_GDS_CSB',
    'regGDS_WD_GDS_CSB_BASE_IDX', 'regGDS_WRITE_COMPLETE',
    'regGDS_WRITE_COMPLETE_BASE_IDX', 'regGDS_WR_ADDR',
    'regGDS_WR_ADDR_BASE_IDX', 'regGDS_WR_BURST_ADDR',
    'regGDS_WR_BURST_ADDR_BASE_IDX', 'regGDS_WR_BURST_DATA',
    'regGDS_WR_BURST_DATA_BASE_IDX', 'regGDS_WR_DATA',
    'regGDS_WR_DATA_BASE_IDX', 'regGFX_COPY_STATE',
    'regGFX_COPY_STATE_BASE_IDX', 'regGFX_PIPE_CONTROL',
    'regGFX_PIPE_CONTROL_BASE_IDX', 'regGRBM_CAM_DATA',
    'regGRBM_CAM_DATA_BASE_IDX', 'regGRBM_CAM_INDEX',
    'regGRBM_CAM_INDEX_BASE_IDX', 'regGRBM_CHICKEN_BITS',
    'regGRBM_CHICKEN_BITS_BASE_IDX', 'regGRBM_CHIP_REVISION',
    'regGRBM_CHIP_REVISION_BASE_IDX', 'regGRBM_CNTL',
    'regGRBM_CNTL_BASE_IDX', 'regGRBM_DSM_BYPASS',
    'regGRBM_DSM_BYPASS_BASE_IDX', 'regGRBM_FENCE_RANGE0',
    'regGRBM_FENCE_RANGE0_BASE_IDX', 'regGRBM_FENCE_RANGE1',
    'regGRBM_FENCE_RANGE1_BASE_IDX', 'regGRBM_GFX_CLKEN_CNTL',
    'regGRBM_GFX_CLKEN_CNTL_BASE_IDX', 'regGRBM_GFX_CNTL',
    'regGRBM_GFX_CNTL_BASE_IDX', 'regGRBM_GFX_CNTL_SR_DATA',
    'regGRBM_GFX_CNTL_SR_DATA_BASE_IDX', 'regGRBM_GFX_CNTL_SR_SELECT',
    'regGRBM_GFX_CNTL_SR_SELECT_BASE_IDX', 'regGRBM_GFX_INDEX',
    'regGRBM_GFX_INDEX_BASE_IDX', 'regGRBM_GFX_INDEX_SR_DATA',
    'regGRBM_GFX_INDEX_SR_DATA_BASE_IDX',
    'regGRBM_GFX_INDEX_SR_SELECT',
    'regGRBM_GFX_INDEX_SR_SELECT_BASE_IDX', 'regGRBM_HYP_CAM_DATA',
    'regGRBM_HYP_CAM_DATA_BASE_IDX', 'regGRBM_HYP_CAM_INDEX',
    'regGRBM_HYP_CAM_INDEX_BASE_IDX', 'regGRBM_IH_CREDIT',
    'regGRBM_IH_CREDIT_BASE_IDX', 'regGRBM_INT_CNTL',
    'regGRBM_INT_CNTL_BASE_IDX', 'regGRBM_IOV_ERROR',
    'regGRBM_IOV_ERROR_BASE_IDX', 'regGRBM_IOV_ERROR_FIFO_DATA',
    'regGRBM_IOV_ERROR_FIFO_DATA_BASE_IDX', 'regGRBM_IOV_READ_ERROR',
    'regGRBM_IOV_READ_ERROR_BASE_IDX', 'regGRBM_MCM_ADDR',
    'regGRBM_MCM_ADDR_BASE_IDX', 'regGRBM_NOWHERE',
    'regGRBM_NOWHERE_BASE_IDX', 'regGRBM_PERFCOUNTER0_HI',
    'regGRBM_PERFCOUNTER0_HI_BASE_IDX', 'regGRBM_PERFCOUNTER0_LO',
    'regGRBM_PERFCOUNTER0_LO_BASE_IDX', 'regGRBM_PERFCOUNTER0_SELECT',
    'regGRBM_PERFCOUNTER0_SELECT_BASE_IDX', 'regGRBM_PERFCOUNTER1_HI',
    'regGRBM_PERFCOUNTER1_HI_BASE_IDX', 'regGRBM_PERFCOUNTER1_LO',
    'regGRBM_PERFCOUNTER1_LO_BASE_IDX', 'regGRBM_PERFCOUNTER1_SELECT',
    'regGRBM_PERFCOUNTER1_SELECT_BASE_IDX', 'regGRBM_PWR_CNTL',
    'regGRBM_PWR_CNTL2', 'regGRBM_PWR_CNTL2_BASE_IDX',
    'regGRBM_PWR_CNTL_BASE_IDX', 'regGRBM_READ_ERROR',
    'regGRBM_READ_ERROR2', 'regGRBM_READ_ERROR2_BASE_IDX',
    'regGRBM_READ_ERROR_BASE_IDX', 'regGRBM_RSMU_CFG',
    'regGRBM_RSMU_CFG_BASE_IDX', 'regGRBM_RSMU_READ_ERROR',
    'regGRBM_RSMU_READ_ERROR_BASE_IDX', 'regGRBM_SCRATCH_REG0',
    'regGRBM_SCRATCH_REG0_BASE_IDX', 'regGRBM_SCRATCH_REG1',
    'regGRBM_SCRATCH_REG1_BASE_IDX', 'regGRBM_SCRATCH_REG2',
    'regGRBM_SCRATCH_REG2_BASE_IDX', 'regGRBM_SCRATCH_REG3',
    'regGRBM_SCRATCH_REG3_BASE_IDX', 'regGRBM_SCRATCH_REG4',
    'regGRBM_SCRATCH_REG4_BASE_IDX', 'regGRBM_SCRATCH_REG5',
    'regGRBM_SCRATCH_REG5_BASE_IDX', 'regGRBM_SCRATCH_REG6',
    'regGRBM_SCRATCH_REG6_BASE_IDX', 'regGRBM_SCRATCH_REG7',
    'regGRBM_SCRATCH_REG7_BASE_IDX', 'regGRBM_SE0_PERFCOUNTER_HI',
    'regGRBM_SE0_PERFCOUNTER_HI_BASE_IDX',
    'regGRBM_SE0_PERFCOUNTER_LO',
    'regGRBM_SE0_PERFCOUNTER_LO_BASE_IDX',
    'regGRBM_SE0_PERFCOUNTER_SELECT',
    'regGRBM_SE0_PERFCOUNTER_SELECT_BASE_IDX',
    'regGRBM_SE1_PERFCOUNTER_HI',
    'regGRBM_SE1_PERFCOUNTER_HI_BASE_IDX',
    'regGRBM_SE1_PERFCOUNTER_LO',
    'regGRBM_SE1_PERFCOUNTER_LO_BASE_IDX',
    'regGRBM_SE1_PERFCOUNTER_SELECT',
    'regGRBM_SE1_PERFCOUNTER_SELECT_BASE_IDX',
    'regGRBM_SE2_PERFCOUNTER_HI',
    'regGRBM_SE2_PERFCOUNTER_HI_BASE_IDX',
    'regGRBM_SE2_PERFCOUNTER_LO',
    'regGRBM_SE2_PERFCOUNTER_LO_BASE_IDX',
    'regGRBM_SE2_PERFCOUNTER_SELECT',
    'regGRBM_SE2_PERFCOUNTER_SELECT_BASE_IDX',
    'regGRBM_SE3_PERFCOUNTER_HI',
    'regGRBM_SE3_PERFCOUNTER_HI_BASE_IDX',
    'regGRBM_SE3_PERFCOUNTER_LO',
    'regGRBM_SE3_PERFCOUNTER_LO_BASE_IDX',
    'regGRBM_SE3_PERFCOUNTER_SELECT',
    'regGRBM_SE3_PERFCOUNTER_SELECT_BASE_IDX', 'regGRBM_SEC_CNTL',
    'regGRBM_SEC_CNTL_BASE_IDX', 'regGRBM_SKEW_CNTL',
    'regGRBM_SKEW_CNTL_BASE_IDX', 'regGRBM_SOFT_RESET',
    'regGRBM_SOFT_RESET_BASE_IDX', 'regGRBM_STATUS',
    'regGRBM_STATUS2', 'regGRBM_STATUS2_BASE_IDX',
    'regGRBM_STATUS_BASE_IDX', 'regGRBM_STATUS_SE0',
    'regGRBM_STATUS_SE0_BASE_IDX', 'regGRBM_STATUS_SE1',
    'regGRBM_STATUS_SE1_BASE_IDX', 'regGRBM_STATUS_SE2',
    'regGRBM_STATUS_SE2_BASE_IDX', 'regGRBM_STATUS_SE3',
    'regGRBM_STATUS_SE3_BASE_IDX', 'regGRBM_TRAP_ADDR',
    'regGRBM_TRAP_ADDR_BASE_IDX', 'regGRBM_TRAP_ADDR_MSK',
    'regGRBM_TRAP_ADDR_MSK_BASE_IDX', 'regGRBM_TRAP_OP',
    'regGRBM_TRAP_OP_BASE_IDX', 'regGRBM_TRAP_WD',
    'regGRBM_TRAP_WD_BASE_IDX', 'regGRBM_TRAP_WD_MSK',
    'regGRBM_TRAP_WD_MSK_BASE_IDX', 'regGRBM_UTCL2_INVAL_RANGE_END',
    'regGRBM_UTCL2_INVAL_RANGE_END_BASE_IDX',
    'regGRBM_UTCL2_INVAL_RANGE_START',
    'regGRBM_UTCL2_INVAL_RANGE_START_BASE_IDX',
    'regGRBM_WAIT_IDLE_CLOCKS', 'regGRBM_WAIT_IDLE_CLOCKS_BASE_IDX',
    'regGRBM_WRITE_ERROR', 'regGRBM_WRITE_ERROR_BASE_IDX',
    'regIA_CNTL_STATUS', 'regIA_CNTL_STATUS_BASE_IDX',
    'regIA_ENHANCE', 'regIA_ENHANCE_BASE_IDX',
    'regIA_MULTI_VGT_PARAM', 'regIA_MULTI_VGT_PARAM_BASE_IDX',
    'regIA_MULTI_VGT_PARAM_BC', 'regIA_MULTI_VGT_PARAM_BC_BASE_IDX',
    'regIA_PERFCOUNTER0_HI', 'regIA_PERFCOUNTER0_HI_BASE_IDX',
    'regIA_PERFCOUNTER0_LO', 'regIA_PERFCOUNTER0_LO_BASE_IDX',
    'regIA_PERFCOUNTER0_SELECT', 'regIA_PERFCOUNTER0_SELECT1',
    'regIA_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regIA_PERFCOUNTER0_SELECT_BASE_IDX', 'regIA_PERFCOUNTER1_HI',
    'regIA_PERFCOUNTER1_HI_BASE_IDX', 'regIA_PERFCOUNTER1_LO',
    'regIA_PERFCOUNTER1_LO_BASE_IDX', 'regIA_PERFCOUNTER1_SELECT',
    'regIA_PERFCOUNTER1_SELECT_BASE_IDX', 'regIA_PERFCOUNTER2_HI',
    'regIA_PERFCOUNTER2_HI_BASE_IDX', 'regIA_PERFCOUNTER2_LO',
    'regIA_PERFCOUNTER2_LO_BASE_IDX', 'regIA_PERFCOUNTER2_SELECT',
    'regIA_PERFCOUNTER2_SELECT_BASE_IDX', 'regIA_PERFCOUNTER3_HI',
    'regIA_PERFCOUNTER3_HI_BASE_IDX', 'regIA_PERFCOUNTER3_LO',
    'regIA_PERFCOUNTER3_LO_BASE_IDX', 'regIA_PERFCOUNTER3_SELECT',
    'regIA_PERFCOUNTER3_SELECT_BASE_IDX', 'regIA_UTCL1_CNTL',
    'regIA_UTCL1_CNTL_BASE_IDX', 'regIA_UTCL1_STATUS',
    'regIA_UTCL1_STATUS_BASE_IDX', 'regL2TLB_PERFCOUNTER0_CFG',
    'regL2TLB_PERFCOUNTER0_CFG_BASE_IDX', 'regL2TLB_PERFCOUNTER1_CFG',
    'regL2TLB_PERFCOUNTER1_CFG_BASE_IDX', 'regL2TLB_PERFCOUNTER2_CFG',
    'regL2TLB_PERFCOUNTER2_CFG_BASE_IDX', 'regL2TLB_PERFCOUNTER3_CFG',
    'regL2TLB_PERFCOUNTER3_CFG_BASE_IDX', 'regL2TLB_PERFCOUNTER_HI',
    'regL2TLB_PERFCOUNTER_HI_BASE_IDX', 'regL2TLB_PERFCOUNTER_LO',
    'regL2TLB_PERFCOUNTER_LO_BASE_IDX',
    'regL2TLB_PERFCOUNTER_RSLT_CNTL',
    'regL2TLB_PERFCOUNTER_RSLT_CNTL_BASE_IDX', 'regL2TLB_TLB0_STATUS',
    'regL2TLB_TLB0_STATUS_BASE_IDX', 'regLDS_CE_ERR_STATUS_HI',
    'regLDS_CE_ERR_STATUS_HI_BASE_IDX', 'regLDS_CE_ERR_STATUS_LO',
    'regLDS_CE_ERR_STATUS_LO_BASE_IDX', 'regLDS_CONFIG',
    'regLDS_CONFIG_BASE_IDX', 'regLDS_UE_ERR_STATUS_HI',
    'regLDS_UE_ERR_STATUS_HI_BASE_IDX', 'regLDS_UE_ERR_STATUS_LO',
    'regLDS_UE_ERR_STATUS_LO_BASE_IDX', 'regMC_MEM_POWER_LS',
    'regMC_MEM_POWER_LS_BASE_IDX', 'regMC_SHARED_ACTIVE_FCN_ID',
    'regMC_SHARED_ACTIVE_FCN_ID_BASE_IDX',
    'regMC_SHARED_VIRT_RESET_REQ',
    'regMC_SHARED_VIRT_RESET_REQ_BASE_IDX', 'regMC_VM_AGP_BASE',
    'regMC_VM_AGP_BASE_BASE_IDX', 'regMC_VM_AGP_BOT',
    'regMC_VM_AGP_BOT_BASE_IDX', 'regMC_VM_AGP_TOP',
    'regMC_VM_AGP_TOP_BASE_IDX', 'regMC_VM_APT_CNTL',
    'regMC_VM_APT_CNTL_BASE_IDX',
    'regMC_VM_CACHEABLE_DRAM_ADDRESS_END',
    'regMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX',
    'regMC_VM_CACHEABLE_DRAM_ADDRESS_START',
    'regMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX',
    'regMC_VM_CACHEABLE_DRAM_CNTL',
    'regMC_VM_CACHEABLE_DRAM_CNTL_BASE_IDX',
    'regMC_VM_FB_LOCATION_BASE', 'regMC_VM_FB_LOCATION_BASE_BASE_IDX',
    'regMC_VM_FB_LOCATION_TOP', 'regMC_VM_FB_LOCATION_TOP_BASE_IDX',
    'regMC_VM_FB_OFFSET', 'regMC_VM_FB_OFFSET_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF0',
    'regMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF1', 'regMC_VM_FB_SIZE_OFFSET_VF10',
    'regMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF11',
    'regMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF12',
    'regMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF13',
    'regMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF14',
    'regMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF15',
    'regMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF2',
    'regMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF3',
    'regMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF4',
    'regMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF5',
    'regMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF6',
    'regMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF7',
    'regMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF8',
    'regMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX',
    'regMC_VM_FB_SIZE_OFFSET_VF9',
    'regMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX', 'regMC_VM_HOST_MAPPING',
    'regMC_VM_HOST_MAPPING_BASE_IDX', 'regMC_VM_L2_PERFCOUNTER0_CFG',
    'regMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX',
    'regMC_VM_L2_PERFCOUNTER1_CFG',
    'regMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX',
    'regMC_VM_L2_PERFCOUNTER2_CFG',
    'regMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX',
    'regMC_VM_L2_PERFCOUNTER3_CFG',
    'regMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX',
    'regMC_VM_L2_PERFCOUNTER4_CFG',
    'regMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX',
    'regMC_VM_L2_PERFCOUNTER5_CFG',
    'regMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX',
    'regMC_VM_L2_PERFCOUNTER6_CFG',
    'regMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX',
    'regMC_VM_L2_PERFCOUNTER7_CFG',
    'regMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX',
    'regMC_VM_L2_PERFCOUNTER_HI',
    'regMC_VM_L2_PERFCOUNTER_HI_BASE_IDX',
    'regMC_VM_L2_PERFCOUNTER_LO',
    'regMC_VM_L2_PERFCOUNTER_LO_BASE_IDX',
    'regMC_VM_L2_PERFCOUNTER_RSLT_CNTL',
    'regMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX',
    'regMC_VM_LOCAL_HBM_ADDRESS_END',
    'regMC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX',
    'regMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL',
    'regMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX',
    'regMC_VM_LOCAL_HBM_ADDRESS_START',
    'regMC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX',
    'regMC_VM_MARC_BASE_HI_0', 'regMC_VM_MARC_BASE_HI_0_BASE_IDX',
    'regMC_VM_MARC_BASE_HI_1', 'regMC_VM_MARC_BASE_HI_1_BASE_IDX',
    'regMC_VM_MARC_BASE_HI_2', 'regMC_VM_MARC_BASE_HI_2_BASE_IDX',
    'regMC_VM_MARC_BASE_HI_3', 'regMC_VM_MARC_BASE_HI_3_BASE_IDX',
    'regMC_VM_MARC_BASE_LO_0', 'regMC_VM_MARC_BASE_LO_0_BASE_IDX',
    'regMC_VM_MARC_BASE_LO_1', 'regMC_VM_MARC_BASE_LO_1_BASE_IDX',
    'regMC_VM_MARC_BASE_LO_2', 'regMC_VM_MARC_BASE_LO_2_BASE_IDX',
    'regMC_VM_MARC_BASE_LO_3', 'regMC_VM_MARC_BASE_LO_3_BASE_IDX',
    'regMC_VM_MARC_LEN_HI_0', 'regMC_VM_MARC_LEN_HI_0_BASE_IDX',
    'regMC_VM_MARC_LEN_HI_1', 'regMC_VM_MARC_LEN_HI_1_BASE_IDX',
    'regMC_VM_MARC_LEN_HI_2', 'regMC_VM_MARC_LEN_HI_2_BASE_IDX',
    'regMC_VM_MARC_LEN_HI_3', 'regMC_VM_MARC_LEN_HI_3_BASE_IDX',
    'regMC_VM_MARC_LEN_LO_0', 'regMC_VM_MARC_LEN_LO_0_BASE_IDX',
    'regMC_VM_MARC_LEN_LO_1', 'regMC_VM_MARC_LEN_LO_1_BASE_IDX',
    'regMC_VM_MARC_LEN_LO_2', 'regMC_VM_MARC_LEN_LO_2_BASE_IDX',
    'regMC_VM_MARC_LEN_LO_3', 'regMC_VM_MARC_LEN_LO_3_BASE_IDX',
    'regMC_VM_MARC_RELOC_HI_0', 'regMC_VM_MARC_RELOC_HI_0_BASE_IDX',
    'regMC_VM_MARC_RELOC_HI_1', 'regMC_VM_MARC_RELOC_HI_1_BASE_IDX',
    'regMC_VM_MARC_RELOC_HI_2', 'regMC_VM_MARC_RELOC_HI_2_BASE_IDX',
    'regMC_VM_MARC_RELOC_HI_3', 'regMC_VM_MARC_RELOC_HI_3_BASE_IDX',
    'regMC_VM_MARC_RELOC_LO_0', 'regMC_VM_MARC_RELOC_LO_0_BASE_IDX',
    'regMC_VM_MARC_RELOC_LO_1', 'regMC_VM_MARC_RELOC_LO_1_BASE_IDX',
    'regMC_VM_MARC_RELOC_LO_2', 'regMC_VM_MARC_RELOC_LO_2_BASE_IDX',
    'regMC_VM_MARC_RELOC_LO_3', 'regMC_VM_MARC_RELOC_LO_3_BASE_IDX',
    'regMC_VM_MX_L1_TLB_CNTL', 'regMC_VM_MX_L1_TLB_CNTL_BASE_IDX',
    'regMC_VM_NB_LOWER_TOP_OF_DRAM2',
    'regMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX', 'regMC_VM_NB_MMIOBASE',
    'regMC_VM_NB_MMIOBASE_BASE_IDX', 'regMC_VM_NB_MMIOLIMIT',
    'regMC_VM_NB_MMIOLIMIT_BASE_IDX', 'regMC_VM_NB_PCI_ARB',
    'regMC_VM_NB_PCI_ARB_BASE_IDX', 'regMC_VM_NB_PCI_CTRL',
    'regMC_VM_NB_PCI_CTRL_BASE_IDX', 'regMC_VM_NB_TOP_OF_DRAM_SLOT1',
    'regMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX',
    'regMC_VM_NB_UPPER_TOP_OF_DRAM2',
    'regMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX', 'regMC_VM_STEERING',
    'regMC_VM_STEERING_BASE_IDX',
    'regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB',
    'regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX',
    'regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB',
    'regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX',
    'regMC_VM_SYSTEM_APERTURE_HIGH_ADDR',
    'regMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX',
    'regMC_VM_SYSTEM_APERTURE_LOW_ADDR',
    'regMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX',
    'regMC_VM_XGMI_GPUIOV_ENABLE',
    'regMC_VM_XGMI_GPUIOV_ENABLE_BASE_IDX', 'regMC_VM_XGMI_LFB_CNTL',
    'regMC_VM_XGMI_LFB_CNTL_BASE_IDX', 'regMC_VM_XGMI_LFB_SIZE',
    'regMC_VM_XGMI_LFB_SIZE_BASE_IDX', 'regPA_CL_CLIP_CNTL',
    'regPA_CL_CLIP_CNTL_BASE_IDX', 'regPA_CL_CNTL_STATUS',
    'regPA_CL_CNTL_STATUS_BASE_IDX', 'regPA_CL_ENHANCE',
    'regPA_CL_ENHANCE_BASE_IDX', 'regPA_CL_GB_HORZ_CLIP_ADJ',
    'regPA_CL_GB_HORZ_CLIP_ADJ_BASE_IDX', 'regPA_CL_GB_HORZ_DISC_ADJ',
    'regPA_CL_GB_HORZ_DISC_ADJ_BASE_IDX', 'regPA_CL_GB_VERT_CLIP_ADJ',
    'regPA_CL_GB_VERT_CLIP_ADJ_BASE_IDX', 'regPA_CL_GB_VERT_DISC_ADJ',
    'regPA_CL_GB_VERT_DISC_ADJ_BASE_IDX', 'regPA_CL_NANINF_CNTL',
    'regPA_CL_NANINF_CNTL_BASE_IDX', 'regPA_CL_NGG_CNTL',
    'regPA_CL_NGG_CNTL_BASE_IDX', 'regPA_CL_OBJPRIM_ID_CNTL',
    'regPA_CL_OBJPRIM_ID_CNTL_BASE_IDX', 'regPA_CL_POINT_CULL_RAD',
    'regPA_CL_POINT_CULL_RAD_BASE_IDX', 'regPA_CL_POINT_SIZE',
    'regPA_CL_POINT_SIZE_BASE_IDX', 'regPA_CL_POINT_X_RAD',
    'regPA_CL_POINT_X_RAD_BASE_IDX', 'regPA_CL_POINT_Y_RAD',
    'regPA_CL_POINT_Y_RAD_BASE_IDX', 'regPA_CL_PROG_NEAR_CLIP_Z',
    'regPA_CL_PROG_NEAR_CLIP_Z_BASE_IDX', 'regPA_CL_RESET_DEBUG',
    'regPA_CL_RESET_DEBUG_BASE_IDX', 'regPA_CL_UCP_0_W',
    'regPA_CL_UCP_0_W_BASE_IDX', 'regPA_CL_UCP_0_X',
    'regPA_CL_UCP_0_X_BASE_IDX', 'regPA_CL_UCP_0_Y',
    'regPA_CL_UCP_0_Y_BASE_IDX', 'regPA_CL_UCP_0_Z',
    'regPA_CL_UCP_0_Z_BASE_IDX', 'regPA_CL_UCP_1_W',
    'regPA_CL_UCP_1_W_BASE_IDX', 'regPA_CL_UCP_1_X',
    'regPA_CL_UCP_1_X_BASE_IDX', 'regPA_CL_UCP_1_Y',
    'regPA_CL_UCP_1_Y_BASE_IDX', 'regPA_CL_UCP_1_Z',
    'regPA_CL_UCP_1_Z_BASE_IDX', 'regPA_CL_UCP_2_W',
    'regPA_CL_UCP_2_W_BASE_IDX', 'regPA_CL_UCP_2_X',
    'regPA_CL_UCP_2_X_BASE_IDX', 'regPA_CL_UCP_2_Y',
    'regPA_CL_UCP_2_Y_BASE_IDX', 'regPA_CL_UCP_2_Z',
    'regPA_CL_UCP_2_Z_BASE_IDX', 'regPA_CL_UCP_3_W',
    'regPA_CL_UCP_3_W_BASE_IDX', 'regPA_CL_UCP_3_X',
    'regPA_CL_UCP_3_X_BASE_IDX', 'regPA_CL_UCP_3_Y',
    'regPA_CL_UCP_3_Y_BASE_IDX', 'regPA_CL_UCP_3_Z',
    'regPA_CL_UCP_3_Z_BASE_IDX', 'regPA_CL_UCP_4_W',
    'regPA_CL_UCP_4_W_BASE_IDX', 'regPA_CL_UCP_4_X',
    'regPA_CL_UCP_4_X_BASE_IDX', 'regPA_CL_UCP_4_Y',
    'regPA_CL_UCP_4_Y_BASE_IDX', 'regPA_CL_UCP_4_Z',
    'regPA_CL_UCP_4_Z_BASE_IDX', 'regPA_CL_UCP_5_W',
    'regPA_CL_UCP_5_W_BASE_IDX', 'regPA_CL_UCP_5_X',
    'regPA_CL_UCP_5_X_BASE_IDX', 'regPA_CL_UCP_5_Y',
    'regPA_CL_UCP_5_Y_BASE_IDX', 'regPA_CL_UCP_5_Z',
    'regPA_CL_UCP_5_Z_BASE_IDX', 'regPA_CL_VPORT_XOFFSET',
    'regPA_CL_VPORT_XOFFSET_1', 'regPA_CL_VPORT_XOFFSET_10',
    'regPA_CL_VPORT_XOFFSET_10_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_11',
    'regPA_CL_VPORT_XOFFSET_11_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_12',
    'regPA_CL_VPORT_XOFFSET_12_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_13',
    'regPA_CL_VPORT_XOFFSET_13_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_14',
    'regPA_CL_VPORT_XOFFSET_14_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_15',
    'regPA_CL_VPORT_XOFFSET_15_BASE_IDX',
    'regPA_CL_VPORT_XOFFSET_1_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_2',
    'regPA_CL_VPORT_XOFFSET_2_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_3',
    'regPA_CL_VPORT_XOFFSET_3_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_4',
    'regPA_CL_VPORT_XOFFSET_4_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_5',
    'regPA_CL_VPORT_XOFFSET_5_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_6',
    'regPA_CL_VPORT_XOFFSET_6_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_7',
    'regPA_CL_VPORT_XOFFSET_7_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_8',
    'regPA_CL_VPORT_XOFFSET_8_BASE_IDX', 'regPA_CL_VPORT_XOFFSET_9',
    'regPA_CL_VPORT_XOFFSET_9_BASE_IDX',
    'regPA_CL_VPORT_XOFFSET_BASE_IDX', 'regPA_CL_VPORT_XSCALE',
    'regPA_CL_VPORT_XSCALE_1', 'regPA_CL_VPORT_XSCALE_10',
    'regPA_CL_VPORT_XSCALE_10_BASE_IDX', 'regPA_CL_VPORT_XSCALE_11',
    'regPA_CL_VPORT_XSCALE_11_BASE_IDX', 'regPA_CL_VPORT_XSCALE_12',
    'regPA_CL_VPORT_XSCALE_12_BASE_IDX', 'regPA_CL_VPORT_XSCALE_13',
    'regPA_CL_VPORT_XSCALE_13_BASE_IDX', 'regPA_CL_VPORT_XSCALE_14',
    'regPA_CL_VPORT_XSCALE_14_BASE_IDX', 'regPA_CL_VPORT_XSCALE_15',
    'regPA_CL_VPORT_XSCALE_15_BASE_IDX',
    'regPA_CL_VPORT_XSCALE_1_BASE_IDX', 'regPA_CL_VPORT_XSCALE_2',
    'regPA_CL_VPORT_XSCALE_2_BASE_IDX', 'regPA_CL_VPORT_XSCALE_3',
    'regPA_CL_VPORT_XSCALE_3_BASE_IDX', 'regPA_CL_VPORT_XSCALE_4',
    'regPA_CL_VPORT_XSCALE_4_BASE_IDX', 'regPA_CL_VPORT_XSCALE_5',
    'regPA_CL_VPORT_XSCALE_5_BASE_IDX', 'regPA_CL_VPORT_XSCALE_6',
    'regPA_CL_VPORT_XSCALE_6_BASE_IDX', 'regPA_CL_VPORT_XSCALE_7',
    'regPA_CL_VPORT_XSCALE_7_BASE_IDX', 'regPA_CL_VPORT_XSCALE_8',
    'regPA_CL_VPORT_XSCALE_8_BASE_IDX', 'regPA_CL_VPORT_XSCALE_9',
    'regPA_CL_VPORT_XSCALE_9_BASE_IDX',
    'regPA_CL_VPORT_XSCALE_BASE_IDX', 'regPA_CL_VPORT_YOFFSET',
    'regPA_CL_VPORT_YOFFSET_1', 'regPA_CL_VPORT_YOFFSET_10',
    'regPA_CL_VPORT_YOFFSET_10_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_11',
    'regPA_CL_VPORT_YOFFSET_11_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_12',
    'regPA_CL_VPORT_YOFFSET_12_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_13',
    'regPA_CL_VPORT_YOFFSET_13_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_14',
    'regPA_CL_VPORT_YOFFSET_14_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_15',
    'regPA_CL_VPORT_YOFFSET_15_BASE_IDX',
    'regPA_CL_VPORT_YOFFSET_1_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_2',
    'regPA_CL_VPORT_YOFFSET_2_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_3',
    'regPA_CL_VPORT_YOFFSET_3_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_4',
    'regPA_CL_VPORT_YOFFSET_4_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_5',
    'regPA_CL_VPORT_YOFFSET_5_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_6',
    'regPA_CL_VPORT_YOFFSET_6_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_7',
    'regPA_CL_VPORT_YOFFSET_7_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_8',
    'regPA_CL_VPORT_YOFFSET_8_BASE_IDX', 'regPA_CL_VPORT_YOFFSET_9',
    'regPA_CL_VPORT_YOFFSET_9_BASE_IDX',
    'regPA_CL_VPORT_YOFFSET_BASE_IDX', 'regPA_CL_VPORT_YSCALE',
    'regPA_CL_VPORT_YSCALE_1', 'regPA_CL_VPORT_YSCALE_10',
    'regPA_CL_VPORT_YSCALE_10_BASE_IDX', 'regPA_CL_VPORT_YSCALE_11',
    'regPA_CL_VPORT_YSCALE_11_BASE_IDX', 'regPA_CL_VPORT_YSCALE_12',
    'regPA_CL_VPORT_YSCALE_12_BASE_IDX', 'regPA_CL_VPORT_YSCALE_13',
    'regPA_CL_VPORT_YSCALE_13_BASE_IDX', 'regPA_CL_VPORT_YSCALE_14',
    'regPA_CL_VPORT_YSCALE_14_BASE_IDX', 'regPA_CL_VPORT_YSCALE_15',
    'regPA_CL_VPORT_YSCALE_15_BASE_IDX',
    'regPA_CL_VPORT_YSCALE_1_BASE_IDX', 'regPA_CL_VPORT_YSCALE_2',
    'regPA_CL_VPORT_YSCALE_2_BASE_IDX', 'regPA_CL_VPORT_YSCALE_3',
    'regPA_CL_VPORT_YSCALE_3_BASE_IDX', 'regPA_CL_VPORT_YSCALE_4',
    'regPA_CL_VPORT_YSCALE_4_BASE_IDX', 'regPA_CL_VPORT_YSCALE_5',
    'regPA_CL_VPORT_YSCALE_5_BASE_IDX', 'regPA_CL_VPORT_YSCALE_6',
    'regPA_CL_VPORT_YSCALE_6_BASE_IDX', 'regPA_CL_VPORT_YSCALE_7',
    'regPA_CL_VPORT_YSCALE_7_BASE_IDX', 'regPA_CL_VPORT_YSCALE_8',
    'regPA_CL_VPORT_YSCALE_8_BASE_IDX', 'regPA_CL_VPORT_YSCALE_9',
    'regPA_CL_VPORT_YSCALE_9_BASE_IDX',
    'regPA_CL_VPORT_YSCALE_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET',
    'regPA_CL_VPORT_ZOFFSET_1', 'regPA_CL_VPORT_ZOFFSET_10',
    'regPA_CL_VPORT_ZOFFSET_10_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_11',
    'regPA_CL_VPORT_ZOFFSET_11_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_12',
    'regPA_CL_VPORT_ZOFFSET_12_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_13',
    'regPA_CL_VPORT_ZOFFSET_13_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_14',
    'regPA_CL_VPORT_ZOFFSET_14_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_15',
    'regPA_CL_VPORT_ZOFFSET_15_BASE_IDX',
    'regPA_CL_VPORT_ZOFFSET_1_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_2',
    'regPA_CL_VPORT_ZOFFSET_2_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_3',
    'regPA_CL_VPORT_ZOFFSET_3_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_4',
    'regPA_CL_VPORT_ZOFFSET_4_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_5',
    'regPA_CL_VPORT_ZOFFSET_5_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_6',
    'regPA_CL_VPORT_ZOFFSET_6_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_7',
    'regPA_CL_VPORT_ZOFFSET_7_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_8',
    'regPA_CL_VPORT_ZOFFSET_8_BASE_IDX', 'regPA_CL_VPORT_ZOFFSET_9',
    'regPA_CL_VPORT_ZOFFSET_9_BASE_IDX',
    'regPA_CL_VPORT_ZOFFSET_BASE_IDX', 'regPA_CL_VPORT_ZSCALE',
    'regPA_CL_VPORT_ZSCALE_1', 'regPA_CL_VPORT_ZSCALE_10',
    'regPA_CL_VPORT_ZSCALE_10_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_11',
    'regPA_CL_VPORT_ZSCALE_11_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_12',
    'regPA_CL_VPORT_ZSCALE_12_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_13',
    'regPA_CL_VPORT_ZSCALE_13_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_14',
    'regPA_CL_VPORT_ZSCALE_14_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_15',
    'regPA_CL_VPORT_ZSCALE_15_BASE_IDX',
    'regPA_CL_VPORT_ZSCALE_1_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_2',
    'regPA_CL_VPORT_ZSCALE_2_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_3',
    'regPA_CL_VPORT_ZSCALE_3_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_4',
    'regPA_CL_VPORT_ZSCALE_4_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_5',
    'regPA_CL_VPORT_ZSCALE_5_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_6',
    'regPA_CL_VPORT_ZSCALE_6_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_7',
    'regPA_CL_VPORT_ZSCALE_7_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_8',
    'regPA_CL_VPORT_ZSCALE_8_BASE_IDX', 'regPA_CL_VPORT_ZSCALE_9',
    'regPA_CL_VPORT_ZSCALE_9_BASE_IDX',
    'regPA_CL_VPORT_ZSCALE_BASE_IDX', 'regPA_CL_VS_OUT_CNTL',
    'regPA_CL_VS_OUT_CNTL_BASE_IDX', 'regPA_CL_VTE_CNTL',
    'regPA_CL_VTE_CNTL_BASE_IDX', 'regPA_SC_AA_CONFIG',
    'regPA_SC_AA_CONFIG_BASE_IDX', 'regPA_SC_AA_MASK_X0Y0_X1Y0',
    'regPA_SC_AA_MASK_X0Y0_X1Y0_BASE_IDX',
    'regPA_SC_AA_MASK_X0Y1_X1Y1',
    'regPA_SC_AA_MASK_X0Y1_X1Y1_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2_BASE_IDX',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3',
    'regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3_BASE_IDX',
    'regPA_SC_BINNER_CNTL_0', 'regPA_SC_BINNER_CNTL_0_BASE_IDX',
    'regPA_SC_BINNER_CNTL_1', 'regPA_SC_BINNER_CNTL_1_BASE_IDX',
    'regPA_SC_BINNER_EVENT_CNTL_0',
    'regPA_SC_BINNER_EVENT_CNTL_0_BASE_IDX',
    'regPA_SC_BINNER_EVENT_CNTL_1',
    'regPA_SC_BINNER_EVENT_CNTL_1_BASE_IDX',
    'regPA_SC_BINNER_EVENT_CNTL_2',
    'regPA_SC_BINNER_EVENT_CNTL_2_BASE_IDX',
    'regPA_SC_BINNER_EVENT_CNTL_3',
    'regPA_SC_BINNER_EVENT_CNTL_3_BASE_IDX',
    'regPA_SC_BINNER_PERF_CNTL_0',
    'regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX',
    'regPA_SC_BINNER_PERF_CNTL_1',
    'regPA_SC_BINNER_PERF_CNTL_1_BASE_IDX',
    'regPA_SC_BINNER_PERF_CNTL_2',
    'regPA_SC_BINNER_PERF_CNTL_2_BASE_IDX',
    'regPA_SC_BINNER_PERF_CNTL_3',
    'regPA_SC_BINNER_PERF_CNTL_3_BASE_IDX',
    'regPA_SC_BINNER_TIMEOUT_COUNTER',
    'regPA_SC_BINNER_TIMEOUT_COUNTER_BASE_IDX',
    'regPA_SC_CENTROID_PRIORITY_0',
    'regPA_SC_CENTROID_PRIORITY_0_BASE_IDX',
    'regPA_SC_CENTROID_PRIORITY_1',
    'regPA_SC_CENTROID_PRIORITY_1_BASE_IDX', 'regPA_SC_CLIPRECT_0_BR',
    'regPA_SC_CLIPRECT_0_BR_BASE_IDX', 'regPA_SC_CLIPRECT_0_TL',
    'regPA_SC_CLIPRECT_0_TL_BASE_IDX', 'regPA_SC_CLIPRECT_1_BR',
    'regPA_SC_CLIPRECT_1_BR_BASE_IDX', 'regPA_SC_CLIPRECT_1_TL',
    'regPA_SC_CLIPRECT_1_TL_BASE_IDX', 'regPA_SC_CLIPRECT_2_BR',
    'regPA_SC_CLIPRECT_2_BR_BASE_IDX', 'regPA_SC_CLIPRECT_2_TL',
    'regPA_SC_CLIPRECT_2_TL_BASE_IDX', 'regPA_SC_CLIPRECT_3_BR',
    'regPA_SC_CLIPRECT_3_BR_BASE_IDX', 'regPA_SC_CLIPRECT_3_TL',
    'regPA_SC_CLIPRECT_3_TL_BASE_IDX', 'regPA_SC_CLIPRECT_RULE',
    'regPA_SC_CLIPRECT_RULE_BASE_IDX',
    'regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL',
    'regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL_BASE_IDX',
    'regPA_SC_DSM_CNTL', 'regPA_SC_DSM_CNTL_BASE_IDX',
    'regPA_SC_EDGERULE', 'regPA_SC_EDGERULE_BASE_IDX',
    'regPA_SC_ENHANCE', 'regPA_SC_ENHANCE_1',
    'regPA_SC_ENHANCE_1_BASE_IDX', 'regPA_SC_ENHANCE_2',
    'regPA_SC_ENHANCE_2_BASE_IDX', 'regPA_SC_ENHANCE_BASE_IDX',
    'regPA_SC_FIFO_DEPTH_CNTL', 'regPA_SC_FIFO_DEPTH_CNTL_BASE_IDX',
    'regPA_SC_FIFO_SIZE', 'regPA_SC_FIFO_SIZE_BASE_IDX',
    'regPA_SC_FORCE_EOV_MAX_CNTS',
    'regPA_SC_FORCE_EOV_MAX_CNTS_BASE_IDX',
    'regPA_SC_GENERIC_SCISSOR_BR',
    'regPA_SC_GENERIC_SCISSOR_BR_BASE_IDX',
    'regPA_SC_GENERIC_SCISSOR_TL',
    'regPA_SC_GENERIC_SCISSOR_TL_BASE_IDX', 'regPA_SC_HORIZ_GRID',
    'regPA_SC_HORIZ_GRID_BASE_IDX', 'regPA_SC_HP3D_TRAP_SCREEN_COUNT',
    'regPA_SC_HP3D_TRAP_SCREEN_COUNT_BASE_IDX',
    'regPA_SC_HP3D_TRAP_SCREEN_H', 'regPA_SC_HP3D_TRAP_SCREEN_HV_EN',
    'regPA_SC_HP3D_TRAP_SCREEN_HV_EN_BASE_IDX',
    'regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK',
    'regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK_BASE_IDX',
    'regPA_SC_HP3D_TRAP_SCREEN_H_BASE_IDX',
    'regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE',
    'regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX',
    'regPA_SC_HP3D_TRAP_SCREEN_V',
    'regPA_SC_HP3D_TRAP_SCREEN_V_BASE_IDX', 'regPA_SC_IF_FIFO_SIZE',
    'regPA_SC_IF_FIFO_SIZE_BASE_IDX', 'regPA_SC_LEFT_VERT_GRID',
    'regPA_SC_LEFT_VERT_GRID_BASE_IDX', 'regPA_SC_LINE_CNTL',
    'regPA_SC_LINE_CNTL_BASE_IDX', 'regPA_SC_LINE_STIPPLE',
    'regPA_SC_LINE_STIPPLE_BASE_IDX', 'regPA_SC_LINE_STIPPLE_STATE',
    'regPA_SC_LINE_STIPPLE_STATE_BASE_IDX', 'regPA_SC_MODE_CNTL_0',
    'regPA_SC_MODE_CNTL_0_BASE_IDX', 'regPA_SC_MODE_CNTL_1',
    'regPA_SC_MODE_CNTL_1_BASE_IDX', 'regPA_SC_NGG_MODE_CNTL',
    'regPA_SC_NGG_MODE_CNTL_BASE_IDX',
    'regPA_SC_P3D_TRAP_SCREEN_COUNT',
    'regPA_SC_P3D_TRAP_SCREEN_COUNT_BASE_IDX',
    'regPA_SC_P3D_TRAP_SCREEN_H', 'regPA_SC_P3D_TRAP_SCREEN_HV_EN',
    'regPA_SC_P3D_TRAP_SCREEN_HV_EN_BASE_IDX',
    'regPA_SC_P3D_TRAP_SCREEN_HV_LOCK',
    'regPA_SC_P3D_TRAP_SCREEN_HV_LOCK_BASE_IDX',
    'regPA_SC_P3D_TRAP_SCREEN_H_BASE_IDX',
    'regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE',
    'regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX',
    'regPA_SC_P3D_TRAP_SCREEN_V',
    'regPA_SC_P3D_TRAP_SCREEN_V_BASE_IDX', 'regPA_SC_PERFCOUNTER0_HI',
    'regPA_SC_PERFCOUNTER0_HI_BASE_IDX', 'regPA_SC_PERFCOUNTER0_LO',
    'regPA_SC_PERFCOUNTER0_LO_BASE_IDX',
    'regPA_SC_PERFCOUNTER0_SELECT', 'regPA_SC_PERFCOUNTER0_SELECT1',
    'regPA_SC_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regPA_SC_PERFCOUNTER0_SELECT_BASE_IDX',
    'regPA_SC_PERFCOUNTER1_HI', 'regPA_SC_PERFCOUNTER1_HI_BASE_IDX',
    'regPA_SC_PERFCOUNTER1_LO', 'regPA_SC_PERFCOUNTER1_LO_BASE_IDX',
    'regPA_SC_PERFCOUNTER1_SELECT',
    'regPA_SC_PERFCOUNTER1_SELECT_BASE_IDX',
    'regPA_SC_PERFCOUNTER2_HI', 'regPA_SC_PERFCOUNTER2_HI_BASE_IDX',
    'regPA_SC_PERFCOUNTER2_LO', 'regPA_SC_PERFCOUNTER2_LO_BASE_IDX',
    'regPA_SC_PERFCOUNTER2_SELECT',
    'regPA_SC_PERFCOUNTER2_SELECT_BASE_IDX',
    'regPA_SC_PERFCOUNTER3_HI', 'regPA_SC_PERFCOUNTER3_HI_BASE_IDX',
    'regPA_SC_PERFCOUNTER3_LO', 'regPA_SC_PERFCOUNTER3_LO_BASE_IDX',
    'regPA_SC_PERFCOUNTER3_SELECT',
    'regPA_SC_PERFCOUNTER3_SELECT_BASE_IDX',
    'regPA_SC_PERFCOUNTER4_HI', 'regPA_SC_PERFCOUNTER4_HI_BASE_IDX',
    'regPA_SC_PERFCOUNTER4_LO', 'regPA_SC_PERFCOUNTER4_LO_BASE_IDX',
    'regPA_SC_PERFCOUNTER4_SELECT',
    'regPA_SC_PERFCOUNTER4_SELECT_BASE_IDX',
    'regPA_SC_PERFCOUNTER5_HI', 'regPA_SC_PERFCOUNTER5_HI_BASE_IDX',
    'regPA_SC_PERFCOUNTER5_LO', 'regPA_SC_PERFCOUNTER5_LO_BASE_IDX',
    'regPA_SC_PERFCOUNTER5_SELECT',
    'regPA_SC_PERFCOUNTER5_SELECT_BASE_IDX',
    'regPA_SC_PERFCOUNTER6_HI', 'regPA_SC_PERFCOUNTER6_HI_BASE_IDX',
    'regPA_SC_PERFCOUNTER6_LO', 'regPA_SC_PERFCOUNTER6_LO_BASE_IDX',
    'regPA_SC_PERFCOUNTER6_SELECT',
    'regPA_SC_PERFCOUNTER6_SELECT_BASE_IDX',
    'regPA_SC_PERFCOUNTER7_HI', 'regPA_SC_PERFCOUNTER7_HI_BASE_IDX',
    'regPA_SC_PERFCOUNTER7_LO', 'regPA_SC_PERFCOUNTER7_LO_BASE_IDX',
    'regPA_SC_PERFCOUNTER7_SELECT',
    'regPA_SC_PERFCOUNTER7_SELECT_BASE_IDX',
    'regPA_SC_PKR_WAVE_TABLE_CNTL',
    'regPA_SC_PKR_WAVE_TABLE_CNTL_BASE_IDX', 'regPA_SC_RASTER_CONFIG',
    'regPA_SC_RASTER_CONFIG_1', 'regPA_SC_RASTER_CONFIG_1_BASE_IDX',
    'regPA_SC_RASTER_CONFIG_BASE_IDX', 'regPA_SC_RIGHT_VERT_GRID',
    'regPA_SC_RIGHT_VERT_GRID_BASE_IDX',
    'regPA_SC_SCREEN_EXTENT_CONTROL',
    'regPA_SC_SCREEN_EXTENT_CONTROL_BASE_IDX',
    'regPA_SC_SCREEN_EXTENT_MAX_0',
    'regPA_SC_SCREEN_EXTENT_MAX_0_BASE_IDX',
    'regPA_SC_SCREEN_EXTENT_MAX_1',
    'regPA_SC_SCREEN_EXTENT_MAX_1_BASE_IDX',
    'regPA_SC_SCREEN_EXTENT_MIN_0',
    'regPA_SC_SCREEN_EXTENT_MIN_0_BASE_IDX',
    'regPA_SC_SCREEN_EXTENT_MIN_1',
    'regPA_SC_SCREEN_EXTENT_MIN_1_BASE_IDX',
    'regPA_SC_SCREEN_SCISSOR_BR',
    'regPA_SC_SCREEN_SCISSOR_BR_BASE_IDX',
    'regPA_SC_SCREEN_SCISSOR_TL',
    'regPA_SC_SCREEN_SCISSOR_TL_BASE_IDX', 'regPA_SC_SHADER_CONTROL',
    'regPA_SC_SHADER_CONTROL_BASE_IDX',
    'regPA_SC_TILE_STEERING_CREST_OVERRIDE',
    'regPA_SC_TILE_STEERING_CREST_OVERRIDE_BASE_IDX',
    'regPA_SC_TILE_STEERING_OVERRIDE',
    'regPA_SC_TILE_STEERING_OVERRIDE_BASE_IDX',
    'regPA_SC_TRAP_SCREEN_COUNT',
    'regPA_SC_TRAP_SCREEN_COUNT_BASE_IDX', 'regPA_SC_TRAP_SCREEN_H',
    'regPA_SC_TRAP_SCREEN_HV_EN',
    'regPA_SC_TRAP_SCREEN_HV_EN_BASE_IDX',
    'regPA_SC_TRAP_SCREEN_HV_LOCK',
    'regPA_SC_TRAP_SCREEN_HV_LOCK_BASE_IDX',
    'regPA_SC_TRAP_SCREEN_H_BASE_IDX',
    'regPA_SC_TRAP_SCREEN_OCCURRENCE',
    'regPA_SC_TRAP_SCREEN_OCCURRENCE_BASE_IDX',
    'regPA_SC_TRAP_SCREEN_V', 'regPA_SC_TRAP_SCREEN_V_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_0_BR',
    'regPA_SC_VPORT_SCISSOR_0_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_0_TL',
    'regPA_SC_VPORT_SCISSOR_0_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_10_BR',
    'regPA_SC_VPORT_SCISSOR_10_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_10_TL',
    'regPA_SC_VPORT_SCISSOR_10_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_11_BR',
    'regPA_SC_VPORT_SCISSOR_11_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_11_TL',
    'regPA_SC_VPORT_SCISSOR_11_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_12_BR',
    'regPA_SC_VPORT_SCISSOR_12_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_12_TL',
    'regPA_SC_VPORT_SCISSOR_12_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_13_BR',
    'regPA_SC_VPORT_SCISSOR_13_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_13_TL',
    'regPA_SC_VPORT_SCISSOR_13_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_14_BR',
    'regPA_SC_VPORT_SCISSOR_14_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_14_TL',
    'regPA_SC_VPORT_SCISSOR_14_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_15_BR',
    'regPA_SC_VPORT_SCISSOR_15_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_15_TL',
    'regPA_SC_VPORT_SCISSOR_15_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_1_BR',
    'regPA_SC_VPORT_SCISSOR_1_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_1_TL',
    'regPA_SC_VPORT_SCISSOR_1_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_2_BR',
    'regPA_SC_VPORT_SCISSOR_2_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_2_TL',
    'regPA_SC_VPORT_SCISSOR_2_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_3_BR',
    'regPA_SC_VPORT_SCISSOR_3_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_3_TL',
    'regPA_SC_VPORT_SCISSOR_3_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_4_BR',
    'regPA_SC_VPORT_SCISSOR_4_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_4_TL',
    'regPA_SC_VPORT_SCISSOR_4_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_5_BR',
    'regPA_SC_VPORT_SCISSOR_5_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_5_TL',
    'regPA_SC_VPORT_SCISSOR_5_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_6_BR',
    'regPA_SC_VPORT_SCISSOR_6_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_6_TL',
    'regPA_SC_VPORT_SCISSOR_6_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_7_BR',
    'regPA_SC_VPORT_SCISSOR_7_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_7_TL',
    'regPA_SC_VPORT_SCISSOR_7_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_8_BR',
    'regPA_SC_VPORT_SCISSOR_8_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_8_TL',
    'regPA_SC_VPORT_SCISSOR_8_TL_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_9_BR',
    'regPA_SC_VPORT_SCISSOR_9_BR_BASE_IDX',
    'regPA_SC_VPORT_SCISSOR_9_TL',
    'regPA_SC_VPORT_SCISSOR_9_TL_BASE_IDX', 'regPA_SC_VPORT_ZMAX_0',
    'regPA_SC_VPORT_ZMAX_0_BASE_IDX', 'regPA_SC_VPORT_ZMAX_1',
    'regPA_SC_VPORT_ZMAX_10', 'regPA_SC_VPORT_ZMAX_10_BASE_IDX',
    'regPA_SC_VPORT_ZMAX_11', 'regPA_SC_VPORT_ZMAX_11_BASE_IDX',
    'regPA_SC_VPORT_ZMAX_12', 'regPA_SC_VPORT_ZMAX_12_BASE_IDX',
    'regPA_SC_VPORT_ZMAX_13', 'regPA_SC_VPORT_ZMAX_13_BASE_IDX',
    'regPA_SC_VPORT_ZMAX_14', 'regPA_SC_VPORT_ZMAX_14_BASE_IDX',
    'regPA_SC_VPORT_ZMAX_15', 'regPA_SC_VPORT_ZMAX_15_BASE_IDX',
    'regPA_SC_VPORT_ZMAX_1_BASE_IDX', 'regPA_SC_VPORT_ZMAX_2',
    'regPA_SC_VPORT_ZMAX_2_BASE_IDX', 'regPA_SC_VPORT_ZMAX_3',
    'regPA_SC_VPORT_ZMAX_3_BASE_IDX', 'regPA_SC_VPORT_ZMAX_4',
    'regPA_SC_VPORT_ZMAX_4_BASE_IDX', 'regPA_SC_VPORT_ZMAX_5',
    'regPA_SC_VPORT_ZMAX_5_BASE_IDX', 'regPA_SC_VPORT_ZMAX_6',
    'regPA_SC_VPORT_ZMAX_6_BASE_IDX', 'regPA_SC_VPORT_ZMAX_7',
    'regPA_SC_VPORT_ZMAX_7_BASE_IDX', 'regPA_SC_VPORT_ZMAX_8',
    'regPA_SC_VPORT_ZMAX_8_BASE_IDX', 'regPA_SC_VPORT_ZMAX_9',
    'regPA_SC_VPORT_ZMAX_9_BASE_IDX', 'regPA_SC_VPORT_ZMIN_0',
    'regPA_SC_VPORT_ZMIN_0_BASE_IDX', 'regPA_SC_VPORT_ZMIN_1',
    'regPA_SC_VPORT_ZMIN_10', 'regPA_SC_VPORT_ZMIN_10_BASE_IDX',
    'regPA_SC_VPORT_ZMIN_11', 'regPA_SC_VPORT_ZMIN_11_BASE_IDX',
    'regPA_SC_VPORT_ZMIN_12', 'regPA_SC_VPORT_ZMIN_12_BASE_IDX',
    'regPA_SC_VPORT_ZMIN_13', 'regPA_SC_VPORT_ZMIN_13_BASE_IDX',
    'regPA_SC_VPORT_ZMIN_14', 'regPA_SC_VPORT_ZMIN_14_BASE_IDX',
    'regPA_SC_VPORT_ZMIN_15', 'regPA_SC_VPORT_ZMIN_15_BASE_IDX',
    'regPA_SC_VPORT_ZMIN_1_BASE_IDX', 'regPA_SC_VPORT_ZMIN_2',
    'regPA_SC_VPORT_ZMIN_2_BASE_IDX', 'regPA_SC_VPORT_ZMIN_3',
    'regPA_SC_VPORT_ZMIN_3_BASE_IDX', 'regPA_SC_VPORT_ZMIN_4',
    'regPA_SC_VPORT_ZMIN_4_BASE_IDX', 'regPA_SC_VPORT_ZMIN_5',
    'regPA_SC_VPORT_ZMIN_5_BASE_IDX', 'regPA_SC_VPORT_ZMIN_6',
    'regPA_SC_VPORT_ZMIN_6_BASE_IDX', 'regPA_SC_VPORT_ZMIN_7',
    'regPA_SC_VPORT_ZMIN_7_BASE_IDX', 'regPA_SC_VPORT_ZMIN_8',
    'regPA_SC_VPORT_ZMIN_8_BASE_IDX', 'regPA_SC_VPORT_ZMIN_9',
    'regPA_SC_VPORT_ZMIN_9_BASE_IDX', 'regPA_SC_WINDOW_OFFSET',
    'regPA_SC_WINDOW_OFFSET_BASE_IDX', 'regPA_SC_WINDOW_SCISSOR_BR',
    'regPA_SC_WINDOW_SCISSOR_BR_BASE_IDX',
    'regPA_SC_WINDOW_SCISSOR_TL',
    'regPA_SC_WINDOW_SCISSOR_TL_BASE_IDX',
    'regPA_SIDEBAND_REQUEST_DELAYS',
    'regPA_SIDEBAND_REQUEST_DELAYS_BASE_IDX', 'regPA_STATE_STEREO_X',
    'regPA_STATE_STEREO_X_BASE_IDX', 'regPA_STEREO_CNTL',
    'regPA_STEREO_CNTL_BASE_IDX', 'regPA_SU_CNTL_STATUS',
    'regPA_SU_CNTL_STATUS_BASE_IDX',
    'regPA_SU_HARDWARE_SCREEN_OFFSET',
    'regPA_SU_HARDWARE_SCREEN_OFFSET_BASE_IDX', 'regPA_SU_LINE_CNTL',
    'regPA_SU_LINE_CNTL_BASE_IDX', 'regPA_SU_LINE_STIPPLE_CNTL',
    'regPA_SU_LINE_STIPPLE_CNTL_BASE_IDX',
    'regPA_SU_LINE_STIPPLE_SCALE',
    'regPA_SU_LINE_STIPPLE_SCALE_BASE_IDX',
    'regPA_SU_LINE_STIPPLE_VALUE',
    'regPA_SU_LINE_STIPPLE_VALUE_BASE_IDX',
    'regPA_SU_OVER_RASTERIZATION_CNTL',
    'regPA_SU_OVER_RASTERIZATION_CNTL_BASE_IDX',
    'regPA_SU_PERFCOUNTER0_HI', 'regPA_SU_PERFCOUNTER0_HI_BASE_IDX',
    'regPA_SU_PERFCOUNTER0_LO', 'regPA_SU_PERFCOUNTER0_LO_BASE_IDX',
    'regPA_SU_PERFCOUNTER0_SELECT', 'regPA_SU_PERFCOUNTER0_SELECT1',
    'regPA_SU_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regPA_SU_PERFCOUNTER0_SELECT_BASE_IDX',
    'regPA_SU_PERFCOUNTER1_HI', 'regPA_SU_PERFCOUNTER1_HI_BASE_IDX',
    'regPA_SU_PERFCOUNTER1_LO', 'regPA_SU_PERFCOUNTER1_LO_BASE_IDX',
    'regPA_SU_PERFCOUNTER1_SELECT', 'regPA_SU_PERFCOUNTER1_SELECT1',
    'regPA_SU_PERFCOUNTER1_SELECT1_BASE_IDX',
    'regPA_SU_PERFCOUNTER1_SELECT_BASE_IDX',
    'regPA_SU_PERFCOUNTER2_HI', 'regPA_SU_PERFCOUNTER2_HI_BASE_IDX',
    'regPA_SU_PERFCOUNTER2_LO', 'regPA_SU_PERFCOUNTER2_LO_BASE_IDX',
    'regPA_SU_PERFCOUNTER2_SELECT',
    'regPA_SU_PERFCOUNTER2_SELECT_BASE_IDX',
    'regPA_SU_PERFCOUNTER3_HI', 'regPA_SU_PERFCOUNTER3_HI_BASE_IDX',
    'regPA_SU_PERFCOUNTER3_LO', 'regPA_SU_PERFCOUNTER3_LO_BASE_IDX',
    'regPA_SU_PERFCOUNTER3_SELECT',
    'regPA_SU_PERFCOUNTER3_SELECT_BASE_IDX', 'regPA_SU_POINT_MINMAX',
    'regPA_SU_POINT_MINMAX_BASE_IDX', 'regPA_SU_POINT_SIZE',
    'regPA_SU_POINT_SIZE_BASE_IDX',
    'regPA_SU_POLY_OFFSET_BACK_OFFSET',
    'regPA_SU_POLY_OFFSET_BACK_OFFSET_BASE_IDX',
    'regPA_SU_POLY_OFFSET_BACK_SCALE',
    'regPA_SU_POLY_OFFSET_BACK_SCALE_BASE_IDX',
    'regPA_SU_POLY_OFFSET_CLAMP',
    'regPA_SU_POLY_OFFSET_CLAMP_BASE_IDX',
    'regPA_SU_POLY_OFFSET_DB_FMT_CNTL',
    'regPA_SU_POLY_OFFSET_DB_FMT_CNTL_BASE_IDX',
    'regPA_SU_POLY_OFFSET_FRONT_OFFSET',
    'regPA_SU_POLY_OFFSET_FRONT_OFFSET_BASE_IDX',
    'regPA_SU_POLY_OFFSET_FRONT_SCALE',
    'regPA_SU_POLY_OFFSET_FRONT_SCALE_BASE_IDX',
    'regPA_SU_PRIM_FILTER_CNTL', 'regPA_SU_PRIM_FILTER_CNTL_BASE_IDX',
    'regPA_SU_SC_MODE_CNTL', 'regPA_SU_SC_MODE_CNTL_BASE_IDX',
    'regPA_SU_SMALL_PRIM_FILTER_CNTL',
    'regPA_SU_SMALL_PRIM_FILTER_CNTL_BASE_IDX', 'regPA_SU_VTX_CNTL',
    'regPA_SU_VTX_CNTL_BASE_IDX', 'regPA_UTCL1_CNTL1',
    'regPA_UTCL1_CNTL1_BASE_IDX', 'regPA_UTCL1_CNTL2',
    'regPA_UTCL1_CNTL2_BASE_IDX', 'regRAS_BCI_SIGNATURE0',
    'regRAS_BCI_SIGNATURE0_BASE_IDX', 'regRAS_BCI_SIGNATURE1',
    'regRAS_BCI_SIGNATURE1_BASE_IDX', 'regRAS_CB_SIGNATURE0',
    'regRAS_CB_SIGNATURE0_BASE_IDX', 'regRAS_DB_SIGNATURE0',
    'regRAS_DB_SIGNATURE0_BASE_IDX', 'regRAS_IA_SIGNATURE0',
    'regRAS_IA_SIGNATURE0_BASE_IDX', 'regRAS_IA_SIGNATURE1',
    'regRAS_IA_SIGNATURE1_BASE_IDX', 'regRAS_PA_SIGNATURE0',
    'regRAS_PA_SIGNATURE0_BASE_IDX', 'regRAS_SC_SIGNATURE0',
    'regRAS_SC_SIGNATURE0_BASE_IDX', 'regRAS_SC_SIGNATURE1',
    'regRAS_SC_SIGNATURE1_BASE_IDX', 'regRAS_SC_SIGNATURE2',
    'regRAS_SC_SIGNATURE2_BASE_IDX', 'regRAS_SC_SIGNATURE3',
    'regRAS_SC_SIGNATURE3_BASE_IDX', 'regRAS_SC_SIGNATURE4',
    'regRAS_SC_SIGNATURE4_BASE_IDX', 'regRAS_SC_SIGNATURE5',
    'regRAS_SC_SIGNATURE5_BASE_IDX', 'regRAS_SC_SIGNATURE6',
    'regRAS_SC_SIGNATURE6_BASE_IDX', 'regRAS_SC_SIGNATURE7',
    'regRAS_SC_SIGNATURE7_BASE_IDX', 'regRAS_SIGNATURE_CONTROL',
    'regRAS_SIGNATURE_CONTROL_BASE_IDX', 'regRAS_SIGNATURE_MASK',
    'regRAS_SIGNATURE_MASK_BASE_IDX', 'regRAS_SPI_SIGNATURE0',
    'regRAS_SPI_SIGNATURE0_BASE_IDX', 'regRAS_SPI_SIGNATURE1',
    'regRAS_SPI_SIGNATURE1_BASE_IDX', 'regRAS_SQ_SIGNATURE0',
    'regRAS_SQ_SIGNATURE0_BASE_IDX', 'regRAS_SX_SIGNATURE0',
    'regRAS_SX_SIGNATURE0_BASE_IDX', 'regRAS_SX_SIGNATURE1',
    'regRAS_SX_SIGNATURE1_BASE_IDX', 'regRAS_SX_SIGNATURE2',
    'regRAS_SX_SIGNATURE2_BASE_IDX', 'regRAS_SX_SIGNATURE3',
    'regRAS_SX_SIGNATURE3_BASE_IDX', 'regRAS_TA_SIGNATURE0',
    'regRAS_TA_SIGNATURE0_BASE_IDX', 'regRAS_TA_SIGNATURE1',
    'regRAS_TA_SIGNATURE1_BASE_IDX', 'regRAS_TD_SIGNATURE0',
    'regRAS_TD_SIGNATURE0_BASE_IDX', 'regRAS_VGT_SIGNATURE0',
    'regRAS_VGT_SIGNATURE0_BASE_IDX', 'regRLC_AUTO_PG_CTRL',
    'regRLC_AUTO_PG_CTRL_BASE_IDX', 'regRLC_CAPTURE_GPU_CLOCK_COUNT',
    'regRLC_CAPTURE_GPU_CLOCK_COUNT_1',
    'regRLC_CAPTURE_GPU_CLOCK_COUNT_1_BASE_IDX',
    'regRLC_CAPTURE_GPU_CLOCK_COUNT_2',
    'regRLC_CAPTURE_GPU_CLOCK_COUNT_2_BASE_IDX',
    'regRLC_CAPTURE_GPU_CLOCK_COUNT_BASE_IDX',
    'regRLC_CE_ERR_STATUS_HIGH', 'regRLC_CE_ERR_STATUS_HIGH_BASE_IDX',
    'regRLC_CE_ERR_STATUS_LOW', 'regRLC_CE_ERR_STATUS_LOW_BASE_IDX',
    'regRLC_CGCG_CGLS_CTRL', 'regRLC_CGCG_CGLS_CTRL_2',
    'regRLC_CGCG_CGLS_CTRL_2_BASE_IDX',
    'regRLC_CGCG_CGLS_CTRL_BASE_IDX', 'regRLC_CGCG_RAMP_CTRL',
    'regRLC_CGCG_RAMP_CTRL_BASE_IDX', 'regRLC_CGTT_MGCG_OVERRIDE',
    'regRLC_CGTT_MGCG_OVERRIDE_BASE_IDX', 'regRLC_CLK_CNTL',
    'regRLC_CLK_CNTL_BASE_IDX', 'regRLC_CLK_COUNT_CTRL',
    'regRLC_CLK_COUNT_CTRL_BASE_IDX', 'regRLC_CLK_COUNT_GFXCLK_LSB',
    'regRLC_CLK_COUNT_GFXCLK_LSB_BASE_IDX',
    'regRLC_CLK_COUNT_GFXCLK_MSB',
    'regRLC_CLK_COUNT_GFXCLK_MSB_BASE_IDX',
    'regRLC_CLK_COUNT_REFCLK_LSB',
    'regRLC_CLK_COUNT_REFCLK_LSB_BASE_IDX',
    'regRLC_CLK_COUNT_REFCLK_MSB',
    'regRLC_CLK_COUNT_REFCLK_MSB_BASE_IDX', 'regRLC_CLK_COUNT_STAT',
    'regRLC_CLK_COUNT_STAT_BASE_IDX', 'regRLC_CNTL',
    'regRLC_CNTL_BASE_IDX', 'regRLC_CPG_STAT_INVAL',
    'regRLC_CPG_STAT_INVAL_BASE_IDX', 'regRLC_CP_EOF_INT',
    'regRLC_CP_EOF_INT_BASE_IDX', 'regRLC_CP_EOF_INT_CNT',
    'regRLC_CP_EOF_INT_CNT_BASE_IDX', 'regRLC_CP_SCHEDULERS',
    'regRLC_CP_SCHEDULERS_BASE_IDX', 'regRLC_CSIB_ADDR_HI',
    'regRLC_CSIB_ADDR_HI_BASE_IDX', 'regRLC_CSIB_ADDR_LO',
    'regRLC_CSIB_ADDR_LO_BASE_IDX', 'regRLC_CSIB_LENGTH',
    'regRLC_CSIB_LENGTH_BASE_IDX', 'regRLC_CU_STATUS',
    'regRLC_CU_STATUS_BASE_IDX', 'regRLC_DSM_CNTL',
    'regRLC_DSM_CNTL2', 'regRLC_DSM_CNTL2A',
    'regRLC_DSM_CNTL2A_BASE_IDX', 'regRLC_DSM_CNTL2_BASE_IDX',
    'regRLC_DSM_CNTLA', 'regRLC_DSM_CNTLA_BASE_IDX',
    'regRLC_DSM_CNTL_BASE_IDX', 'regRLC_DSM_TRIG',
    'regRLC_DSM_TRIG_BASE_IDX', 'regRLC_DS_CNTL',
    'regRLC_DS_CNTL_BASE_IDX', 'regRLC_DYN_PG_REQUEST',
    'regRLC_DYN_PG_REQUEST_BASE_IDX', 'regRLC_DYN_PG_STATUS',
    'regRLC_DYN_PG_STATUS_BASE_IDX', 'regRLC_FIREWALL_VIOLATION',
    'regRLC_FIREWALL_VIOLATION_BASE_IDX',
    'regRLC_FWL_FIRST_VIOL_ADDR',
    'regRLC_FWL_FIRST_VIOL_ADDR_BASE_IDX', 'regRLC_GFX_RM_CNTL',
    'regRLC_GFX_RM_CNTL_BASE_IDX', 'regRLC_GPM_CP_DMA_COMPLETE_T0',
    'regRLC_GPM_CP_DMA_COMPLETE_T0_BASE_IDX',
    'regRLC_GPM_CP_DMA_COMPLETE_T1',
    'regRLC_GPM_CP_DMA_COMPLETE_T1_BASE_IDX', 'regRLC_GPM_GENERAL_0',
    'regRLC_GPM_GENERAL_0_BASE_IDX', 'regRLC_GPM_GENERAL_1',
    'regRLC_GPM_GENERAL_10', 'regRLC_GPM_GENERAL_10_BASE_IDX',
    'regRLC_GPM_GENERAL_11', 'regRLC_GPM_GENERAL_11_BASE_IDX',
    'regRLC_GPM_GENERAL_12', 'regRLC_GPM_GENERAL_12_BASE_IDX',
    'regRLC_GPM_GENERAL_13', 'regRLC_GPM_GENERAL_13_BASE_IDX',
    'regRLC_GPM_GENERAL_14', 'regRLC_GPM_GENERAL_14_BASE_IDX',
    'regRLC_GPM_GENERAL_15', 'regRLC_GPM_GENERAL_15_BASE_IDX',
    'regRLC_GPM_GENERAL_1_BASE_IDX', 'regRLC_GPM_GENERAL_2',
    'regRLC_GPM_GENERAL_2_BASE_IDX', 'regRLC_GPM_GENERAL_3',
    'regRLC_GPM_GENERAL_3_BASE_IDX', 'regRLC_GPM_GENERAL_4',
    'regRLC_GPM_GENERAL_4_BASE_IDX', 'regRLC_GPM_GENERAL_5',
    'regRLC_GPM_GENERAL_5_BASE_IDX', 'regRLC_GPM_GENERAL_6',
    'regRLC_GPM_GENERAL_6_BASE_IDX', 'regRLC_GPM_GENERAL_7',
    'regRLC_GPM_GENERAL_7_BASE_IDX', 'regRLC_GPM_GENERAL_8',
    'regRLC_GPM_GENERAL_8_BASE_IDX', 'regRLC_GPM_GENERAL_9',
    'regRLC_GPM_GENERAL_9_BASE_IDX', 'regRLC_GPM_INT_DISABLE_TH0',
    'regRLC_GPM_INT_DISABLE_TH0_BASE_IDX', 'regRLC_GPM_INT_FORCE_TH0',
    'regRLC_GPM_INT_FORCE_TH0_BASE_IDX', 'regRLC_GPM_INT_FORCE_TH1',
    'regRLC_GPM_INT_FORCE_TH1_BASE_IDX', 'regRLC_GPM_INT_STAT_TH0',
    'regRLC_GPM_INT_STAT_TH0_BASE_IDX', 'regRLC_GPM_LOG_CONT',
    'regRLC_GPM_LOG_CONT_BASE_IDX', 'regRLC_GPM_LOG_SIZE',
    'regRLC_GPM_LOG_SIZE_BASE_IDX', 'regRLC_GPM_PERF_COUNT_0',
    'regRLC_GPM_PERF_COUNT_0_BASE_IDX', 'regRLC_GPM_PERF_COUNT_1',
    'regRLC_GPM_PERF_COUNT_1_BASE_IDX', 'regRLC_GPM_SCRATCH_ADDR',
    'regRLC_GPM_SCRATCH_ADDR_BASE_IDX', 'regRLC_GPM_SCRATCH_DATA',
    'regRLC_GPM_SCRATCH_DATA_BASE_IDX', 'regRLC_GPM_STAT',
    'regRLC_GPM_STAT_BASE_IDX', 'regRLC_GPM_THREAD_ENABLE',
    'regRLC_GPM_THREAD_ENABLE_BASE_IDX', 'regRLC_GPM_THREAD_PRIORITY',
    'regRLC_GPM_THREAD_PRIORITY_BASE_IDX', 'regRLC_GPM_THREAD_RESET',
    'regRLC_GPM_THREAD_RESET_BASE_IDX', 'regRLC_GPM_TIMER_CTRL',
    'regRLC_GPM_TIMER_CTRL_BASE_IDX', 'regRLC_GPM_TIMER_INT_0',
    'regRLC_GPM_TIMER_INT_0_BASE_IDX', 'regRLC_GPM_TIMER_INT_1',
    'regRLC_GPM_TIMER_INT_1_BASE_IDX', 'regRLC_GPM_TIMER_INT_2',
    'regRLC_GPM_TIMER_INT_2_BASE_IDX', 'regRLC_GPM_TIMER_INT_3',
    'regRLC_GPM_TIMER_INT_3_BASE_IDX', 'regRLC_GPM_TIMER_STAT',
    'regRLC_GPM_TIMER_STAT_BASE_IDX', 'regRLC_GPM_UCODE_ADDR',
    'regRLC_GPM_UCODE_ADDR_BASE_IDX', 'regRLC_GPM_UCODE_DATA',
    'regRLC_GPM_UCODE_DATA_BASE_IDX', 'regRLC_GPM_UTCL1_CNTL_0',
    'regRLC_GPM_UTCL1_CNTL_0_BASE_IDX', 'regRLC_GPM_UTCL1_CNTL_1',
    'regRLC_GPM_UTCL1_CNTL_1_BASE_IDX', 'regRLC_GPM_UTCL1_CNTL_2',
    'regRLC_GPM_UTCL1_CNTL_2_BASE_IDX',
    'regRLC_GPM_UTCL1_TH0_ERROR_1',
    'regRLC_GPM_UTCL1_TH0_ERROR_1_BASE_IDX',
    'regRLC_GPM_UTCL1_TH0_ERROR_2',
    'regRLC_GPM_UTCL1_TH0_ERROR_2_BASE_IDX',
    'regRLC_GPM_UTCL1_TH1_ERROR_1',
    'regRLC_GPM_UTCL1_TH1_ERROR_1_BASE_IDX',
    'regRLC_GPM_UTCL1_TH1_ERROR_2',
    'regRLC_GPM_UTCL1_TH1_ERROR_2_BASE_IDX',
    'regRLC_GPM_UTCL1_TH2_ERROR_1',
    'regRLC_GPM_UTCL1_TH2_ERROR_1_BASE_IDX',
    'regRLC_GPM_UTCL1_TH2_ERROR_2',
    'regRLC_GPM_UTCL1_TH2_ERROR_2_BASE_IDX', 'regRLC_GPR_REG1',
    'regRLC_GPR_REG1_BASE_IDX', 'regRLC_GPR_REG2',
    'regRLC_GPR_REG2_BASE_IDX', 'regRLC_GPU_CLOCK_32',
    'regRLC_GPU_CLOCK_32_BASE_IDX', 'regRLC_GPU_CLOCK_32_RES_SEL',
    'regRLC_GPU_CLOCK_32_RES_SEL_BASE_IDX',
    'regRLC_GPU_CLOCK_COUNT_LSB', 'regRLC_GPU_CLOCK_COUNT_LSB_1',
    'regRLC_GPU_CLOCK_COUNT_LSB_1_BASE_IDX',
    'regRLC_GPU_CLOCK_COUNT_LSB_2',
    'regRLC_GPU_CLOCK_COUNT_LSB_2_BASE_IDX',
    'regRLC_GPU_CLOCK_COUNT_LSB_BASE_IDX',
    'regRLC_GPU_CLOCK_COUNT_MSB', 'regRLC_GPU_CLOCK_COUNT_MSB_1',
    'regRLC_GPU_CLOCK_COUNT_MSB_1_BASE_IDX',
    'regRLC_GPU_CLOCK_COUNT_MSB_2',
    'regRLC_GPU_CLOCK_COUNT_MSB_2_BASE_IDX',
    'regRLC_GPU_CLOCK_COUNT_MSB_BASE_IDX',
    'regRLC_GPU_IOV_ACTIVE_FCN_ID',
    'regRLC_GPU_IOV_ACTIVE_FCN_ID_BASE_IDX',
    'regRLC_GPU_IOV_CFG_REG1', 'regRLC_GPU_IOV_CFG_REG1_BASE_IDX',
    'regRLC_GPU_IOV_CFG_REG2', 'regRLC_GPU_IOV_CFG_REG2_BASE_IDX',
    'regRLC_GPU_IOV_CFG_REG6', 'regRLC_GPU_IOV_CFG_REG6_BASE_IDX',
    'regRLC_GPU_IOV_CFG_REG8', 'regRLC_GPU_IOV_CFG_REG8_BASE_IDX',
    'regRLC_GPU_IOV_F32_CNTL', 'regRLC_GPU_IOV_F32_CNTL_BASE_IDX',
    'regRLC_GPU_IOV_F32_RESET', 'regRLC_GPU_IOV_F32_RESET_BASE_IDX',
    'regRLC_GPU_IOV_INT_DISABLE',
    'regRLC_GPU_IOV_INT_DISABLE_BASE_IDX', 'regRLC_GPU_IOV_INT_FORCE',
    'regRLC_GPU_IOV_INT_FORCE_BASE_IDX', 'regRLC_GPU_IOV_INT_STAT',
    'regRLC_GPU_IOV_INT_STAT_BASE_IDX',
    'regRLC_GPU_IOV_PERF_CNT_CNTL',
    'regRLC_GPU_IOV_PERF_CNT_CNTL_BASE_IDX',
    'regRLC_GPU_IOV_PERF_CNT_RD_ADDR',
    'regRLC_GPU_IOV_PERF_CNT_RD_ADDR_BASE_IDX',
    'regRLC_GPU_IOV_PERF_CNT_RD_DATA',
    'regRLC_GPU_IOV_PERF_CNT_RD_DATA_BASE_IDX',
    'regRLC_GPU_IOV_PERF_CNT_WR_ADDR',
    'regRLC_GPU_IOV_PERF_CNT_WR_ADDR_BASE_IDX',
    'regRLC_GPU_IOV_PERF_CNT_WR_DATA',
    'regRLC_GPU_IOV_PERF_CNT_WR_DATA_BASE_IDX',
    'regRLC_GPU_IOV_RLC_RESPONSE',
    'regRLC_GPU_IOV_RLC_RESPONSE_BASE_IDX', 'regRLC_GPU_IOV_SCH_0',
    'regRLC_GPU_IOV_SCH_0_BASE_IDX', 'regRLC_GPU_IOV_SCH_1',
    'regRLC_GPU_IOV_SCH_1_BASE_IDX', 'regRLC_GPU_IOV_SCH_2',
    'regRLC_GPU_IOV_SCH_2_BASE_IDX', 'regRLC_GPU_IOV_SCH_3',
    'regRLC_GPU_IOV_SCH_3_BASE_IDX', 'regRLC_GPU_IOV_SCH_BLOCK',
    'regRLC_GPU_IOV_SCH_BLOCK_BASE_IDX',
    'regRLC_GPU_IOV_SCRATCH_ADDR',
    'regRLC_GPU_IOV_SCRATCH_ADDR_BASE_IDX',
    'regRLC_GPU_IOV_SCRATCH_DATA',
    'regRLC_GPU_IOV_SCRATCH_DATA_BASE_IDX',
    'regRLC_GPU_IOV_SDMA0_BUSY_STATUS',
    'regRLC_GPU_IOV_SDMA0_BUSY_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA0_STATUS',
    'regRLC_GPU_IOV_SDMA0_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA1_BUSY_STATUS',
    'regRLC_GPU_IOV_SDMA1_BUSY_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA1_STATUS',
    'regRLC_GPU_IOV_SDMA1_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA2_BUSY_STATUS',
    'regRLC_GPU_IOV_SDMA2_BUSY_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA2_STATUS',
    'regRLC_GPU_IOV_SDMA2_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA3_BUSY_STATUS',
    'regRLC_GPU_IOV_SDMA3_BUSY_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA3_STATUS',
    'regRLC_GPU_IOV_SDMA3_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA4_BUSY_STATUS',
    'regRLC_GPU_IOV_SDMA4_BUSY_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA4_STATUS',
    'regRLC_GPU_IOV_SDMA4_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA5_BUSY_STATUS',
    'regRLC_GPU_IOV_SDMA5_BUSY_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA5_STATUS',
    'regRLC_GPU_IOV_SDMA5_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA6_BUSY_STATUS',
    'regRLC_GPU_IOV_SDMA6_BUSY_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA6_STATUS',
    'regRLC_GPU_IOV_SDMA6_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA7_BUSY_STATUS',
    'regRLC_GPU_IOV_SDMA7_BUSY_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SDMA7_STATUS',
    'regRLC_GPU_IOV_SDMA7_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_SMU_RESPONSE',
    'regRLC_GPU_IOV_SMU_RESPONSE_BASE_IDX',
    'regRLC_GPU_IOV_UCODE_ADDR', 'regRLC_GPU_IOV_UCODE_ADDR_BASE_IDX',
    'regRLC_GPU_IOV_UCODE_DATA', 'regRLC_GPU_IOV_UCODE_DATA_BASE_IDX',
    'regRLC_GPU_IOV_VF_DOORBELL_STATUS',
    'regRLC_GPU_IOV_VF_DOORBELL_STATUS_BASE_IDX',
    'regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR',
    'regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR_BASE_IDX',
    'regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET',
    'regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET_BASE_IDX',
    'regRLC_GPU_IOV_VF_ENABLE', 'regRLC_GPU_IOV_VF_ENABLE_BASE_IDX',
    'regRLC_GPU_IOV_VF_MASK', 'regRLC_GPU_IOV_VF_MASK_BASE_IDX',
    'regRLC_GPU_IOV_VIRT_RESET_REQ',
    'regRLC_GPU_IOV_VIRT_RESET_REQ_BASE_IDX',
    'regRLC_GPU_IOV_VM_BUSY_STATUS',
    'regRLC_GPU_IOV_VM_BUSY_STATUS_BASE_IDX',
    'regRLC_HYP_SEMAPHORE_0', 'regRLC_HYP_SEMAPHORE_0_BASE_IDX',
    'regRLC_HYP_SEMAPHORE_1', 'regRLC_HYP_SEMAPHORE_1_BASE_IDX',
    'regRLC_HYP_SEMAPHORE_2', 'regRLC_HYP_SEMAPHORE_2_BASE_IDX',
    'regRLC_HYP_SEMAPHORE_3', 'regRLC_HYP_SEMAPHORE_3_BASE_IDX',
    'regRLC_INT_STAT', 'regRLC_INT_STAT_BASE_IDX',
    'regRLC_JUMP_TABLE_RESTORE', 'regRLC_JUMP_TABLE_RESTORE_BASE_IDX',
    'regRLC_LBPW_CU_STAT', 'regRLC_LBPW_CU_STAT_BASE_IDX',
    'regRLC_LB_ALWAYS_ACTIVE_CU_MASK',
    'regRLC_LB_ALWAYS_ACTIVE_CU_MASK_BASE_IDX', 'regRLC_LB_CNTL',
    'regRLC_LB_CNTL_BASE_IDX', 'regRLC_LB_CNTR_INIT',
    'regRLC_LB_CNTR_INIT_BASE_IDX', 'regRLC_LB_CNTR_MAX',
    'regRLC_LB_CNTR_MAX_BASE_IDX', 'regRLC_LB_INIT_CU_MASK',
    'regRLC_LB_INIT_CU_MASK_BASE_IDX', 'regRLC_LB_PARAMS',
    'regRLC_LB_PARAMS_BASE_IDX', 'regRLC_LB_THR_CONFIG_1',
    'regRLC_LB_THR_CONFIG_1_BASE_IDX', 'regRLC_LB_THR_CONFIG_2',
    'regRLC_LB_THR_CONFIG_2_BASE_IDX', 'regRLC_LB_THR_CONFIG_3',
    'regRLC_LB_THR_CONFIG_3_BASE_IDX', 'regRLC_LB_THR_CONFIG_4',
    'regRLC_LB_THR_CONFIG_4_BASE_IDX', 'regRLC_LOAD_BALANCE_CNTR',
    'regRLC_LOAD_BALANCE_CNTR_BASE_IDX', 'regRLC_MAX_PG_CU',
    'regRLC_MAX_PG_CU_BASE_IDX', 'regRLC_MEM_SLP_CNTL',
    'regRLC_MEM_SLP_CNTL_BASE_IDX', 'regRLC_MGCG_CTRL',
    'regRLC_MGCG_CTRL_BASE_IDX', 'regRLC_PERFCOUNTER0_HI',
    'regRLC_PERFCOUNTER0_HI_BASE_IDX', 'regRLC_PERFCOUNTER0_LO',
    'regRLC_PERFCOUNTER0_LO_BASE_IDX', 'regRLC_PERFCOUNTER0_SELECT',
    'regRLC_PERFCOUNTER0_SELECT_BASE_IDX', 'regRLC_PERFCOUNTER1_HI',
    'regRLC_PERFCOUNTER1_HI_BASE_IDX', 'regRLC_PERFCOUNTER1_LO',
    'regRLC_PERFCOUNTER1_LO_BASE_IDX', 'regRLC_PERFCOUNTER1_SELECT',
    'regRLC_PERFCOUNTER1_SELECT_BASE_IDX', 'regRLC_PERFMON_CNTL',
    'regRLC_PERFMON_CNTL_BASE_IDX', 'regRLC_PG_ALWAYS_ON_CU_MASK',
    'regRLC_PG_ALWAYS_ON_CU_MASK_BASE_IDX', 'regRLC_PG_CNTL',
    'regRLC_PG_CNTL_BASE_IDX', 'regRLC_PG_DELAY', 'regRLC_PG_DELAY_2',
    'regRLC_PG_DELAY_2_BASE_IDX', 'regRLC_PG_DELAY_3',
    'regRLC_PG_DELAY_3_BASE_IDX', 'regRLC_PG_DELAY_BASE_IDX',
    'regRLC_PREWALKER_UTCL1_ADDR_LSB',
    'regRLC_PREWALKER_UTCL1_ADDR_LSB_BASE_IDX',
    'regRLC_PREWALKER_UTCL1_ADDR_MSB',
    'regRLC_PREWALKER_UTCL1_ADDR_MSB_BASE_IDX',
    'regRLC_PREWALKER_UTCL1_CNTL',
    'regRLC_PREWALKER_UTCL1_CNTL_BASE_IDX',
    'regRLC_PREWALKER_UTCL1_SIZE_LSB',
    'regRLC_PREWALKER_UTCL1_SIZE_LSB_BASE_IDX',
    'regRLC_PREWALKER_UTCL1_SIZE_MSB',
    'regRLC_PREWALKER_UTCL1_SIZE_MSB_BASE_IDX',
    'regRLC_PREWALKER_UTCL1_TRIG',
    'regRLC_PREWALKER_UTCL1_TRIG_BASE_IDX', 'regRLC_R2I_CNTL_0',
    'regRLC_R2I_CNTL_0_BASE_IDX', 'regRLC_R2I_CNTL_1',
    'regRLC_R2I_CNTL_1_BASE_IDX', 'regRLC_R2I_CNTL_2',
    'regRLC_R2I_CNTL_2_BASE_IDX', 'regRLC_R2I_CNTL_3',
    'regRLC_R2I_CNTL_3_BASE_IDX', 'regRLC_REFCLOCK_TIMESTAMP_LSB',
    'regRLC_REFCLOCK_TIMESTAMP_LSB_BASE_IDX',
    'regRLC_REFCLOCK_TIMESTAMP_MSB',
    'regRLC_REFCLOCK_TIMESTAMP_MSB_BASE_IDX', 'regRLC_RLCV_COMMAND',
    'regRLC_RLCV_COMMAND_BASE_IDX', 'regRLC_RLCV_SAFE_MODE',
    'regRLC_RLCV_SAFE_MODE_BASE_IDX', 'regRLC_RLCV_SPARE_INT',
    'regRLC_RLCV_SPARE_INT_1', 'regRLC_RLCV_SPARE_INT_1_BASE_IDX',
    'regRLC_RLCV_SPARE_INT_BASE_IDX', 'regRLC_RLCV_TIMER_CTRL',
    'regRLC_RLCV_TIMER_CTRL_BASE_IDX', 'regRLC_RLCV_TIMER_INT_0',
    'regRLC_RLCV_TIMER_INT_0_BASE_IDX', 'regRLC_RLCV_TIMER_INT_1',
    'regRLC_RLCV_TIMER_INT_1_BASE_IDX', 'regRLC_RLCV_TIMER_STAT',
    'regRLC_RLCV_TIMER_STAT_BASE_IDX', 'regRLC_SAFE_MODE',
    'regRLC_SAFE_MODE_BASE_IDX', 'regRLC_SEMAPHORE_0',
    'regRLC_SEMAPHORE_0_BASE_IDX', 'regRLC_SEMAPHORE_1',
    'regRLC_SEMAPHORE_1_BASE_IDX', 'regRLC_SEMAPHORE_2',
    'regRLC_SEMAPHORE_2_BASE_IDX', 'regRLC_SEMAPHORE_3',
    'regRLC_SEMAPHORE_3_BASE_IDX', 'regRLC_SERDES_CU_MASTER_BUSY',
    'regRLC_SERDES_CU_MASTER_BUSY_BASE_IDX',
    'regRLC_SERDES_NONCU_MASTER_BUSY',
    'regRLC_SERDES_NONCU_MASTER_BUSY_1',
    'regRLC_SERDES_NONCU_MASTER_BUSY_1_BASE_IDX',
    'regRLC_SERDES_NONCU_MASTER_BUSY_BASE_IDX',
    'regRLC_SERDES_RD_DATA_0', 'regRLC_SERDES_RD_DATA_0_BASE_IDX',
    'regRLC_SERDES_RD_DATA_1', 'regRLC_SERDES_RD_DATA_1_BASE_IDX',
    'regRLC_SERDES_RD_DATA_2', 'regRLC_SERDES_RD_DATA_2_BASE_IDX',
    'regRLC_SERDES_RD_MASTER_INDEX',
    'regRLC_SERDES_RD_MASTER_INDEX_BASE_IDX',
    'regRLC_SERDES_RD_PENDING', 'regRLC_SERDES_RD_PENDING_BASE_IDX',
    'regRLC_SERDES_WR_CTRL', 'regRLC_SERDES_WR_CTRL_BASE_IDX',
    'regRLC_SERDES_WR_CU_MASTER_MASK',
    'regRLC_SERDES_WR_CU_MASTER_MASK_BASE_IDX',
    'regRLC_SERDES_WR_DATA', 'regRLC_SERDES_WR_DATA_BASE_IDX',
    'regRLC_SERDES_WR_NONCU_MASTER_MASK',
    'regRLC_SERDES_WR_NONCU_MASTER_MASK_1',
    'regRLC_SERDES_WR_NONCU_MASTER_MASK_1_BASE_IDX',
    'regRLC_SERDES_WR_NONCU_MASTER_MASK_BASE_IDX',
    'regRLC_SMU_ARGUMENT_1', 'regRLC_SMU_ARGUMENT_1_BASE_IDX',
    'regRLC_SMU_ARGUMENT_2', 'regRLC_SMU_ARGUMENT_2_BASE_IDX',
    'regRLC_SMU_ARGUMENT_3', 'regRLC_SMU_ARGUMENT_3_BASE_IDX',
    'regRLC_SMU_ARGUMENT_4', 'regRLC_SMU_ARGUMENT_4_BASE_IDX',
    'regRLC_SMU_CLK_REQ', 'regRLC_SMU_CLK_REQ_BASE_IDX',
    'regRLC_SMU_COMMAND', 'regRLC_SMU_COMMAND_BASE_IDX',
    'regRLC_SMU_GRBM_REG_SAVE_CTRL',
    'regRLC_SMU_GRBM_REG_SAVE_CTRL_BASE_IDX', 'regRLC_SMU_MESSAGE',
    'regRLC_SMU_MESSAGE_BASE_IDX', 'regRLC_SMU_SAFE_MODE',
    'regRLC_SMU_SAFE_MODE_BASE_IDX', 'regRLC_SPARE_INT',
    'regRLC_SPARE_INT_1', 'regRLC_SPARE_INT_1_BASE_IDX',
    'regRLC_SPARE_INT_BASE_IDX', 'regRLC_SPM_CB_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_CB_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_CPC_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_CPC_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_CPF_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_CPF_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_CPG_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_CPG_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_DB_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_DB_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_GDS_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_GDS_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_GLOBAL_MUXSEL_ADDR',
    'regRLC_SPM_GLOBAL_MUXSEL_ADDR_BASE_IDX',
    'regRLC_SPM_GLOBAL_MUXSEL_DATA',
    'regRLC_SPM_GLOBAL_MUXSEL_DATA_BASE_IDX',
    'regRLC_SPM_IA_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_IA_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_INT_CNTL', 'regRLC_SPM_INT_CNTL_BASE_IDX',
    'regRLC_SPM_INT_STATUS', 'regRLC_SPM_INT_STATUS_BASE_IDX',
    'regRLC_SPM_MC_CNTL', 'regRLC_SPM_MC_CNTL_BASE_IDX',
    'regRLC_SPM_PA_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_PA_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_PERFMON_CNTL', 'regRLC_SPM_PERFMON_CNTL_BASE_IDX',
    'regRLC_SPM_PERFMON_RING_BASE_HI',
    'regRLC_SPM_PERFMON_RING_BASE_HI_BASE_IDX',
    'regRLC_SPM_PERFMON_RING_BASE_LO',
    'regRLC_SPM_PERFMON_RING_BASE_LO_BASE_IDX',
    'regRLC_SPM_PERFMON_RING_SIZE',
    'regRLC_SPM_PERFMON_RING_SIZE_BASE_IDX',
    'regRLC_SPM_PERFMON_SAMPLE_DELAY_MAX',
    'regRLC_SPM_PERFMON_SAMPLE_DELAY_MAX_BASE_IDX',
    'regRLC_SPM_PERFMON_SEGMENT_SIZE',
    'regRLC_SPM_PERFMON_SEGMENT_SIZE_BASE_IDX',
    'regRLC_SPM_RING_RDPTR', 'regRLC_SPM_RING_RDPTR_BASE_IDX',
    'regRLC_SPM_RMI_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_RMI_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_SC_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_SC_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_SEGMENT_THRESHOLD',
    'regRLC_SPM_SEGMENT_THRESHOLD_BASE_IDX',
    'regRLC_SPM_SE_MUXSEL_ADDR', 'regRLC_SPM_SE_MUXSEL_ADDR_BASE_IDX',
    'regRLC_SPM_SE_MUXSEL_DATA', 'regRLC_SPM_SE_MUXSEL_DATA_BASE_IDX',
    'regRLC_SPM_SPI_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_SPI_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_SQG_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_SQG_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_SX_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_SX_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_TA_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_TA_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_TCA_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_TCA_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_TCC_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_TCC_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_TCP_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_TCP_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_TD_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_TD_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SPM_UTCL1_CNTL', 'regRLC_SPM_UTCL1_CNTL_BASE_IDX',
    'regRLC_SPM_UTCL1_ERROR_1', 'regRLC_SPM_UTCL1_ERROR_1_BASE_IDX',
    'regRLC_SPM_UTCL1_ERROR_2', 'regRLC_SPM_UTCL1_ERROR_2_BASE_IDX',
    'regRLC_SPM_VGT_PERFMON_SAMPLE_DELAY',
    'regRLC_SPM_VGT_PERFMON_SAMPLE_DELAY_BASE_IDX',
    'regRLC_SRM_ARAM_ADDR', 'regRLC_SRM_ARAM_ADDR_BASE_IDX',
    'regRLC_SRM_ARAM_DATA', 'regRLC_SRM_ARAM_DATA_BASE_IDX',
    'regRLC_SRM_CNTL', 'regRLC_SRM_CNTL_BASE_IDX',
    'regRLC_SRM_DRAM_ADDR', 'regRLC_SRM_DRAM_ADDR_BASE_IDX',
    'regRLC_SRM_DRAM_DATA', 'regRLC_SRM_DRAM_DATA_BASE_IDX',
    'regRLC_SRM_GPM_ABORT', 'regRLC_SRM_GPM_ABORT_BASE_IDX',
    'regRLC_SRM_GPM_COMMAND', 'regRLC_SRM_GPM_COMMAND_BASE_IDX',
    'regRLC_SRM_GPM_COMMAND_STATUS',
    'regRLC_SRM_GPM_COMMAND_STATUS_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_ADDR_0',
    'regRLC_SRM_INDEX_CNTL_ADDR_0_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_ADDR_1',
    'regRLC_SRM_INDEX_CNTL_ADDR_1_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_ADDR_2',
    'regRLC_SRM_INDEX_CNTL_ADDR_2_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_ADDR_3',
    'regRLC_SRM_INDEX_CNTL_ADDR_3_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_ADDR_4',
    'regRLC_SRM_INDEX_CNTL_ADDR_4_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_ADDR_5',
    'regRLC_SRM_INDEX_CNTL_ADDR_5_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_ADDR_6',
    'regRLC_SRM_INDEX_CNTL_ADDR_6_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_ADDR_7',
    'regRLC_SRM_INDEX_CNTL_ADDR_7_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_DATA_0',
    'regRLC_SRM_INDEX_CNTL_DATA_0_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_DATA_1',
    'regRLC_SRM_INDEX_CNTL_DATA_1_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_DATA_2',
    'regRLC_SRM_INDEX_CNTL_DATA_2_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_DATA_3',
    'regRLC_SRM_INDEX_CNTL_DATA_3_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_DATA_4',
    'regRLC_SRM_INDEX_CNTL_DATA_4_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_DATA_5',
    'regRLC_SRM_INDEX_CNTL_DATA_5_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_DATA_6',
    'regRLC_SRM_INDEX_CNTL_DATA_6_BASE_IDX',
    'regRLC_SRM_INDEX_CNTL_DATA_7',
    'regRLC_SRM_INDEX_CNTL_DATA_7_BASE_IDX',
    'regRLC_SRM_RLCV_COMMAND', 'regRLC_SRM_RLCV_COMMAND_BASE_IDX',
    'regRLC_SRM_RLCV_COMMAND_STATUS',
    'regRLC_SRM_RLCV_COMMAND_STATUS_BASE_IDX', 'regRLC_SRM_STAT',
    'regRLC_SRM_STAT_BASE_IDX', 'regRLC_STAT',
    'regRLC_STATIC_PG_STATUS', 'regRLC_STATIC_PG_STATUS_BASE_IDX',
    'regRLC_STAT_BASE_IDX', 'regRLC_THREAD1_DELAY',
    'regRLC_THREAD1_DELAY_BASE_IDX', 'regRLC_UCODE_CNTL',
    'regRLC_UCODE_CNTL_BASE_IDX', 'regRLC_UE_ERR_STATUS_HIGH',
    'regRLC_UE_ERR_STATUS_HIGH_BASE_IDX', 'regRLC_UE_ERR_STATUS_LOW',
    'regRLC_UE_ERR_STATUS_LOW_BASE_IDX', 'regRLC_UTCL1_STATUS',
    'regRLC_UTCL1_STATUS_2', 'regRLC_UTCL1_STATUS_2_BASE_IDX',
    'regRLC_UTCL1_STATUS_BASE_IDX', 'regRLC_UTCL2_CNTL',
    'regRLC_UTCL2_CNTL_BASE_IDX', 'regRMI_CGTT_SCLK_CTRL',
    'regRMI_CGTT_SCLK_CTRL_BASE_IDX', 'regRMI_CLOCK_CNTRL',
    'regRMI_CLOCK_CNTRL_BASE_IDX', 'regRMI_DEMUX_CNTL',
    'regRMI_DEMUX_CNTL_BASE_IDX', 'regRMI_GENERAL_CNTL',
    'regRMI_GENERAL_CNTL1', 'regRMI_GENERAL_CNTL1_BASE_IDX',
    'regRMI_GENERAL_CNTL_BASE_IDX', 'regRMI_GENERAL_STATUS',
    'regRMI_GENERAL_STATUS_BASE_IDX', 'regRMI_PERFCOUNTER0_HI',
    'regRMI_PERFCOUNTER0_HI_BASE_IDX', 'regRMI_PERFCOUNTER0_LO',
    'regRMI_PERFCOUNTER0_LO_BASE_IDX', 'regRMI_PERFCOUNTER0_SELECT',
    'regRMI_PERFCOUNTER0_SELECT1',
    'regRMI_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regRMI_PERFCOUNTER0_SELECT_BASE_IDX', 'regRMI_PERFCOUNTER1_HI',
    'regRMI_PERFCOUNTER1_HI_BASE_IDX', 'regRMI_PERFCOUNTER1_LO',
    'regRMI_PERFCOUNTER1_LO_BASE_IDX', 'regRMI_PERFCOUNTER1_SELECT',
    'regRMI_PERFCOUNTER1_SELECT_BASE_IDX', 'regRMI_PERFCOUNTER2_HI',
    'regRMI_PERFCOUNTER2_HI_BASE_IDX', 'regRMI_PERFCOUNTER2_LO',
    'regRMI_PERFCOUNTER2_LO_BASE_IDX', 'regRMI_PERFCOUNTER2_SELECT',
    'regRMI_PERFCOUNTER2_SELECT1',
    'regRMI_PERFCOUNTER2_SELECT1_BASE_IDX',
    'regRMI_PERFCOUNTER2_SELECT_BASE_IDX', 'regRMI_PERFCOUNTER3_HI',
    'regRMI_PERFCOUNTER3_HI_BASE_IDX', 'regRMI_PERFCOUNTER3_LO',
    'regRMI_PERFCOUNTER3_LO_BASE_IDX', 'regRMI_PERFCOUNTER3_SELECT',
    'regRMI_PERFCOUNTER3_SELECT_BASE_IDX', 'regRMI_PERF_COUNTER_CNTL',
    'regRMI_PERF_COUNTER_CNTL_BASE_IDX',
    'regRMI_PROBE_POP_LOGIC_CNTL',
    'regRMI_PROBE_POP_LOGIC_CNTL_BASE_IDX', 'regRMI_SCOREBOARD_CNTL',
    'regRMI_SCOREBOARD_CNTL_BASE_IDX', 'regRMI_SCOREBOARD_STATUS0',
    'regRMI_SCOREBOARD_STATUS0_BASE_IDX', 'regRMI_SCOREBOARD_STATUS1',
    'regRMI_SCOREBOARD_STATUS1_BASE_IDX', 'regRMI_SCOREBOARD_STATUS2',
    'regRMI_SCOREBOARD_STATUS2_BASE_IDX', 'regRMI_SPARE',
    'regRMI_SPARE_1', 'regRMI_SPARE_1_BASE_IDX', 'regRMI_SPARE_2',
    'regRMI_SPARE_2_BASE_IDX', 'regRMI_SPARE_BASE_IDX',
    'regRMI_SUBBLOCK_STATUS0', 'regRMI_SUBBLOCK_STATUS0_BASE_IDX',
    'regRMI_SUBBLOCK_STATUS1', 'regRMI_SUBBLOCK_STATUS1_BASE_IDX',
    'regRMI_SUBBLOCK_STATUS2', 'regRMI_SUBBLOCK_STATUS2_BASE_IDX',
    'regRMI_SUBBLOCK_STATUS3', 'regRMI_SUBBLOCK_STATUS3_BASE_IDX',
    'regRMI_TCIW_FORMATTER0_CNTL',
    'regRMI_TCIW_FORMATTER0_CNTL_BASE_IDX',
    'regRMI_TCIW_FORMATTER1_CNTL',
    'regRMI_TCIW_FORMATTER1_CNTL_BASE_IDX', 'regRMI_UTCL1_CNTL1',
    'regRMI_UTCL1_CNTL1_BASE_IDX', 'regRMI_UTCL1_CNTL2',
    'regRMI_UTCL1_CNTL2_BASE_IDX', 'regRMI_UTCL1_STATUS',
    'regRMI_UTCL1_STATUS_BASE_IDX', 'regRMI_UTC_UNIT_CONFIG',
    'regRMI_UTC_UNIT_CONFIG_BASE_IDX', 'regRMI_UTC_XNACK_N_MISC_CNTL',
    'regRMI_UTC_XNACK_N_MISC_CNTL_BASE_IDX',
    'regRMI_XBAR_ARBITER_CONFIG', 'regRMI_XBAR_ARBITER_CONFIG_1',
    'regRMI_XBAR_ARBITER_CONFIG_1_BASE_IDX',
    'regRMI_XBAR_ARBITER_CONFIG_BASE_IDX', 'regRMI_XBAR_CONFIG',
    'regRMI_XBAR_CONFIG_BASE_IDX', 'regRMI_XNACK_DEBUG',
    'regRMI_XNACK_DEBUG_BASE_IDX', 'regSCRATCH_ADDR',
    'regSCRATCH_ADDR_BASE_IDX', 'regSCRATCH_REG0',
    'regSCRATCH_REG0_BASE_IDX', 'regSCRATCH_REG1',
    'regSCRATCH_REG1_BASE_IDX', 'regSCRATCH_REG2',
    'regSCRATCH_REG2_BASE_IDX', 'regSCRATCH_REG3',
    'regSCRATCH_REG3_BASE_IDX', 'regSCRATCH_REG4',
    'regSCRATCH_REG4_BASE_IDX', 'regSCRATCH_REG5',
    'regSCRATCH_REG5_BASE_IDX', 'regSCRATCH_REG6',
    'regSCRATCH_REG6_BASE_IDX', 'regSCRATCH_REG7',
    'regSCRATCH_REG7_BASE_IDX', 'regSCRATCH_UMSK',
    'regSCRATCH_UMSK_BASE_IDX', 'regSH_CAC_CONFIG',
    'regSH_CAC_CONFIG_BASE_IDX', 'regSH_MEM_BASES',
    'regSH_MEM_BASES_BASE_IDX', 'regSH_MEM_CONFIG',
    'regSH_MEM_CONFIG_BASE_IDX', 'regSMU_RLC_RESPONSE',
    'regSMU_RLC_RESPONSE_BASE_IDX', 'regSP0_CE_ERR_STATUS_HI',
    'regSP0_CE_ERR_STATUS_HI_BASE_IDX', 'regSP0_CE_ERR_STATUS_LO',
    'regSP0_CE_ERR_STATUS_LO_BASE_IDX', 'regSP0_UE_ERR_STATUS_HI',
    'regSP0_UE_ERR_STATUS_HI_BASE_IDX', 'regSP0_UE_ERR_STATUS_LO',
    'regSP0_UE_ERR_STATUS_LO_BASE_IDX', 'regSP1_CE_ERR_STATUS_HI',
    'regSP1_CE_ERR_STATUS_HI_BASE_IDX', 'regSP1_CE_ERR_STATUS_LO',
    'regSP1_CE_ERR_STATUS_LO_BASE_IDX', 'regSP1_UE_ERR_STATUS_HI',
    'regSP1_UE_ERR_STATUS_HI_BASE_IDX', 'regSP1_UE_ERR_STATUS_LO',
    'regSP1_UE_ERR_STATUS_LO_BASE_IDX', 'regSPIS_DEBUG_READ',
    'regSPIS_DEBUG_READ_BASE_IDX', 'regSPI_ARB_CNTL_0',
    'regSPI_ARB_CNTL_0_BASE_IDX', 'regSPI_ARB_CYCLES_0',
    'regSPI_ARB_CYCLES_0_BASE_IDX', 'regSPI_ARB_CYCLES_1',
    'regSPI_ARB_CYCLES_1_BASE_IDX', 'regSPI_ARB_PRIORITY',
    'regSPI_ARB_PRIORITY_BASE_IDX', 'regSPI_BARYC_CNTL',
    'regSPI_BARYC_CNTL_BASE_IDX', 'regSPI_CDBG_SYS_CS0',
    'regSPI_CDBG_SYS_CS0_BASE_IDX', 'regSPI_CDBG_SYS_CS1',
    'regSPI_CDBG_SYS_CS1_BASE_IDX', 'regSPI_CDBG_SYS_GFX',
    'regSPI_CDBG_SYS_GFX_BASE_IDX', 'regSPI_CDBG_SYS_HP3D',
    'regSPI_CDBG_SYS_HP3D_BASE_IDX', 'regSPI_CE_ERR_STATUS_HI',
    'regSPI_CE_ERR_STATUS_HI_BASE_IDX', 'regSPI_CE_ERR_STATUS_LO',
    'regSPI_CE_ERR_STATUS_LO_BASE_IDX', 'regSPI_COMPUTE_QUEUE_RESET',
    'regSPI_COMPUTE_QUEUE_RESET_BASE_IDX',
    'regSPI_COMPUTE_WF_CTX_SAVE',
    'regSPI_COMPUTE_WF_CTX_SAVE_BASE_IDX', 'regSPI_CONFIG_CNTL',
    'regSPI_CONFIG_CNTL_1', 'regSPI_CONFIG_CNTL_1_BASE_IDX',
    'regSPI_CONFIG_CNTL_2', 'regSPI_CONFIG_CNTL_2_BASE_IDX',
    'regSPI_CONFIG_CNTL_BASE_IDX', 'regSPI_CONFIG_PS_CU_EN',
    'regSPI_CONFIG_PS_CU_EN_BASE_IDX', 'regSPI_CSQ_WF_ACTIVE_COUNT_0',
    'regSPI_CSQ_WF_ACTIVE_COUNT_0_BASE_IDX',
    'regSPI_CSQ_WF_ACTIVE_COUNT_1',
    'regSPI_CSQ_WF_ACTIVE_COUNT_1_BASE_IDX',
    'regSPI_CSQ_WF_ACTIVE_COUNT_2',
    'regSPI_CSQ_WF_ACTIVE_COUNT_2_BASE_IDX',
    'regSPI_CSQ_WF_ACTIVE_COUNT_3',
    'regSPI_CSQ_WF_ACTIVE_COUNT_3_BASE_IDX',
    'regSPI_CSQ_WF_ACTIVE_COUNT_4',
    'regSPI_CSQ_WF_ACTIVE_COUNT_4_BASE_IDX',
    'regSPI_CSQ_WF_ACTIVE_COUNT_5',
    'regSPI_CSQ_WF_ACTIVE_COUNT_5_BASE_IDX',
    'regSPI_CSQ_WF_ACTIVE_COUNT_6',
    'regSPI_CSQ_WF_ACTIVE_COUNT_6_BASE_IDX',
    'regSPI_CSQ_WF_ACTIVE_COUNT_7',
    'regSPI_CSQ_WF_ACTIVE_COUNT_7_BASE_IDX',
    'regSPI_CSQ_WF_ACTIVE_STATUS',
    'regSPI_CSQ_WF_ACTIVE_STATUS_BASE_IDX', 'regSPI_DEBUG_BUSY',
    'regSPI_DEBUG_BUSY_BASE_IDX', 'regSPI_DEBUG_READ',
    'regSPI_DEBUG_READ_BASE_IDX', 'regSPI_DSM_CNTL',
    'regSPI_DSM_CNTL2', 'regSPI_DSM_CNTL2_BASE_IDX',
    'regSPI_DSM_CNTL_BASE_IDX', 'regSPI_EDC_CNT',
    'regSPI_EDC_CNT_BASE_IDX', 'regSPI_GDBG_PER_VMID_CNTL',
    'regSPI_GDBG_PER_VMID_CNTL_BASE_IDX', 'regSPI_GDBG_TRAP_CONFIG',
    'regSPI_GDBG_TRAP_CONFIG_BASE_IDX', 'regSPI_GDBG_WAVE_CNTL',
    'regSPI_GDBG_WAVE_CNTL3', 'regSPI_GDBG_WAVE_CNTL3_BASE_IDX',
    'regSPI_GDBG_WAVE_CNTL_BASE_IDX', 'regSPI_GDS_CREDITS',
    'regSPI_GDS_CREDITS_BASE_IDX', 'regSPI_GFX_CNTL',
    'regSPI_GFX_CNTL_BASE_IDX', 'regSPI_INTERP_CONTROL_0',
    'regSPI_INTERP_CONTROL_0_BASE_IDX', 'regSPI_LB_CTR_CTRL',
    'regSPI_LB_CTR_CTRL_BASE_IDX', 'regSPI_LB_CU_MASK',
    'regSPI_LB_CU_MASK_BASE_IDX', 'regSPI_LB_DATA_PERCU_WAVE_CS',
    'regSPI_LB_DATA_PERCU_WAVE_CS_BASE_IDX',
    'regSPI_LB_DATA_PERCU_WAVE_HSGS',
    'regSPI_LB_DATA_PERCU_WAVE_HSGS_BASE_IDX',
    'regSPI_LB_DATA_PERCU_WAVE_VSPS',
    'regSPI_LB_DATA_PERCU_WAVE_VSPS_BASE_IDX', 'regSPI_LB_DATA_REG',
    'regSPI_LB_DATA_REG_BASE_IDX', 'regSPI_LB_DATA_WAVES',
    'regSPI_LB_DATA_WAVES_BASE_IDX', 'regSPI_P0_TRAP_SCREEN_GPR_MIN',
    'regSPI_P0_TRAP_SCREEN_GPR_MIN_BASE_IDX',
    'regSPI_P0_TRAP_SCREEN_PSBA_HI',
    'regSPI_P0_TRAP_SCREEN_PSBA_HI_BASE_IDX',
    'regSPI_P0_TRAP_SCREEN_PSBA_LO',
    'regSPI_P0_TRAP_SCREEN_PSBA_LO_BASE_IDX',
    'regSPI_P0_TRAP_SCREEN_PSMA_HI',
    'regSPI_P0_TRAP_SCREEN_PSMA_HI_BASE_IDX',
    'regSPI_P0_TRAP_SCREEN_PSMA_LO',
    'regSPI_P0_TRAP_SCREEN_PSMA_LO_BASE_IDX',
    'regSPI_P1_TRAP_SCREEN_GPR_MIN',
    'regSPI_P1_TRAP_SCREEN_GPR_MIN_BASE_IDX',
    'regSPI_P1_TRAP_SCREEN_PSBA_HI',
    'regSPI_P1_TRAP_SCREEN_PSBA_HI_BASE_IDX',
    'regSPI_P1_TRAP_SCREEN_PSBA_LO',
    'regSPI_P1_TRAP_SCREEN_PSBA_LO_BASE_IDX',
    'regSPI_P1_TRAP_SCREEN_PSMA_HI',
    'regSPI_P1_TRAP_SCREEN_PSMA_HI_BASE_IDX',
    'regSPI_P1_TRAP_SCREEN_PSMA_LO',
    'regSPI_P1_TRAP_SCREEN_PSMA_LO_BASE_IDX',
    'regSPI_PERFCOUNTER0_HI', 'regSPI_PERFCOUNTER0_HI_BASE_IDX',
    'regSPI_PERFCOUNTER0_LO', 'regSPI_PERFCOUNTER0_LO_BASE_IDX',
    'regSPI_PERFCOUNTER0_SELECT', 'regSPI_PERFCOUNTER0_SELECT1',
    'regSPI_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regSPI_PERFCOUNTER0_SELECT_BASE_IDX', 'regSPI_PERFCOUNTER1_HI',
    'regSPI_PERFCOUNTER1_HI_BASE_IDX', 'regSPI_PERFCOUNTER1_LO',
    'regSPI_PERFCOUNTER1_LO_BASE_IDX', 'regSPI_PERFCOUNTER1_SELECT',
    'regSPI_PERFCOUNTER1_SELECT1',
    'regSPI_PERFCOUNTER1_SELECT1_BASE_IDX',
    'regSPI_PERFCOUNTER1_SELECT_BASE_IDX', 'regSPI_PERFCOUNTER2_HI',
    'regSPI_PERFCOUNTER2_HI_BASE_IDX', 'regSPI_PERFCOUNTER2_LO',
    'regSPI_PERFCOUNTER2_LO_BASE_IDX', 'regSPI_PERFCOUNTER2_SELECT',
    'regSPI_PERFCOUNTER2_SELECT1',
    'regSPI_PERFCOUNTER2_SELECT1_BASE_IDX',
    'regSPI_PERFCOUNTER2_SELECT_BASE_IDX', 'regSPI_PERFCOUNTER3_HI',
    'regSPI_PERFCOUNTER3_HI_BASE_IDX', 'regSPI_PERFCOUNTER3_LO',
    'regSPI_PERFCOUNTER3_LO_BASE_IDX', 'regSPI_PERFCOUNTER3_SELECT',
    'regSPI_PERFCOUNTER3_SELECT1',
    'regSPI_PERFCOUNTER3_SELECT1_BASE_IDX',
    'regSPI_PERFCOUNTER3_SELECT_BASE_IDX', 'regSPI_PERFCOUNTER4_HI',
    'regSPI_PERFCOUNTER4_HI_BASE_IDX', 'regSPI_PERFCOUNTER4_LO',
    'regSPI_PERFCOUNTER4_LO_BASE_IDX', 'regSPI_PERFCOUNTER4_SELECT',
    'regSPI_PERFCOUNTER4_SELECT_BASE_IDX', 'regSPI_PERFCOUNTER5_HI',
    'regSPI_PERFCOUNTER5_HI_BASE_IDX', 'regSPI_PERFCOUNTER5_LO',
    'regSPI_PERFCOUNTER5_LO_BASE_IDX', 'regSPI_PERFCOUNTER5_SELECT',
    'regSPI_PERFCOUNTER5_SELECT_BASE_IDX', 'regSPI_PERFCOUNTER_BINS',
    'regSPI_PERFCOUNTER_BINS_BASE_IDX',
    'regSPI_PG_ENABLE_STATIC_CU_MASK',
    'regSPI_PG_ENABLE_STATIC_CU_MASK_BASE_IDX',
    'regSPI_PS_INPUT_ADDR', 'regSPI_PS_INPUT_ADDR_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_0', 'regSPI_PS_INPUT_CNTL_0_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_1', 'regSPI_PS_INPUT_CNTL_10',
    'regSPI_PS_INPUT_CNTL_10_BASE_IDX', 'regSPI_PS_INPUT_CNTL_11',
    'regSPI_PS_INPUT_CNTL_11_BASE_IDX', 'regSPI_PS_INPUT_CNTL_12',
    'regSPI_PS_INPUT_CNTL_12_BASE_IDX', 'regSPI_PS_INPUT_CNTL_13',
    'regSPI_PS_INPUT_CNTL_13_BASE_IDX', 'regSPI_PS_INPUT_CNTL_14',
    'regSPI_PS_INPUT_CNTL_14_BASE_IDX', 'regSPI_PS_INPUT_CNTL_15',
    'regSPI_PS_INPUT_CNTL_15_BASE_IDX', 'regSPI_PS_INPUT_CNTL_16',
    'regSPI_PS_INPUT_CNTL_16_BASE_IDX', 'regSPI_PS_INPUT_CNTL_17',
    'regSPI_PS_INPUT_CNTL_17_BASE_IDX', 'regSPI_PS_INPUT_CNTL_18',
    'regSPI_PS_INPUT_CNTL_18_BASE_IDX', 'regSPI_PS_INPUT_CNTL_19',
    'regSPI_PS_INPUT_CNTL_19_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_1_BASE_IDX', 'regSPI_PS_INPUT_CNTL_2',
    'regSPI_PS_INPUT_CNTL_20', 'regSPI_PS_INPUT_CNTL_20_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_21', 'regSPI_PS_INPUT_CNTL_21_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_22', 'regSPI_PS_INPUT_CNTL_22_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_23', 'regSPI_PS_INPUT_CNTL_23_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_24', 'regSPI_PS_INPUT_CNTL_24_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_25', 'regSPI_PS_INPUT_CNTL_25_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_26', 'regSPI_PS_INPUT_CNTL_26_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_27', 'regSPI_PS_INPUT_CNTL_27_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_28', 'regSPI_PS_INPUT_CNTL_28_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_29', 'regSPI_PS_INPUT_CNTL_29_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_2_BASE_IDX', 'regSPI_PS_INPUT_CNTL_3',
    'regSPI_PS_INPUT_CNTL_30', 'regSPI_PS_INPUT_CNTL_30_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_31', 'regSPI_PS_INPUT_CNTL_31_BASE_IDX',
    'regSPI_PS_INPUT_CNTL_3_BASE_IDX', 'regSPI_PS_INPUT_CNTL_4',
    'regSPI_PS_INPUT_CNTL_4_BASE_IDX', 'regSPI_PS_INPUT_CNTL_5',
    'regSPI_PS_INPUT_CNTL_5_BASE_IDX', 'regSPI_PS_INPUT_CNTL_6',
    'regSPI_PS_INPUT_CNTL_6_BASE_IDX', 'regSPI_PS_INPUT_CNTL_7',
    'regSPI_PS_INPUT_CNTL_7_BASE_IDX', 'regSPI_PS_INPUT_CNTL_8',
    'regSPI_PS_INPUT_CNTL_8_BASE_IDX', 'regSPI_PS_INPUT_CNTL_9',
    'regSPI_PS_INPUT_CNTL_9_BASE_IDX', 'regSPI_PS_INPUT_ENA',
    'regSPI_PS_INPUT_ENA_BASE_IDX', 'regSPI_PS_IN_CONTROL',
    'regSPI_PS_IN_CONTROL_BASE_IDX', 'regSPI_PS_MAX_WAVE_ID',
    'regSPI_PS_MAX_WAVE_ID_BASE_IDX', 'regSPI_RESET_DEBUG',
    'regSPI_RESET_DEBUG_BASE_IDX', 'regSPI_RESOURCE_RESERVE_CU_0',
    'regSPI_RESOURCE_RESERVE_CU_0_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_1', 'regSPI_RESOURCE_RESERVE_CU_10',
    'regSPI_RESOURCE_RESERVE_CU_10_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_11',
    'regSPI_RESOURCE_RESERVE_CU_11_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_12',
    'regSPI_RESOURCE_RESERVE_CU_12_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_13',
    'regSPI_RESOURCE_RESERVE_CU_13_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_14',
    'regSPI_RESOURCE_RESERVE_CU_14_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_15',
    'regSPI_RESOURCE_RESERVE_CU_15_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_1_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_2',
    'regSPI_RESOURCE_RESERVE_CU_2_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_3',
    'regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_4',
    'regSPI_RESOURCE_RESERVE_CU_4_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_5',
    'regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_6',
    'regSPI_RESOURCE_RESERVE_CU_6_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_7',
    'regSPI_RESOURCE_RESERVE_CU_7_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_8',
    'regSPI_RESOURCE_RESERVE_CU_8_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_CU_9',
    'regSPI_RESOURCE_RESERVE_CU_9_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_0',
    'regSPI_RESOURCE_RESERVE_EN_CU_0_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_1',
    'regSPI_RESOURCE_RESERVE_EN_CU_10',
    'regSPI_RESOURCE_RESERVE_EN_CU_10_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_11',
    'regSPI_RESOURCE_RESERVE_EN_CU_11_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_12',
    'regSPI_RESOURCE_RESERVE_EN_CU_12_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_13',
    'regSPI_RESOURCE_RESERVE_EN_CU_13_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_14',
    'regSPI_RESOURCE_RESERVE_EN_CU_14_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_15',
    'regSPI_RESOURCE_RESERVE_EN_CU_15_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_1_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_2',
    'regSPI_RESOURCE_RESERVE_EN_CU_2_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_3',
    'regSPI_RESOURCE_RESERVE_EN_CU_3_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_4',
    'regSPI_RESOURCE_RESERVE_EN_CU_4_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_5',
    'regSPI_RESOURCE_RESERVE_EN_CU_5_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_6',
    'regSPI_RESOURCE_RESERVE_EN_CU_6_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_7',
    'regSPI_RESOURCE_RESERVE_EN_CU_7_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_8',
    'regSPI_RESOURCE_RESERVE_EN_CU_8_BASE_IDX',
    'regSPI_RESOURCE_RESERVE_EN_CU_9',
    'regSPI_RESOURCE_RESERVE_EN_CU_9_BASE_IDX',
    'regSPI_SCRATCH_ADDR_CHECK', 'regSPI_SCRATCH_ADDR_CHECK_BASE_IDX',
    'regSPI_SCRATCH_ADDR_STATUS',
    'regSPI_SCRATCH_ADDR_STATUS_BASE_IDX', 'regSPI_SHADER_COL_FORMAT',
    'regSPI_SHADER_COL_FORMAT_BASE_IDX',
    'regSPI_SHADER_LATE_ALLOC_VS',
    'regSPI_SHADER_LATE_ALLOC_VS_BASE_IDX', 'regSPI_SHADER_PGM_HI_ES',
    'regSPI_SHADER_PGM_HI_ES_BASE_IDX', 'regSPI_SHADER_PGM_HI_GS',
    'regSPI_SHADER_PGM_HI_GS_BASE_IDX', 'regSPI_SHADER_PGM_HI_HS',
    'regSPI_SHADER_PGM_HI_HS_BASE_IDX', 'regSPI_SHADER_PGM_HI_LS',
    'regSPI_SHADER_PGM_HI_LS_BASE_IDX', 'regSPI_SHADER_PGM_HI_PS',
    'regSPI_SHADER_PGM_HI_PS_BASE_IDX', 'regSPI_SHADER_PGM_HI_VS',
    'regSPI_SHADER_PGM_HI_VS_BASE_IDX', 'regSPI_SHADER_PGM_LO_ES',
    'regSPI_SHADER_PGM_LO_ES_BASE_IDX', 'regSPI_SHADER_PGM_LO_GS',
    'regSPI_SHADER_PGM_LO_GS_BASE_IDX', 'regSPI_SHADER_PGM_LO_HS',
    'regSPI_SHADER_PGM_LO_HS_BASE_IDX', 'regSPI_SHADER_PGM_LO_LS',
    'regSPI_SHADER_PGM_LO_LS_BASE_IDX', 'regSPI_SHADER_PGM_LO_PS',
    'regSPI_SHADER_PGM_LO_PS_BASE_IDX', 'regSPI_SHADER_PGM_LO_VS',
    'regSPI_SHADER_PGM_LO_VS_BASE_IDX', 'regSPI_SHADER_PGM_RSRC1_GS',
    'regSPI_SHADER_PGM_RSRC1_GS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC1_HS',
    'regSPI_SHADER_PGM_RSRC1_HS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC1_PS',
    'regSPI_SHADER_PGM_RSRC1_PS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC1_VS',
    'regSPI_SHADER_PGM_RSRC1_VS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC2_GS',
    'regSPI_SHADER_PGM_RSRC2_GS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC2_GS_VS',
    'regSPI_SHADER_PGM_RSRC2_GS_VS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC2_HS',
    'regSPI_SHADER_PGM_RSRC2_HS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC2_PS',
    'regSPI_SHADER_PGM_RSRC2_PS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC2_VS',
    'regSPI_SHADER_PGM_RSRC2_VS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC3_GS',
    'regSPI_SHADER_PGM_RSRC3_GS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC3_HS',
    'regSPI_SHADER_PGM_RSRC3_HS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC3_PS',
    'regSPI_SHADER_PGM_RSRC3_PS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC3_VS',
    'regSPI_SHADER_PGM_RSRC3_VS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC4_GS',
    'regSPI_SHADER_PGM_RSRC4_GS_BASE_IDX',
    'regSPI_SHADER_PGM_RSRC4_HS',
    'regSPI_SHADER_PGM_RSRC4_HS_BASE_IDX', 'regSPI_SHADER_POS_FORMAT',
    'regSPI_SHADER_POS_FORMAT_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ADDR_HI_GS',
    'regSPI_SHADER_USER_DATA_ADDR_HI_GS_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ADDR_HI_HS',
    'regSPI_SHADER_USER_DATA_ADDR_HI_HS_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ADDR_LO_GS',
    'regSPI_SHADER_USER_DATA_ADDR_LO_GS_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ADDR_LO_HS',
    'regSPI_SHADER_USER_DATA_ADDR_LO_HS_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_0',
    'regSPI_SHADER_USER_DATA_COMMON_0_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_1',
    'regSPI_SHADER_USER_DATA_COMMON_10',
    'regSPI_SHADER_USER_DATA_COMMON_10_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_11',
    'regSPI_SHADER_USER_DATA_COMMON_11_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_12',
    'regSPI_SHADER_USER_DATA_COMMON_12_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_13',
    'regSPI_SHADER_USER_DATA_COMMON_13_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_14',
    'regSPI_SHADER_USER_DATA_COMMON_14_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_15',
    'regSPI_SHADER_USER_DATA_COMMON_15_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_16',
    'regSPI_SHADER_USER_DATA_COMMON_16_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_17',
    'regSPI_SHADER_USER_DATA_COMMON_17_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_18',
    'regSPI_SHADER_USER_DATA_COMMON_18_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_19',
    'regSPI_SHADER_USER_DATA_COMMON_19_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_1_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_2',
    'regSPI_SHADER_USER_DATA_COMMON_20',
    'regSPI_SHADER_USER_DATA_COMMON_20_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_21',
    'regSPI_SHADER_USER_DATA_COMMON_21_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_22',
    'regSPI_SHADER_USER_DATA_COMMON_22_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_23',
    'regSPI_SHADER_USER_DATA_COMMON_23_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_24',
    'regSPI_SHADER_USER_DATA_COMMON_24_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_25',
    'regSPI_SHADER_USER_DATA_COMMON_25_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_26',
    'regSPI_SHADER_USER_DATA_COMMON_26_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_27',
    'regSPI_SHADER_USER_DATA_COMMON_27_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_28',
    'regSPI_SHADER_USER_DATA_COMMON_28_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_29',
    'regSPI_SHADER_USER_DATA_COMMON_29_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_2_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_3',
    'regSPI_SHADER_USER_DATA_COMMON_30',
    'regSPI_SHADER_USER_DATA_COMMON_30_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_31',
    'regSPI_SHADER_USER_DATA_COMMON_31_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_3_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_4',
    'regSPI_SHADER_USER_DATA_COMMON_4_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_5',
    'regSPI_SHADER_USER_DATA_COMMON_5_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_6',
    'regSPI_SHADER_USER_DATA_COMMON_6_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_7',
    'regSPI_SHADER_USER_DATA_COMMON_7_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_8',
    'regSPI_SHADER_USER_DATA_COMMON_8_BASE_IDX',
    'regSPI_SHADER_USER_DATA_COMMON_9',
    'regSPI_SHADER_USER_DATA_COMMON_9_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_0',
    'regSPI_SHADER_USER_DATA_ES_0_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_1', 'regSPI_SHADER_USER_DATA_ES_10',
    'regSPI_SHADER_USER_DATA_ES_10_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_11',
    'regSPI_SHADER_USER_DATA_ES_11_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_12',
    'regSPI_SHADER_USER_DATA_ES_12_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_13',
    'regSPI_SHADER_USER_DATA_ES_13_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_14',
    'regSPI_SHADER_USER_DATA_ES_14_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_15',
    'regSPI_SHADER_USER_DATA_ES_15_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_16',
    'regSPI_SHADER_USER_DATA_ES_16_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_17',
    'regSPI_SHADER_USER_DATA_ES_17_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_18',
    'regSPI_SHADER_USER_DATA_ES_18_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_19',
    'regSPI_SHADER_USER_DATA_ES_19_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_1_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_2', 'regSPI_SHADER_USER_DATA_ES_20',
    'regSPI_SHADER_USER_DATA_ES_20_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_21',
    'regSPI_SHADER_USER_DATA_ES_21_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_22',
    'regSPI_SHADER_USER_DATA_ES_22_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_23',
    'regSPI_SHADER_USER_DATA_ES_23_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_24',
    'regSPI_SHADER_USER_DATA_ES_24_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_25',
    'regSPI_SHADER_USER_DATA_ES_25_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_26',
    'regSPI_SHADER_USER_DATA_ES_26_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_27',
    'regSPI_SHADER_USER_DATA_ES_27_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_28',
    'regSPI_SHADER_USER_DATA_ES_28_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_29',
    'regSPI_SHADER_USER_DATA_ES_29_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_2_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_3', 'regSPI_SHADER_USER_DATA_ES_30',
    'regSPI_SHADER_USER_DATA_ES_30_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_31',
    'regSPI_SHADER_USER_DATA_ES_31_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_3_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_4',
    'regSPI_SHADER_USER_DATA_ES_4_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_5',
    'regSPI_SHADER_USER_DATA_ES_5_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_6',
    'regSPI_SHADER_USER_DATA_ES_6_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_7',
    'regSPI_SHADER_USER_DATA_ES_7_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_8',
    'regSPI_SHADER_USER_DATA_ES_8_BASE_IDX',
    'regSPI_SHADER_USER_DATA_ES_9',
    'regSPI_SHADER_USER_DATA_ES_9_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_0',
    'regSPI_SHADER_USER_DATA_LS_0_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_1', 'regSPI_SHADER_USER_DATA_LS_10',
    'regSPI_SHADER_USER_DATA_LS_10_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_11',
    'regSPI_SHADER_USER_DATA_LS_11_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_12',
    'regSPI_SHADER_USER_DATA_LS_12_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_13',
    'regSPI_SHADER_USER_DATA_LS_13_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_14',
    'regSPI_SHADER_USER_DATA_LS_14_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_15',
    'regSPI_SHADER_USER_DATA_LS_15_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_16',
    'regSPI_SHADER_USER_DATA_LS_16_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_17',
    'regSPI_SHADER_USER_DATA_LS_17_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_18',
    'regSPI_SHADER_USER_DATA_LS_18_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_19',
    'regSPI_SHADER_USER_DATA_LS_19_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_1_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_2', 'regSPI_SHADER_USER_DATA_LS_20',
    'regSPI_SHADER_USER_DATA_LS_20_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_21',
    'regSPI_SHADER_USER_DATA_LS_21_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_22',
    'regSPI_SHADER_USER_DATA_LS_22_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_23',
    'regSPI_SHADER_USER_DATA_LS_23_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_24',
    'regSPI_SHADER_USER_DATA_LS_24_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_25',
    'regSPI_SHADER_USER_DATA_LS_25_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_26',
    'regSPI_SHADER_USER_DATA_LS_26_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_27',
    'regSPI_SHADER_USER_DATA_LS_27_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_28',
    'regSPI_SHADER_USER_DATA_LS_28_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_29',
    'regSPI_SHADER_USER_DATA_LS_29_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_2_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_3', 'regSPI_SHADER_USER_DATA_LS_30',
    'regSPI_SHADER_USER_DATA_LS_30_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_31',
    'regSPI_SHADER_USER_DATA_LS_31_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_3_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_4',
    'regSPI_SHADER_USER_DATA_LS_4_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_5',
    'regSPI_SHADER_USER_DATA_LS_5_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_6',
    'regSPI_SHADER_USER_DATA_LS_6_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_7',
    'regSPI_SHADER_USER_DATA_LS_7_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_8',
    'regSPI_SHADER_USER_DATA_LS_8_BASE_IDX',
    'regSPI_SHADER_USER_DATA_LS_9',
    'regSPI_SHADER_USER_DATA_LS_9_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_0',
    'regSPI_SHADER_USER_DATA_PS_0_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_1', 'regSPI_SHADER_USER_DATA_PS_10',
    'regSPI_SHADER_USER_DATA_PS_10_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_11',
    'regSPI_SHADER_USER_DATA_PS_11_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_12',
    'regSPI_SHADER_USER_DATA_PS_12_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_13',
    'regSPI_SHADER_USER_DATA_PS_13_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_14',
    'regSPI_SHADER_USER_DATA_PS_14_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_15',
    'regSPI_SHADER_USER_DATA_PS_15_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_16',
    'regSPI_SHADER_USER_DATA_PS_16_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_17',
    'regSPI_SHADER_USER_DATA_PS_17_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_18',
    'regSPI_SHADER_USER_DATA_PS_18_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_19',
    'regSPI_SHADER_USER_DATA_PS_19_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_1_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_2', 'regSPI_SHADER_USER_DATA_PS_20',
    'regSPI_SHADER_USER_DATA_PS_20_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_21',
    'regSPI_SHADER_USER_DATA_PS_21_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_22',
    'regSPI_SHADER_USER_DATA_PS_22_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_23',
    'regSPI_SHADER_USER_DATA_PS_23_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_24',
    'regSPI_SHADER_USER_DATA_PS_24_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_25',
    'regSPI_SHADER_USER_DATA_PS_25_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_26',
    'regSPI_SHADER_USER_DATA_PS_26_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_27',
    'regSPI_SHADER_USER_DATA_PS_27_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_28',
    'regSPI_SHADER_USER_DATA_PS_28_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_29',
    'regSPI_SHADER_USER_DATA_PS_29_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_2_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_3', 'regSPI_SHADER_USER_DATA_PS_30',
    'regSPI_SHADER_USER_DATA_PS_30_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_31',
    'regSPI_SHADER_USER_DATA_PS_31_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_3_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_4',
    'regSPI_SHADER_USER_DATA_PS_4_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_5',
    'regSPI_SHADER_USER_DATA_PS_5_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_6',
    'regSPI_SHADER_USER_DATA_PS_6_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_7',
    'regSPI_SHADER_USER_DATA_PS_7_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_8',
    'regSPI_SHADER_USER_DATA_PS_8_BASE_IDX',
    'regSPI_SHADER_USER_DATA_PS_9',
    'regSPI_SHADER_USER_DATA_PS_9_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_0',
    'regSPI_SHADER_USER_DATA_VS_0_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_1', 'regSPI_SHADER_USER_DATA_VS_10',
    'regSPI_SHADER_USER_DATA_VS_10_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_11',
    'regSPI_SHADER_USER_DATA_VS_11_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_12',
    'regSPI_SHADER_USER_DATA_VS_12_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_13',
    'regSPI_SHADER_USER_DATA_VS_13_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_14',
    'regSPI_SHADER_USER_DATA_VS_14_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_15',
    'regSPI_SHADER_USER_DATA_VS_15_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_16',
    'regSPI_SHADER_USER_DATA_VS_16_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_17',
    'regSPI_SHADER_USER_DATA_VS_17_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_18',
    'regSPI_SHADER_USER_DATA_VS_18_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_19',
    'regSPI_SHADER_USER_DATA_VS_19_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_1_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_2', 'regSPI_SHADER_USER_DATA_VS_20',
    'regSPI_SHADER_USER_DATA_VS_20_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_21',
    'regSPI_SHADER_USER_DATA_VS_21_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_22',
    'regSPI_SHADER_USER_DATA_VS_22_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_23',
    'regSPI_SHADER_USER_DATA_VS_23_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_24',
    'regSPI_SHADER_USER_DATA_VS_24_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_25',
    'regSPI_SHADER_USER_DATA_VS_25_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_26',
    'regSPI_SHADER_USER_DATA_VS_26_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_27',
    'regSPI_SHADER_USER_DATA_VS_27_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_28',
    'regSPI_SHADER_USER_DATA_VS_28_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_29',
    'regSPI_SHADER_USER_DATA_VS_29_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_2_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_3', 'regSPI_SHADER_USER_DATA_VS_30',
    'regSPI_SHADER_USER_DATA_VS_30_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_31',
    'regSPI_SHADER_USER_DATA_VS_31_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_3_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_4',
    'regSPI_SHADER_USER_DATA_VS_4_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_5',
    'regSPI_SHADER_USER_DATA_VS_5_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_6',
    'regSPI_SHADER_USER_DATA_VS_6_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_7',
    'regSPI_SHADER_USER_DATA_VS_7_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_8',
    'regSPI_SHADER_USER_DATA_VS_8_BASE_IDX',
    'regSPI_SHADER_USER_DATA_VS_9',
    'regSPI_SHADER_USER_DATA_VS_9_BASE_IDX', 'regSPI_SHADER_Z_FORMAT',
    'regSPI_SHADER_Z_FORMAT_BASE_IDX', 'regSPI_START_PHASE',
    'regSPI_START_PHASE_BASE_IDX', 'regSPI_SX_EXPORT_BUFFER_SIZES',
    'regSPI_SX_EXPORT_BUFFER_SIZES_BASE_IDX',
    'regSPI_SX_SCOREBOARD_BUFFER_SIZES',
    'regSPI_SX_SCOREBOARD_BUFFER_SIZES_BASE_IDX',
    'regSPI_TMPRING_SIZE', 'regSPI_TMPRING_SIZE_BASE_IDX',
    'regSPI_UE_ERR_STATUS_HI', 'regSPI_UE_ERR_STATUS_HI_BASE_IDX',
    'regSPI_UE_ERR_STATUS_LO', 'regSPI_UE_ERR_STATUS_LO_BASE_IDX',
    'regSPI_VS_OUT_CONFIG', 'regSPI_VS_OUT_CONFIG_BASE_IDX',
    'regSPI_WAVE_LIMIT_CNTL', 'regSPI_WAVE_LIMIT_CNTL_BASE_IDX',
    'regSPI_WCL_PIPE_PERCENT_CS0',
    'regSPI_WCL_PIPE_PERCENT_CS0_BASE_IDX',
    'regSPI_WCL_PIPE_PERCENT_CS1',
    'regSPI_WCL_PIPE_PERCENT_CS1_BASE_IDX',
    'regSPI_WCL_PIPE_PERCENT_CS2',
    'regSPI_WCL_PIPE_PERCENT_CS2_BASE_IDX',
    'regSPI_WCL_PIPE_PERCENT_CS3',
    'regSPI_WCL_PIPE_PERCENT_CS3_BASE_IDX',
    'regSPI_WCL_PIPE_PERCENT_CS4',
    'regSPI_WCL_PIPE_PERCENT_CS4_BASE_IDX',
    'regSPI_WCL_PIPE_PERCENT_CS5',
    'regSPI_WCL_PIPE_PERCENT_CS5_BASE_IDX',
    'regSPI_WCL_PIPE_PERCENT_CS6',
    'regSPI_WCL_PIPE_PERCENT_CS6_BASE_IDX',
    'regSPI_WCL_PIPE_PERCENT_CS7',
    'regSPI_WCL_PIPE_PERCENT_CS7_BASE_IDX',
    'regSPI_WCL_PIPE_PERCENT_GFX',
    'regSPI_WCL_PIPE_PERCENT_GFX_BASE_IDX',
    'regSPI_WCL_PIPE_PERCENT_HP3D',
    'regSPI_WCL_PIPE_PERCENT_HP3D_BASE_IDX',
    'regSPI_WF_LIFETIME_CNTL', 'regSPI_WF_LIFETIME_CNTL_BASE_IDX',
    'regSPI_WF_LIFETIME_DEBUG', 'regSPI_WF_LIFETIME_DEBUG_BASE_IDX',
    'regSPI_WF_LIFETIME_LIMIT_0',
    'regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX',
    'regSPI_WF_LIFETIME_LIMIT_1',
    'regSPI_WF_LIFETIME_LIMIT_1_BASE_IDX',
    'regSPI_WF_LIFETIME_LIMIT_2',
    'regSPI_WF_LIFETIME_LIMIT_2_BASE_IDX',
    'regSPI_WF_LIFETIME_LIMIT_3',
    'regSPI_WF_LIFETIME_LIMIT_3_BASE_IDX',
    'regSPI_WF_LIFETIME_LIMIT_4',
    'regSPI_WF_LIFETIME_LIMIT_4_BASE_IDX',
    'regSPI_WF_LIFETIME_LIMIT_5',
    'regSPI_WF_LIFETIME_LIMIT_5_BASE_IDX',
    'regSPI_WF_LIFETIME_LIMIT_6',
    'regSPI_WF_LIFETIME_LIMIT_6_BASE_IDX',
    'regSPI_WF_LIFETIME_LIMIT_7',
    'regSPI_WF_LIFETIME_LIMIT_7_BASE_IDX',
    'regSPI_WF_LIFETIME_LIMIT_8',
    'regSPI_WF_LIFETIME_LIMIT_8_BASE_IDX',
    'regSPI_WF_LIFETIME_LIMIT_9',
    'regSPI_WF_LIFETIME_LIMIT_9_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_0',
    'regSPI_WF_LIFETIME_STATUS_0_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_1', 'regSPI_WF_LIFETIME_STATUS_10',
    'regSPI_WF_LIFETIME_STATUS_10_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_11',
    'regSPI_WF_LIFETIME_STATUS_11_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_12',
    'regSPI_WF_LIFETIME_STATUS_12_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_13',
    'regSPI_WF_LIFETIME_STATUS_13_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_14',
    'regSPI_WF_LIFETIME_STATUS_14_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_15',
    'regSPI_WF_LIFETIME_STATUS_15_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_16',
    'regSPI_WF_LIFETIME_STATUS_16_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_17',
    'regSPI_WF_LIFETIME_STATUS_17_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_18',
    'regSPI_WF_LIFETIME_STATUS_18_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_19',
    'regSPI_WF_LIFETIME_STATUS_19_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_1_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_2', 'regSPI_WF_LIFETIME_STATUS_20',
    'regSPI_WF_LIFETIME_STATUS_20_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_2_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_3',
    'regSPI_WF_LIFETIME_STATUS_3_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_4',
    'regSPI_WF_LIFETIME_STATUS_4_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_5',
    'regSPI_WF_LIFETIME_STATUS_5_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_6',
    'regSPI_WF_LIFETIME_STATUS_6_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_7',
    'regSPI_WF_LIFETIME_STATUS_7_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_8',
    'regSPI_WF_LIFETIME_STATUS_8_BASE_IDX',
    'regSPI_WF_LIFETIME_STATUS_9',
    'regSPI_WF_LIFETIME_STATUS_9_BASE_IDX',
    'regSP_MFMA_PORTD_RD_CONFIG',
    'regSP_MFMA_PORTD_RD_CONFIG_BASE_IDX', 'regSQC_CACHES',
    'regSQC_CACHES_BASE_IDX', 'regSQC_CE_EDC_HI',
    'regSQC_CE_EDC_HI_BASE_IDX', 'regSQC_CE_EDC_LO',
    'regSQC_CE_EDC_LO_BASE_IDX', 'regSQC_CONFIG',
    'regSQC_CONFIG_BASE_IDX', 'regSQC_DCACHE_UTCL1_CNTL1',
    'regSQC_DCACHE_UTCL1_CNTL1_BASE_IDX', 'regSQC_DCACHE_UTCL1_CNTL2',
    'regSQC_DCACHE_UTCL1_CNTL2_BASE_IDX',
    'regSQC_DCACHE_UTCL1_STATUS',
    'regSQC_DCACHE_UTCL1_STATUS_BASE_IDX', 'regSQC_DSM_CNTL',
    'regSQC_DSM_CNTL2', 'regSQC_DSM_CNTL2A',
    'regSQC_DSM_CNTL2A_BASE_IDX', 'regSQC_DSM_CNTL2B',
    'regSQC_DSM_CNTL2B_BASE_IDX', 'regSQC_DSM_CNTL2E',
    'regSQC_DSM_CNTL2E_BASE_IDX', 'regSQC_DSM_CNTL2_BASE_IDX',
    'regSQC_DSM_CNTLA', 'regSQC_DSM_CNTLA_BASE_IDX',
    'regSQC_DSM_CNTLB', 'regSQC_DSM_CNTLB_BASE_IDX',
    'regSQC_DSM_CNTL_BASE_IDX', 'regSQC_EDC_CNT', 'regSQC_EDC_CNT2',
    'regSQC_EDC_CNT2_BASE_IDX', 'regSQC_EDC_CNT3',
    'regSQC_EDC_CNT3_BASE_IDX', 'regSQC_EDC_CNT_BASE_IDX',
    'regSQC_EDC_FUE_CNTL', 'regSQC_EDC_FUE_CNTL_BASE_IDX',
    'regSQC_EDC_PARITY_CNT3', 'regSQC_EDC_PARITY_CNT3_BASE_IDX',
    'regSQC_ICACHE_UTCL1_CNTL1', 'regSQC_ICACHE_UTCL1_CNTL1_BASE_IDX',
    'regSQC_ICACHE_UTCL1_CNTL2', 'regSQC_ICACHE_UTCL1_CNTL2_BASE_IDX',
    'regSQC_ICACHE_UTCL1_STATUS',
    'regSQC_ICACHE_UTCL1_STATUS_BASE_IDX', 'regSQC_UE_EDC_HI',
    'regSQC_UE_EDC_HI_BASE_IDX', 'regSQC_UE_EDC_LO',
    'regSQC_UE_EDC_LO_BASE_IDX', 'regSQC_WRITEBACK',
    'regSQC_WRITEBACK_BASE_IDX', 'regSQ_ALU_CLK_CTRL',
    'regSQ_ALU_CLK_CTRL_BASE_IDX', 'regSQ_BUF_RSRC_WORD0',
    'regSQ_BUF_RSRC_WORD0_BASE_IDX', 'regSQ_BUF_RSRC_WORD1',
    'regSQ_BUF_RSRC_WORD1_BASE_IDX', 'regSQ_BUF_RSRC_WORD2',
    'regSQ_BUF_RSRC_WORD2_BASE_IDX', 'regSQ_BUF_RSRC_WORD3',
    'regSQ_BUF_RSRC_WORD3_BASE_IDX', 'regSQ_CE_ERR_STATUS_HI',
    'regSQ_CE_ERR_STATUS_HI_BASE_IDX', 'regSQ_CE_ERR_STATUS_LO',
    'regSQ_CE_ERR_STATUS_LO_BASE_IDX', 'regSQ_CGTS_CONFIG',
    'regSQ_CGTS_CONFIG_BASE_IDX', 'regSQ_CMD', 'regSQ_CMD_BASE_IDX',
    'regSQ_CMD_TIMESTAMP', 'regSQ_CMD_TIMESTAMP_BASE_IDX',
    'regSQ_CONFIG', 'regSQ_CONFIG1', 'regSQ_CONFIG1_BASE_IDX',
    'regSQ_CONFIG_BASE_IDX', 'regSQ_DEBUG', 'regSQ_DEBUG_BASE_IDX',
    'regSQ_DEBUG_FOR_INTERNAL_CTRL',
    'regSQ_DEBUG_FOR_INTERNAL_CTRL_BASE_IDX',
    'regSQ_DEBUG_PERFCOUNT_TRAP',
    'regSQ_DEBUG_PERFCOUNT_TRAP_BASE_IDX', 'regSQ_DEBUG_STS_GLOBAL',
    'regSQ_DEBUG_STS_GLOBAL2', 'regSQ_DEBUG_STS_GLOBAL2_BASE_IDX',
    'regSQ_DEBUG_STS_GLOBAL3', 'regSQ_DEBUG_STS_GLOBAL3_BASE_IDX',
    'regSQ_DEBUG_STS_GLOBAL_BASE_IDX', 'regSQ_DSM_CNTL',
    'regSQ_DSM_CNTL2', 'regSQ_DSM_CNTL2_BASE_IDX',
    'regSQ_DSM_CNTL_BASE_IDX', 'regSQ_DS_0', 'regSQ_DS_0_BASE_IDX',
    'regSQ_DS_1', 'regSQ_DS_1_BASE_IDX', 'regSQ_EDC_CNT',
    'regSQ_EDC_CNT_BASE_IDX', 'regSQ_EDC_DED_CNT',
    'regSQ_EDC_DED_CNT_BASE_IDX', 'regSQ_EDC_FUE_CNTL',
    'regSQ_EDC_FUE_CNTL_BASE_IDX', 'regSQ_EDC_INFO',
    'regSQ_EDC_INFO_BASE_IDX', 'regSQ_EDC_SEC_CNT',
    'regSQ_EDC_SEC_CNT_BASE_IDX', 'regSQ_EXP_0',
    'regSQ_EXP_0_BASE_IDX', 'regSQ_EXP_1', 'regSQ_EXP_1_BASE_IDX',
    'regSQ_FED_INTERRUPT_STATUS',
    'regSQ_FED_INTERRUPT_STATUS_BASE_IDX', 'regSQ_FIFO_SIZES',
    'regSQ_FIFO_SIZES_BASE_IDX', 'regSQ_FLAT_0',
    'regSQ_FLAT_0_BASE_IDX', 'regSQ_FLAT_1', 'regSQ_FLAT_1_BASE_IDX',
    'regSQ_FLAT_SCRATCH_WORD0', 'regSQ_FLAT_SCRATCH_WORD0_BASE_IDX',
    'regSQ_FLAT_SCRATCH_WORD1', 'regSQ_FLAT_SCRATCH_WORD1_BASE_IDX',
    'regSQ_GLBL_0', 'regSQ_GLBL_0_BASE_IDX', 'regSQ_GLBL_1',
    'regSQ_GLBL_1_BASE_IDX', 'regSQ_HOSTTRAP_STATUS',
    'regSQ_HOSTTRAP_STATUS_BASE_IDX', 'regSQ_IMG_RSRC_WORD0',
    'regSQ_IMG_RSRC_WORD0_BASE_IDX', 'regSQ_IMG_RSRC_WORD1',
    'regSQ_IMG_RSRC_WORD1_BASE_IDX', 'regSQ_IMG_RSRC_WORD2',
    'regSQ_IMG_RSRC_WORD2_BASE_IDX', 'regSQ_IMG_RSRC_WORD3',
    'regSQ_IMG_RSRC_WORD3_BASE_IDX', 'regSQ_IMG_RSRC_WORD4',
    'regSQ_IMG_RSRC_WORD4_BASE_IDX', 'regSQ_IMG_RSRC_WORD5',
    'regSQ_IMG_RSRC_WORD5_BASE_IDX', 'regSQ_IMG_RSRC_WORD6',
    'regSQ_IMG_RSRC_WORD6_BASE_IDX', 'regSQ_IMG_RSRC_WORD7',
    'regSQ_IMG_RSRC_WORD7_BASE_IDX', 'regSQ_IMG_SAMP_WORD0',
    'regSQ_IMG_SAMP_WORD0_BASE_IDX', 'regSQ_IMG_SAMP_WORD1',
    'regSQ_IMG_SAMP_WORD1_BASE_IDX', 'regSQ_IMG_SAMP_WORD2',
    'regSQ_IMG_SAMP_WORD2_BASE_IDX', 'regSQ_IMG_SAMP_WORD3',
    'regSQ_IMG_SAMP_WORD3_BASE_IDX', 'regSQ_IND_DATA',
    'regSQ_IND_DATA_BASE_IDX', 'regSQ_IND_INDEX',
    'regSQ_IND_INDEX_BASE_IDX', 'regSQ_INST', 'regSQ_INST_BASE_IDX',
    'regSQ_INTERRUPT_AUTO_MASK', 'regSQ_INTERRUPT_AUTO_MASK_BASE_IDX',
    'regSQ_INTERRUPT_MSG_CTRL', 'regSQ_INTERRUPT_MSG_CTRL_BASE_IDX',
    'regSQ_LB_CTR0_CU', 'regSQ_LB_CTR0_CU_BASE_IDX',
    'regSQ_LB_CTR1_CU', 'regSQ_LB_CTR1_CU_BASE_IDX',
    'regSQ_LB_CTR2_CU', 'regSQ_LB_CTR2_CU_BASE_IDX',
    'regSQ_LB_CTR3_CU', 'regSQ_LB_CTR3_CU_BASE_IDX',
    'regSQ_LB_CTR_CTRL', 'regSQ_LB_CTR_CTRL_BASE_IDX',
    'regSQ_LB_CTR_SEL', 'regSQ_LB_CTR_SEL_BASE_IDX', 'regSQ_LB_DATA0',
    'regSQ_LB_DATA0_BASE_IDX', 'regSQ_LB_DATA1',
    'regSQ_LB_DATA1_BASE_IDX', 'regSQ_LB_DATA2',
    'regSQ_LB_DATA2_BASE_IDX', 'regSQ_LB_DATA3',
    'regSQ_LB_DATA3_BASE_IDX', 'regSQ_LDS_CLK_CTRL',
    'regSQ_LDS_CLK_CTRL_BASE_IDX', 'regSQ_M0_GPR_IDX_WORD',
    'regSQ_M0_GPR_IDX_WORD_BASE_IDX', 'regSQ_MIMG_0',
    'regSQ_MIMG_0_BASE_IDX', 'regSQ_MIMG_1', 'regSQ_MIMG_1_BASE_IDX',
    'regSQ_MTBUF_0', 'regSQ_MTBUF_0_BASE_IDX', 'regSQ_MTBUF_1',
    'regSQ_MTBUF_1_BASE_IDX', 'regSQ_MUBUF_0',
    'regSQ_MUBUF_0_BASE_IDX', 'regSQ_MUBUF_1',
    'regSQ_MUBUF_1_BASE_IDX', 'regSQ_PERFCOUNTER0_HI',
    'regSQ_PERFCOUNTER0_HI_BASE_IDX', 'regSQ_PERFCOUNTER0_LO',
    'regSQ_PERFCOUNTER0_LO_BASE_IDX', 'regSQ_PERFCOUNTER0_SELECT',
    'regSQ_PERFCOUNTER0_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER10_HI',
    'regSQ_PERFCOUNTER10_HI_BASE_IDX', 'regSQ_PERFCOUNTER10_LO',
    'regSQ_PERFCOUNTER10_LO_BASE_IDX', 'regSQ_PERFCOUNTER10_SELECT',
    'regSQ_PERFCOUNTER10_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER11_HI',
    'regSQ_PERFCOUNTER11_HI_BASE_IDX', 'regSQ_PERFCOUNTER11_LO',
    'regSQ_PERFCOUNTER11_LO_BASE_IDX', 'regSQ_PERFCOUNTER11_SELECT',
    'regSQ_PERFCOUNTER11_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER12_HI',
    'regSQ_PERFCOUNTER12_HI_BASE_IDX', 'regSQ_PERFCOUNTER12_LO',
    'regSQ_PERFCOUNTER12_LO_BASE_IDX', 'regSQ_PERFCOUNTER12_SELECT',
    'regSQ_PERFCOUNTER12_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER13_HI',
    'regSQ_PERFCOUNTER13_HI_BASE_IDX', 'regSQ_PERFCOUNTER13_LO',
    'regSQ_PERFCOUNTER13_LO_BASE_IDX', 'regSQ_PERFCOUNTER13_SELECT',
    'regSQ_PERFCOUNTER13_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER14_HI',
    'regSQ_PERFCOUNTER14_HI_BASE_IDX', 'regSQ_PERFCOUNTER14_LO',
    'regSQ_PERFCOUNTER14_LO_BASE_IDX', 'regSQ_PERFCOUNTER14_SELECT',
    'regSQ_PERFCOUNTER14_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER15_HI',
    'regSQ_PERFCOUNTER15_HI_BASE_IDX', 'regSQ_PERFCOUNTER15_LO',
    'regSQ_PERFCOUNTER15_LO_BASE_IDX', 'regSQ_PERFCOUNTER15_SELECT',
    'regSQ_PERFCOUNTER15_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER1_HI',
    'regSQ_PERFCOUNTER1_HI_BASE_IDX', 'regSQ_PERFCOUNTER1_LO',
    'regSQ_PERFCOUNTER1_LO_BASE_IDX', 'regSQ_PERFCOUNTER1_SELECT',
    'regSQ_PERFCOUNTER1_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER2_HI',
    'regSQ_PERFCOUNTER2_HI_BASE_IDX', 'regSQ_PERFCOUNTER2_LO',
    'regSQ_PERFCOUNTER2_LO_BASE_IDX', 'regSQ_PERFCOUNTER2_SELECT',
    'regSQ_PERFCOUNTER2_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER3_HI',
    'regSQ_PERFCOUNTER3_HI_BASE_IDX', 'regSQ_PERFCOUNTER3_LO',
    'regSQ_PERFCOUNTER3_LO_BASE_IDX', 'regSQ_PERFCOUNTER3_SELECT',
    'regSQ_PERFCOUNTER3_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER4_HI',
    'regSQ_PERFCOUNTER4_HI_BASE_IDX', 'regSQ_PERFCOUNTER4_LO',
    'regSQ_PERFCOUNTER4_LO_BASE_IDX', 'regSQ_PERFCOUNTER4_SELECT',
    'regSQ_PERFCOUNTER4_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER5_HI',
    'regSQ_PERFCOUNTER5_HI_BASE_IDX', 'regSQ_PERFCOUNTER5_LO',
    'regSQ_PERFCOUNTER5_LO_BASE_IDX', 'regSQ_PERFCOUNTER5_SELECT',
    'regSQ_PERFCOUNTER5_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER6_HI',
    'regSQ_PERFCOUNTER6_HI_BASE_IDX', 'regSQ_PERFCOUNTER6_LO',
    'regSQ_PERFCOUNTER6_LO_BASE_IDX', 'regSQ_PERFCOUNTER6_SELECT',
    'regSQ_PERFCOUNTER6_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER7_HI',
    'regSQ_PERFCOUNTER7_HI_BASE_IDX', 'regSQ_PERFCOUNTER7_LO',
    'regSQ_PERFCOUNTER7_LO_BASE_IDX', 'regSQ_PERFCOUNTER7_SELECT',
    'regSQ_PERFCOUNTER7_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER8_HI',
    'regSQ_PERFCOUNTER8_HI_BASE_IDX', 'regSQ_PERFCOUNTER8_LO',
    'regSQ_PERFCOUNTER8_LO_BASE_IDX', 'regSQ_PERFCOUNTER8_SELECT',
    'regSQ_PERFCOUNTER8_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER9_HI',
    'regSQ_PERFCOUNTER9_HI_BASE_IDX', 'regSQ_PERFCOUNTER9_LO',
    'regSQ_PERFCOUNTER9_LO_BASE_IDX', 'regSQ_PERFCOUNTER9_SELECT',
    'regSQ_PERFCOUNTER9_SELECT_BASE_IDX', 'regSQ_PERFCOUNTER_CTRL',
    'regSQ_PERFCOUNTER_CTRL2', 'regSQ_PERFCOUNTER_CTRL2_BASE_IDX',
    'regSQ_PERFCOUNTER_CTRL_BASE_IDX', 'regSQ_PERFCOUNTER_MASK',
    'regSQ_PERFCOUNTER_MASK_BASE_IDX', 'regSQ_PERF_SNAPSHOT_CTRL',
    'regSQ_PERF_SNAPSHOT_CTRL_BASE_IDX', 'regSQ_POWER_THROTTLE',
    'regSQ_POWER_THROTTLE2', 'regSQ_POWER_THROTTLE2_BASE_IDX',
    'regSQ_POWER_THROTTLE_BASE_IDX', 'regSQ_RANDOM_WAVE_PRI',
    'regSQ_RANDOM_WAVE_PRI_BASE_IDX', 'regSQ_REG_CREDITS',
    'regSQ_REG_CREDITS_BASE_IDX', 'regSQ_REG_TIMESTAMP',
    'regSQ_REG_TIMESTAMP_BASE_IDX', 'regSQ_RUNTIME_CONFIG',
    'regSQ_RUNTIME_CONFIG_BASE_IDX', 'regSQ_SCRATCH_0',
    'regSQ_SCRATCH_0_BASE_IDX', 'regSQ_SCRATCH_1',
    'regSQ_SCRATCH_1_BASE_IDX', 'regSQ_SHADER_TBA_HI',
    'regSQ_SHADER_TBA_HI_BASE_IDX', 'regSQ_SHADER_TBA_LO',
    'regSQ_SHADER_TBA_LO_BASE_IDX', 'regSQ_SHADER_TMA_HI',
    'regSQ_SHADER_TMA_HI_BASE_IDX', 'regSQ_SHADER_TMA_LO',
    'regSQ_SHADER_TMA_LO_BASE_IDX', 'regSQ_SMEM_0',
    'regSQ_SMEM_0_BASE_IDX', 'regSQ_SMEM_1', 'regSQ_SMEM_1_BASE_IDX',
    'regSQ_SOP1', 'regSQ_SOP1_BASE_IDX', 'regSQ_SOP2',
    'regSQ_SOP2_BASE_IDX', 'regSQ_SOPC', 'regSQ_SOPC_BASE_IDX',
    'regSQ_SOPK', 'regSQ_SOPK_BASE_IDX', 'regSQ_SOPP',
    'regSQ_SOPP_BASE_IDX', 'regSQ_TEX_CLK_CTRL',
    'regSQ_TEX_CLK_CTRL_BASE_IDX', 'regSQ_THREAD_TRACE_BASE',
    'regSQ_THREAD_TRACE_BASE2', 'regSQ_THREAD_TRACE_BASE2_BASE_IDX',
    'regSQ_THREAD_TRACE_BASE_BASE_IDX', 'regSQ_THREAD_TRACE_CNTR',
    'regSQ_THREAD_TRACE_CNTR_BASE_IDX', 'regSQ_THREAD_TRACE_CTRL',
    'regSQ_THREAD_TRACE_CTRL_BASE_IDX', 'regSQ_THREAD_TRACE_HIWATER',
    'regSQ_THREAD_TRACE_HIWATER_BASE_IDX', 'regSQ_THREAD_TRACE_MASK',
    'regSQ_THREAD_TRACE_MASK_BASE_IDX', 'regSQ_THREAD_TRACE_MODE',
    'regSQ_THREAD_TRACE_MODE_BASE_IDX',
    'regSQ_THREAD_TRACE_PERF_MASK',
    'regSQ_THREAD_TRACE_PERF_MASK_BASE_IDX',
    'regSQ_THREAD_TRACE_SIZE', 'regSQ_THREAD_TRACE_SIZE_BASE_IDX',
    'regSQ_THREAD_TRACE_STATUS', 'regSQ_THREAD_TRACE_STATUS_BASE_IDX',
    'regSQ_THREAD_TRACE_TOKEN_MASK', 'regSQ_THREAD_TRACE_TOKEN_MASK2',
    'regSQ_THREAD_TRACE_TOKEN_MASK2_BASE_IDX',
    'regSQ_THREAD_TRACE_TOKEN_MASK_BASE_IDX',
    'regSQ_THREAD_TRACE_USERDATA_0',
    'regSQ_THREAD_TRACE_USERDATA_0_BASE_IDX',
    'regSQ_THREAD_TRACE_USERDATA_1',
    'regSQ_THREAD_TRACE_USERDATA_1_BASE_IDX',
    'regSQ_THREAD_TRACE_USERDATA_2',
    'regSQ_THREAD_TRACE_USERDATA_2_BASE_IDX',
    'regSQ_THREAD_TRACE_USERDATA_3',
    'regSQ_THREAD_TRACE_USERDATA_3_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_CMN',
    'regSQ_THREAD_TRACE_WORD_CMN_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_EVENT',
    'regSQ_THREAD_TRACE_WORD_EVENT_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_INST',
    'regSQ_THREAD_TRACE_WORD_INST_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2',
    'regSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2',
    'regSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2',
    'regSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2',
    'regSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_ISSUE',
    'regSQ_THREAD_TRACE_WORD_ISSUE_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_MISC',
    'regSQ_THREAD_TRACE_WORD_MISC_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_PERF_1_OF_2',
    'regSQ_THREAD_TRACE_WORD_PERF_1_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_PERF_2_OF_2',
    'regSQ_THREAD_TRACE_WORD_PERF_2_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_REG_1_OF_2',
    'regSQ_THREAD_TRACE_WORD_REG_1_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_REG_2_OF_2',
    'regSQ_THREAD_TRACE_WORD_REG_2_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2',
    'regSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2',
    'regSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2',
    'regSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2',
    'regSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_WAVE',
    'regSQ_THREAD_TRACE_WORD_WAVE_BASE_IDX',
    'regSQ_THREAD_TRACE_WORD_WAVE_START',
    'regSQ_THREAD_TRACE_WORD_WAVE_START_BASE_IDX',
    'regSQ_THREAD_TRACE_WPTR', 'regSQ_THREAD_TRACE_WPTR_BASE_IDX',
    'regSQ_TIMEOUT_CONFIG', 'regSQ_TIMEOUT_CONFIG_BASE_IDX',
    'regSQ_TIMEOUT_STATUS', 'regSQ_TIMEOUT_STATUS_BASE_IDX',
    'regSQ_TIME_HI', 'regSQ_TIME_HI_BASE_IDX', 'regSQ_TIME_LO',
    'regSQ_TIME_LO_BASE_IDX', 'regSQ_UE_ERR_STATUS_HI',
    'regSQ_UE_ERR_STATUS_HI_BASE_IDX', 'regSQ_UE_ERR_STATUS_LO',
    'regSQ_UE_ERR_STATUS_LO_BASE_IDX', 'regSQ_UTCL1_CNTL1',
    'regSQ_UTCL1_CNTL1_BASE_IDX', 'regSQ_UTCL1_CNTL2',
    'regSQ_UTCL1_CNTL2_BASE_IDX', 'regSQ_UTCL1_STATUS',
    'regSQ_UTCL1_STATUS_BASE_IDX', 'regSQ_VINTRP',
    'regSQ_VINTRP_BASE_IDX', 'regSQ_VOP1', 'regSQ_VOP1_BASE_IDX',
    'regSQ_VOP2', 'regSQ_VOP2_BASE_IDX', 'regSQ_VOP3P_0',
    'regSQ_VOP3P_0_BASE_IDX', 'regSQ_VOP3P_1',
    'regSQ_VOP3P_1_BASE_IDX', 'regSQ_VOP3P_MFMA_0',
    'regSQ_VOP3P_MFMA_0_BASE_IDX', 'regSQ_VOP3P_MFMA_1',
    'regSQ_VOP3P_MFMA_1_BASE_IDX', 'regSQ_VOP3_0',
    'regSQ_VOP3_0_BASE_IDX', 'regSQ_VOP3_0_SDST_ENC',
    'regSQ_VOP3_0_SDST_ENC_BASE_IDX', 'regSQ_VOP3_1',
    'regSQ_VOP3_1_BASE_IDX', 'regSQ_VOPC', 'regSQ_VOPC_BASE_IDX',
    'regSQ_VOP_DPP', 'regSQ_VOP_DPP_BASE_IDX', 'regSQ_VOP_SDWA',
    'regSQ_VOP_SDWA_BASE_IDX', 'regSQ_VOP_SDWA_SDST_ENC',
    'regSQ_VOP_SDWA_SDST_ENC_BASE_IDX', 'regSQ_WREXEC_EXEC_HI',
    'regSQ_WREXEC_EXEC_HI_BASE_IDX', 'regSQ_WREXEC_EXEC_LO',
    'regSQ_WREXEC_EXEC_LO_BASE_IDX', 'regSX_DEBUG_1',
    'regSX_DEBUG_1_BASE_IDX', 'regSX_DEBUG_BUSY',
    'regSX_DEBUG_BUSY_BASE_IDX', 'regSX_PERFCOUNTER0_HI',
    'regSX_PERFCOUNTER0_HI_BASE_IDX', 'regSX_PERFCOUNTER0_LO',
    'regSX_PERFCOUNTER0_LO_BASE_IDX', 'regSX_PERFCOUNTER0_SELECT',
    'regSX_PERFCOUNTER0_SELECT1',
    'regSX_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regSX_PERFCOUNTER0_SELECT_BASE_IDX', 'regSX_PERFCOUNTER1_HI',
    'regSX_PERFCOUNTER1_HI_BASE_IDX', 'regSX_PERFCOUNTER1_LO',
    'regSX_PERFCOUNTER1_LO_BASE_IDX', 'regSX_PERFCOUNTER1_SELECT',
    'regSX_PERFCOUNTER1_SELECT1',
    'regSX_PERFCOUNTER1_SELECT1_BASE_IDX',
    'regSX_PERFCOUNTER1_SELECT_BASE_IDX', 'regSX_PERFCOUNTER2_HI',
    'regSX_PERFCOUNTER2_HI_BASE_IDX', 'regSX_PERFCOUNTER2_LO',
    'regSX_PERFCOUNTER2_LO_BASE_IDX', 'regSX_PERFCOUNTER2_SELECT',
    'regSX_PERFCOUNTER2_SELECT_BASE_IDX', 'regSX_PERFCOUNTER3_HI',
    'regSX_PERFCOUNTER3_HI_BASE_IDX', 'regSX_PERFCOUNTER3_LO',
    'regSX_PERFCOUNTER3_LO_BASE_IDX', 'regSX_PERFCOUNTER3_SELECT',
    'regSX_PERFCOUNTER3_SELECT_BASE_IDX', 'regTA_CE_EDC_HI',
    'regTA_CE_EDC_HI_BASE_IDX', 'regTA_CE_EDC_LO',
    'regTA_CE_EDC_LO_BASE_IDX', 'regTA_CGTT_CTRL',
    'regTA_CGTT_CTRL_BASE_IDX', 'regTA_CNTL', 'regTA_CNTL_AUX',
    'regTA_CNTL_AUX_BASE_IDX', 'regTA_CNTL_BASE_IDX',
    'regTA_DSM_CNTL', 'regTA_DSM_CNTL2', 'regTA_DSM_CNTL2_BASE_IDX',
    'regTA_DSM_CNTL_BASE_IDX', 'regTA_FEATURE_CNTL',
    'regTA_FEATURE_CNTL_BASE_IDX', 'regTA_PERFCOUNTER0_HI',
    'regTA_PERFCOUNTER0_HI_BASE_IDX', 'regTA_PERFCOUNTER0_LO',
    'regTA_PERFCOUNTER0_LO_BASE_IDX', 'regTA_PERFCOUNTER0_SELECT',
    'regTA_PERFCOUNTER0_SELECT1',
    'regTA_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regTA_PERFCOUNTER0_SELECT_BASE_IDX', 'regTA_PERFCOUNTER1_HI',
    'regTA_PERFCOUNTER1_HI_BASE_IDX', 'regTA_PERFCOUNTER1_LO',
    'regTA_PERFCOUNTER1_LO_BASE_IDX', 'regTA_PERFCOUNTER1_SELECT',
    'regTA_PERFCOUNTER1_SELECT_BASE_IDX', 'regTA_POWER_CNTL',
    'regTA_POWER_CNTL_BASE_IDX', 'regTA_SCRATCH',
    'regTA_SCRATCH_BASE_IDX', 'regTA_STATUS', 'regTA_STATUS_BASE_IDX',
    'regTA_UE_EDC_HI', 'regTA_UE_EDC_HI_BASE_IDX', 'regTA_UE_EDC_LO',
    'regTA_UE_EDC_LO_BASE_IDX', 'regTCA_BURST_CTRL',
    'regTCA_BURST_CTRL_BASE_IDX', 'regTCA_BURST_MASK',
    'regTCA_BURST_MASK_BASE_IDX', 'regTCA_CGTT_SCLK_CTRL',
    'regTCA_CGTT_SCLK_CTRL_BASE_IDX', 'regTCA_CTRL',
    'regTCA_CTRL_BASE_IDX', 'regTCA_DSM_CNTL', 'regTCA_DSM_CNTL2',
    'regTCA_DSM_CNTL2_BASE_IDX', 'regTCA_DSM_CNTL_BASE_IDX',
    'regTCA_PERFCOUNTER0_HI', 'regTCA_PERFCOUNTER0_HI_BASE_IDX',
    'regTCA_PERFCOUNTER0_LO', 'regTCA_PERFCOUNTER0_LO_BASE_IDX',
    'regTCA_PERFCOUNTER0_SELECT', 'regTCA_PERFCOUNTER0_SELECT1',
    'regTCA_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regTCA_PERFCOUNTER0_SELECT_BASE_IDX', 'regTCA_PERFCOUNTER1_HI',
    'regTCA_PERFCOUNTER1_HI_BASE_IDX', 'regTCA_PERFCOUNTER1_LO',
    'regTCA_PERFCOUNTER1_LO_BASE_IDX', 'regTCA_PERFCOUNTER1_SELECT',
    'regTCA_PERFCOUNTER1_SELECT1',
    'regTCA_PERFCOUNTER1_SELECT1_BASE_IDX',
    'regTCA_PERFCOUNTER1_SELECT_BASE_IDX', 'regTCA_PERFCOUNTER2_HI',
    'regTCA_PERFCOUNTER2_HI_BASE_IDX', 'regTCA_PERFCOUNTER2_LO',
    'regTCA_PERFCOUNTER2_LO_BASE_IDX', 'regTCA_PERFCOUNTER2_SELECT',
    'regTCA_PERFCOUNTER2_SELECT_BASE_IDX', 'regTCA_PERFCOUNTER3_HI',
    'regTCA_PERFCOUNTER3_HI_BASE_IDX', 'regTCA_PERFCOUNTER3_LO',
    'regTCA_PERFCOUNTER3_LO_BASE_IDX', 'regTCA_PERFCOUNTER3_SELECT',
    'regTCA_PERFCOUNTER3_SELECT_BASE_IDX', 'regTCA_UE_ERR_STATUS_HI',
    'regTCA_UE_ERR_STATUS_HI_BASE_IDX', 'regTCA_UE_ERR_STATUS_LO',
    'regTCA_UE_ERR_STATUS_LO_BASE_IDX', 'regTCC_CE_ERR_STATUS_HI',
    'regTCC_CE_ERR_STATUS_HI_BASE_IDX', 'regTCC_CE_ERR_STATUS_LO',
    'regTCC_CE_ERR_STATUS_LO_BASE_IDX', 'regTCC_CGTT_SCLK_CTRL',
    'regTCC_CGTT_SCLK_CTRL2', 'regTCC_CGTT_SCLK_CTRL2_BASE_IDX',
    'regTCC_CGTT_SCLK_CTRL3', 'regTCC_CGTT_SCLK_CTRL3_BASE_IDX',
    'regTCC_CGTT_SCLK_CTRL_BASE_IDX', 'regTCC_CTRL', 'regTCC_CTRL2',
    'regTCC_CTRL2_BASE_IDX', 'regTCC_CTRL_BASE_IDX',
    'regTCC_DSM_CNTL', 'regTCC_DSM_CNTL2', 'regTCC_DSM_CNTL2A',
    'regTCC_DSM_CNTL2A_BASE_IDX', 'regTCC_DSM_CNTL2B',
    'regTCC_DSM_CNTL2B_BASE_IDX', 'regTCC_DSM_CNTL2_BASE_IDX',
    'regTCC_DSM_CNTL3', 'regTCC_DSM_CNTL3_BASE_IDX',
    'regTCC_DSM_CNTLA', 'regTCC_DSM_CNTLA_BASE_IDX',
    'regTCC_DSM_CNTL_BASE_IDX', 'regTCC_PERFCOUNTER0_HI',
    'regTCC_PERFCOUNTER0_HI_BASE_IDX', 'regTCC_PERFCOUNTER0_LO',
    'regTCC_PERFCOUNTER0_LO_BASE_IDX', 'regTCC_PERFCOUNTER0_SELECT',
    'regTCC_PERFCOUNTER0_SELECT1',
    'regTCC_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regTCC_PERFCOUNTER0_SELECT_BASE_IDX', 'regTCC_PERFCOUNTER1_HI',
    'regTCC_PERFCOUNTER1_HI_BASE_IDX', 'regTCC_PERFCOUNTER1_LO',
    'regTCC_PERFCOUNTER1_LO_BASE_IDX', 'regTCC_PERFCOUNTER1_SELECT',
    'regTCC_PERFCOUNTER1_SELECT1',
    'regTCC_PERFCOUNTER1_SELECT1_BASE_IDX',
    'regTCC_PERFCOUNTER1_SELECT_BASE_IDX', 'regTCC_PERFCOUNTER2_HI',
    'regTCC_PERFCOUNTER2_HI_BASE_IDX', 'regTCC_PERFCOUNTER2_LO',
    'regTCC_PERFCOUNTER2_LO_BASE_IDX', 'regTCC_PERFCOUNTER2_SELECT',
    'regTCC_PERFCOUNTER2_SELECT_BASE_IDX', 'regTCC_PERFCOUNTER3_HI',
    'regTCC_PERFCOUNTER3_HI_BASE_IDX', 'regTCC_PERFCOUNTER3_LO',
    'regTCC_PERFCOUNTER3_LO_BASE_IDX', 'regTCC_PERFCOUNTER3_SELECT',
    'regTCC_PERFCOUNTER3_SELECT_BASE_IDX', 'regTCC_SOFT_RESET',
    'regTCC_SOFT_RESET_BASE_IDX', 'regTCC_UE_ERR_STATUS_HI',
    'regTCC_UE_ERR_STATUS_HI_BASE_IDX', 'regTCC_UE_ERR_STATUS_LO',
    'regTCC_UE_ERR_STATUS_LO_BASE_IDX', 'regTCC_WBINVL2',
    'regTCC_WBINVL2_BASE_IDX', 'regTCI_CE_EDC_HI_REG',
    'regTCI_CE_EDC_HI_REG_BASE_IDX', 'regTCI_CE_EDC_LO_REG',
    'regTCI_CE_EDC_LO_REG_BASE_IDX', 'regTCI_CNTL_1',
    'regTCI_CNTL_1_BASE_IDX', 'regTCI_CNTL_2',
    'regTCI_CNTL_2_BASE_IDX', 'regTCI_CNTL_3',
    'regTCI_CNTL_3_BASE_IDX', 'regTCI_DSM_CNTL', 'regTCI_DSM_CNTL2',
    'regTCI_DSM_CNTL2_BASE_IDX', 'regTCI_DSM_CNTL_BASE_IDX',
    'regTCI_MISC', 'regTCI_MISC_BASE_IDX', 'regTCI_STATUS',
    'regTCI_STATUS_BASE_IDX', 'regTCI_UE_EDC_HI_REG',
    'regTCI_UE_EDC_HI_REG_BASE_IDX', 'regTCI_UE_EDC_LO_REG',
    'regTCI_UE_EDC_LO_REG_BASE_IDX', 'regTCP_ADDR_CONFIG',
    'regTCP_ADDR_CONFIG_BASE_IDX', 'regTCP_ATC_EDC_GATCL1_CNT',
    'regTCP_ATC_EDC_GATCL1_CNT_BASE_IDX',
    'regTCP_BUFFER_ADDR_HASH_CNTL',
    'regTCP_BUFFER_ADDR_HASH_CNTL_BASE_IDX', 'regTCP_CE_EDC_HI_REG',
    'regTCP_CE_EDC_HI_REG_BASE_IDX', 'regTCP_CE_EDC_LO_REG',
    'regTCP_CE_EDC_LO_REG_BASE_IDX', 'regTCP_CHAN_STEER_0',
    'regTCP_CHAN_STEER_0_BASE_IDX', 'regTCP_CHAN_STEER_1',
    'regTCP_CHAN_STEER_1_BASE_IDX', 'regTCP_CNTL', 'regTCP_CNTL2',
    'regTCP_CNTL2_BASE_IDX', 'regTCP_CNTL_BASE_IDX', 'regTCP_CREDIT',
    'regTCP_CREDIT_BASE_IDX', 'regTCP_DSM_CNTL', 'regTCP_DSM_CNTL2',
    'regTCP_DSM_CNTL2_BASE_IDX', 'regTCP_DSM_CNTL_BASE_IDX',
    'regTCP_GATCL1_CNTL', 'regTCP_GATCL1_CNTL_BASE_IDX',
    'regTCP_GATCL1_DSM_CNTL', 'regTCP_GATCL1_DSM_CNTL_BASE_IDX',
    'regTCP_INVALIDATE', 'regTCP_INVALIDATE_BASE_IDX',
    'regTCP_PERFCOUNTER0_HI', 'regTCP_PERFCOUNTER0_HI_BASE_IDX',
    'regTCP_PERFCOUNTER0_LO', 'regTCP_PERFCOUNTER0_LO_BASE_IDX',
    'regTCP_PERFCOUNTER0_SELECT', 'regTCP_PERFCOUNTER0_SELECT1',
    'regTCP_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regTCP_PERFCOUNTER0_SELECT_BASE_IDX', 'regTCP_PERFCOUNTER1_HI',
    'regTCP_PERFCOUNTER1_HI_BASE_IDX', 'regTCP_PERFCOUNTER1_LO',
    'regTCP_PERFCOUNTER1_LO_BASE_IDX', 'regTCP_PERFCOUNTER1_SELECT',
    'regTCP_PERFCOUNTER1_SELECT1',
    'regTCP_PERFCOUNTER1_SELECT1_BASE_IDX',
    'regTCP_PERFCOUNTER1_SELECT_BASE_IDX', 'regTCP_PERFCOUNTER2_HI',
    'regTCP_PERFCOUNTER2_HI_BASE_IDX', 'regTCP_PERFCOUNTER2_LO',
    'regTCP_PERFCOUNTER2_LO_BASE_IDX', 'regTCP_PERFCOUNTER2_SELECT',
    'regTCP_PERFCOUNTER2_SELECT_BASE_IDX', 'regTCP_PERFCOUNTER3_HI',
    'regTCP_PERFCOUNTER3_HI_BASE_IDX', 'regTCP_PERFCOUNTER3_LO',
    'regTCP_PERFCOUNTER3_LO_BASE_IDX', 'regTCP_PERFCOUNTER3_SELECT',
    'regTCP_PERFCOUNTER3_SELECT_BASE_IDX',
    'regTCP_PERFCOUNTER_FILTER', 'regTCP_PERFCOUNTER_FILTER_BASE_IDX',
    'regTCP_PERFCOUNTER_FILTER_EN',
    'regTCP_PERFCOUNTER_FILTER_EN_BASE_IDX', 'regTCP_STATUS',
    'regTCP_STATUS_BASE_IDX', 'regTCP_UE_EDC_HI_REG',
    'regTCP_UE_EDC_HI_REG_BASE_IDX', 'regTCP_UE_EDC_LO_REG',
    'regTCP_UE_EDC_LO_REG_BASE_IDX', 'regTCP_UTCL1_CNTL1',
    'regTCP_UTCL1_CNTL1_BASE_IDX', 'regTCP_UTCL1_CNTL2',
    'regTCP_UTCL1_CNTL2_BASE_IDX', 'regTCP_UTCL1_STATUS',
    'regTCP_UTCL1_STATUS_BASE_IDX', 'regTCP_WATCH0_ADDR_H',
    'regTCP_WATCH0_ADDR_H_BASE_IDX', 'regTCP_WATCH0_ADDR_L',
    'regTCP_WATCH0_ADDR_L_BASE_IDX', 'regTCP_WATCH0_CNTL',
    'regTCP_WATCH0_CNTL_BASE_IDX', 'regTCP_WATCH1_ADDR_H',
    'regTCP_WATCH1_ADDR_H_BASE_IDX', 'regTCP_WATCH1_ADDR_L',
    'regTCP_WATCH1_ADDR_L_BASE_IDX', 'regTCP_WATCH1_CNTL',
    'regTCP_WATCH1_CNTL_BASE_IDX', 'regTCP_WATCH2_ADDR_H',
    'regTCP_WATCH2_ADDR_H_BASE_IDX', 'regTCP_WATCH2_ADDR_L',
    'regTCP_WATCH2_ADDR_L_BASE_IDX', 'regTCP_WATCH2_CNTL',
    'regTCP_WATCH2_CNTL_BASE_IDX', 'regTCP_WATCH3_ADDR_H',
    'regTCP_WATCH3_ADDR_H_BASE_IDX', 'regTCP_WATCH3_ADDR_L',
    'regTCP_WATCH3_ADDR_L_BASE_IDX', 'regTCP_WATCH3_CNTL',
    'regTCP_WATCH3_CNTL_BASE_IDX', 'regTCX_CE_ERR_STATUS_HI',
    'regTCX_CE_ERR_STATUS_HI_BASE_IDX', 'regTCX_CE_ERR_STATUS_LO',
    'regTCX_CE_ERR_STATUS_LO_BASE_IDX', 'regTCX_CGTT_SCLK_CTRL',
    'regTCX_CGTT_SCLK_CTRL_BASE_IDX', 'regTCX_CTRL',
    'regTCX_CTRL_BASE_IDX', 'regTCX_DSM_CNTL', 'regTCX_DSM_CNTL2',
    'regTCX_DSM_CNTL2_BASE_IDX', 'regTCX_DSM_CNTL_BASE_IDX',
    'regTCX_UE_ERR_STATUS_HI', 'regTCX_UE_ERR_STATUS_HI_BASE_IDX',
    'regTCX_UE_ERR_STATUS_LO', 'regTCX_UE_ERR_STATUS_LO_BASE_IDX',
    'regTC_CFG_L1_LOAD_POLICY0', 'regTC_CFG_L1_LOAD_POLICY0_BASE_IDX',
    'regTC_CFG_L1_LOAD_POLICY1', 'regTC_CFG_L1_LOAD_POLICY1_BASE_IDX',
    'regTC_CFG_L1_STORE_POLICY', 'regTC_CFG_L1_STORE_POLICY_BASE_IDX',
    'regTC_CFG_L1_VOLATILE', 'regTC_CFG_L1_VOLATILE_BASE_IDX',
    'regTC_CFG_L2_ATOMIC_POLICY',
    'regTC_CFG_L2_ATOMIC_POLICY_BASE_IDX',
    'regTC_CFG_L2_LOAD_POLICY0', 'regTC_CFG_L2_LOAD_POLICY0_BASE_IDX',
    'regTC_CFG_L2_LOAD_POLICY1', 'regTC_CFG_L2_LOAD_POLICY1_BASE_IDX',
    'regTC_CFG_L2_STORE_POLICY0',
    'regTC_CFG_L2_STORE_POLICY0_BASE_IDX',
    'regTC_CFG_L2_STORE_POLICY1',
    'regTC_CFG_L2_STORE_POLICY1_BASE_IDX', 'regTC_CFG_L2_VOLATILE',
    'regTC_CFG_L2_VOLATILE_BASE_IDX', 'regTD_CE_EDC_HI',
    'regTD_CE_EDC_HI_BASE_IDX', 'regTD_CE_EDC_LO',
    'regTD_CE_EDC_LO_BASE_IDX', 'regTD_CGTT_CTRL',
    'regTD_CGTT_CTRL_BASE_IDX', 'regTD_CNTL', 'regTD_CNTL_BASE_IDX',
    'regTD_DSM_CNTL', 'regTD_DSM_CNTL2', 'regTD_DSM_CNTL2_BASE_IDX',
    'regTD_DSM_CNTL_BASE_IDX', 'regTD_PERFCOUNTER0_HI',
    'regTD_PERFCOUNTER0_HI_BASE_IDX', 'regTD_PERFCOUNTER0_LO',
    'regTD_PERFCOUNTER0_LO_BASE_IDX', 'regTD_PERFCOUNTER0_SELECT',
    'regTD_PERFCOUNTER0_SELECT1',
    'regTD_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regTD_PERFCOUNTER0_SELECT_BASE_IDX', 'regTD_PERFCOUNTER1_HI',
    'regTD_PERFCOUNTER1_HI_BASE_IDX', 'regTD_PERFCOUNTER1_LO',
    'regTD_PERFCOUNTER1_LO_BASE_IDX', 'regTD_PERFCOUNTER1_SELECT',
    'regTD_PERFCOUNTER1_SELECT_BASE_IDX', 'regTD_POWER_CNTL',
    'regTD_POWER_CNTL_BASE_IDX', 'regTD_SCRATCH',
    'regTD_SCRATCH_BASE_IDX', 'regTD_STATUS', 'regTD_STATUS_BASE_IDX',
    'regTD_UE_EDC_HI', 'regTD_UE_EDC_HI_BASE_IDX', 'regTD_UE_EDC_LO',
    'regTD_UE_EDC_LO_BASE_IDX', 'regUTCL2_CE_ERR_STATUS_HI',
    'regUTCL2_CE_ERR_STATUS_HI_BASE_IDX', 'regUTCL2_CE_ERR_STATUS_LO',
    'regUTCL2_CE_ERR_STATUS_LO_BASE_IDX', 'regUTCL2_CGTT_CLK_CTRL',
    'regUTCL2_CGTT_CLK_CTRL_BASE_IDX', 'regUTCL2_EDC_CONFIG',
    'regUTCL2_EDC_CONFIG_BASE_IDX', 'regUTCL2_EDC_MODE',
    'regUTCL2_EDC_MODE_BASE_IDX', 'regUTCL2_MEM_ECC_CNTL',
    'regUTCL2_MEM_ECC_CNTL_BASE_IDX', 'regUTCL2_MEM_ECC_INDEX',
    'regUTCL2_MEM_ECC_INDEX_BASE_IDX', 'regUTCL2_MEM_ECC_STATUS',
    'regUTCL2_MEM_ECC_STATUS_BASE_IDX', 'regUTCL2_UE_ERR_STATUS_HI',
    'regUTCL2_UE_ERR_STATUS_HI_BASE_IDX', 'regUTCL2_UE_ERR_STATUS_LO',
    'regUTCL2_UE_ERR_STATUS_LO_BASE_IDX',
    'regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI',
    'regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX',
    'regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO',
    'regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX',
    'regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI',
    'regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX',
    'regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO',
    'regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX',
    'regVGT_CACHE_INVALIDATION', 'regVGT_CACHE_INVALIDATION_BASE_IDX',
    'regVGT_CNTL_STATUS', 'regVGT_CNTL_STATUS_BASE_IDX',
    'regVGT_DISPATCH_DRAW_INDEX',
    'regVGT_DISPATCH_DRAW_INDEX_BASE_IDX', 'regVGT_DMA_BASE',
    'regVGT_DMA_BASE_BASE_IDX', 'regVGT_DMA_BASE_HI',
    'regVGT_DMA_BASE_HI_BASE_IDX', 'regVGT_DMA_CONTROL',
    'regVGT_DMA_CONTROL_BASE_IDX', 'regVGT_DMA_DATA_FIFO_DEPTH',
    'regVGT_DMA_DATA_FIFO_DEPTH_BASE_IDX',
    'regVGT_DMA_EVENT_INITIATOR',
    'regVGT_DMA_EVENT_INITIATOR_BASE_IDX', 'regVGT_DMA_INDEX_TYPE',
    'regVGT_DMA_INDEX_TYPE_BASE_IDX', 'regVGT_DMA_LS_HS_CONFIG',
    'regVGT_DMA_LS_HS_CONFIG_BASE_IDX', 'regVGT_DMA_MAX_SIZE',
    'regVGT_DMA_MAX_SIZE_BASE_IDX', 'regVGT_DMA_NUM_INSTANCES',
    'regVGT_DMA_NUM_INSTANCES_BASE_IDX', 'regVGT_DMA_PRIMITIVE_TYPE',
    'regVGT_DMA_PRIMITIVE_TYPE_BASE_IDX', 'regVGT_DMA_REQ_FIFO_DEPTH',
    'regVGT_DMA_REQ_FIFO_DEPTH_BASE_IDX', 'regVGT_DMA_SIZE',
    'regVGT_DMA_SIZE_BASE_IDX', 'regVGT_DRAW_INITIATOR',
    'regVGT_DRAW_INITIATOR_BASE_IDX', 'regVGT_DRAW_INIT_FIFO_DEPTH',
    'regVGT_DRAW_INIT_FIFO_DEPTH_BASE_IDX',
    'regVGT_DRAW_PAYLOAD_CNTL', 'regVGT_DRAW_PAYLOAD_CNTL_BASE_IDX',
    'regVGT_ENHANCE', 'regVGT_ENHANCE_BASE_IDX',
    'regVGT_ESGS_RING_ITEMSIZE', 'regVGT_ESGS_RING_ITEMSIZE_BASE_IDX',
    'regVGT_ES_PER_GS', 'regVGT_ES_PER_GS_BASE_IDX',
    'regVGT_EVENT_ADDRESS_REG', 'regVGT_EVENT_ADDRESS_REG_BASE_IDX',
    'regVGT_EVENT_INITIATOR', 'regVGT_EVENT_INITIATOR_BASE_IDX',
    'regVGT_FIFO_DEPTHS', 'regVGT_FIFO_DEPTHS_BASE_IDX',
    'regVGT_GROUP_DECR', 'regVGT_GROUP_DECR_BASE_IDX',
    'regVGT_GROUP_FIRST_DECR', 'regVGT_GROUP_FIRST_DECR_BASE_IDX',
    'regVGT_GROUP_PRIM_TYPE', 'regVGT_GROUP_PRIM_TYPE_BASE_IDX',
    'regVGT_GROUP_VECT_0_CNTL', 'regVGT_GROUP_VECT_0_CNTL_BASE_IDX',
    'regVGT_GROUP_VECT_0_FMT_CNTL',
    'regVGT_GROUP_VECT_0_FMT_CNTL_BASE_IDX',
    'regVGT_GROUP_VECT_1_CNTL', 'regVGT_GROUP_VECT_1_CNTL_BASE_IDX',
    'regVGT_GROUP_VECT_1_FMT_CNTL',
    'regVGT_GROUP_VECT_1_FMT_CNTL_BASE_IDX',
    'regVGT_GSVS_RING_ITEMSIZE', 'regVGT_GSVS_RING_ITEMSIZE_BASE_IDX',
    'regVGT_GSVS_RING_OFFSET_1', 'regVGT_GSVS_RING_OFFSET_1_BASE_IDX',
    'regVGT_GSVS_RING_OFFSET_2', 'regVGT_GSVS_RING_OFFSET_2_BASE_IDX',
    'regVGT_GSVS_RING_OFFSET_3', 'regVGT_GSVS_RING_OFFSET_3_BASE_IDX',
    'regVGT_GSVS_RING_SIZE', 'regVGT_GSVS_RING_SIZE_BASE_IDX',
    'regVGT_GS_INSTANCE_CNT', 'regVGT_GS_INSTANCE_CNT_BASE_IDX',
    'regVGT_GS_MAX_PRIMS_PER_SUBGROUP',
    'regVGT_GS_MAX_PRIMS_PER_SUBGROUP_BASE_IDX',
    'regVGT_GS_MAX_VERT_OUT', 'regVGT_GS_MAX_VERT_OUT_BASE_IDX',
    'regVGT_GS_MAX_WAVE_ID', 'regVGT_GS_MAX_WAVE_ID_BASE_IDX',
    'regVGT_GS_MODE', 'regVGT_GS_MODE_BASE_IDX',
    'regVGT_GS_ONCHIP_CNTL', 'regVGT_GS_ONCHIP_CNTL_BASE_IDX',
    'regVGT_GS_OUT_PRIM_TYPE', 'regVGT_GS_OUT_PRIM_TYPE_BASE_IDX',
    'regVGT_GS_PER_ES', 'regVGT_GS_PER_ES_BASE_IDX',
    'regVGT_GS_PER_VS', 'regVGT_GS_PER_VS_BASE_IDX',
    'regVGT_GS_VERTEX_REUSE', 'regVGT_GS_VERTEX_REUSE_BASE_IDX',
    'regVGT_GS_VERT_ITEMSIZE', 'regVGT_GS_VERT_ITEMSIZE_1',
    'regVGT_GS_VERT_ITEMSIZE_1_BASE_IDX', 'regVGT_GS_VERT_ITEMSIZE_2',
    'regVGT_GS_VERT_ITEMSIZE_2_BASE_IDX', 'regVGT_GS_VERT_ITEMSIZE_3',
    'regVGT_GS_VERT_ITEMSIZE_3_BASE_IDX',
    'regVGT_GS_VERT_ITEMSIZE_BASE_IDX', 'regVGT_HOS_CNTL',
    'regVGT_HOS_CNTL_BASE_IDX', 'regVGT_HOS_MAX_TESS_LEVEL',
    'regVGT_HOS_MAX_TESS_LEVEL_BASE_IDX', 'regVGT_HOS_MIN_TESS_LEVEL',
    'regVGT_HOS_MIN_TESS_LEVEL_BASE_IDX', 'regVGT_HOS_REUSE_DEPTH',
    'regVGT_HOS_REUSE_DEPTH_BASE_IDX', 'regVGT_HS_OFFCHIP_PARAM',
    'regVGT_HS_OFFCHIP_PARAM_BASE_IDX', 'regVGT_IMMED_DATA',
    'regVGT_IMMED_DATA_BASE_IDX', 'regVGT_INDEX_TYPE',
    'regVGT_INDEX_TYPE_BASE_IDX', 'regVGT_INDX_OFFSET',
    'regVGT_INDX_OFFSET_BASE_IDX', 'regVGT_INSTANCE_BASE_ID',
    'regVGT_INSTANCE_BASE_ID_BASE_IDX', 'regVGT_INSTANCE_STEP_RATE_0',
    'regVGT_INSTANCE_STEP_RATE_0_BASE_IDX',
    'regVGT_INSTANCE_STEP_RATE_1',
    'regVGT_INSTANCE_STEP_RATE_1_BASE_IDX', 'regVGT_LAST_COPY_STATE',
    'regVGT_LAST_COPY_STATE_BASE_IDX', 'regVGT_LS_HS_CONFIG',
    'regVGT_LS_HS_CONFIG_BASE_IDX', 'regVGT_MAX_VTX_INDX',
    'regVGT_MAX_VTX_INDX_BASE_IDX', 'regVGT_MC_LAT_CNTL',
    'regVGT_MC_LAT_CNTL_BASE_IDX', 'regVGT_MIN_VTX_INDX',
    'regVGT_MIN_VTX_INDX_BASE_IDX', 'regVGT_MULTI_PRIM_IB_RESET_EN',
    'regVGT_MULTI_PRIM_IB_RESET_EN_BASE_IDX',
    'regVGT_MULTI_PRIM_IB_RESET_INDX',
    'regVGT_MULTI_PRIM_IB_RESET_INDX_BASE_IDX', 'regVGT_NUM_INDICES',
    'regVGT_NUM_INDICES_BASE_IDX', 'regVGT_NUM_INSTANCES',
    'regVGT_NUM_INSTANCES_BASE_IDX', 'regVGT_OUTPUT_PATH_CNTL',
    'regVGT_OUTPUT_PATH_CNTL_BASE_IDX', 'regVGT_OUT_DEALLOC_CNTL',
    'regVGT_OUT_DEALLOC_CNTL_BASE_IDX', 'regVGT_PERFCOUNTER0_HI',
    'regVGT_PERFCOUNTER0_HI_BASE_IDX', 'regVGT_PERFCOUNTER0_LO',
    'regVGT_PERFCOUNTER0_LO_BASE_IDX', 'regVGT_PERFCOUNTER0_SELECT',
    'regVGT_PERFCOUNTER0_SELECT1',
    'regVGT_PERFCOUNTER0_SELECT1_BASE_IDX',
    'regVGT_PERFCOUNTER0_SELECT_BASE_IDX', 'regVGT_PERFCOUNTER1_HI',
    'regVGT_PERFCOUNTER1_HI_BASE_IDX', 'regVGT_PERFCOUNTER1_LO',
    'regVGT_PERFCOUNTER1_LO_BASE_IDX', 'regVGT_PERFCOUNTER1_SELECT',
    'regVGT_PERFCOUNTER1_SELECT1',
    'regVGT_PERFCOUNTER1_SELECT1_BASE_IDX',
    'regVGT_PERFCOUNTER1_SELECT_BASE_IDX', 'regVGT_PERFCOUNTER2_HI',
    'regVGT_PERFCOUNTER2_HI_BASE_IDX', 'regVGT_PERFCOUNTER2_LO',
    'regVGT_PERFCOUNTER2_LO_BASE_IDX', 'regVGT_PERFCOUNTER2_SELECT',
    'regVGT_PERFCOUNTER2_SELECT_BASE_IDX', 'regVGT_PERFCOUNTER3_HI',
    'regVGT_PERFCOUNTER3_HI_BASE_IDX', 'regVGT_PERFCOUNTER3_LO',
    'regVGT_PERFCOUNTER3_LO_BASE_IDX', 'regVGT_PERFCOUNTER3_SELECT',
    'regVGT_PERFCOUNTER3_SELECT_BASE_IDX',
    'regVGT_PERFCOUNTER_SEID_MASK',
    'regVGT_PERFCOUNTER_SEID_MASK_BASE_IDX', 'regVGT_PRIMITIVEID_EN',
    'regVGT_PRIMITIVEID_EN_BASE_IDX', 'regVGT_PRIMITIVEID_RESET',
    'regVGT_PRIMITIVEID_RESET_BASE_IDX', 'regVGT_PRIMITIVE_TYPE',
    'regVGT_PRIMITIVE_TYPE_BASE_IDX', 'regVGT_RESET_DEBUG',
    'regVGT_RESET_DEBUG_BASE_IDX', 'regVGT_REUSE_OFF',
    'regVGT_REUSE_OFF_BASE_IDX', 'regVGT_SHADER_STAGES_EN',
    'regVGT_SHADER_STAGES_EN_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_CONFIG',
    'regVGT_STRMOUT_BUFFER_CONFIG_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_FILLED_SIZE_0',
    'regVGT_STRMOUT_BUFFER_FILLED_SIZE_0_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_FILLED_SIZE_1',
    'regVGT_STRMOUT_BUFFER_FILLED_SIZE_1_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_FILLED_SIZE_2',
    'regVGT_STRMOUT_BUFFER_FILLED_SIZE_2_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_FILLED_SIZE_3',
    'regVGT_STRMOUT_BUFFER_FILLED_SIZE_3_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_OFFSET_0',
    'regVGT_STRMOUT_BUFFER_OFFSET_0_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_OFFSET_1',
    'regVGT_STRMOUT_BUFFER_OFFSET_1_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_OFFSET_2',
    'regVGT_STRMOUT_BUFFER_OFFSET_2_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_OFFSET_3',
    'regVGT_STRMOUT_BUFFER_OFFSET_3_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_SIZE_0',
    'regVGT_STRMOUT_BUFFER_SIZE_0_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_SIZE_1',
    'regVGT_STRMOUT_BUFFER_SIZE_1_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_SIZE_2',
    'regVGT_STRMOUT_BUFFER_SIZE_2_BASE_IDX',
    'regVGT_STRMOUT_BUFFER_SIZE_3',
    'regVGT_STRMOUT_BUFFER_SIZE_3_BASE_IDX', 'regVGT_STRMOUT_CONFIG',
    'regVGT_STRMOUT_CONFIG_BASE_IDX', 'regVGT_STRMOUT_DELAY',
    'regVGT_STRMOUT_DELAY_BASE_IDX',
    'regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE',
    'regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE_BASE_IDX',
    'regVGT_STRMOUT_DRAW_OPAQUE_OFFSET',
    'regVGT_STRMOUT_DRAW_OPAQUE_OFFSET_BASE_IDX',
    'regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE',
    'regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE_BASE_IDX',
    'regVGT_STRMOUT_VTX_STRIDE_0',
    'regVGT_STRMOUT_VTX_STRIDE_0_BASE_IDX',
    'regVGT_STRMOUT_VTX_STRIDE_1',
    'regVGT_STRMOUT_VTX_STRIDE_1_BASE_IDX',
    'regVGT_STRMOUT_VTX_STRIDE_2',
    'regVGT_STRMOUT_VTX_STRIDE_2_BASE_IDX',
    'regVGT_STRMOUT_VTX_STRIDE_3',
    'regVGT_STRMOUT_VTX_STRIDE_3_BASE_IDX', 'regVGT_SYS_CONFIG',
    'regVGT_SYS_CONFIG_BASE_IDX', 'regVGT_TESS_DISTRIBUTION',
    'regVGT_TESS_DISTRIBUTION_BASE_IDX', 'regVGT_TF_MEMORY_BASE',
    'regVGT_TF_MEMORY_BASE_BASE_IDX', 'regVGT_TF_MEMORY_BASE_HI',
    'regVGT_TF_MEMORY_BASE_HI_BASE_IDX', 'regVGT_TF_PARAM',
    'regVGT_TF_PARAM_BASE_IDX', 'regVGT_TF_RING_SIZE',
    'regVGT_TF_RING_SIZE_BASE_IDX', 'regVGT_VERTEX_REUSE_BLOCK_CNTL',
    'regVGT_VERTEX_REUSE_BLOCK_CNTL_BASE_IDX',
    'regVGT_VS_MAX_WAVE_ID', 'regVGT_VS_MAX_WAVE_ID_BASE_IDX',
    'regVGT_VTX_CNT_EN', 'regVGT_VTX_CNT_EN_BASE_IDX',
    'regVGT_VTX_VECT_EJECT_REG', 'regVGT_VTX_VECT_EJECT_REG_BASE_IDX',
    'regVIOLATION_DATA_ASYNC_VF_PROG',
    'regVIOLATION_DATA_ASYNC_VF_PROG_BASE_IDX',
    'regVML2_CE_ERR_STATUS_HI', 'regVML2_CE_ERR_STATUS_HI_BASE_IDX',
    'regVML2_CE_ERR_STATUS_LO', 'regVML2_CE_ERR_STATUS_LO_BASE_IDX',
    'regVML2_MEM_ECC_CNTL', 'regVML2_MEM_ECC_CNTL_BASE_IDX',
    'regVML2_MEM_ECC_INDEX', 'regVML2_MEM_ECC_INDEX_BASE_IDX',
    'regVML2_MEM_ECC_STATUS', 'regVML2_MEM_ECC_STATUS_BASE_IDX',
    'regVML2_UE_ERR_STATUS_HI', 'regVML2_UE_ERR_STATUS_HI_BASE_IDX',
    'regVML2_UE_ERR_STATUS_LO', 'regVML2_UE_ERR_STATUS_LO_BASE_IDX',
    'regVML2_WALKER_CE_ERR_STATUS_HI',
    'regVML2_WALKER_CE_ERR_STATUS_HI_BASE_IDX',
    'regVML2_WALKER_CE_ERR_STATUS_LO',
    'regVML2_WALKER_CE_ERR_STATUS_LO_BASE_IDX',
    'regVML2_WALKER_MEM_ECC_CNTL',
    'regVML2_WALKER_MEM_ECC_CNTL_BASE_IDX',
    'regVML2_WALKER_MEM_ECC_INDEX',
    'regVML2_WALKER_MEM_ECC_INDEX_BASE_IDX',
    'regVML2_WALKER_MEM_ECC_STATUS',
    'regVML2_WALKER_MEM_ECC_STATUS_BASE_IDX',
    'regVML2_WALKER_UE_ERR_STATUS_HI',
    'regVML2_WALKER_UE_ERR_STATUS_HI_BASE_IDX',
    'regVML2_WALKER_UE_ERR_STATUS_LO',
    'regVML2_WALKER_UE_ERR_STATUS_LO_BASE_IDX', 'regVM_CONTEXT0_CNTL',
    'regVM_CONTEXT0_CNTL_BASE_IDX',
    'regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT10_CNTL', 'regVM_CONTEXT10_CNTL_BASE_IDX',
    'regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT11_CNTL', 'regVM_CONTEXT11_CNTL_BASE_IDX',
    'regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT12_CNTL', 'regVM_CONTEXT12_CNTL_BASE_IDX',
    'regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT13_CNTL', 'regVM_CONTEXT13_CNTL_BASE_IDX',
    'regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT14_CNTL', 'regVM_CONTEXT14_CNTL_BASE_IDX',
    'regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT15_CNTL', 'regVM_CONTEXT15_CNTL_BASE_IDX',
    'regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT1_CNTL', 'regVM_CONTEXT1_CNTL_BASE_IDX',
    'regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT2_CNTL', 'regVM_CONTEXT2_CNTL_BASE_IDX',
    'regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT3_CNTL', 'regVM_CONTEXT3_CNTL_BASE_IDX',
    'regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT4_CNTL', 'regVM_CONTEXT4_CNTL_BASE_IDX',
    'regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT5_CNTL', 'regVM_CONTEXT5_CNTL_BASE_IDX',
    'regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT6_CNTL', 'regVM_CONTEXT6_CNTL_BASE_IDX',
    'regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT7_CNTL', 'regVM_CONTEXT7_CNTL_BASE_IDX',
    'regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT8_CNTL', 'regVM_CONTEXT8_CNTL_BASE_IDX',
    'regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT9_CNTL', 'regVM_CONTEXT9_CNTL_BASE_IDX',
    'regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32',
    'regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32',
    'regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32',
    'regVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32',
    'regVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32',
    'regVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX',
    'regVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32',
    'regVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX',
    'regVM_CONTEXTS_DISABLE', 'regVM_CONTEXTS_DISABLE_BASE_IDX',
    'regVM_DUMMY_PAGE_FAULT_ADDR_HI32',
    'regVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX',
    'regVM_DUMMY_PAGE_FAULT_ADDR_LO32',
    'regVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX',
    'regVM_DUMMY_PAGE_FAULT_CNTL',
    'regVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX',
    'regVM_INVALIDATE_ENG0_ACK', 'regVM_INVALIDATE_ENG0_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG0_REQ', 'regVM_INVALIDATE_ENG0_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG0_SEM', 'regVM_INVALIDATE_ENG0_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG10_ACK',
    'regVM_INVALIDATE_ENG10_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG10_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG10_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG10_REQ',
    'regVM_INVALIDATE_ENG10_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG10_SEM',
    'regVM_INVALIDATE_ENG10_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG11_ACK',
    'regVM_INVALIDATE_ENG11_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG11_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG11_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG11_REQ',
    'regVM_INVALIDATE_ENG11_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG11_SEM',
    'regVM_INVALIDATE_ENG11_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG12_ACK',
    'regVM_INVALIDATE_ENG12_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG12_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG12_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG12_REQ',
    'regVM_INVALIDATE_ENG12_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG12_SEM',
    'regVM_INVALIDATE_ENG12_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG13_ACK',
    'regVM_INVALIDATE_ENG13_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG13_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG13_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG13_REQ',
    'regVM_INVALIDATE_ENG13_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG13_SEM',
    'regVM_INVALIDATE_ENG13_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG14_ACK',
    'regVM_INVALIDATE_ENG14_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG14_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG14_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG14_REQ',
    'regVM_INVALIDATE_ENG14_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG14_SEM',
    'regVM_INVALIDATE_ENG14_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG15_ACK',
    'regVM_INVALIDATE_ENG15_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG15_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG15_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG15_REQ',
    'regVM_INVALIDATE_ENG15_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG15_SEM',
    'regVM_INVALIDATE_ENG15_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG16_ACK',
    'regVM_INVALIDATE_ENG16_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG16_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG16_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG16_REQ',
    'regVM_INVALIDATE_ENG16_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG16_SEM',
    'regVM_INVALIDATE_ENG16_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG17_ACK',
    'regVM_INVALIDATE_ENG17_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG17_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG17_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG17_REQ',
    'regVM_INVALIDATE_ENG17_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG17_SEM',
    'regVM_INVALIDATE_ENG17_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG1_ACK', 'regVM_INVALIDATE_ENG1_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG1_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG1_REQ', 'regVM_INVALIDATE_ENG1_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG1_SEM', 'regVM_INVALIDATE_ENG1_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG2_ACK', 'regVM_INVALIDATE_ENG2_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG2_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG2_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG2_REQ', 'regVM_INVALIDATE_ENG2_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG2_SEM', 'regVM_INVALIDATE_ENG2_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG3_ACK', 'regVM_INVALIDATE_ENG3_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG3_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG3_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG3_REQ', 'regVM_INVALIDATE_ENG3_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG3_SEM', 'regVM_INVALIDATE_ENG3_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG4_ACK', 'regVM_INVALIDATE_ENG4_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG4_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG4_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG4_REQ', 'regVM_INVALIDATE_ENG4_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG4_SEM', 'regVM_INVALIDATE_ENG4_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG5_ACK', 'regVM_INVALIDATE_ENG5_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG5_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG5_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG5_REQ', 'regVM_INVALIDATE_ENG5_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG5_SEM', 'regVM_INVALIDATE_ENG5_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG6_ACK', 'regVM_INVALIDATE_ENG6_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG6_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG6_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG6_REQ', 'regVM_INVALIDATE_ENG6_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG6_SEM', 'regVM_INVALIDATE_ENG6_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG7_ACK', 'regVM_INVALIDATE_ENG7_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG7_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG7_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG7_REQ', 'regVM_INVALIDATE_ENG7_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG7_SEM', 'regVM_INVALIDATE_ENG7_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG8_ACK', 'regVM_INVALIDATE_ENG8_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG8_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG8_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG8_REQ', 'regVM_INVALIDATE_ENG8_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG8_SEM', 'regVM_INVALIDATE_ENG8_SEM_BASE_IDX',
    'regVM_INVALIDATE_ENG9_ACK', 'regVM_INVALIDATE_ENG9_ACK_BASE_IDX',
    'regVM_INVALIDATE_ENG9_ADDR_RANGE_HI32',
    'regVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX',
    'regVM_INVALIDATE_ENG9_ADDR_RANGE_LO32',
    'regVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX',
    'regVM_INVALIDATE_ENG9_REQ', 'regVM_INVALIDATE_ENG9_REQ_BASE_IDX',
    'regVM_INVALIDATE_ENG9_SEM', 'regVM_INVALIDATE_ENG9_SEM_BASE_IDX',
    'regVM_IOMMU_CONTROL_REGISTER',
    'regVM_IOMMU_CONTROL_REGISTER_BASE_IDX',
    'regVM_IOMMU_MMIO_CNTRL_1', 'regVM_IOMMU_MMIO_CNTRL_1_BASE_IDX',
    'regVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER',
    'regVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX',
    'regVM_L2_BANK_SELECT_RESERVED_CID',
    'regVM_L2_BANK_SELECT_RESERVED_CID2',
    'regVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX',
    'regVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX',
    'regVM_L2_CACHE_PARITY_CNTL',
    'regVM_L2_CACHE_PARITY_CNTL_BASE_IDX', 'regVM_L2_CGTT_BUSY_CTRL',
    'regVM_L2_CGTT_BUSY_CTRL_BASE_IDX', 'regVM_L2_CGTT_CLK_CTRL',
    'regVM_L2_CGTT_CLK_CTRL_BASE_IDX', 'regVM_L2_CNTL',
    'regVM_L2_CNTL2', 'regVM_L2_CNTL2_BASE_IDX', 'regVM_L2_CNTL3',
    'regVM_L2_CNTL3_BASE_IDX', 'regVM_L2_CNTL4',
    'regVM_L2_CNTL4_BASE_IDX', 'regVM_L2_CNTL5',
    'regVM_L2_CNTL5_BASE_IDX', 'regVM_L2_CNTL_BASE_IDX',
    'regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32',
    'regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX',
    'regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32',
    'regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX',
    'regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32',
    'regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX',
    'regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32',
    'regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX',
    'regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32',
    'regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX',
    'regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32',
    'regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX',
    'regVM_L2_MM_GROUP_RT_CLASSES',
    'regVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX',
    'regVM_L2_PROTECTION_FAULT_ADDR_HI32',
    'regVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX',
    'regVM_L2_PROTECTION_FAULT_ADDR_LO32',
    'regVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX',
    'regVM_L2_PROTECTION_FAULT_CNTL',
    'regVM_L2_PROTECTION_FAULT_CNTL2',
    'regVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX',
    'regVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX',
    'regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32',
    'regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX',
    'regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32',
    'regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX',
    'regVM_L2_PROTECTION_FAULT_MM_CNTL3',
    'regVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX',
    'regVM_L2_PROTECTION_FAULT_MM_CNTL4',
    'regVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX',
    'regVM_L2_PROTECTION_FAULT_STATUS',
    'regVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX', 'regVM_L2_STATUS',
    'regVM_L2_STATUS_BASE_IDX', 'regVM_PCIE_ATS_CNTL',
    'regVM_PCIE_ATS_CNTL_BASE_IDX', 'regVM_PCIE_ATS_CNTL_VF_0',
    'regVM_PCIE_ATS_CNTL_VF_0_BASE_IDX', 'regVM_PCIE_ATS_CNTL_VF_1',
    'regVM_PCIE_ATS_CNTL_VF_10', 'regVM_PCIE_ATS_CNTL_VF_10_BASE_IDX',
    'regVM_PCIE_ATS_CNTL_VF_11', 'regVM_PCIE_ATS_CNTL_VF_11_BASE_IDX',
    'regVM_PCIE_ATS_CNTL_VF_12', 'regVM_PCIE_ATS_CNTL_VF_12_BASE_IDX',
    'regVM_PCIE_ATS_CNTL_VF_13', 'regVM_PCIE_ATS_CNTL_VF_13_BASE_IDX',
    'regVM_PCIE_ATS_CNTL_VF_14', 'regVM_PCIE_ATS_CNTL_VF_14_BASE_IDX',
    'regVM_PCIE_ATS_CNTL_VF_15', 'regVM_PCIE_ATS_CNTL_VF_15_BASE_IDX',
    'regVM_PCIE_ATS_CNTL_VF_1_BASE_IDX', 'regVM_PCIE_ATS_CNTL_VF_2',
    'regVM_PCIE_ATS_CNTL_VF_2_BASE_IDX', 'regVM_PCIE_ATS_CNTL_VF_3',
    'regVM_PCIE_ATS_CNTL_VF_3_BASE_IDX', 'regVM_PCIE_ATS_CNTL_VF_4',
    'regVM_PCIE_ATS_CNTL_VF_4_BASE_IDX', 'regVM_PCIE_ATS_CNTL_VF_5',
    'regVM_PCIE_ATS_CNTL_VF_5_BASE_IDX', 'regVM_PCIE_ATS_CNTL_VF_6',
    'regVM_PCIE_ATS_CNTL_VF_6_BASE_IDX', 'regVM_PCIE_ATS_CNTL_VF_7',
    'regVM_PCIE_ATS_CNTL_VF_7_BASE_IDX', 'regVM_PCIE_ATS_CNTL_VF_8',
    'regVM_PCIE_ATS_CNTL_VF_8_BASE_IDX', 'regVM_PCIE_ATS_CNTL_VF_9',
    'regVM_PCIE_ATS_CNTL_VF_9_BASE_IDX', 'regWD_BUF_RESOURCE_1',
    'regWD_BUF_RESOURCE_1_BASE_IDX', 'regWD_BUF_RESOURCE_2',
    'regWD_BUF_RESOURCE_2_BASE_IDX', 'regWD_CNTL_SB_BUF_BASE',
    'regWD_CNTL_SB_BUF_BASE_BASE_IDX', 'regWD_CNTL_SB_BUF_BASE_HI',
    'regWD_CNTL_SB_BUF_BASE_HI_BASE_IDX', 'regWD_CNTL_STATUS',
    'regWD_CNTL_STATUS_BASE_IDX', 'regWD_ENHANCE',
    'regWD_ENHANCE_BASE_IDX', 'regWD_INDEX_BUF_BASE',
    'regWD_INDEX_BUF_BASE_BASE_IDX', 'regWD_INDEX_BUF_BASE_HI',
    'regWD_INDEX_BUF_BASE_HI_BASE_IDX', 'regWD_PERFCOUNTER0_HI',
    'regWD_PERFCOUNTER0_HI_BASE_IDX', 'regWD_PERFCOUNTER0_LO',
    'regWD_PERFCOUNTER0_LO_BASE_IDX', 'regWD_PERFCOUNTER0_SELECT',
    'regWD_PERFCOUNTER0_SELECT_BASE_IDX', 'regWD_PERFCOUNTER1_HI',
    'regWD_PERFCOUNTER1_HI_BASE_IDX', 'regWD_PERFCOUNTER1_LO',
    'regWD_PERFCOUNTER1_LO_BASE_IDX', 'regWD_PERFCOUNTER1_SELECT',
    'regWD_PERFCOUNTER1_SELECT_BASE_IDX', 'regWD_PERFCOUNTER2_HI',
    'regWD_PERFCOUNTER2_HI_BASE_IDX', 'regWD_PERFCOUNTER2_LO',
    'regWD_PERFCOUNTER2_LO_BASE_IDX', 'regWD_PERFCOUNTER2_SELECT',
    'regWD_PERFCOUNTER2_SELECT_BASE_IDX', 'regWD_PERFCOUNTER3_HI',
    'regWD_PERFCOUNTER3_HI_BASE_IDX', 'regWD_PERFCOUNTER3_LO',
    'regWD_PERFCOUNTER3_LO_BASE_IDX', 'regWD_PERFCOUNTER3_SELECT',
    'regWD_PERFCOUNTER3_SELECT_BASE_IDX', 'regWD_POS_BUF_BASE',
    'regWD_POS_BUF_BASE_BASE_IDX', 'regWD_POS_BUF_BASE_HI',
    'regWD_POS_BUF_BASE_HI_BASE_IDX', 'regWD_QOS',
    'regWD_QOS_BASE_IDX', 'regWD_UTCL1_CNTL',
    'regWD_UTCL1_CNTL_BASE_IDX', 'regWD_UTCL1_STATUS',
    'regWD_UTCL1_STATUS_BASE_IDX']
