ncverilog(64): 15.20-s031: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s031: Started on Jan 25, 2025 at 22:31:01 PST
ncverilog
	+access+r
	-l
	prob3.log
	-f prob3.vf
		prob3.v
		prob3_tbench.vt
Recompiling... reason: file './prob3.v' is newer than expected.
	expected: Sat Jan 25 22:18:25 2025
	actual:   Sat Jan 25 22:30:59 2025
file: prob3.v
	module worklib.prob3:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.prob3:v <0x0e4b6eca>
			streams:   1, words:  1021
		worklib.prob3_tbench:vt <0x72a69193>
			streams:   4, words:  7909
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               5       5
		Vectored wires:          3       -
		Always blocks:           1       1
		Initial blocks:          2       2
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.prob3_tbench:vt
Loading snapshot worklib.prob3_tbench:vt .................... Done
ncsim> source /software/Cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
Time: 0 | in: 0001000 | mantissa: 0100 | exp: 000
Time: 100 | in: 0000001 | mantissa: 0100 | exp: 101
Time: 200 | in: 0100000 | mantissa: 0100 | exp: 010
Time: 300 | in: 1111111 | mantissa: 1000 | exp: 100
Time: 400 | in: 0010000 | mantissa: 0100 | exp: 001
Time: 500 | in: 0111000 | mantissa: 0111 | exp: 010
Time: 600 | in: 0111111 | mantissa: 0111 | exp: 010
Time: 700 | in: 0001010 | mantissa: 0101 | exp: 000
Time: 800 | in: 1000011 | mantissa: 1000 | exp: 010
Time: 900 | in: 0000101 | mantissa: 0101 | exp: 111
Time: 1000 | in: 0000010 | mantissa: 0100 | exp: 110
Time: 1100 | in: 1111110 | mantissa: 1000 | exp: 101
Time: 1200 | in: 1111100 | mantissa: 1000 | exp: 110
Time: 1300 | in: 1111000 | mantissa: 1000 | exp: 111
Time: 1400 | in: 1110000 | mantissa: 1000 | exp: 000
Simulation complete via $finish(1) at time 1500 PS + 0
./prob3_tbench.vt:31         #10 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s031: Exiting on Jan 25, 2025 at 22:31:01 PST  (total: 00:00:00)
