
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000708                       # Number of seconds simulated
sim_ticks                                   707552266                       # Number of ticks simulated
final_tick                                  707552266                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 491005                       # Simulator instruction rate (inst/s)
host_op_rate                                   899468                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1926900206                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680716                       # Number of bytes of host memory used
host_seconds                                     0.37                       # Real time elapsed on the host
sim_insts                                      180286                       # Number of instructions simulated
sim_ops                                        330274                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            53824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           154112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              207936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        53824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53824                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               841                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2408                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3249                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            76070705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           217810058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              293880763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       76070705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          76070705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           76070705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          217810058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             293880763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3249                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  207936                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   207936                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                221                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                198                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                239                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                205                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                289                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               323                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               232                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      707466890                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3249                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3249                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          631                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     328.824089                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    194.697910                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    341.533320                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           211     33.44%     33.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          154     24.41%     57.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           78     12.36%     70.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           42      6.66%     76.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           21      3.33%     80.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            9      1.43%     81.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            9      1.43%     83.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           25      3.96%     87.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           82     13.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           631                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      45093606                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                106012356                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    16245000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13879.23                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32629.23                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        293.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     293.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          2.30                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      2.30                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2616                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.52                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      217749.12                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.52                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2598960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1377585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 12409320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              33106170                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1586400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        222498360                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         26738880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          19789560                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               372349635                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             526.250186                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             630543215                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1605341                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       22124000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      73252890                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     69627375                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       52967625                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    487975035                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1920660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1017060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10788540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              28144320                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3933120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        203509950                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         20006400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          34613025                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               350721675                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             495.682900                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             635374449                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       8003995                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       19802000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     137026030                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     52092099                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       44326537                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    446301605                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       55399                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       16868                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            70                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      238164                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            88                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       707552266                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1060798                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      180286                       # Number of instructions committed
system.cpu.committedOps                        330274                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                326983                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   3447                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        1354                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        31515                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       326983                       # number of integer instructions
system.cpu.num_fp_insts                          3447                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads              646209                       # number of times the integer registers were read
system.cpu.num_int_register_writes             277717                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 5525                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2660                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads               192826                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              133379                       # number of times the CC registers were written
system.cpu.num_mem_refs                         72258                       # number of memory refs
system.cpu.num_load_insts                       55390                       # Number of load instructions
system.cpu.num_store_insts                      16868                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    1060798                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                             34663                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1287      0.39%      0.39% # Class of executed instruction
system.cpu.op_class::IntAlu                    253310     76.70%     77.09% # Class of executed instruction
system.cpu.op_class::IntMult                       61      0.02%     77.11% # Class of executed instruction
system.cpu.op_class::IntDiv                      1131      0.34%     77.45% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2227      0.67%     78.12% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::MemRead                    54608     16.53%     94.66% # Class of executed instruction
system.cpu.op_class::MemWrite                   16484      4.99%     99.65% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 782      0.24%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                384      0.12%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     330274                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               846                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1173.619265                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               69665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.773636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1173.619265                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.573056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.573056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1756                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1669                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             74869                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            74869                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        53367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           53367                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        16298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          16298                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         69665                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            69665                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        69665                       # number of overall hits
system.cpu.dcache.overall_hits::total           69665                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2032                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2032                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          570                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2602                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2602                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2602                       # number of overall misses
system.cpu.dcache.overall_misses::total          2602                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    173944929                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    173944929                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     47899938                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47899938                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    221844867                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    221844867                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    221844867                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    221844867                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        55399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        55399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        16868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        16868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        72267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        72267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        72267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        72267                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.036679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036679                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033792                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036005                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 85602.819390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85602.819390                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84034.978947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84034.978947                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85259.364719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85259.364719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85259.364719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85259.364719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          469                       # number of writebacks
system.cpu.dcache.writebacks::total               469                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2032                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2032                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          570                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2602                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2602                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    171234241                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    171234241                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     47139558                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     47139558                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    218373799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    218373799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    218373799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    218373799                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.036679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.036005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.036005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036005                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84268.819390                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84268.819390                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82700.978947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82700.978947                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 83925.364719                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83925.364719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 83925.364719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83925.364719                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               229                       # number of replacements
system.cpu.icache.tags.tagsinuse           472.508103                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              237287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            270.566705                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   472.508103                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.461434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.461434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          648                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            239041                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           239041                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       237287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          237287                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        237287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           237287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       237287                       # number of overall hits
system.cpu.icache.overall_hits::total          237287                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          877                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           877                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          877                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            877                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          877                       # number of overall misses
system.cpu.icache.overall_misses::total           877                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     76243436                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76243436                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     76243436                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76243436                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     76243436                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76243436                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       238164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       238164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       238164                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       238164                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       238164                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       238164                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003682                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003682                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003682                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003682                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003682                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 86936.643101                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86936.643101                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 86936.643101                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86936.643101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 86936.643101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86936.643101                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          877                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          877                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          877                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          877                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          877                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     75073518                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75073518                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     75073518                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75073518                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     75073518                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75073518                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003682                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003682                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003682                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003682                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85602.643101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85602.643101                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85602.643101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85602.643101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85602.643101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85602.643101                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           4554                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2909                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           469                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               606                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                570                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               570                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2909                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1983                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         6050                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    8033                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       196544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   252672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3479                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000862                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.029357                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3476     99.91%     99.91% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3479                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3663164                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1754877                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             5206602                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             1967.192514                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1304                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3249                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.401354                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   533.905798                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1433.286717                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.008147                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.021870                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.030017                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3249                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3079                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.049576                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                39673                       # Number of tag accesses
system.l2cache.tags.data_accesses               39673                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          469                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          469                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            35                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               35                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           36                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          159                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          195                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               36                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              194                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 230                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              36                       # number of overall hits
system.l2cache.overall_hits::cpu.data             194                       # number of overall hits
system.l2cache.overall_hits::total                230                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          535                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            535                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          841                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1873                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2714                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            841                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2408                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3249                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           841                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2408                       # number of overall misses
system.l2cache.overall_misses::total             3249                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     45508743                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     45508743                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     72811721                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    164939762                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    237751483                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     72811721                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    210448505                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    283260226                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     72811721                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    210448505                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    283260226                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          469                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          469                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          570                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          570                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          877                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2032                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2909                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          877                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2602                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3479                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          877                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2602                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3479                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.938596                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.938596                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.958951                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.921752                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.932967                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.958951                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.925442                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.933889                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.958951                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.925442                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.933889                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 85063.071028                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 85063.071028                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 86577.551724                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 88061.805659                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 87601.872881                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 86577.551724                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 87395.558555                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87183.818406                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 86577.551724                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 87395.558555                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87183.818406                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data          535                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          535                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          841                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1873                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2714                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          841                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2408                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3249                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          841                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2408                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3249                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     38371843                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     38371843                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     61592781                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    139953942                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    201546723                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     61592781                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    178325785                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    239918566                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     61592781                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    178325785                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    239918566                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.938596                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.938596                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.958951                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.921752                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.932967                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.958951                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.925442                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.933889                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.958951                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.925442                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.933889                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71723.071028                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 71723.071028                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 73237.551724                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74721.805659                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74261.872881                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 73237.551724                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 74055.558555                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73843.818406                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 73237.551724                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 74055.558555                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73843.818406                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    707552266                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2714                       # Transaction distribution
system.membus.trans_dist::ReadExReq               535                       # Transaction distribution
system.membus.trans_dist::ReadExResp              535                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2714                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         6498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       207936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       207936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  207936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3249                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3249    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3249                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2167083                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           12582052                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
