// Seed: 3538309516
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    input  wand id_2,
    input  tri  id_3,
    output wire id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output wand id_8,
    input wire id_9,
    input wor id_10,
    output supply0 id_11,
    output supply1 id_12
);
  assign id_3 = "" && id_5;
  module_0(
      id_0, id_5, id_1, id_5, id_11
  );
endmodule
