verilog work "dflop_negedge.v"
verilog work "seq_circuit.v"
