// Seed: 3757210502
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  logic id_2;
  logic id_3;
  assign id_3 = id_1;
  logic id_4;
  type_8(
      1 - 1'h0 !== 1, 1'd0, !1'b0
  );
  assign id_3 = !(id_2);
endmodule
