<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 12.4 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml SP601_BRD.twx SP601_BRD.ncd -o SP601_BRD.twr SP601_BRD.pcf
-ucf SP601_BRD.ucf

</twCmdLine><twDesign>SP601_BRD.ncd</twDesign><twDesignPath>SP601_BRD.ncd</twDesignPath><twPCF>SP601_BRD.pcf</twPCF><twPcfPath>SP601_BRD.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.15 2010-12-02</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="4" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_SYSCLK_P&quot; = PERIOD &quot;SYSCLK_P&quot;  5  ns HIGH 50 %;" ScopeName="">TS_SYSCLK_P = PERIOD TIMEGRP &quot;SYSCLK_P&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="5"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK_P = PERIOD TIMEGRP &quot;SYSCLK_P&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="6" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="clocks/u_pll_adv/CLKOUT0" logResource="clocks/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="mcbclk_2x_0"/><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="clocks/u_pll_adv/CLKOUT1" logResource="clocks/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="mcbclk_2x_180"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clocks/u_pll_adv/CLKIN1" logResource="clocks/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="clocks/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_PHY_RXCLK = PERIOD &quot;PHY_RXCLK&quot; 125 MHz HIGH 50%;" ScopeName="">TS_PHY_RXCLK = PERIOD TIMEGRP &quot;PHY_RXCLK&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>345</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>174</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.785</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/fe_rxd_byte_en (SLICE_X33Y10.A3), 4 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.215</twSlack><twSrc BELType="FF">mac/receive/rx_en_inff</twSrc><twDest BELType="FF">mac/receive/fe_rxd_byte_en</twDest><twTotPathDel>5.638</twTotPathDel><twClkSkew dest = "1.907" src = "2.019">0.112</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac/receive/rx_en_inff</twSrc><twDest BELType='FF'>mac/receive/fe_rxd_byte_en</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X18Y18.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx_bufio</twSrcClk><twPathDel><twSite>ILOGIC_X18Y18.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mac/receive/rx_en_inff</twComp><twBEL>mac/receive/rx_en_inff</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.164</twDelInfo><twComp>mac/receive/rx_en_inff</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y10.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>mac/receive/cke</twComp><twBEL>mac/receive/rx_en_inff_fe_rxd_byte[7]_AND_697_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N357</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>mac/receive/fe_rxd_byte_en</twComp><twBEL>mac/receive/fe_rxd_byte_en_glue_set</twBEL><twBEL>mac/receive/fe_rxd_byte_en</twBEL></twPathDel><twLogDel>2.738</twLogDel><twRouteDel>2.900</twRouteDel><twTotDel>5.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.779</twSlack><twSrc BELType="FF">mac/receive/ge_rxd_byte_1</twSrc><twDest BELType="FF">mac/receive/fe_rxd_byte_en</twDest><twTotPathDel>4.167</twTotPathDel><twClkSkew dest = "0.334" src = "0.353">0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac/receive/ge_rxd_byte_1</twSrc><twDest BELType='FF'>mac/receive/fe_rxd_byte_en</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx</twSrcClk><twPathDel><twSite>SLICE_X34Y7.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>mac/receive/ge_rxd_byte&lt;3&gt;</twComp><twBEL>mac/receive/ge_rxd_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y10.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>mac/receive/ge_rxd_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y10.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>mac/receive/cke</twComp><twBEL>mac/receive/rx_en_inff_fe_rxd_byte[7]_AND_697_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N357</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>mac/receive/fe_rxd_byte_en</twComp><twBEL>mac/receive/fe_rxd_byte_en_glue_set</twBEL><twBEL>mac/receive/fe_rxd_byte_en</twBEL></twPathDel><twLogDel>1.593</twLogDel><twRouteDel>2.574</twRouteDel><twTotDel>4.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.413</twSlack><twSrc BELType="FF">mac/receive/fe_rxd_byte_1</twSrc><twDest BELType="FF">mac/receive/fe_rxd_byte_en</twDest><twTotPathDel>3.544</twTotPathDel><twClkSkew dest = "0.334" src = "0.342">0.008</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac/receive/fe_rxd_byte_1</twSrc><twDest BELType='FF'>mac/receive/fe_rxd_byte_en</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx</twSrcClk><twPathDel><twSite>SLICE_X30Y8.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>mac/receive/fe_rxd_byte&lt;3&gt;</twComp><twBEL>mac/receive/fe_rxd_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>mac/receive/fe_rxd_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y10.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>mac/receive/cke</twComp><twBEL>mac/receive/rx_en_inff_fe_rxd_byte[7]_AND_697_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N357</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>mac/receive/fe_rxd_byte_en</twComp><twBEL>mac/receive/fe_rxd_byte_en_glue_set</twBEL><twBEL>mac/receive/fe_rxd_byte_en</twBEL></twPathDel><twLogDel>1.593</twLogDel><twRouteDel>1.951</twRouteDel><twTotDel>3.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/fe_rxd_byte_en (SLICE_X33Y10.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.878</twSlack><twSrc BELType="FF">mac/receive/rx_en_inff</twSrc><twDest BELType="FF">mac/receive/fe_rxd_byte_en</twDest><twTotPathDel>4.975</twTotPathDel><twClkSkew dest = "1.907" src = "2.019">0.112</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac/receive/rx_en_inff</twSrc><twDest BELType='FF'>mac/receive/fe_rxd_byte_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X18Y18.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx_bufio</twSrcClk><twPathDel><twSite>ILOGIC_X18Y18.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>mac/receive/rx_en_inff</twComp><twBEL>mac/receive/rx_en_inff</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>mac/receive/rx_en_inff</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/reset_delay</twComp><twBEL>mac/receive/_n00691_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>mac/receive/_n0069</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>mac/receive/fe_rxd_byte_en</twComp><twBEL>mac/receive/fe_rxd_byte_en</twBEL></twPathDel><twLogDel>2.662</twLogDel><twRouteDel>2.313</twRouteDel><twTotDel>4.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X22Y8.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.247</twSlack><twSrc BELType="FF">mac/receive/ge_rxd_byte_en</twSrc><twDest BELType="RAM">mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twDest><twTotPathDel>4.654</twTotPathDel><twClkSkew dest = "0.296" src = "0.360">0.064</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac/receive/ge_rxd_byte_en</twSrc><twDest BELType='RAM'>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx</twSrcClk><twPathDel><twSite>SLICE_X35Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>mac/receive/ge_rxd_byte_en</twComp><twBEL>mac/receive/ge_rxd_byte_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>mac/receive/ge_rxd_byte_en</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/receive/fe_frame_low</twComp><twBEL>mac/receive/Mmux_wr_stb11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>mac/receive/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>2.834</twRouteDel><twTotDel>4.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.262</twSlack><twSrc BELType="FF">mac/receive/ge_frame_low</twSrc><twDest BELType="RAM">mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twDest><twTotPathDel>4.650</twTotPathDel><twClkSkew dest = "0.296" src = "0.349">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac/receive/ge_frame_low</twSrc><twDest BELType='RAM'>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx</twSrcClk><twPathDel><twSite>SLICE_X31Y11.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>mac/receive/fe_frame_low</twComp><twBEL>mac/receive/ge_frame_low</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>mac/receive/ge_frame_low</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/receive/fe_frame_low</twComp><twBEL>mac/receive/Mmux_wr_stb11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>mac/receive/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twLogDel>1.931</twLogDel><twRouteDel>2.719</twRouteDel><twTotDel>4.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.372</twSlack><twSrc BELType="FF">mac/receive/fe_frame_low</twSrc><twDest BELType="RAM">mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twDest><twTotPathDel>4.540</twTotPathDel><twClkSkew dest = "0.296" src = "0.349">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mac/receive/fe_frame_low</twSrc><twDest BELType='RAM'>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx</twSrcClk><twPathDel><twSite>SLICE_X31Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>mac/receive/fe_frame_low</twComp><twBEL>mac/receive/fe_frame_low</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>mac/receive/fe_frame_low</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/receive/fe_frame_low</twComp><twBEL>mac/receive/Mmux_wr_stb11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>mac/receive/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016&lt;5&gt;</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>2.720</twRouteDel><twTotDel>4.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PHY_RXCLK = PERIOD TIMEGRP &quot;PHY_RXCLK&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP (SLICE_X26Y11.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType="RAM">mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew dest = "0.039" src = "0.032">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType='RAM'>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y9.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.172</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016&lt;7&gt;</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP (SLICE_X26Y11.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType="RAM">mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew dest = "0.039" src = "0.032">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType='RAM'>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y9.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.172</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016&lt;7&gt;</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP (SLICE_X26Y11.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType="RAM">mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew dest = "0.039" src = "0.032">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twSrc><twDest BELType='RAM'>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twSrcClk><twPathDel><twSite>SLICE_X27Y9.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.172</twDelInfo><twComp>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016&lt;7&gt;</twComp><twBEL>mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_rx</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_PHY_RXCLK = PERIOD TIMEGRP &quot;PHY_RXCLK&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="clocks/bufg_gmii_rx_clk/I0" logResource="clocks/bufg_gmii_rx_clk/I0" locationPin="BUFGMUX_X3Y6.I0" clockNet="clocks/CLK125_RX_int"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tbufper_I" slack="6.000" period="8.000" constraintValue="8.000" deviceLimit="2.000" freqLimit="500.000" physResource="clocks/bufio_gmii_rx_clk/I" logResource="clocks/bufio_gmii_rx_clk/I" locationPin="BUFIO2_X3Y13.I" clockNet="clocks/CLK125_RX_int"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tcp" slack="6.236" period="8.000" constraintValue="8.000" deviceLimit="1.764" freqLimit="566.893" physResource="mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016&lt;5&gt;/CLK" logResource="mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X22Y8.CLK" clockNet="clk125_rx"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_SYSCLK_P&quot; = PERIOD &quot;SYSCLK_P&quot;  5  ns HIGH 50 %;" ScopeName="">TS_clocks_calib_clk_bufg_in = PERIOD TIMEGRP &quot;clocks_calib_clk_bufg_in&quot;         TS_SYSCLK_P / 0.25 HIGH 50%;</twConstName><twItemCnt>4356</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>662</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.719</twMinPer></twConstHead><twPathRptBanner iPaths="62" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/eth_ctrl/cpu/zero_flag_flop (SLICE_X36Y5.A4), 62 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.281</twSlack><twSrc BELType="RAM">mac/eth_ctrl/prog/rom</twSrc><twDest BELType="FF">mac/eth_ctrl/cpu/zero_flag_flop</twDest><twTotPathDel>12.611</twTotPathDel><twClkSkew dest = "0.342" src = "0.351">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.185" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mac/eth_ctrl/prog/rom</twSrc><twDest BELType='FF'>mac/eth_ctrl/cpu/zero_flag_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">calib_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y4.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.900</twDelInfo><twComp>mac/eth_ctrl/prog/rom</twComp><twBEL>mac/eth_ctrl/prog/rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>mac/eth_ctrl/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>mac/eth_ctrl/mdio_out</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>mac/eth_ctrl/cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>mac/eth_ctrl/cpu/logical_result&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>mac/eth_ctrl/adr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>N351</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/mux_lut_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>mac/eth_ctrl/cpu/input_group&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>mac/eth_ctrl/cpu/zero_flag</twComp><twBEL>mac/eth_ctrl/cpu/low_zero_lut</twBEL><twBEL>mac/eth_ctrl/cpu/zero_xor</twBEL><twBEL>mac/eth_ctrl/cpu/zero_flag_flop</twBEL></twPathDel><twLogDel>6.192</twLogDel><twRouteDel>6.419</twRouteDel><twTotDel>12.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.512</twSlack><twSrc BELType="RAM">mac/eth_ctrl/prog/rom</twSrc><twDest BELType="FF">mac/eth_ctrl/cpu/zero_flag_flop</twDest><twTotPathDel>12.380</twTotPathDel><twClkSkew dest = "0.342" src = "0.351">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.185" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mac/eth_ctrl/prog/rom</twSrc><twDest BELType='FF'>mac/eth_ctrl/cpu/zero_flag_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">calib_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y4.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.900</twDelInfo><twComp>mac/eth_ctrl/prog/rom</twComp><twBEL>mac/eth_ctrl/prog/rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>mac/eth_ctrl/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mac/eth_ctrl/mdio_out</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_7/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y8.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>mac/eth_ctrl/cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/logical_result&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/operand_select_mux_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>mac/eth_ctrl/adr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>N351</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/mux_lut_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>mac/eth_ctrl/cpu/input_group&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>mac/eth_ctrl/cpu/zero_flag</twComp><twBEL>mac/eth_ctrl/cpu/low_zero_lut</twBEL><twBEL>mac/eth_ctrl/cpu/zero_xor</twBEL><twBEL>mac/eth_ctrl/cpu/zero_flag_flop</twBEL></twPathDel><twLogDel>5.993</twLogDel><twRouteDel>6.387</twRouteDel><twTotDel>12.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.588</twSlack><twSrc BELType="RAM">mac/eth_ctrl/prog/rom</twSrc><twDest BELType="FF">mac/eth_ctrl/cpu/zero_flag_flop</twDest><twTotPathDel>12.304</twTotPathDel><twClkSkew dest = "0.342" src = "0.351">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.185" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mac/eth_ctrl/prog/rom</twSrc><twDest BELType='FF'>mac/eth_ctrl/cpu/zero_flag_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">calib_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y4.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.900</twDelInfo><twComp>mac/eth_ctrl/prog/rom</twComp><twBEL>mac/eth_ctrl/prog/rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>mac/eth_ctrl/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>mac/eth_ctrl/mdio_out</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>mac/eth_ctrl/cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>mac/eth_ctrl/cpu/logical_result&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>mac/eth_ctrl/adr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>N351</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/mux_lut_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>mac/eth_ctrl/cpu/input_group&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>mac/eth_ctrl/cpu/zero_flag</twComp><twBEL>mac/eth_ctrl/cpu/low_zero_lut</twBEL><twBEL>mac/eth_ctrl/cpu/zero_xor</twBEL><twBEL>mac/eth_ctrl/cpu/zero_flag_flop</twBEL></twPathDel><twLogDel>6.192</twLogDel><twRouteDel>6.112</twRouteDel><twTotDel>12.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="62" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP (SLICE_X34Y9.CX), 62 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.587</twSlack><twSrc BELType="RAM">mac/eth_ctrl/prog/rom</twSrc><twDest BELType="RAM">mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP</twDest><twTotPathDel>12.302</twTotPathDel><twClkSkew dest = "0.339" src = "0.351">0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.185" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mac/eth_ctrl/prog/rom</twSrc><twDest BELType='RAM'>mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X1Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">calib_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y4.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.900</twDelInfo><twComp>mac/eth_ctrl/prog/rom</twComp><twBEL>mac/eth_ctrl/prog/rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>mac/eth_ctrl/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>mac/eth_ctrl/mdio_out</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>mac/eth_ctrl/cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>mac/eth_ctrl/cpu/logical_result&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>mac/eth_ctrl/adr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>N351</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/mux_lut_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>mac/eth_ctrl/cpu/input_group&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y9.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y9.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>mac/eth_ctrl/E_LINK_SPEED&lt;1&gt;</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP</twBEL></twPathDel><twLogDel>5.174</twLogDel><twRouteDel>7.128</twRouteDel><twTotDel>12.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.818</twSlack><twSrc BELType="RAM">mac/eth_ctrl/prog/rom</twSrc><twDest BELType="RAM">mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP</twDest><twTotPathDel>12.071</twTotPathDel><twClkSkew dest = "0.339" src = "0.351">0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.185" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mac/eth_ctrl/prog/rom</twSrc><twDest BELType='RAM'>mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X1Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">calib_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y4.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.900</twDelInfo><twComp>mac/eth_ctrl/prog/rom</twComp><twBEL>mac/eth_ctrl/prog/rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>mac/eth_ctrl/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mac/eth_ctrl/mdio_out</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_7/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y8.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>mac/eth_ctrl/cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/logical_result&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/operand_select_mux_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>mac/eth_ctrl/adr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>N351</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/mux_lut_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>mac/eth_ctrl/cpu/input_group&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y9.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y9.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>mac/eth_ctrl/E_LINK_SPEED&lt;1&gt;</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP</twBEL></twPathDel><twLogDel>4.975</twLogDel><twRouteDel>7.096</twRouteDel><twTotDel>12.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.894</twSlack><twSrc BELType="RAM">mac/eth_ctrl/prog/rom</twSrc><twDest BELType="RAM">mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP</twDest><twTotPathDel>11.995</twTotPathDel><twClkSkew dest = "0.339" src = "0.351">0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.185" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mac/eth_ctrl/prog/rom</twSrc><twDest BELType='RAM'>mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X1Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">calib_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y4.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.900</twDelInfo><twComp>mac/eth_ctrl/prog/rom</twComp><twBEL>mac/eth_ctrl/prog/rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>mac/eth_ctrl/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>mac/eth_ctrl/mdio_out</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>mac/eth_ctrl/cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>mac/eth_ctrl/cpu/logical_result&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>mac/eth_ctrl/adr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>N351</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/mux_lut_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>mac/eth_ctrl/cpu/input_group&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y9.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y9.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>mac/eth_ctrl/E_LINK_SPEED&lt;1&gt;</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP</twBEL></twPathDel><twLogDel>5.174</twLogDel><twRouteDel>6.821</twRouteDel><twTotDel>11.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="62" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP (SLICE_X34Y9.AX), 62 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.954</twSlack><twSrc BELType="RAM">mac/eth_ctrl/prog/rom</twSrc><twDest BELType="RAM">mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP</twDest><twTotPathDel>11.935</twTotPathDel><twClkSkew dest = "0.339" src = "0.351">0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.185" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mac/eth_ctrl/prog/rom</twSrc><twDest BELType='RAM'>mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X1Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">calib_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y4.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.900</twDelInfo><twComp>mac/eth_ctrl/prog/rom</twComp><twBEL>mac/eth_ctrl/prog/rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>mac/eth_ctrl/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>mac/eth_ctrl/mdio_out</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>mac/eth_ctrl/cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>mac/eth_ctrl/cpu/logical_result&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>mac/eth_ctrl/adr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>N351</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/mux_lut_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>mac/eth_ctrl/cpu/input_group&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y9.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>mac/eth_ctrl/E_LINK_SPEED&lt;1&gt;</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP</twBEL></twPathDel><twLogDel>5.116</twLogDel><twRouteDel>6.819</twRouteDel><twTotDel>11.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.185</twSlack><twSrc BELType="RAM">mac/eth_ctrl/prog/rom</twSrc><twDest BELType="RAM">mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP</twDest><twTotPathDel>11.704</twTotPathDel><twClkSkew dest = "0.339" src = "0.351">0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.185" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mac/eth_ctrl/prog/rom</twSrc><twDest BELType='RAM'>mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X1Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">calib_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y4.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.900</twDelInfo><twComp>mac/eth_ctrl/prog/rom</twComp><twBEL>mac/eth_ctrl/prog/rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>mac/eth_ctrl/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mac/eth_ctrl/mdio_out</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_7/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y8.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>mac/eth_ctrl/cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/logical_result&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/operand_select_mux_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>mac/eth_ctrl/adr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>N351</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/mux_lut_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>mac/eth_ctrl/cpu/input_group&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y9.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>mac/eth_ctrl/E_LINK_SPEED&lt;1&gt;</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP</twBEL></twPathDel><twLogDel>4.917</twLogDel><twRouteDel>6.787</twRouteDel><twTotDel>11.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.261</twSlack><twSrc BELType="RAM">mac/eth_ctrl/prog/rom</twSrc><twDest BELType="RAM">mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP</twDest><twTotPathDel>11.628</twTotPathDel><twClkSkew dest = "0.339" src = "0.351">0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.185" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mac/eth_ctrl/prog/rom</twSrc><twDest BELType='RAM'>mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X1Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">calib_clk</twSrcClk><twPathDel><twSite>RAMB16_X1Y4.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.900</twDelInfo><twComp>mac/eth_ctrl/prog/rom</twComp><twBEL>mac/eth_ctrl/prog/rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>mac/eth_ctrl/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>mac/eth_ctrl/mdio_out</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>mac/eth_ctrl/cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>mac/eth_ctrl/cpu/logical_result&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>mac/eth_ctrl/adr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>N351</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N351</twComp><twBEL>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/mux_lut_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>mac/eth_ctrl/cpu/input_group&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;6&gt;</twComp><twBEL>mac/eth_ctrl/cpu/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mac/eth_ctrl/cpu/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y9.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>mac/eth_ctrl/E_LINK_SPEED&lt;1&gt;</twComp><twBEL>mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP</twBEL></twPathDel><twLogDel>5.116</twLogDel><twRouteDel>6.512</twRouteDel><twTotDel>11.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_calib_clk_bufg_in = PERIOD TIMEGRP &quot;clocks_calib_clk_bufg_in&quot;
        TS_SYSCLK_P / 0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/eth_ctrl/cpu/stack_bit_0 (SLICE_X34Y10.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">mac/eth_ctrl/cpu/stack_count_loop_register_bit_3</twSrc><twDest BELType="RAM">mac/eth_ctrl/cpu/stack_bit_0</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.036" src = "0.037">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mac/eth_ctrl/cpu/stack_count_loop_register_bit_3</twSrc><twDest BELType='RAM'>mac/eth_ctrl/cpu/stack_bit_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mac/eth_ctrl/cpu/stack_address&lt;3&gt;</twComp><twBEL>mac/eth_ctrl/cpu/stack_count_loop_register_bit_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>mac/eth_ctrl/cpu/stack_address&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>mac/eth_ctrl/cpu/stack_pop_data&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/stack_bit_0</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/eth_ctrl/cpu/stack_bit_4 (SLICE_X34Y10.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">mac/eth_ctrl/cpu/stack_count_loop_register_bit_3</twSrc><twDest BELType="RAM">mac/eth_ctrl/cpu/stack_bit_4</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.036" src = "0.037">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mac/eth_ctrl/cpu/stack_count_loop_register_bit_3</twSrc><twDest BELType='RAM'>mac/eth_ctrl/cpu/stack_bit_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mac/eth_ctrl/cpu/stack_address&lt;3&gt;</twComp><twBEL>mac/eth_ctrl/cpu/stack_count_loop_register_bit_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>mac/eth_ctrl/cpu/stack_address&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>mac/eth_ctrl/cpu/stack_pop_data&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/stack_bit_4</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/eth_ctrl/cpu/stack_bit_1 (SLICE_X34Y10.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">mac/eth_ctrl/cpu/stack_count_loop_register_bit_3</twSrc><twDest BELType="RAM">mac/eth_ctrl/cpu/stack_bit_1</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.036" src = "0.037">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mac/eth_ctrl/cpu/stack_count_loop_register_bit_3</twSrc><twDest BELType='RAM'>mac/eth_ctrl/cpu/stack_bit_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mac/eth_ctrl/cpu/stack_address&lt;3&gt;</twComp><twBEL>mac/eth_ctrl/cpu/stack_count_loop_register_bit_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>mac/eth_ctrl/cpu/stack_address&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>mac/eth_ctrl/cpu/stack_pop_data&lt;7&gt;</twComp><twBEL>mac/eth_ctrl/cpu/stack_bit_1</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">calib_clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_calib_clk_bufg_in = PERIOD TIMEGRP &quot;clocks_calib_clk_bufg_in&quot;
        TS_SYSCLK_P / 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.155" period="20.000" constraintValue="20.000" deviceLimit="3.845" freqLimit="260.078" physResource="mac/eth_ctrl/prog/rom/CLKA" logResource="mac/eth_ctrl/prog/rom/CLKA" locationPin="RAMB16_X1Y4.CLKA" clockNet="calib_clk"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clocks/calib_clk_bufg/I0" logResource="clocks/calib_clk_bufg/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="clocks/calib_clk_bufg_in"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tcp" slack="18.236" period="20.000" constraintValue="20.000" deviceLimit="1.764" freqLimit="566.893" physResource="mac/eth_ctrl/cpu/stack_pop_data&lt;9&gt;/CLK" logResource="mac/eth_ctrl/cpu/stack_bit_8/CLK" locationPin="SLICE_X30Y9.CLK" clockNet="calib_clk"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_SYSCLK_P&quot; = PERIOD &quot;SYSCLK_P&quot;  5  ns HIGH 50 %;" ScopeName="">TS_clocks_xclk125_tx = PERIOD TIMEGRP &quot;clocks_xclk125_tx&quot; TS_SYSCLK_P / 0.625         HIGH 50%;</twConstName><twItemCnt>27935</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7389</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.738</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point eth_pkt_engine/tx_shift_506 (SLICE_X13Y8.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">eth_pkt_engine/snd_status_ack</twSrc><twDest BELType="FF">eth_pkt_engine/tx_shift_506</twDest><twTotPathDel>7.629</twTotPathDel><twClkSkew dest = "0.418" src = "0.442">0.024</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth_pkt_engine/snd_status_ack</twSrc><twDest BELType='FF'>eth_pkt_engine/tx_shift_506</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X18Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>eth_pkt_engine/_n3845_inv</twComp><twBEL>eth_pkt_engine/snd_status_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>544</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>eth_pkt_engine/snd_status_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp><twBEL>eth_pkt_engine/_n3857_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">3.680</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>eth_pkt_engine/tx_shift&lt;507&gt;</twComp><twBEL>eth_pkt_engine/tx_shift_506</twBEL></twPathDel><twLogDel>1.600</twLogDel><twRouteDel>6.029</twRouteDel><twTotDel>7.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">eth_pkt_engine/snd_wr_ack</twSrc><twDest BELType="FF">eth_pkt_engine/tx_shift_506</twDest><twTotPathDel>7.406</twTotPathDel><twClkSkew dest = "0.418" src = "0.448">0.030</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth_pkt_engine/snd_wr_ack</twSrc><twDest BELType='FF'>eth_pkt_engine/tx_shift_506</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X10Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>eth_pkt_engine/snd_wr_ack</twComp><twBEL>eth_pkt_engine/snd_wr_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>195</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>eth_pkt_engine/snd_wr_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp><twBEL>eth_pkt_engine/_n3857_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">3.680</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>eth_pkt_engine/tx_shift&lt;507&gt;</twComp><twBEL>eth_pkt_engine/tx_shift_506</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>5.884</twRouteDel><twTotDel>7.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.652</twSlack><twSrc BELType="FF">eth_pkt_engine/snd_user_ctrl_ack</twSrc><twDest BELType="FF">eth_pkt_engine/tx_shift_506</twDest><twTotPathDel>7.244</twTotPathDel><twClkSkew dest = "0.418" src = "0.437">0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth_pkt_engine/snd_user_ctrl_ack</twSrc><twDest BELType='FF'>eth_pkt_engine/tx_shift_506</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X14Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>eth_pkt_engine/snd_user_ctrl_ack</twComp><twBEL>eth_pkt_engine/snd_user_ctrl_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>172</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>eth_pkt_engine/snd_user_ctrl_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp><twBEL>eth_pkt_engine/_n3857_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">3.680</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>eth_pkt_engine/tx_shift&lt;507&gt;</twComp><twBEL>eth_pkt_engine/tx_shift_506</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>5.722</twRouteDel><twTotDel>7.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point eth_pkt_engine/tx_shift_505 (SLICE_X13Y8.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">eth_pkt_engine/snd_status_ack</twSrc><twDest BELType="FF">eth_pkt_engine/tx_shift_505</twDest><twTotPathDel>7.626</twTotPathDel><twClkSkew dest = "0.418" src = "0.442">0.024</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth_pkt_engine/snd_status_ack</twSrc><twDest BELType='FF'>eth_pkt_engine/tx_shift_505</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X18Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>eth_pkt_engine/_n3845_inv</twComp><twBEL>eth_pkt_engine/snd_status_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>544</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>eth_pkt_engine/snd_status_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp><twBEL>eth_pkt_engine/_n3857_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">3.680</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>eth_pkt_engine/tx_shift&lt;507&gt;</twComp><twBEL>eth_pkt_engine/tx_shift_505</twBEL></twPathDel><twLogDel>1.597</twLogDel><twRouteDel>6.029</twRouteDel><twTotDel>7.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.482</twSlack><twSrc BELType="FF">eth_pkt_engine/snd_wr_ack</twSrc><twDest BELType="FF">eth_pkt_engine/tx_shift_505</twDest><twTotPathDel>7.403</twTotPathDel><twClkSkew dest = "0.418" src = "0.448">0.030</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth_pkt_engine/snd_wr_ack</twSrc><twDest BELType='FF'>eth_pkt_engine/tx_shift_505</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X10Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>eth_pkt_engine/snd_wr_ack</twComp><twBEL>eth_pkt_engine/snd_wr_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>195</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>eth_pkt_engine/snd_wr_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp><twBEL>eth_pkt_engine/_n3857_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">3.680</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>eth_pkt_engine/tx_shift&lt;507&gt;</twComp><twBEL>eth_pkt_engine/tx_shift_505</twBEL></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>5.884</twRouteDel><twTotDel>7.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.655</twSlack><twSrc BELType="FF">eth_pkt_engine/snd_user_ctrl_ack</twSrc><twDest BELType="FF">eth_pkt_engine/tx_shift_505</twDest><twTotPathDel>7.241</twTotPathDel><twClkSkew dest = "0.418" src = "0.437">0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth_pkt_engine/snd_user_ctrl_ack</twSrc><twDest BELType='FF'>eth_pkt_engine/tx_shift_505</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X14Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>eth_pkt_engine/snd_user_ctrl_ack</twComp><twBEL>eth_pkt_engine/snd_user_ctrl_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>172</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>eth_pkt_engine/snd_user_ctrl_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp><twBEL>eth_pkt_engine/_n3857_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">3.680</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>eth_pkt_engine/tx_shift&lt;507&gt;</twComp><twBEL>eth_pkt_engine/tx_shift_505</twBEL></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>5.722</twRouteDel><twTotDel>7.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point eth_pkt_engine/tx_shift_507 (SLICE_X13Y8.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.276</twSlack><twSrc BELType="FF">eth_pkt_engine/snd_status_ack</twSrc><twDest BELType="FF">eth_pkt_engine/tx_shift_507</twDest><twTotPathDel>7.615</twTotPathDel><twClkSkew dest = "0.418" src = "0.442">0.024</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth_pkt_engine/snd_status_ack</twSrc><twDest BELType='FF'>eth_pkt_engine/tx_shift_507</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X18Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>eth_pkt_engine/_n3845_inv</twComp><twBEL>eth_pkt_engine/snd_status_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>544</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>eth_pkt_engine/snd_status_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp><twBEL>eth_pkt_engine/_n3857_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">3.680</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>eth_pkt_engine/tx_shift&lt;507&gt;</twComp><twBEL>eth_pkt_engine/tx_shift_507</twBEL></twPathDel><twLogDel>1.586</twLogDel><twRouteDel>6.029</twRouteDel><twTotDel>7.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.493</twSlack><twSrc BELType="FF">eth_pkt_engine/snd_wr_ack</twSrc><twDest BELType="FF">eth_pkt_engine/tx_shift_507</twDest><twTotPathDel>7.392</twTotPathDel><twClkSkew dest = "0.418" src = "0.448">0.030</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth_pkt_engine/snd_wr_ack</twSrc><twDest BELType='FF'>eth_pkt_engine/tx_shift_507</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X10Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>eth_pkt_engine/snd_wr_ack</twComp><twBEL>eth_pkt_engine/snd_wr_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>195</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>eth_pkt_engine/snd_wr_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp><twBEL>eth_pkt_engine/_n3857_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">3.680</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>eth_pkt_engine/tx_shift&lt;507&gt;</twComp><twBEL>eth_pkt_engine/tx_shift_507</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>5.884</twRouteDel><twTotDel>7.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.666</twSlack><twSrc BELType="FF">eth_pkt_engine/snd_user_ctrl_ack</twSrc><twDest BELType="FF">eth_pkt_engine/tx_shift_507</twDest><twTotPathDel>7.230</twTotPathDel><twClkSkew dest = "0.418" src = "0.437">0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth_pkt_engine/snd_user_ctrl_ack</twSrc><twDest BELType='FF'>eth_pkt_engine/tx_shift_507</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X14Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>eth_pkt_engine/snd_user_ctrl_ack</twComp><twBEL>eth_pkt_engine/snd_user_ctrl_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>172</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>eth_pkt_engine/snd_user_ctrl_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp><twBEL>eth_pkt_engine/_n3857_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">3.680</twDelInfo><twComp>eth_pkt_engine/_n3857_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>eth_pkt_engine/tx_shift&lt;507&gt;</twComp><twBEL>eth_pkt_engine/tx_shift_507</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>5.722</twRouteDel><twTotDel>7.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_xclk125_tx = PERIOD TIMEGRP &quot;clocks_xclk125_tx&quot; TS_SYSCLK_P / 0.625
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac_filter/Mshreg_dat_dly_1_89 (SLICE_X22Y3.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">mac/receive/out_dat_1</twSrc><twDest BELType="FF">mac_filter/Mshreg_dat_dly_1_89</twDest><twTotPathDel>0.340</twTotPathDel><twClkSkew dest = "0.041" src = "0.037">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mac/receive/out_dat_1</twSrc><twDest BELType='FF'>mac_filter/Mshreg_dat_dly_1_89</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X23Y4.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mac/receive/out_dat&lt;3&gt;</twComp><twBEL>mac/receive/out_dat_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y3.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.242</twDelInfo><twComp>mac/receive/out_dat&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y3.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>mac_filter/OUT_ETH_STREAM_FILT&lt;5&gt;</twComp><twBEL>mac_filter/Mshreg_dat_dly_1_89</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/trans/frm_dly_8 (SLICE_X22Y60.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">eth_pkt_engine/txcrc/out_cke</twSrc><twDest BELType="FF">mac/trans/frm_dly_8</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew dest = "0.087" src = "0.075">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth_pkt_engine/txcrc/out_cke</twSrc><twDest BELType='FF'>mac/trans/frm_dly_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X21Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>eth_pkt_engine/txcrc/out_cke</twComp><twBEL>eth_pkt_engine/txcrc/out_cke</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>eth_pkt_engine/txcrc/out_cke</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y60.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>mac/trans/frm_dly&lt;8&gt;</twComp><twBEL>mac/trans/frm_dly_8</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/trans/Mshreg_frm_dly_7 (SLICE_X22Y60.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="FF">eth_pkt_engine/txcrc/out_frm</twSrc><twDest BELType="FF">mac/trans/Mshreg_frm_dly_7</twDest><twTotPathDel>0.355</twTotPathDel><twClkSkew dest = "0.041" src = "0.037">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth_pkt_engine/txcrc/out_frm</twSrc><twDest BELType='FF'>mac/trans/Mshreg_frm_dly_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X23Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>eth_pkt_engine/txcrc/out_frm</twComp><twBEL>eth_pkt_engine/txcrc/out_frm</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y60.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>eth_pkt_engine/txcrc/out_frm</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y60.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>mac/trans/frm_dly&lt;8&gt;</twComp><twBEL>mac/trans/Mshreg_frm_dly_7</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.127</twRouteDel><twTotDel>0.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_xclk125_tx = PERIOD TIMEGRP &quot;clocks_xclk125_tx&quot; TS_SYSCLK_P / 0.625
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.155" period="8.000" constraintValue="8.000" deviceLimit="3.845" freqLimit="260.078" physResource="rx_pkt_fifo/ram/CLKA" logResource="rx_pkt_fifo/ram/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="clk125"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.155" period="8.000" constraintValue="8.000" deviceLimit="3.845" freqLimit="260.078" physResource="rx_pkt_fifo/ram/CLKB" logResource="rx_pkt_fifo/ram/CLKB" locationPin="RAMB16_X0Y8.CLKB" clockNet="clk125"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.155" period="8.000" constraintValue="8.000" deviceLimit="3.845" freqLimit="260.078" physResource="fb/Mram_eth_rd_fifo_ram/CLKA" logResource="fb/Mram_eth_rd_fifo_ram/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="clk125"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_SYSCLK_P&quot; = PERIOD &quot;SYSCLK_P&quot;  5  ns HIGH 50 %;" ScopeName="">TS_clocks_proc_clk_bufg_in = PERIOD TIMEGRP &quot;clocks_proc_clk_bufg_in&quot;         TS_SYSCLK_P / 0.3125 HIGH 50%;</twConstName><twItemCnt>1045832</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7844</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.963</twMinPer></twConstHead><twPathRptBanner iPaths="768" iCriticalPaths="0" sType="EndPoint">Paths for end point proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1 (DSP48_X0Y10.PCIN0), 768 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.037</twSlack><twSrc BELType="FF">proc/fir2d_size_x_8</twSrc><twDest BELType="DSP">proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.096</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc/fir2d_size_x_8</twSrc><twDest BELType='DSP'>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>proc/fir2d_size_x&lt;15&gt;</twComp><twBEL>proc/fir2d_size_x_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.A8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>proc/fir2d_size_x&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">6.306</twDelInfo><twComp>proc/fir2d/Maddsub_n0166</twComp><twBEL>proc/fir2d/Maddsub_n0166</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCOUT0</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twComp><twBEL>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.CLK</twSite><twDelType>Tdspdck_PCIN_CARRYOUTREG</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twComp><twBEL>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twBEL></twPathDel><twLogDel>11.514</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.037</twSlack><twSrc BELType="FF">proc/fir2d_size_x_8</twSrc><twDest BELType="DSP">proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.096</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc/fir2d_size_x_8</twSrc><twDest BELType='DSP'>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>proc/fir2d_size_x&lt;15&gt;</twComp><twBEL>proc/fir2d_size_x_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.A8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>proc/fir2d_size_x&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">6.306</twDelInfo><twComp>proc/fir2d/Maddsub_n0166</twComp><twBEL>proc/fir2d/Maddsub_n0166</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCOUT0</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twComp><twBEL>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.CLK</twSite><twDelType>Tdspdck_PCIN_CARRYOUTREG</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twComp><twBEL>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twBEL></twPathDel><twLogDel>11.514</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.037</twSlack><twSrc BELType="FF">proc/fir2d_size_x_8</twSrc><twDest BELType="DSP">proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.096</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc/fir2d_size_x_8</twSrc><twDest BELType='DSP'>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>proc/fir2d_size_x&lt;15&gt;</twComp><twBEL>proc/fir2d_size_x_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.A8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>proc/fir2d_size_x&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">6.306</twDelInfo><twComp>proc/fir2d/Maddsub_n0166</twComp><twBEL>proc/fir2d/Maddsub_n0166</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCOUT0</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twComp><twBEL>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.CLK</twSite><twDelType>Tdspdck_PCIN_CARRYOUTREG</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twComp><twBEL>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twBEL></twPathDel><twLogDel>11.514</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="768" iCriticalPaths="0" sType="EndPoint">Paths for end point proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1 (DSP48_X0Y10.PCIN1), 768 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.037</twSlack><twSrc BELType="FF">proc/fir2d_size_x_8</twSrc><twDest BELType="DSP">proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.096</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc/fir2d_size_x_8</twSrc><twDest BELType='DSP'>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>proc/fir2d_size_x&lt;15&gt;</twComp><twBEL>proc/fir2d_size_x_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.A8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>proc/fir2d_size_x&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">6.306</twDelInfo><twComp>proc/fir2d/Maddsub_n0166</twComp><twBEL>proc/fir2d/Maddsub_n0166</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCOUT1</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twComp><twBEL>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.CLK</twSite><twDelType>Tdspdck_PCIN_CARRYOUTREG</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twComp><twBEL>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twBEL></twPathDel><twLogDel>11.514</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.037</twSlack><twSrc BELType="FF">proc/fir2d_size_x_8</twSrc><twDest BELType="DSP">proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.096</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc/fir2d_size_x_8</twSrc><twDest BELType='DSP'>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>proc/fir2d_size_x&lt;15&gt;</twComp><twBEL>proc/fir2d_size_x_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.A8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>proc/fir2d_size_x&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">6.306</twDelInfo><twComp>proc/fir2d/Maddsub_n0166</twComp><twBEL>proc/fir2d/Maddsub_n0166</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCOUT1</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twComp><twBEL>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.CLK</twSite><twDelType>Tdspdck_PCIN_CARRYOUTREG</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twComp><twBEL>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twBEL></twPathDel><twLogDel>11.514</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.037</twSlack><twSrc BELType="FF">proc/fir2d_size_x_8</twSrc><twDest BELType="DSP">proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.096</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc/fir2d_size_x_8</twSrc><twDest BELType='DSP'>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>proc/fir2d_size_x&lt;15&gt;</twComp><twBEL>proc/fir2d_size_x_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.A8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>proc/fir2d_size_x&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">6.306</twDelInfo><twComp>proc/fir2d/Maddsub_n0166</twComp><twBEL>proc/fir2d/Maddsub_n0166</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCOUT1</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twComp><twBEL>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.CLK</twSite><twDelType>Tdspdck_PCIN_CARRYOUTREG</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twComp><twBEL>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twBEL></twPathDel><twLogDel>11.514</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="768" iCriticalPaths="0" sType="EndPoint">Paths for end point proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1 (DSP48_X0Y10.PCIN10), 768 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.037</twSlack><twSrc BELType="FF">proc/fir2d_size_x_8</twSrc><twDest BELType="DSP">proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.096</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc/fir2d_size_x_8</twSrc><twDest BELType='DSP'>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>proc/fir2d_size_x&lt;15&gt;</twComp><twBEL>proc/fir2d_size_x_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.A8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>proc/fir2d_size_x&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">6.306</twDelInfo><twComp>proc/fir2d/Maddsub_n0166</twComp><twBEL>proc/fir2d/Maddsub_n0166</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCOUT10</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twComp><twBEL>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCIN10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1_PCIN_10</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.CLK</twSite><twDelType>Tdspdck_PCIN_CARRYOUTREG</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twComp><twBEL>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twBEL></twPathDel><twLogDel>11.514</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.037</twSlack><twSrc BELType="FF">proc/fir2d_size_x_8</twSrc><twDest BELType="DSP">proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.096</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc/fir2d_size_x_8</twSrc><twDest BELType='DSP'>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>proc/fir2d_size_x&lt;15&gt;</twComp><twBEL>proc/fir2d_size_x_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.A8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>proc/fir2d_size_x&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">6.306</twDelInfo><twComp>proc/fir2d/Maddsub_n0166</twComp><twBEL>proc/fir2d/Maddsub_n0166</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCOUT10</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twComp><twBEL>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCIN10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1_PCIN_10</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.CLK</twSite><twDelType>Tdspdck_PCIN_CARRYOUTREG</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twComp><twBEL>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twBEL></twPathDel><twLogDel>11.514</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.037</twSlack><twSrc BELType="FF">proc/fir2d_size_x_8</twSrc><twDest BELType="DSP">proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.096</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc/fir2d_size_x_8</twSrc><twDest BELType='DSP'>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>proc/fir2d_size_x&lt;15&gt;</twComp><twBEL>proc/fir2d_size_x_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y8.A8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>proc/fir2d_size_x&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y8.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">6.306</twDelInfo><twComp>proc/fir2d/Maddsub_n0166</twComp><twBEL>proc/fir2d/Maddsub_n0166</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.PCOUT10</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twComp><twBEL>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.PCIN10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1_PCIN_10</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.CLK</twSite><twDelType>Tdspdck_PCIN_CARRYOUTREG</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twComp><twBEL>proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT&lt;15:0&gt;1</twBEL></twPathDel><twLogDel>11.514</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_proc_clk_bufg_in = PERIOD TIMEGRP &quot;clocks_proc_clk_bufg_in&quot;
        TS_SYSCLK_P / 0.3125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point proc/fir2d/b_adj_d4/Mram_ram3 (RAMB16_X1Y16.ADDRA2), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="FF">proc/fir2d/b_adj_d4/adr_1</twSrc><twDest BELType="RAM">proc/fir2d/b_adj_d4/Mram_ram3</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew dest = "0.125" src = "0.115">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>proc/fir2d/b_adj_d4/adr_1</twSrc><twDest BELType='RAM'>proc/fir2d/b_adj_d4/Mram_ram3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y33.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>proc/fir2d/b_adj_d4/adr&lt;15&gt;</twComp><twBEL>proc/fir2d/b_adj_d4/adr_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>proc/fir2d/b_adj_d4/adr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>proc/fir2d/b_adj_d4/Mram_ram3</twComp><twBEL>proc/fir2d/b_adj_d4/Mram_ram3</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.183</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA11), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">fb/proc_wr_cmd_addr_25</twSrc><twDest BELType="CPU">fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.357</twTotPathDel><twClkSkew dest = "0.124" src = "0.120">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fb/proc_wr_cmd_addr_25</twSrc><twDest BELType='CPU'>fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fb/proc_wr_cmd_addr&lt;26&gt;</twComp><twBEL>fb/proc_wr_cmd_addr_25</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDRA11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>fb/proc_wr_cmd_addr&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P4CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.227</twLogDel><twRouteDel>0.130</twRouteDel><twTotDel>0.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA9), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">fb/proc_wr_cmd_addr_23</twSrc><twDest BELType="CPU">fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.357</twTotPathDel><twClkSkew dest = "0.124" src = "0.120">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fb/proc_wr_cmd_addr_23</twSrc><twDest BELType='CPU'>fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fb/proc_wr_cmd_addr&lt;26&gt;</twComp><twBEL>fb/proc_wr_cmd_addr_23</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDRA9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>fb/proc_wr_cmd_addr&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P4CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.227</twLogDel><twRouteDel>0.130</twRouteDel><twTotDel>0.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">proc_clk</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_proc_clk_bufg_in = PERIOD TIMEGRP &quot;clocks_proc_clk_bufg_in&quot;
        TS_SYSCLK_P / 0.3125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.155" period="16.000" constraintValue="16.000" deviceLimit="3.845" freqLimit="260.078" physResource="proc/fir2d/b_adj_d4/Mram_ram3/CLKA" logResource="proc/fir2d/b_adj_d4/Mram_ram3/CLKA" locationPin="RAMB16_X1Y16.CLKA" clockNet="proc_clk"/><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.155" period="16.000" constraintValue="16.000" deviceLimit="3.845" freqLimit="260.078" physResource="proc/fir2d/b_adj_d4/Mram_ram4/CLKA" logResource="proc/fir2d/b_adj_d4/Mram_ram4/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="proc_clk"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.155" period="16.000" constraintValue="16.000" deviceLimit="3.845" freqLimit="260.078" physResource="proc/fir2d/b_adj_d4/Mram_ram5/CLKA" logResource="proc/fir2d/b_adj_d4/Mram_ram5/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="proc_clk"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_SYSCLK_P&quot; = PERIOD &quot;SYSCLK_P&quot;  5  ns HIGH 50 %;" ScopeName="">TS_clocks_clk20_bufg_in = PERIOD TIMEGRP &quot;clocks_clk20_bufg_in&quot; TS_SYSCLK_P /         0.05 HIGH 50%;</twConstName><twItemCnt>138</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>71</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>98.350</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point s6multiboot/cnt_2 (SLICE_X33Y2.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">reboot_go</twSrc><twDest BELType="FF">s6multiboot/cnt_2</twDest><twTotPathDel>3.348</twTotPathDel><twClkSkew dest = "1.634" src = "1.968">0.334</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reboot_go</twSrc><twDest BELType='FF'>s6multiboot/cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X31Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>reboot_go</twComp><twBEL>reboot_go</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y2.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>reboot_go</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y2.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>s6multiboot/cnt&lt;3&gt;</twComp><twBEL>s6multiboot/cnt_2_glue_rst</twBEL><twBEL>s6multiboot/cnt_2</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.295</twRouteDel><twTotDel>3.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk20</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point s6multiboot/cnt_3 (SLICE_X33Y2.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">reboot_go</twSrc><twDest BELType="FF">s6multiboot/cnt_3</twDest><twTotPathDel>3.137</twTotPathDel><twClkSkew dest = "1.634" src = "1.968">0.334</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reboot_go</twSrc><twDest BELType='FF'>s6multiboot/cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X31Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>reboot_go</twComp><twBEL>reboot_go</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y2.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.084</twDelInfo><twComp>reboot_go</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y2.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>s6multiboot/cnt&lt;3&gt;</twComp><twBEL>s6multiboot/cnt_3_glue_rst</twBEL><twBEL>s6multiboot/cnt_3</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.084</twRouteDel><twTotDel>3.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk20</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point s6multiboot/cnt_4 (SLICE_X33Y3.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">reboot_go</twSrc><twDest BELType="FF">s6multiboot/cnt_4</twDest><twTotPathDel>2.999</twTotPathDel><twClkSkew dest = "1.632" src = "1.968">0.336</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.254" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reboot_go</twSrc><twDest BELType='FF'>s6multiboot/cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X31Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>reboot_go</twComp><twBEL>reboot_go</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.946</twDelInfo><twComp>reboot_go</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y3.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>s6multiboot/cnt&lt;4&gt;</twComp><twBEL>s6multiboot/cnt_4_glue_rst</twBEL><twBEL>s6multiboot/cnt_4</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.946</twRouteDel><twTotDel>2.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk20</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk20_bufg_in = PERIOD TIMEGRP &quot;clocks_clk20_bufg_in&quot; TS_SYSCLK_P /
        0.05 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point s6multiboot/cnt_4 (SLICE_X33Y3.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">s6multiboot/cnt_4</twSrc><twDest BELType="FF">s6multiboot/cnt_4</twDest><twTotPathDel>0.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>s6multiboot/cnt_4</twSrc><twDest BELType='FF'>s6multiboot/cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk20</twSrcClk><twPathDel><twSite>SLICE_X33Y3.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>s6multiboot/cnt&lt;4&gt;</twComp><twBEL>s6multiboot/cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y3.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>s6multiboot/cnt&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y3.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>s6multiboot/cnt&lt;4&gt;</twComp><twBEL>s6multiboot/cnt_4_glue_rst</twBEL><twBEL>s6multiboot/cnt_4</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.036</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk20</twDestClk><twPctLog>92.0</twPctLog><twPctRoute>8.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fb/rst0_sync_r_3 (SLICE_X22Y36.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.469</twSlack><twSrc BELType="FF">fb/rst0_sync_r_2</twSrc><twDest BELType="FF">fb/rst0_sync_r_3</twDest><twTotPathDel>0.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fb/rst0_sync_r_2</twSrc><twDest BELType='FF'>fb/rst0_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk20</twSrcClk><twPathDel><twSite>SLICE_X22Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>fb/rst0_sync_r&lt;3&gt;</twComp><twBEL>fb/rst0_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y36.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.194</twDelInfo><twComp>fb/rst0_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>fb/rst0_sync_r&lt;3&gt;</twComp><twBEL>fb/rst0_sync_r_3</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk20</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fb/rst0_sync_r_21 (SLICE_X20Y37.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.487</twSlack><twSrc BELType="FF">fb/rst0_sync_r_20</twSrc><twDest BELType="FF">fb/rst0_sync_r_21</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fb/rst0_sync_r_20</twSrc><twDest BELType='FF'>fb/rst0_sync_r_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk20</twSrcClk><twPathDel><twSite>SLICE_X20Y37.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>fb/rst0_sync_r&lt;19&gt;</twComp><twBEL>fb/rst0_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>fb/rst0_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>fb/rst0_sync_r&lt;19&gt;</twComp><twBEL>fb/rst0_sync_r&lt;20&gt;_rt</twBEL><twBEL>fb/rst0_sync_r_21</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk20</twDestClk><twPctLog>73.7</twPctLog><twPctRoute>26.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="134"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk20_bufg_in = PERIOD TIMEGRP &quot;clocks_clk20_bufg_in&quot; TS_SYSCLK_P /
        0.05 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="135" type="MINPERIOD" name="Tcapper" slack="50.000" period="100.000" constraintValue="100.000" deviceLimit="50.000" freqLimit="20.000" physResource="s6multiboot/icaps6/CLK" logResource="s6multiboot/icaps6/CLK" locationPin="ICAP_X0Y0.CLK" clockNet="clk20"/><twPinLimit anchorID="136" type="MINPERIOD" name="Tbcper_I" slack="97.334" period="100.000" constraintValue="100.000" deviceLimit="2.666" freqLimit="375.094" physResource="clocks/clk20_bufg/I0" logResource="clocks/clk20_bufg/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clocks/clk20_bufg_in"/><twPinLimit anchorID="137" type="MINPERIOD" name="Tcp" slack="99.352" period="100.000" constraintValue="100.000" deviceLimit="0.648" freqLimit="1543.210" physResource="fb/rst0_sync_r&lt;19&gt;/CLK" logResource="fb/rst0_sync_r_20/CK" locationPin="SLICE_X20Y37.CLK" clockNet="clk20"/></twPinLimitRpt></twConst><twConst anchorID="138" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_SYSCLK_P&quot; = PERIOD &quot;SYSCLK_P&quot;  5  ns HIGH 50 %;" ScopeName="">TS_mcbclk_2x_180 = PERIOD TIMEGRP &quot;mcbclk_2x_180&quot; TS_SYSCLK_P / 3.125 PHASE         0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="139"><twPinLimitBanner>Component Switching Limit Checks: TS_mcbclk_2x_180 = PERIOD TIMEGRP &quot;mcbclk_2x_180&quot; TS_SYSCLK_P / 3.125 PHASE
        0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="140" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="fb/mcb3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="141" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_SYSCLK_P&quot; = PERIOD &quot;SYSCLK_P&quot;  5  ns HIGH 50 %;" ScopeName="">TS_mcbclk_2x_0 = PERIOD TIMEGRP &quot;mcbclk_2x_0&quot; TS_SYSCLK_P / 3.125 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="142"><twPinLimitBanner>Component Switching Limit Checks: TS_mcbclk_2x_0 = PERIOD TIMEGRP &quot;mcbclk_2x_0&quot; TS_SYSCLK_P / 3.125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="143" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="fb/mcb3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_PHY_RXCLK = PERIOD &quot;PHY_RXCLK&quot; 125 MHz HIGH 50%;" ScopeName="">TS_clk125_rx_bufio = PERIOD TIMEGRP &quot;clk125_rx_bufio&quot; TS_PHY_RXCLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.866</twMinPer></twConstHead><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_clk125_rx_bufio = PERIOD TIMEGRP &quot;clk125_rx_bufio&quot; TS_PHY_RXCLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Tickper" slack="6.134" period="8.000" constraintValue="8.000" deviceLimit="1.866" freqLimit="535.906" physResource="mac/receive/rxdat_inff&lt;0&gt;/CLK0" logResource="mac/receive/rxdat_inff_0/CLK0" locationPin="ILOGIC_X18Y9.CLK0" clockNet="clk125_rx_bufio"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tickper" slack="6.134" period="8.000" constraintValue="8.000" deviceLimit="1.866" freqLimit="535.906" physResource="mac/receive/rxdat_inff&lt;1&gt;/CLK0" logResource="mac/receive/rxdat_inff_1/CLK0" locationPin="ILOGIC_X18Y10.CLK0" clockNet="clk125_rx_bufio"/><twPinLimit anchorID="148" type="MINPERIOD" name="Tickper" slack="6.134" period="8.000" constraintValue="8.000" deviceLimit="1.866" freqLimit="535.906" physResource="mac/receive/rxdat_inff&lt;2&gt;/CLK0" logResource="mac/receive/rxdat_inff_2/CLK0" locationPin="ILOGIC_X18Y11.CLK0" clockNet="clk125_rx_bufio"/></twPinLimitRpt></twConst><twConst anchorID="149" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMEGRP &quot;PHY_RX_SIGS&quot; OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE &quot;PHY_RXCLK&quot; RISING;" ScopeName="">TIMEGRP &quot;PHY_RX_SIGS&quot; OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE COMP &quot;PHY_RXCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.973</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/rx_en_inff (ILOGIC_X18Y18.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstOffIn anchorID="151" twDataPathType="twDataPathMaxDelay"><twSlack>0.427</twSlack><twSrc BELType="PAD">PHY_RXCTRL_RXDV</twSrc><twDest BELType="FF">mac/receive/rx_en_inff</twDest><twClkDel>2.472</twClkDel><twClkSrc>PHY_RXCLK</twClkSrc><twClkDest>mac/receive/rx_en_inff</twClkDest><twOff>2.400</twOff><twOffSrc>PHY_RXCTRL_RXDV</twOffSrc><twOffDest>PHY_RXCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RXCTRL_RXDV</twSrc><twDest BELType='FF'>mac/receive/rx_en_inff</twDest><twLogLvls>3</twLogLvls><twSrcSite>N18.PAD</twSrcSite><twPathDel><twSite>N18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>PHY_RXCTRL_RXDV</twComp><twBEL>PHY_RXCTRL_RXDV</twBEL><twBEL>PHY_RXCTRL_RXDV_IBUF</twBEL><twBEL>ProtoComp394.IMUX.15</twBEL></twPathDel><twPathDel><twSite>IODELAY_X18Y18.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>PHY_RXCTRL_RXDV_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X18Y18.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.752</twDelInfo><twComp>mac/IODELAY2_GE_RXDV</twComp><twBEL>mac/IODELAY2_GE_RXDV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y18.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>mac/ge_rxdv_dly</twComp></twPathDel><twPathDel><twSite>ILOGIC_X18Y18.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>mac/receive/rx_en_inff</twComp><twBEL>ProtoComp403.D2OFFBYP_SRC.8</twBEL><twBEL>mac/receive/rx_en_inff</twBEL></twPathDel><twLogDel>4.321</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx_bufio</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RXCLK</twSrc><twDest BELType='FF'>mac/receive/rx_en_inff</twDest><twLogLvls>2</twLogLvls><twSrcSite>L16.PAD</twSrcSite><twPathDel><twSite>L16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PHY_RXCLK</twComp><twBEL>PHY_RXCLK</twBEL><twBEL>clocks/ibufg125rx</twBEL><twBEL>ProtoComp394.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/CLK125_RX_int</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>clocks/bufio_gmii_rx_clk</twComp><twBEL>clocks/bufio_gmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y18.CLK0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>clk125_rx_bufio</twComp></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.327</twRouteDel><twTotDel>2.472</twTotDel><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/rxdat_inff_0 (ILOGIC_X18Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstOffIn anchorID="153" twDataPathType="twDataPathMaxDelay"><twSlack>0.432</twSlack><twSrc BELType="PAD">PHY_RXD&lt;0&gt;</twSrc><twDest BELType="FF">mac/receive/rxdat_inff_0</twDest><twClkDel>2.477</twClkDel><twClkSrc>PHY_RXCLK</twClkSrc><twClkDest>mac/receive/rxdat_inff&lt;0&gt;</twClkDest><twOff>2.400</twOff><twOffSrc>PHY_RXD&lt;0&gt;</twOffSrc><twOffDest>PHY_RXCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RXD&lt;0&gt;</twSrc><twDest BELType='FF'>mac/receive/rxdat_inff_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>M14.PAD</twSrcSite><twPathDel><twSite>M14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>PHY_RXD&lt;0&gt;</twComp><twBEL>PHY_RXD&lt;0&gt;</twBEL><twBEL>PHY_RXD_0_IBUF</twBEL><twBEL>ProtoComp394.IMUX.7</twBEL></twPathDel><twPathDel><twSite>IODELAY_X18Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>PHY_RXD_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X18Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.752</twDelInfo><twComp>mac/rxd_dly[0].IODELAY2_GE_RXD</twComp><twBEL>mac/rxd_dly[0].IODELAY2_GE_RXD</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>mac/ge_rxd_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X18Y9.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>mac/receive/rxdat_inff&lt;0&gt;</twComp><twBEL>ProtoComp403.D2OFFBYP_SRC</twBEL><twBEL>mac/receive/rxdat_inff_0</twBEL></twPathDel><twLogDel>4.321</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx_bufio</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RXCLK</twSrc><twDest BELType='FF'>mac/receive/rxdat_inff_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>L16.PAD</twSrcSite><twPathDel><twSite>L16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PHY_RXCLK</twComp><twBEL>PHY_RXCLK</twBEL><twBEL>clocks/ibufg125rx</twBEL><twBEL>ProtoComp394.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/CLK125_RX_int</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>clocks/bufio_gmii_rx_clk</twComp><twBEL>clocks/bufio_gmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y9.CLK0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>clk125_rx_bufio</twComp></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.332</twRouteDel><twTotDel>2.477</twTotDel><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/rxdat_inff_1 (ILOGIC_X18Y10.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstOffIn anchorID="155" twDataPathType="twDataPathMaxDelay"><twSlack>0.432</twSlack><twSrc BELType="PAD">PHY_RXD&lt;1&gt;</twSrc><twDest BELType="FF">mac/receive/rxdat_inff_1</twDest><twClkDel>2.477</twClkDel><twClkSrc>PHY_RXCLK</twClkSrc><twClkDest>mac/receive/rxdat_inff&lt;1&gt;</twClkDest><twOff>2.400</twOff><twOffSrc>PHY_RXD&lt;1&gt;</twOffSrc><twOffDest>PHY_RXCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RXD&lt;1&gt;</twSrc><twDest BELType='FF'>mac/receive/rxdat_inff_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>U18.PAD</twSrcSite><twPathDel><twSite>U18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>PHY_RXD&lt;1&gt;</twComp><twBEL>PHY_RXD&lt;1&gt;</twBEL><twBEL>PHY_RXD_1_IBUF</twBEL><twBEL>ProtoComp394.IMUX.8</twBEL></twPathDel><twPathDel><twSite>IODELAY_X18Y10.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>PHY_RXD_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X18Y10.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.752</twDelInfo><twComp>mac/rxd_dly[1].IODELAY2_GE_RXD</twComp><twBEL>mac/rxd_dly[1].IODELAY2_GE_RXD</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y10.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>mac/ge_rxd_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X18Y10.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>mac/receive/rxdat_inff&lt;1&gt;</twComp><twBEL>ProtoComp403.D2OFFBYP_SRC.1</twBEL><twBEL>mac/receive/rxdat_inff_1</twBEL></twPathDel><twLogDel>4.321</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx_bufio</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>PHY_RXCLK</twSrc><twDest BELType='FF'>mac/receive/rxdat_inff_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>L16.PAD</twSrcSite><twPathDel><twSite>L16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PHY_RXCLK</twComp><twBEL>PHY_RXCLK</twBEL><twBEL>clocks/ibufg125rx</twBEL><twBEL>ProtoComp394.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/CLK125_RX_int</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>clocks/bufio_gmii_rx_clk</twComp><twBEL>clocks/bufio_gmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y10.CLK0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>clk125_rx_bufio</twComp></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>1.332</twRouteDel><twTotDel>2.477</twTotDel><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;PHY_RX_SIGS&quot; OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE COMP &quot;PHY_RXCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/rxdat_inff_3 (ILOGIC_X18Y12.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstOffIn anchorID="157" twDataPathType="twDataPathMinDelay"><twSlack>0.344</twSlack><twSrc BELType="PAD">PHY_RXD&lt;3&gt;</twSrc><twDest BELType="FF">mac/receive/rxdat_inff_3</twDest><twClkDel>1.296</twClkDel><twClkSrc>PHY_RXCLK</twClkSrc><twClkDest>mac/receive/rxdat_inff&lt;3&gt;</twClkDest><twOff>0.400</twOff><twOffSrc>PHY_RXD&lt;3&gt;</twOffSrc><twOffDest>PHY_RXCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PHY_RXD&lt;3&gt;</twSrc><twDest BELType='FF'>mac/receive/rxdat_inff_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>T18.PAD</twSrcSite><twPathDel><twSite>T18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>PHY_RXD&lt;3&gt;</twComp><twBEL>PHY_RXD&lt;3&gt;</twBEL><twBEL>PHY_RXD_3_IBUF</twBEL><twBEL>ProtoComp394.IMUX.10</twBEL></twPathDel><twPathDel><twSite>IODELAY_X18Y12.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>PHY_RXD_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X18Y12.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>mac/rxd_dly[3].IODELAY2_GE_RXD</twComp><twBEL>mac/rxd_dly[3].IODELAY2_GE_RXD</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y12.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>mac/ge_rxd_dly&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X18Y12.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>mac/receive/rxdat_inff&lt;3&gt;</twComp><twBEL>ProtoComp403.D2OFFBYP_SRC.3</twBEL><twBEL>mac/receive/rxdat_inff_3</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx_bufio</twDestClk><twPctLog>92.5</twPctLog><twPctRoute>7.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PHY_RXCLK</twSrc><twDest BELType='FF'>mac/receive/rxdat_inff_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>L16.PAD</twSrcSite><twPathDel><twSite>L16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PHY_RXCLK</twComp><twBEL>PHY_RXCLK</twBEL><twBEL>clocks/ibufg125rx</twBEL><twBEL>ProtoComp394.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clocks/CLK125_RX_int</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>clocks/bufio_gmii_rx_clk</twComp><twBEL>clocks/bufio_gmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y12.CLK0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clk125_rx_bufio</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.820</twRouteDel><twTotDel>1.296</twTotDel><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/rxdat_inff_4 (ILOGIC_X18Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstOffIn anchorID="159" twDataPathType="twDataPathMinDelay"><twSlack>0.344</twSlack><twSrc BELType="PAD">PHY_RXD&lt;4&gt;</twSrc><twDest BELType="FF">mac/receive/rxdat_inff_4</twDest><twClkDel>1.296</twClkDel><twClkSrc>PHY_RXCLK</twClkSrc><twClkDest>mac/receive/rxdat_inff&lt;4&gt;</twClkDest><twOff>0.400</twOff><twOffSrc>PHY_RXD&lt;4&gt;</twOffSrc><twOffDest>PHY_RXCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PHY_RXD&lt;4&gt;</twSrc><twDest BELType='FF'>mac/receive/rxdat_inff_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>T17.PAD</twSrcSite><twPathDel><twSite>T17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>PHY_RXD&lt;4&gt;</twComp><twBEL>PHY_RXD&lt;4&gt;</twBEL><twBEL>PHY_RXD_4_IBUF</twBEL><twBEL>ProtoComp394.IMUX.11</twBEL></twPathDel><twPathDel><twSite>IODELAY_X18Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>PHY_RXD_4_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X18Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>mac/rxd_dly[4].IODELAY2_GE_RXD</twComp><twBEL>mac/rxd_dly[4].IODELAY2_GE_RXD</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>mac/ge_rxd_dly&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X18Y13.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>mac/receive/rxdat_inff&lt;4&gt;</twComp><twBEL>ProtoComp403.D2OFFBYP_SRC.4</twBEL><twBEL>mac/receive/rxdat_inff_4</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx_bufio</twDestClk><twPctLog>92.5</twPctLog><twPctRoute>7.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PHY_RXCLK</twSrc><twDest BELType='FF'>mac/receive/rxdat_inff_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>L16.PAD</twSrcSite><twPathDel><twSite>L16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PHY_RXCLK</twComp><twBEL>PHY_RXCLK</twBEL><twBEL>clocks/ibufg125rx</twBEL><twBEL>ProtoComp394.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clocks/CLK125_RX_int</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>clocks/bufio_gmii_rx_clk</twComp><twBEL>clocks/bufio_gmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y13.CLK0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clk125_rx_bufio</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.820</twRouteDel><twTotDel>1.296</twTotDel><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mac/receive/rxdat_inff_5 (ILOGIC_X18Y14.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstOffIn anchorID="161" twDataPathType="twDataPathMinDelay"><twSlack>0.344</twSlack><twSrc BELType="PAD">PHY_RXD&lt;5&gt;</twSrc><twDest BELType="FF">mac/receive/rxdat_inff_5</twDest><twClkDel>1.296</twClkDel><twClkSrc>PHY_RXCLK</twClkSrc><twClkDest>mac/receive/rxdat_inff&lt;5&gt;</twClkDest><twOff>0.400</twOff><twOffSrc>PHY_RXD&lt;5&gt;</twOffSrc><twOffDest>PHY_RXCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PHY_RXD&lt;5&gt;</twSrc><twDest BELType='FF'>mac/receive/rxdat_inff_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>N16.PAD</twSrcSite><twPathDel><twSite>N16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>PHY_RXD&lt;5&gt;</twComp><twBEL>PHY_RXD&lt;5&gt;</twBEL><twBEL>PHY_RXD_5_IBUF</twBEL><twBEL>ProtoComp394.IMUX.12</twBEL></twPathDel><twPathDel><twSite>IODELAY_X18Y14.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>PHY_RXD_5_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X18Y14.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>mac/rxd_dly[5].IODELAY2_GE_RXD</twComp><twBEL>mac/rxd_dly[5].IODELAY2_GE_RXD</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y14.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>mac/ge_rxd_dly&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X18Y14.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>mac/receive/rxdat_inff&lt;5&gt;</twComp><twBEL>ProtoComp403.D2OFFBYP_SRC.5</twBEL><twBEL>mac/receive/rxdat_inff_5</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125_rx_bufio</twDestClk><twPctLog>92.5</twPctLog><twPctRoute>7.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>PHY_RXCLK</twSrc><twDest BELType='FF'>mac/receive/rxdat_inff_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>L16.PAD</twSrcSite><twPathDel><twSite>L16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>PHY_RXCLK</twComp><twBEL>PHY_RXCLK</twBEL><twBEL>clocks/ibufg125rx</twBEL><twBEL>ProtoComp394.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>clocks/CLK125_RX_int</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y13.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>clocks/bufio_gmii_rx_clk</twComp><twBEL>clocks/bufio_gmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X18Y14.CLK0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clk125_rx_bufio</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.820</twRouteDel><twTotDel>1.296</twTotDel><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="162"><twConstRollup name="TS_SYSCLK_P" fullName="TS_SYSCLK_P = PERIOD TIMEGRP &quot;SYSCLK_P&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="4.997" errors="0" errorRollup="0" items="0" itemsRollup="1078261"/><twConstRollup name="TS_clocks_calib_clk_bufg_in" fullName="TS_clocks_calib_clk_bufg_in = PERIOD TIMEGRP &quot;clocks_calib_clk_bufg_in&quot;         TS_SYSCLK_P / 0.25 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="12.719" actualRollup="N/A" errors="0" errorRollup="0" items="4356" itemsRollup="0"/><twConstRollup name="TS_clocks_xclk125_tx" fullName="TS_clocks_xclk125_tx = PERIOD TIMEGRP &quot;clocks_xclk125_tx&quot; TS_SYSCLK_P / 0.625         HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.738" actualRollup="N/A" errors="0" errorRollup="0" items="27935" itemsRollup="0"/><twConstRollup name="TS_clocks_proc_clk_bufg_in" fullName="TS_clocks_proc_clk_bufg_in = PERIOD TIMEGRP &quot;clocks_proc_clk_bufg_in&quot;         TS_SYSCLK_P / 0.3125 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="12.963" actualRollup="N/A" errors="0" errorRollup="0" items="1045832" itemsRollup="0"/><twConstRollup name="TS_clocks_clk20_bufg_in" fullName="TS_clocks_clk20_bufg_in = PERIOD TIMEGRP &quot;clocks_clk20_bufg_in&quot; TS_SYSCLK_P /         0.05 HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="98.350" actualRollup="N/A" errors="0" errorRollup="0" items="138" itemsRollup="0"/><twConstRollup name="TS_mcbclk_2x_180" fullName="TS_mcbclk_2x_180 = PERIOD TIMEGRP &quot;mcbclk_2x_180&quot; TS_SYSCLK_P / 3.125 PHASE         0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mcbclk_2x_0" fullName="TS_mcbclk_2x_0 = PERIOD TIMEGRP &quot;mcbclk_2x_0&quot; TS_SYSCLK_P / 3.125 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="163"><twConstRollup name="TS_PHY_RXCLK" fullName="TS_PHY_RXCLK = PERIOD TIMEGRP &quot;PHY_RXCLK&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.785" actualRollup="1.866" errors="0" errorRollup="0" items="345" itemsRollup="0"/><twConstRollup name="TS_clk125_rx_bufio" fullName="TS_clk125_rx_bufio = PERIOD TIMEGRP &quot;clk125_rx_bufio&quot; TS_PHY_RXCLK HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="1.866" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="164">0</twUnmetConstCnt><twDataSheet anchorID="165" twNameLen="15"><twSUH2ClkList anchorID="166" twDestWidth="15" twPhaseWidth="15"><twDest>PHY_RXCLK</twDest><twSUH2Clk ><twSrc>PHY_RXCTRL_RXDV</twSrc><twSUHTime twInternalClk ="clk125_rx_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.973</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.047</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk125_rx_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.968</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk125_rx_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.968</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk125_rx_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.968</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk125_rx_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.056</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk125_rx_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.056</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk125_rx_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.056</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk125_rx_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.056</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>PHY_RXD&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk125_rx_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.056</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="167" twDestWidth="9"><twDest>PHY_RXCLK</twDest><twClk2SU><twSrc>PHY_RXCLK</twSrc><twRiseRise>5.785</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="168" twDestWidth="8"><twDest>SYSCLK_N</twDest><twClk2SU><twSrc>SYSCLK_N</twSrc><twRiseRise>13.977</twRiseRise></twClk2SU><twClk2SU><twSrc>SYSCLK_P</twSrc><twRiseRise>13.977</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="169" twDestWidth="8"><twDest>SYSCLK_P</twDest><twClk2SU><twSrc>SYSCLK_N</twSrc><twRiseRise>13.977</twRiseRise></twClk2SU><twClk2SU><twSrc>SYSCLK_P</twSrc><twRiseRise>13.977</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="170" twDestWidth="15" twWorstWindow="2.029" twWorstSetup="1.973" twWorstHold="0.056" twWorstSetupSlack="0.427" twWorstHoldSlack="0.344" ><twConstName>TIMEGRP &quot;PHY_RX_SIGS&quot; OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE COMP &quot;PHY_RXCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>PHY_RXCTRL_RXDV</twSrc><twSUHSlackTime twSetupSlack = "0.427" twHoldSlack = "0.353" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.973</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.047</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.432" twHoldSlack = "0.348" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.968</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.052</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.432" twHoldSlack = "0.348" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.968</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.052</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.432" twHoldSlack = "0.348" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.968</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.052</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.436" twHoldSlack = "0.344" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.056</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.436" twHoldSlack = "0.344" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.056</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.436" twHoldSlack = "0.344" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.056</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.436" twHoldSlack = "0.344" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.056</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>PHY_RXD&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.436" twHoldSlack = "0.344" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.056</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="171"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1078615</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>20318</twConnCnt></twConstCov><twStats anchorID="172"><twMinPer>98.350</twMinPer><twFootnote number="1" /><twMaxFreq>10.168</twMaxFreq><twMinInBeforeClk>1.973</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Feb 15 15:10:09 2011 </twTimestamp></twFoot><twClientInfo anchorID="173"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 187 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
