vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Mux_IP_Catalog/Mux_IP_Catalog.v
source_file = 1, C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Mux_IP_Catalog/MyMux.v
source_file = 1, C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Mux_IP_Catalog/MyMux.qip
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Mux_IP_Catalog/db/mux_7rc.tdf
design_name = Mux_IP_Catalog
instance = comp, F_aoutput, F~output, Mux_IP_Catalog, 1
instance = comp, B_ainput, B~input, Mux_IP_Catalog, 1
instance = comp, C_ainput, C~input, Mux_IP_Catalog, 1
instance = comp, A_ainput, A~input, Mux_IP_Catalog, 1
instance = comp, u0_aLPM_MUX_component_aauto_generated_aresult_node_a0_a_a0, u0|LPM_MUX_component|auto_generated|result_node[0]~0, Mux_IP_Catalog, 1
design_name = hard_block
instance = comp, a_aALTERA_ASDO_DATA1_a_aibuf, ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, a_aALTERA_FLASH_nCE_nCSO_a_aibuf, ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, a_aALTERA_DATA0_a_aibuf, ~ALTERA_DATA0~~ibuf, hard_block, 1
