// Seed: 609272874
module module_0 (
    output uwire id_0
);
  assign id_0 = 1'd0;
  tri1 id_2 = id_2 && 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input uwire id_2,
    output wand id_3,
    output tri1 id_4,
    input logic id_5,
    output logic id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri id_9,
    input uwire id_10,
    input logic id_11
);
  id_13(
      .id_0(id_6), .id_1(1), .id_2(1), .id_3(1'h0 - 1), .id_4(1'b0), .id_5(id_11), .id_6(id_8)
  ); module_0(
      id_3
  );
  always @(1) begin
    id_0 <= id_5;
    id_6 = 1;
    id_6 = #0 id_11;
  end
endmodule
