-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compute_layer_0_0_0_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_16_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_17_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_18_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_19_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_20_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_21_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_22_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_23_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_24_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_25_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_26_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_27_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_28_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_29_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_30_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_31_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of compute_layer_0_0_0_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv28_FFFFE92 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111010010010";
    constant ap_const_lv28_FFFFE4A : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111001001010";
    constant ap_const_lv26_3FFFF97 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111110010111";
    constant ap_const_lv28_FFFFE73 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111001110011";
    constant ap_const_lv28_FFFFED4 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111011010100";
    constant ap_const_lv28_FFFFEB6 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111010110110";
    constant ap_const_lv28_FFFFEB3 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111010110011";
    constant ap_const_lv27_7FFFF5C : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111101011100";
    constant ap_const_lv28_FFFFE87 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111010000111";
    constant ap_const_lv27_F2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000011110010";
    constant ap_const_lv27_7FFFF0B : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111100001011";
    constant ap_const_lv27_7FFFF4B : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111101001011";
    constant ap_const_lv26_5C : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001011100";
    constant ap_const_lv26_4A : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001001010";
    constant ap_const_lv27_7FFFF52 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111101010010";
    constant ap_const_lv25_32 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000110010";
    constant ap_const_lv24_1D : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000011101";
    constant ap_const_lv27_BF : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010111111";
    constant ap_const_lv24_19 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000011001";
    constant ap_const_lv27_9F : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010011111";
    constant ap_const_lv27_7FFFF71 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111101110001";
    constant ap_const_lv26_3FFFF9F : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111110011111";
    constant ap_const_lv27_7FFFF46 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111101000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv16_FF86 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110000110";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal reg_973 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal reg_977 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_981 : STD_LOGIC_VECTOR (17 downto 0);
    signal reg_985 : STD_LOGIC_VECTOR (17 downto 0);
    signal reg_989 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_993 : STD_LOGIC_VECTOR (17 downto 0);
    signal reg_997 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP1_V_1_cast_fu_1001_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal OP1_V_3_cast_fu_1006_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal OP1_V_5_cast_fu_1011_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal OP1_V_7_cast_fu_1016_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal OP1_V_8_cast_fu_1021_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal OP1_V_9_cast_fu_1026_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal OP1_V_cast_fu_1031_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal OP1_V_11_cast_fu_1036_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal OP1_V_13_cast_fu_1041_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal OP1_V_14_cast_fu_1046_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal OP1_V_16_cast_fu_1051_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal OP1_V_17_cast_fu_1056_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal OP1_V_19_cast_fu_1061_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal OP1_V_20_cast_fu_1066_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal OP1_V_21_cast_fu_1071_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal OP1_V_22_cast_fu_1076_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_5_reg_1855 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_3_2_reg_1860 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_s_reg_1865 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_2_reg_1870 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_10_reg_1875 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1880 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_reg_1885 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_18_reg_1890 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_24_reg_1895 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_45_reg_1900 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP1_V_23_cast_fu_1369_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal OP1_V_24_cast_fu_1374_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal OP1_V_25_cast_fu_1379_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal OP1_V_26_cast_fu_1384_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_35_reg_1925 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP1_V_28_cast_fu_1429_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal OP1_V_29_cast_fu_1434_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal OP1_V_30_cast_fu_1439_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_reg_1945 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_reg_1950 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_27_reg_1955 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_3_reg_1960 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp7_fu_1556_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp7_reg_1965 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp8_fu_1562_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp8_reg_1970 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp9_fu_1568_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp9_reg_1975 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp17_fu_1574_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp17_reg_1980 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_1985 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_fu_1642_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp14_reg_1990 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp18_fu_1657_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp18_reg_1995 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp28_fu_1669_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp28_reg_2000 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_fu_1711_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp21_reg_2005 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp31_fu_1750_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp31_reg_2010 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_enable_reg_pp0_iter0_preg : STD_LOGIC := '0';
    signal ap_port_reg_data_0_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_2_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_4_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_6_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_11_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_13_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_14_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_15_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_16_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_17_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_18_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_19_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_20_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_21_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_22_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_23_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_24_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_25_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_26_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_27_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_28_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_29_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_30_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_port_reg_data_31_V_read : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_402_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_402_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_403_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_403_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_404_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_404_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_405_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_405_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_406_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_406_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_407_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_407_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_408_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_408_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_409_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_409_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_409_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_408_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_402_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_404_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_405_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_403_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_963_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_406_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_shl10_fu_1081_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl12_fu_1093_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl14_cast_fu_1101_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl12_cast_fu_1089_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_s_fu_1105_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl9_fu_1121_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_shl11_fu_1133_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl11_cast_fu_1141_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_shl9_cast_fu_1129_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_1_fu_1145_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_shl7_fu_1171_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl8_fu_1183_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl7_cast_fu_1179_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl8_cast_fu_1191_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_fu_1195_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl5_fu_1211_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl6_fu_1223_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_shl5_cast_fu_1219_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl6_cast_fu_1231_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_6_fu_1235_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_407_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_shl4_fu_1265_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl4_cast_fu_1273_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal OP1_V_10_cast_fu_1261_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_10_fu_1277_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl3_fu_1297_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl3_cast_fu_1305_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_neg_fu_1309_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal OP1_V_12_cast_fu_1293_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_12_fu_1315_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl2_fu_1341_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl2_cast_fu_1349_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_17_fu_1353_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_shl_fu_1389_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl1_fu_1401_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl_cast_fu_1397_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl1_cast_fu_1409_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_26_fu_1413_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_20_fu_1474_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_25_fu_1484_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_46_fu_1497_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_46_fu_1497_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_27_fu_1511_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_6_fu_1444_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_9_fu_1447_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1_fu_1451_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp2_fu_1527_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_fu_1521_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_3_fu_1454_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_7_fu_1457_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_11_fu_1461_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp5_fu_1544_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp4_fu_1538_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_fu_1550_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp3_fu_1532_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_13_fu_1464_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_15_fu_1467_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_fu_1471_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_28_cast_fu_1494_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_cast_fu_1507_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_1596_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_47_fu_1606_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_47_fu_1606_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_19_fu_1580_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_21_fu_1583_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_fu_1586_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp12_fu_1630_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp11_fu_1624_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp13_fu_1636_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp10_fu_1620_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_26_fu_1593_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp17_cast_fu_1654_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp16_fu_1648_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_3_15_cast_fu_1590_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp27_fu_1663_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_cast_fu_1616_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_1675_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_30_fu_1678_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp20_fu_1706_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp19_fu_1700_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_fu_1682_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_34_fu_1686_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_36_fu_1690_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp24_fu_1723_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp23_fu_1717_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_fu_1693_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_40_fu_1696_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp28_cast_fu_1741_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp26_fu_1735_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp29_fu_1744_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp25_fu_1729_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp22_fu_1760_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp30_fu_1764_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp15_fu_1756_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;
    signal ap_pipeline_start_pp0 : STD_LOGIC;

    component myproject_mul_18scud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_18sfYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component myproject_mul_18shbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component myproject_mul_18skbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;



begin
    myproject_mul_18scud_x_U83 : component myproject_mul_18scud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_402_p0,
        din1 => grp_fu_402_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_402_p2);

    myproject_mul_18scud_x_U84 : component myproject_mul_18scud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_403_p0,
        din1 => grp_fu_403_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_403_p2);

    myproject_mul_18scud_x_U85 : component myproject_mul_18scud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_404_p0,
        din1 => grp_fu_404_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_404_p2);

    myproject_mul_18sfYi_x_U86 : component myproject_mul_18sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_405_p0,
        din1 => grp_fu_405_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_405_p2);

    myproject_mul_18shbi_x_U87 : component myproject_mul_18shbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_406_p0,
        din1 => grp_fu_406_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_406_p2);

    myproject_mul_18shbi_x_U88 : component myproject_mul_18shbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_407_p0,
        din1 => grp_fu_407_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_407_p2);

    myproject_mul_18skbM_x_U89 : component myproject_mul_18skbM
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_408_p0,
        din1 => grp_fu_408_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_408_p2);

    myproject_mul_18shbi_x_U90 : component myproject_mul_18shbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_409_p0,
        din1 => grp_fu_409_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_409_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_preg <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter0_preg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_port_reg_data_0_V_read <= data_0_V_read;
                ap_port_reg_data_11_V_read <= data_11_V_read;
                ap_port_reg_data_13_V_read <= data_13_V_read;
                ap_port_reg_data_14_V_read <= data_14_V_read;
                ap_port_reg_data_15_V_read <= data_15_V_read;
                ap_port_reg_data_16_V_read <= data_16_V_read;
                ap_port_reg_data_17_V_read <= data_17_V_read;
                ap_port_reg_data_18_V_read <= data_18_V_read;
                ap_port_reg_data_19_V_read <= data_19_V_read;
                ap_port_reg_data_20_V_read <= data_20_V_read;
                ap_port_reg_data_21_V_read <= data_21_V_read;
                ap_port_reg_data_22_V_read <= data_22_V_read;
                ap_port_reg_data_23_V_read <= data_23_V_read;
                ap_port_reg_data_24_V_read <= data_24_V_read;
                ap_port_reg_data_25_V_read <= data_25_V_read;
                ap_port_reg_data_26_V_read <= data_26_V_read;
                ap_port_reg_data_27_V_read <= data_27_V_read;
                ap_port_reg_data_28_V_read <= data_28_V_read;
                ap_port_reg_data_29_V_read <= data_29_V_read;
                ap_port_reg_data_2_V_read <= data_2_V_read;
                ap_port_reg_data_30_V_read <= data_30_V_read;
                ap_port_reg_data_31_V_read <= data_31_V_read;
                ap_port_reg_data_4_V_read <= data_4_V_read;
                ap_port_reg_data_6_V_read <= data_6_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then
                reg_973 <= grp_fu_409_p2(26 downto 10);
                reg_977 <= grp_fu_408_p2(26 downto 10);
                reg_985 <= grp_fu_404_p2(27 downto 10);
                reg_993 <= grp_fu_403_p2(27 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then
                reg_981 <= grp_fu_402_p2(27 downto 10);
                reg_989 <= grp_fu_405_p2(26 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then
                reg_997 <= grp_fu_963_p1(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                tmp14_reg_1990 <= tmp14_fu_1642_p2;
                tmp18_reg_1995 <= tmp18_fu_1657_p2;
                tmp28_reg_2000 <= tmp28_fu_1669_p2;
                tmp_37_reg_1985 <= tmp_37_fu_1596_p1(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                tmp17_reg_1980 <= tmp17_fu_1574_p2;
                tmp7_reg_1965 <= tmp7_fu_1556_p2;
                tmp8_reg_1970 <= tmp8_fu_1562_p2;
                tmp9_reg_1975 <= tmp9_fu_1568_p2;
                tmp_20_reg_1945 <= tmp_20_fu_1474_p1(26 downto 10);
                tmp_25_reg_1950 <= tmp_25_fu_1484_p1(23 downto 10);
                tmp_27_reg_1955 <= tmp_27_fu_1511_p1(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then
                tmp21_reg_2005 <= tmp21_fu_1711_p2;
                tmp31_reg_2010 <= tmp31_fu_1750_p2;
                tmp_10_reg_1875 <= p_Val2_6_fu_1235_p2(25 downto 10);
                tmp_12_reg_1880 <= grp_fu_407_p2(26 downto 10);
                tmp_16_reg_1885 <= p_Val2_10_fu_1277_p2(24 downto 10);
                tmp_18_reg_1890 <= p_Val2_12_fu_1315_p2(20 downto 10);
                tmp_24_reg_1895 <= ap_port_reg_data_16_V_read(17 downto 3);
                tmp_2_reg_1870 <= p_Val2_4_fu_1195_p2(24 downto 10);
                tmp_35_reg_1925 <= p_Val2_26_fu_1413_p2(25 downto 10);
                tmp_3_2_reg_1860 <= p_Val2_1_fu_1145_p2(27 downto 10);
                tmp_45_reg_1900 <= p_Val2_17_fu_1353_p2(21 downto 10);
                tmp_5_reg_1855 <= p_Val2_s_fu_1105_p2(24 downto 10);
                tmp_s_reg_1865 <= grp_fu_406_p2(26 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                tmp_3_3_reg_1960 <= grp_fu_403_p2(27 downto 10);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_pipeline_idle_pp0, ap_pipeline_start_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_logic_1 = ap_pipeline_idle_pp0)) and not((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_pipeline_start_pp0))) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_pipeline_idle_pp0)) or (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_pipeline_start_pp0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
            when ap_ST_fsm_pp0_stage2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
        OP1_V_10_cast_fu_1261_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_11_V_read),25));

        OP1_V_11_cast_fu_1036_p1 <= std_logic_vector(resize(signed(data_12_V_read),28));

        OP1_V_12_cast_fu_1293_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_13_V_read),21));

        OP1_V_13_cast_fu_1041_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_14_V_read),27));

        OP1_V_14_cast_fu_1046_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_15_V_read),26));

        OP1_V_16_cast_fu_1051_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_17_V_read),24));

        OP1_V_17_cast_fu_1056_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_18_V_read),28));

        OP1_V_19_cast_fu_1061_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_20_V_read),25));

        OP1_V_1_cast_fu_1001_p1 <= std_logic_vector(resize(signed(data_1_V_read),27));

        OP1_V_20_cast_fu_1066_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_21_V_read),26));

        OP1_V_21_cast_fu_1071_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_22_V_read),27));

        OP1_V_22_cast_fu_1076_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_23_V_read),28));

        OP1_V_23_cast_fu_1369_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_24_V_read),28));

        OP1_V_24_cast_fu_1374_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_25_V_read),28));

        OP1_V_25_cast_fu_1379_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_26_V_read),26));

        OP1_V_26_cast_fu_1384_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_27_V_read),27));

        OP1_V_28_cast_fu_1429_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_29_V_read),26));

        OP1_V_29_cast_fu_1434_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_30_V_read),27));

        OP1_V_30_cast_fu_1439_p1 <= std_logic_vector(resize(signed(ap_port_reg_data_31_V_read),24));

        OP1_V_3_cast_fu_1006_p1 <= std_logic_vector(resize(signed(data_3_V_read),27));

        OP1_V_5_cast_fu_1011_p1 <= std_logic_vector(resize(signed(data_5_V_read),27));

        OP1_V_7_cast_fu_1016_p1 <= std_logic_vector(resize(signed(data_7_V_read),28));

        OP1_V_8_cast_fu_1021_p1 <= std_logic_vector(resize(signed(data_8_V_read),27));

        OP1_V_9_cast_fu_1026_p1 <= std_logic_vector(resize(signed(data_9_V_read),28));

        OP1_V_cast_fu_1031_p1 <= std_logic_vector(resize(signed(data_10_V_read),27));

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2 downto 2);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_preg)
    begin
        if ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_preg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_pipeline_start_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_1 = ap_start))) then 
            ap_pipeline_start_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_start_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= std_logic_vector(unsigned(tmp30_fu_1764_p2) + unsigned(tmp15_fu_1756_p2));

    grp_fu_402_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, OP1_V_7_cast_fu_1016_p1, OP1_V_17_cast_fu_1056_p1, OP1_V_28_cast_fu_1429_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_402_p0 <= OP1_V_28_cast_fu_1429_p1(18 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_402_p0 <= OP1_V_17_cast_fu_1056_p1(18 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_402_p0 <= OP1_V_7_cast_fu_1016_p1(18 - 1 downto 0);
            else 
                grp_fu_402_p0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_402_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_402_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_402_p1 <= ap_const_lv26_3FFFF97(10 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_402_p1 <= ap_const_lv28_FFFFE4A(10 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_402_p1 <= ap_const_lv28_FFFFE92(10 - 1 downto 0);
            else 
                grp_fu_402_p1 <= "XXXXXXXXXX";
            end if;
        else 
            grp_fu_402_p1 <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_fu_403_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, OP1_V_11_cast_fu_1036_p1, OP1_V_22_cast_fu_1076_p1, OP1_V_23_cast_fu_1369_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_403_p0 <= OP1_V_23_cast_fu_1369_p1(18 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_403_p0 <= OP1_V_22_cast_fu_1076_p1(18 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_403_p0 <= OP1_V_11_cast_fu_1036_p1(18 - 1 downto 0);
            else 
                grp_fu_403_p0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_403_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_403_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_403_p1 <= ap_const_lv28_FFFFEB6(10 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_403_p1 <= ap_const_lv28_FFFFED4(10 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_403_p1 <= ap_const_lv28_FFFFE73(10 - 1 downto 0);
            else 
                grp_fu_403_p1 <= "XXXXXXXXXX";
            end if;
        else 
            grp_fu_403_p1 <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_fu_404_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, OP1_V_9_cast_fu_1026_p1, OP1_V_13_cast_fu_1041_p1, OP1_V_24_cast_fu_1374_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_404_p0 <= OP1_V_24_cast_fu_1374_p1(18 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_404_p0 <= OP1_V_13_cast_fu_1041_p1(18 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_404_p0 <= OP1_V_9_cast_fu_1026_p1(18 - 1 downto 0);
            else 
                grp_fu_404_p0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_404_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_404_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_404_p1 <= ap_const_lv28_FFFFE87(10 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_404_p1 <= ap_const_lv27_7FFFF5C(10 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_404_p1 <= ap_const_lv28_FFFFEB3(10 - 1 downto 0);
            else 
                grp_fu_404_p1 <= "XXXXXXXXXX";
            end if;
        else 
            grp_fu_404_p1 <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_fu_405_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, OP1_V_cast_fu_1031_p1, OP1_V_21_cast_fu_1071_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_405_p0 <= OP1_V_21_cast_fu_1071_p1(18 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_405_p0 <= OP1_V_cast_fu_1031_p1(18 - 1 downto 0);
            else 
                grp_fu_405_p0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_405_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_405_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_405_p1 <= ap_const_lv27_7FFFF0B(10 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_405_p1 <= ap_const_lv27_F2(10 - 1 downto 0);
            else 
                grp_fu_405_p1 <= "XXXXXXXXXX";
            end if;
        else 
            grp_fu_405_p1 <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_fu_406_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, OP1_V_3_cast_fu_1006_p1, OP1_V_14_cast_fu_1046_p1, OP1_V_25_cast_fu_1379_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_406_p0 <= OP1_V_25_cast_fu_1379_p1(18 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_406_p0 <= OP1_V_14_cast_fu_1046_p1(18 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_406_p0 <= OP1_V_3_cast_fu_1006_p1(18 - 1 downto 0);
            else 
                grp_fu_406_p0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_406_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_406_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_406_p1 <= ap_const_lv26_4A(9 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_406_p1 <= ap_const_lv26_5C(9 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_406_p1 <= ap_const_lv27_7FFFF4B(9 - 1 downto 0);
            else 
                grp_fu_406_p1 <= "XXXXXXXXX";
            end if;
        else 
            grp_fu_406_p1 <= "XXXXXXXXX";
        end if; 
    end process;


    grp_fu_407_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, OP1_V_8_cast_fu_1021_p1, OP1_V_19_cast_fu_1061_p1, OP1_V_30_cast_fu_1439_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_407_p0 <= OP1_V_30_cast_fu_1439_p1(18 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_407_p0 <= OP1_V_19_cast_fu_1061_p1(18 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_407_p0 <= OP1_V_8_cast_fu_1021_p1(18 - 1 downto 0);
            else 
                grp_fu_407_p0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_407_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_407_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_407_p1 <= ap_const_lv24_1D(9 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_407_p1 <= ap_const_lv25_32(9 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_407_p1 <= ap_const_lv27_7FFFF52(9 - 1 downto 0);
            else 
                grp_fu_407_p1 <= "XXXXXXXXX";
            end if;
        else 
            grp_fu_407_p1 <= "XXXXXXXXX";
        end if; 
    end process;


    grp_fu_408_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, OP1_V_5_cast_fu_1011_p1, OP1_V_16_cast_fu_1051_p1, OP1_V_26_cast_fu_1384_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_408_p0 <= OP1_V_26_cast_fu_1384_p1(18 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_408_p0 <= OP1_V_16_cast_fu_1051_p1(18 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_408_p0 <= OP1_V_5_cast_fu_1011_p1(18 - 1 downto 0);
            else 
                grp_fu_408_p0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_408_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_408_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_408_p1 <= ap_const_lv27_9F(9 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_408_p1 <= ap_const_lv24_19(9 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_408_p1 <= ap_const_lv27_BF(9 - 1 downto 0);
            else 
                grp_fu_408_p1 <= "XXXXXXXXX";
            end if;
        else 
            grp_fu_408_p1 <= "XXXXXXXXX";
        end if; 
    end process;


    grp_fu_409_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, OP1_V_1_cast_fu_1001_p1, OP1_V_20_cast_fu_1066_p1, OP1_V_29_cast_fu_1434_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_409_p0 <= OP1_V_29_cast_fu_1434_p1(18 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_409_p0 <= OP1_V_20_cast_fu_1066_p1(18 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_409_p0 <= OP1_V_1_cast_fu_1001_p1(18 - 1 downto 0);
            else 
                grp_fu_409_p0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_409_p0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_409_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                grp_fu_409_p1 <= ap_const_lv27_7FFFF46(9 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                grp_fu_409_p1 <= ap_const_lv26_3FFFF9F(9 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                grp_fu_409_p1 <= ap_const_lv27_7FFFF71(9 - 1 downto 0);
            else 
                grp_fu_409_p1 <= "XXXXXXXXX";
            end if;
        else 
            grp_fu_409_p1 <= "XXXXXXXXX";
        end if; 
    end process;

    grp_fu_963_p1 <= grp_fu_406_p2(26 - 1 downto 0);
    p_Val2_10_fu_1277_p2 <= std_logic_vector(signed(p_shl4_cast_fu_1273_p1) + signed(OP1_V_10_cast_fu_1261_p1));
    p_Val2_12_fu_1315_p2 <= std_logic_vector(unsigned(p_neg_fu_1309_p2) - unsigned(OP1_V_12_cast_fu_1293_p1));
    p_Val2_17_fu_1353_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(p_shl2_cast_fu_1349_p1));
    p_Val2_1_fu_1145_p2 <= std_logic_vector(signed(p_shl11_cast_fu_1141_p1) - signed(p_shl9_cast_fu_1129_p1));
    p_Val2_26_fu_1413_p2 <= std_logic_vector(signed(p_shl_cast_fu_1397_p1) - signed(p_shl1_cast_fu_1409_p1));
    p_Val2_4_fu_1195_p2 <= std_logic_vector(signed(p_shl7_cast_fu_1179_p1) + signed(p_shl8_cast_fu_1191_p1));
    p_Val2_6_fu_1235_p2 <= std_logic_vector(signed(p_shl5_cast_fu_1219_p1) + signed(p_shl6_cast_fu_1231_p1));
    p_Val2_s_fu_1105_p2 <= std_logic_vector(signed(p_shl14_cast_fu_1101_p1) - signed(p_shl12_cast_fu_1089_p1));
    p_neg_fu_1309_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(p_shl3_cast_fu_1305_p1));
    p_shl10_fu_1081_p3 <= (ap_port_reg_data_0_V_read & ap_const_lv6_0);
        p_shl11_cast_fu_1141_p1 <= std_logic_vector(resize(signed(p_shl11_fu_1133_p3),28));

    p_shl11_fu_1133_p3 <= (ap_port_reg_data_2_V_read & ap_const_lv6_0);
        p_shl12_cast_fu_1089_p1 <= std_logic_vector(resize(signed(p_shl10_fu_1081_p3),25));

    p_shl12_fu_1093_p3 <= (ap_port_reg_data_0_V_read & ap_const_lv2_0);
        p_shl14_cast_fu_1101_p1 <= std_logic_vector(resize(signed(p_shl12_fu_1093_p3),25));

        p_shl1_cast_fu_1409_p1 <= std_logic_vector(resize(signed(p_shl1_fu_1401_p3),26));

    p_shl1_fu_1401_p3 <= (ap_port_reg_data_28_V_read & ap_const_lv3_0);
        p_shl2_cast_fu_1349_p1 <= std_logic_vector(resize(signed(p_shl2_fu_1341_p3),22));

    p_shl2_fu_1341_p3 <= (ap_port_reg_data_19_V_read & ap_const_lv3_0);
        p_shl3_cast_fu_1305_p1 <= std_logic_vector(resize(signed(p_shl3_fu_1297_p3),21));

    p_shl3_fu_1297_p3 <= (ap_port_reg_data_13_V_read & ap_const_lv2_0);
        p_shl4_cast_fu_1273_p1 <= std_logic_vector(resize(signed(p_shl4_fu_1265_p3),25));

    p_shl4_fu_1265_p3 <= (ap_port_reg_data_11_V_read & ap_const_lv6_0);
        p_shl5_cast_fu_1219_p1 <= std_logic_vector(resize(signed(p_shl5_fu_1211_p3),26));

    p_shl5_fu_1211_p3 <= (ap_port_reg_data_6_V_read & ap_const_lv7_0);
        p_shl6_cast_fu_1231_p1 <= std_logic_vector(resize(signed(p_shl6_fu_1223_p3),26));

    p_shl6_fu_1223_p3 <= (ap_port_reg_data_6_V_read & ap_const_lv5_0);
        p_shl7_cast_fu_1179_p1 <= std_logic_vector(resize(signed(p_shl7_fu_1171_p3),25));

    p_shl7_fu_1171_p3 <= (ap_port_reg_data_4_V_read & ap_const_lv6_0);
        p_shl8_cast_fu_1191_p1 <= std_logic_vector(resize(signed(p_shl8_fu_1183_p3),25));

    p_shl8_fu_1183_p3 <= (ap_port_reg_data_4_V_read & ap_const_lv1_0);
        p_shl9_cast_fu_1129_p1 <= std_logic_vector(resize(signed(p_shl9_fu_1121_p3),28));

    p_shl9_fu_1121_p3 <= (ap_port_reg_data_2_V_read & ap_const_lv9_0);
        p_shl_cast_fu_1397_p1 <= std_logic_vector(resize(signed(p_shl_fu_1389_p3),26));

    p_shl_fu_1389_p3 <= (ap_port_reg_data_28_V_read & ap_const_lv7_0);
    tmp10_fu_1620_p2 <= std_logic_vector(unsigned(tmp9_reg_1975) + unsigned(tmp8_reg_1970));
    tmp11_fu_1624_p2 <= std_logic_vector(unsigned(reg_993) + unsigned(tmp_19_fu_1580_p1));
    tmp12_fu_1630_p2 <= std_logic_vector(signed(tmp_21_fu_1583_p1) + signed(tmp_23_fu_1586_p1));
    tmp13_fu_1636_p2 <= std_logic_vector(unsigned(tmp12_fu_1630_p2) + unsigned(tmp11_fu_1624_p2));
    tmp14_fu_1642_p2 <= std_logic_vector(unsigned(tmp13_fu_1636_p2) + unsigned(tmp10_fu_1620_p2));
    tmp15_fu_1756_p2 <= std_logic_vector(unsigned(tmp14_reg_1990) + unsigned(tmp7_reg_1965));
    tmp16_fu_1648_p2 <= std_logic_vector(signed(tmp_26_fu_1593_p1) + signed(reg_981));
        tmp17_cast_fu_1654_p1 <= std_logic_vector(resize(signed(tmp17_reg_1980),18));

    tmp17_fu_1574_p2 <= std_logic_vector(signed(tmp_28_cast_fu_1494_p1) + signed(tmp_30_cast_fu_1507_p1));
    tmp18_fu_1657_p2 <= std_logic_vector(signed(tmp17_cast_fu_1654_p1) + signed(tmp16_fu_1648_p2));
    tmp19_fu_1700_p2 <= std_logic_vector(signed(tmp_28_fu_1675_p1) + signed(tmp_30_fu_1678_p1));
    tmp1_fu_1521_p2 <= std_logic_vector(signed(tmp_6_fu_1444_p1) + signed(tmp_9_fu_1447_p1));
    tmp20_fu_1706_p2 <= std_logic_vector(unsigned(tmp_3_3_reg_1960) + unsigned(reg_993));
    tmp21_fu_1711_p2 <= std_logic_vector(unsigned(tmp20_fu_1706_p2) + unsigned(tmp19_fu_1700_p2));
    tmp22_fu_1760_p2 <= std_logic_vector(unsigned(tmp21_reg_2005) + unsigned(tmp18_reg_1995));
    tmp23_fu_1717_p2 <= std_logic_vector(unsigned(reg_985) + unsigned(tmp_32_fu_1682_p1));
    tmp24_fu_1723_p2 <= std_logic_vector(signed(tmp_34_fu_1686_p1) + signed(tmp_36_fu_1690_p1));
    tmp25_fu_1729_p2 <= std_logic_vector(unsigned(tmp24_fu_1723_p2) + unsigned(tmp23_fu_1717_p2));
    tmp26_fu_1735_p2 <= std_logic_vector(signed(tmp_38_fu_1693_p1) + signed(tmp_40_fu_1696_p1));
    tmp27_fu_1663_p2 <= std_logic_vector(signed(tmp_3_15_cast_fu_1590_p1) + signed(ap_const_lv16_FF86));
        tmp28_cast_fu_1741_p1 <= std_logic_vector(resize(signed(tmp28_reg_2000),18));

    tmp28_fu_1669_p2 <= std_logic_vector(unsigned(tmp27_fu_1663_p2) + unsigned(tmp_46_cast_fu_1616_p1));
    tmp29_fu_1744_p2 <= std_logic_vector(signed(tmp28_cast_fu_1741_p1) + signed(tmp26_fu_1735_p2));
    tmp2_fu_1527_p2 <= std_logic_vector(unsigned(tmp_3_2_reg_1860) + unsigned(tmp_1_fu_1451_p1));
    tmp30_fu_1764_p2 <= std_logic_vector(unsigned(tmp31_reg_2010) + unsigned(tmp22_fu_1760_p2));
    tmp31_fu_1750_p2 <= std_logic_vector(unsigned(tmp29_fu_1744_p2) + unsigned(tmp25_fu_1729_p2));
    tmp3_fu_1532_p2 <= std_logic_vector(unsigned(tmp2_fu_1527_p2) + unsigned(tmp1_fu_1521_p2));
    tmp4_fu_1538_p2 <= std_logic_vector(signed(tmp_3_fu_1454_p1) + signed(tmp_7_fu_1457_p1));
    tmp5_fu_1544_p2 <= std_logic_vector(signed(tmp_11_fu_1461_p1) + signed(reg_981));
    tmp6_fu_1550_p2 <= std_logic_vector(unsigned(tmp5_fu_1544_p2) + unsigned(tmp4_fu_1538_p2));
    tmp7_fu_1556_p2 <= std_logic_vector(unsigned(tmp6_fu_1550_p2) + unsigned(tmp3_fu_1532_p2));
    tmp8_fu_1562_p2 <= std_logic_vector(signed(tmp_13_fu_1464_p1) + signed(reg_985));
    tmp9_fu_1568_p2 <= std_logic_vector(signed(tmp_15_fu_1467_p1) + signed(tmp_17_fu_1471_p1));
        tmp_11_fu_1461_p1 <= std_logic_vector(resize(signed(tmp_10_reg_1875),18));

        tmp_13_fu_1464_p1 <= std_logic_vector(resize(signed(tmp_12_reg_1880),18));

        tmp_15_fu_1467_p1 <= std_logic_vector(resize(signed(reg_989),18));

        tmp_17_fu_1471_p1 <= std_logic_vector(resize(signed(tmp_16_reg_1885),18));

        tmp_19_fu_1580_p1 <= std_logic_vector(resize(signed(tmp_18_reg_1890),18));

        tmp_1_fu_1451_p1 <= std_logic_vector(resize(signed(tmp_s_reg_1865),18));

    tmp_20_fu_1474_p1 <= grp_fu_404_p2(27 - 1 downto 0);
        tmp_21_fu_1583_p1 <= std_logic_vector(resize(signed(tmp_20_reg_1945),18));

        tmp_23_fu_1586_p1 <= std_logic_vector(resize(signed(reg_997),18));

    tmp_25_fu_1484_p1 <= grp_fu_408_p2(24 - 1 downto 0);
        tmp_26_fu_1593_p1 <= std_logic_vector(resize(signed(tmp_25_reg_1950),18));

    tmp_27_fu_1511_p1 <= grp_fu_409_p2(26 - 1 downto 0);
        tmp_28_cast_fu_1494_p1 <= std_logic_vector(resize(signed(tmp_45_reg_1900),16));

        tmp_28_fu_1675_p1 <= std_logic_vector(resize(signed(tmp_27_reg_1955),18));

        tmp_30_cast_fu_1507_p1 <= std_logic_vector(resize(signed(tmp_46_fu_1497_p4),16));

        tmp_30_fu_1678_p1 <= std_logic_vector(resize(signed(reg_989),18));

        tmp_32_fu_1682_p1 <= std_logic_vector(resize(signed(reg_997),18));

        tmp_34_fu_1686_p1 <= std_logic_vector(resize(signed(reg_977),18));

        tmp_36_fu_1690_p1 <= std_logic_vector(resize(signed(tmp_35_reg_1925),18));

    tmp_37_fu_1596_p1 <= grp_fu_402_p2(26 - 1 downto 0);
        tmp_38_fu_1693_p1 <= std_logic_vector(resize(signed(tmp_37_reg_1985),18));

        tmp_3_15_cast_fu_1590_p1 <= std_logic_vector(resize(signed(tmp_24_reg_1895),16));

        tmp_3_fu_1454_p1 <= std_logic_vector(resize(signed(tmp_2_reg_1870),18));

        tmp_40_fu_1696_p1 <= std_logic_vector(resize(signed(reg_973),18));

        tmp_46_cast_fu_1616_p1 <= std_logic_vector(resize(signed(tmp_47_fu_1606_p4),16));

    tmp_46_fu_1497_p1 <= grp_fu_407_p2(25 - 1 downto 0);
    tmp_46_fu_1497_p4 <= tmp_46_fu_1497_p1(24 downto 10);
    tmp_47_fu_1606_p1 <= grp_fu_407_p2(24 - 1 downto 0);
    tmp_47_fu_1606_p4 <= tmp_47_fu_1606_p1(23 downto 10);
        tmp_6_fu_1444_p1 <= std_logic_vector(resize(signed(tmp_5_reg_1855),18));

        tmp_7_fu_1457_p1 <= std_logic_vector(resize(signed(reg_977),18));

        tmp_9_fu_1447_p1 <= std_logic_vector(resize(signed(reg_973),18));

end behav;
