;
; File Name: cyfitterrv.inc
; Description:
;
;
;-------------------------------------------------------------------------------
; Copyright (2019-2021) Cypress Semiconductor Corporation (an Infineon company) 
; or an affiliate of Cypress Semiconductor Corporation.
;
; Licensed under the Apache License, Version 2.0 (the "License"); you may
; not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
; http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
; WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_1__0__MASK EQU 0x20
Pin_1__0__PC EQU CYREG_PRT0_PC5
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 5
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x20
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 5
Pin_1__SLW EQU CYREG_PRT0_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT3_PC1
Pin_2__0__PORT EQU 3
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT3_AG
Pin_2__AMUX EQU CYREG_PRT3_AMUX
Pin_2__BIE EQU CYREG_PRT3_BIE
Pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_2__BYP EQU CYREG_PRT3_BYP
Pin_2__CTL EQU CYREG_PRT3_CTL
Pin_2__DM0 EQU CYREG_PRT3_DM0
Pin_2__DM1 EQU CYREG_PRT3_DM1
Pin_2__DM2 EQU CYREG_PRT3_DM2
Pin_2__DR EQU CYREG_PRT3_DR
Pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 3
Pin_2__PRT EQU CYREG_PRT3_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_2__PS EQU CYREG_PRT3_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT3_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_3__0__MASK EQU 0x40
Pin_3__0__PC EQU CYREG_PRT0_PC6
Pin_3__0__PORT EQU 0
Pin_3__0__SHIFT EQU 6
Pin_3__AG EQU CYREG_PRT0_AG
Pin_3__AMUX EQU CYREG_PRT0_AMUX
Pin_3__BIE EQU CYREG_PRT0_BIE
Pin_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_3__BYP EQU CYREG_PRT0_BYP
Pin_3__CTL EQU CYREG_PRT0_CTL
Pin_3__DM0 EQU CYREG_PRT0_DM0
Pin_3__DM1 EQU CYREG_PRT0_DM1
Pin_3__DM2 EQU CYREG_PRT0_DM2
Pin_3__DR EQU CYREG_PRT0_DR
Pin_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_3__MASK EQU 0x40
Pin_3__PORT EQU 0
Pin_3__PRT EQU CYREG_PRT0_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_3__PS EQU CYREG_PRT0_PS
Pin_3__SHIFT EQU 6
Pin_3__SLW EQU CYREG_PRT0_SLW

; Pin_4
Pin_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_4__0__MASK EQU 0x80
Pin_4__0__PC EQU CYREG_PRT3_PC7
Pin_4__0__PORT EQU 3
Pin_4__0__SHIFT EQU 7
Pin_4__AG EQU CYREG_PRT3_AG
Pin_4__AMUX EQU CYREG_PRT3_AMUX
Pin_4__BIE EQU CYREG_PRT3_BIE
Pin_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_4__BYP EQU CYREG_PRT3_BYP
Pin_4__CTL EQU CYREG_PRT3_CTL
Pin_4__DM0 EQU CYREG_PRT3_DM0
Pin_4__DM1 EQU CYREG_PRT3_DM1
Pin_4__DM2 EQU CYREG_PRT3_DM2
Pin_4__DR EQU CYREG_PRT3_DR
Pin_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_4__MASK EQU 0x80
Pin_4__PORT EQU 3
Pin_4__PRT EQU CYREG_PRT3_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_4__PS EQU CYREG_PRT3_PS
Pin_4__SHIFT EQU 7
Pin_4__SLW EQU CYREG_PRT3_SLW

; Pin_5
Pin_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_5__0__MASK EQU 0x01
Pin_5__0__PC EQU CYREG_PRT0_PC0
Pin_5__0__PORT EQU 0
Pin_5__0__SHIFT EQU 0
Pin_5__AG EQU CYREG_PRT0_AG
Pin_5__AMUX EQU CYREG_PRT0_AMUX
Pin_5__BIE EQU CYREG_PRT0_BIE
Pin_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_5__BYP EQU CYREG_PRT0_BYP
Pin_5__CTL EQU CYREG_PRT0_CTL
Pin_5__DM0 EQU CYREG_PRT0_DM0
Pin_5__DM1 EQU CYREG_PRT0_DM1
Pin_5__DM2 EQU CYREG_PRT0_DM2
Pin_5__DR EQU CYREG_PRT0_DR
Pin_5__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_5__MASK EQU 0x01
Pin_5__PORT EQU 0
Pin_5__PRT EQU CYREG_PRT0_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_5__PS EQU CYREG_PRT0_PS
Pin_5__SHIFT EQU 0
Pin_5__SLW EQU CYREG_PRT0_SLW

; SWDIO
SWDIO__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SWDIO__0__MASK EQU 0x04
SWDIO__0__PC EQU CYREG_PRT12_PC2
SWDIO__0__PORT EQU 12
SWDIO__0__SHIFT EQU 2
SWDIO__AG EQU CYREG_PRT12_AG
SWDIO__BIE EQU CYREG_PRT12_BIE
SWDIO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SWDIO__BYP EQU CYREG_PRT12_BYP
SWDIO__DM0 EQU CYREG_PRT12_DM0
SWDIO__DM1 EQU CYREG_PRT12_DM1
SWDIO__DM2 EQU CYREG_PRT12_DM2
SWDIO__DR EQU CYREG_PRT12_DR
SWDIO__INP_DIS EQU CYREG_PRT12_INP_DIS
SWDIO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SWDIO__MASK EQU 0x04
SWDIO__PORT EQU 12
SWDIO__PRT EQU CYREG_PRT12_PRT
SWDIO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SWDIO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SWDIO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SWDIO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SWDIO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SWDIO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SWDIO__PS EQU CYREG_PRT12_PS
SWDIO__SHIFT EQU 2
SWDIO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SWDIO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SWDIO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SWDIO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SWDIO__SLW EQU CYREG_PRT12_SLW

; USBFS
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_arb_int__INTC_MASK EQU 0x400000
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 6
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_bus_reset__INTC_MASK EQU 0x800000
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 6
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_dp_int__INTC_MASK EQU 0x1000
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 6
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_0__INTC_MASK EQU 0x1000000
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 6
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_1__INTC_MASK EQU 0x10
USBFS_ep_1__INTC_NUMBER EQU 4
USBFS_ep_1__INTC_PRIOR_NUM EQU 6
USBFS_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBFS_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_2__INTC_MASK EQU 0x20
USBFS_ep_2__INTC_NUMBER EQU 5
USBFS_ep_2__INTC_PRIOR_NUM EQU 6
USBFS_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBFS_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_3__INTC_MASK EQU 0x40
USBFS_ep_3__INTC_NUMBER EQU 6
USBFS_ep_3__INTC_PRIOR_NUM EQU 6
USBFS_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBFS_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_4__INTC_MASK EQU 0x80
USBFS_ep_4__INTC_NUMBER EQU 7
USBFS_ep_4__INTC_PRIOR_NUM EQU 6
USBFS_ep_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBFS_ep_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_5__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_5__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_5__INTC_MASK EQU 0x100
USBFS_ep_5__INTC_NUMBER EQU 8
USBFS_ep_5__INTC_PRIOR_NUM EQU 7
USBFS_ep_5__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBFS_ep_5__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_5__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_6__INTC_MASK EQU 0x200
USBFS_ep_6__INTC_NUMBER EQU 9
USBFS_ep_6__INTC_PRIOR_NUM EQU 6
USBFS_ep_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
USBFS_ep_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_7__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_7__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_7__INTC_MASK EQU 0x400
USBFS_ep_7__INTC_NUMBER EQU 10
USBFS_ep_7__INTC_PRIOR_NUM EQU 6
USBFS_ep_7__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
USBFS_ep_7__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_7__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ord_int__INTC_MASK EQU 0x2000000
USBFS_ord_int__INTC_NUMBER EQU 25
USBFS_ord_int__INTC_PRIOR_NUM EQU 6
USBFS_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBFS_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_sof_int__INTC_MASK EQU 0x200000
USBFS_sof_int__INTC_NUMBER EQU 21
USBFS_sof_int__INTC_PRIOR_NUM EQU 6
USBFS_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBFS_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USBFS_VBUS__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
USBFS_VBUS__0__MASK EQU 0x80
USBFS_VBUS__0__PC EQU CYREG_PRT1_PC7
USBFS_VBUS__0__PORT EQU 1
USBFS_VBUS__0__SHIFT EQU 7
USBFS_VBUS__AG EQU CYREG_PRT1_AG
USBFS_VBUS__AMUX EQU CYREG_PRT1_AMUX
USBFS_VBUS__BIE EQU CYREG_PRT1_BIE
USBFS_VBUS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
USBFS_VBUS__BYP EQU CYREG_PRT1_BYP
USBFS_VBUS__CTL EQU CYREG_PRT1_CTL
USBFS_VBUS__DM0 EQU CYREG_PRT1_DM0
USBFS_VBUS__DM1 EQU CYREG_PRT1_DM1
USBFS_VBUS__DM2 EQU CYREG_PRT1_DM2
USBFS_VBUS__DR EQU CYREG_PRT1_DR
USBFS_VBUS__INP_DIS EQU CYREG_PRT1_INP_DIS
USBFS_VBUS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
USBFS_VBUS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
USBFS_VBUS__LCD_EN EQU CYREG_PRT1_LCD_EN
USBFS_VBUS__MASK EQU 0x80
USBFS_VBUS__PORT EQU 1
USBFS_VBUS__PRT EQU CYREG_PRT1_PRT
USBFS_VBUS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
USBFS_VBUS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
USBFS_VBUS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
USBFS_VBUS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
USBFS_VBUS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
USBFS_VBUS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
USBFS_VBUS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
USBFS_VBUS__PS EQU CYREG_PRT1_PS
USBFS_VBUS__SHIFT EQU 7
USBFS_VBUS__SLW EQU CYREG_PRT1_SLW

; SWDCLK
SWDCLK__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
SWDCLK__0__MASK EQU 0x08
SWDCLK__0__PC EQU CYREG_PRT12_PC3
SWDCLK__0__PORT EQU 12
SWDCLK__0__SHIFT EQU 3
SWDCLK__AG EQU CYREG_PRT12_AG
SWDCLK__BIE EQU CYREG_PRT12_BIE
SWDCLK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SWDCLK__BYP EQU CYREG_PRT12_BYP
SWDCLK__DM0 EQU CYREG_PRT12_DM0
SWDCLK__DM1 EQU CYREG_PRT12_DM1
SWDCLK__DM2 EQU CYREG_PRT12_DM2
SWDCLK__DR EQU CYREG_PRT12_DR
SWDCLK__INP_DIS EQU CYREG_PRT12_INP_DIS
SWDCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SWDCLK__MASK EQU 0x08
SWDCLK__PORT EQU 12
SWDCLK__PRT EQU CYREG_PRT12_PRT
SWDCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SWDCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SWDCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SWDCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SWDCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SWDCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SWDCLK__PS EQU CYREG_PRT12_PS
SWDCLK__SHIFT EQU 3
SWDCLK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SWDCLK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SWDCLK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SWDCLK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SWDCLK__SLW EQU CYREG_PRT12_SLW

; ADC_SAR
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_Bypass__0__MASK EQU 0x10
ADC_SAR_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_Bypass__0__PORT EQU 0
ADC_SAR_Bypass__0__SHIFT EQU 4
ADC_SAR_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_Bypass__MASK EQU 0x10
ADC_SAR_Bypass__PORT EQU 0
ADC_SAR_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_Bypass__SHIFT EQU 4
ADC_SAR_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_IRQ__INTC_MASK EQU 0x01
ADC_SAR_IRQ__INTC_NUMBER EQU 0
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
Clock_1__CFG3_PHASE_DLY_MASK EQU 0x0F
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Clock_1__PM_STBY_MSK EQU 0x01

; I2C_POT
I2C_POT_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_POT_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_POT_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_POT_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_POT_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_POT_I2C_FF__D EQU CYREG_I2C_D
I2C_POT_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_POT_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_POT_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_POT_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_POT_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_POT_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_POT_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_POT_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_POT_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_POT_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_POT_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_POT_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_POT_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_POT_I2C_IRQ__INTC_NUMBER EQU 15
I2C_POT_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_POT_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_POT_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_POT_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_UDB
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB06_A0
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB06_A1
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB06_D0
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB06_D1
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB06_F0
I2C_UDB_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB06_F1
I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
I2C_UDB_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
I2C_UDB_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
I2C_UDB_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
I2C_UDB_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
I2C_UDB_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
I2C_UDB_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
I2C_UDB_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
I2C_UDB_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
I2C_UDB_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
I2C_UDB_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
I2C_UDB_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_UDB_bI2C_UDB_StsReg__0__POS EQU 0
I2C_UDB_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_UDB_bI2C_UDB_StsReg__1__POS EQU 1
I2C_UDB_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_UDB_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
I2C_UDB_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_UDB_bI2C_UDB_StsReg__2__POS EQU 2
I2C_UDB_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_UDB_bI2C_UDB_StsReg__3__POS EQU 3
I2C_UDB_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_UDB_bI2C_UDB_StsReg__4__POS EQU 4
I2C_UDB_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_UDB_bI2C_UDB_StsReg__5__POS EQU 5
I2C_UDB_bI2C_UDB_StsReg__6__MASK EQU 0x40
I2C_UDB_bI2C_UDB_StsReg__6__POS EQU 6
I2C_UDB_bI2C_UDB_StsReg__MASK EQU 0x7F
I2C_UDB_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
I2C_UDB_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_UDB_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB03_CTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
I2C_UDB_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_UDB_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_UDB_I2C_IRQ__INTC_MASK EQU 0x02
I2C_UDB_I2C_IRQ__INTC_NUMBER EQU 1
I2C_UDB_I2C_IRQ__INTC_PRIOR_NUM EQU 5
I2C_UDB_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
I2C_UDB_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_UDB_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED_8Hz
LED_8Hz__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
LED_8Hz__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
LED_8Hz__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
LED_8Hz__CFG2_SRC_SEL_MASK EQU 0x07
LED_8Hz__INDEX EQU 0x07
LED_8Hz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LED_8Hz__PM_ACT_MSK EQU 0x80
LED_8Hz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LED_8Hz__PM_STBY_MSK EQU 0x80

; LED_Red
LED_Red__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
LED_Red__0__MASK EQU 0x08
LED_Red__0__PC EQU CYREG_PRT1_PC3
LED_Red__0__PORT EQU 1
LED_Red__0__SHIFT EQU 3
LED_Red__AG EQU CYREG_PRT1_AG
LED_Red__AMUX EQU CYREG_PRT1_AMUX
LED_Red__BIE EQU CYREG_PRT1_BIE
LED_Red__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_Red__BYP EQU CYREG_PRT1_BYP
LED_Red__CTL EQU CYREG_PRT1_CTL
LED_Red__DM0 EQU CYREG_PRT1_DM0
LED_Red__DM1 EQU CYREG_PRT1_DM1
LED_Red__DM2 EQU CYREG_PRT1_DM2
LED_Red__DR EQU CYREG_PRT1_DR
LED_Red__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_Red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_Red__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_Red__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_Red__MASK EQU 0x08
LED_Red__PORT EQU 1
LED_Red__PRT EQU CYREG_PRT1_PRT
LED_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_Red__PS EQU CYREG_PRT1_PS
LED_Red__SHIFT EQU 3
LED_Red__SLW EQU CYREG_PRT1_SLW

; SPIM_HW
SPIM_HW_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_HW_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_HW_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_HW_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_HW_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_HW_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_HW_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_HW_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_HW_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_HW_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_HW_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIM_HW_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_HW_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIM_HW_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_HW_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_HW_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_HW_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIM_HW_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_HW_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_HW_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_HW_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_HW_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_HW_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_HW_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_HW_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_HW_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_HW_BSPIM_CtrlReg__1__MASK EQU 0x02
SPIM_HW_BSPIM_CtrlReg__1__POS EQU 1
SPIM_HW_BSPIM_CtrlReg__2__MASK EQU 0x04
SPIM_HW_BSPIM_CtrlReg__2__POS EQU 2
SPIM_HW_BSPIM_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_HW_BSPIM_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
SPIM_HW_BSPIM_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SPIM_HW_BSPIM_CtrlReg__COUNT_REG EQU CYREG_B1_UDB11_CTL
SPIM_HW_BSPIM_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SPIM_HW_BSPIM_CtrlReg__MASK EQU 0x06
SPIM_HW_BSPIM_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_HW_BSPIM_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_HW_BSPIM_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
SPIM_HW_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_HW_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_HW_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_HW_BSPIM_RxStsReg__4__POS EQU 4
SPIM_HW_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_HW_BSPIM_RxStsReg__5__POS EQU 5
SPIM_HW_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_HW_BSPIM_RxStsReg__6__POS EQU 6
SPIM_HW_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_HW_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_HW_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_HW_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SPIM_HW_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SPIM_HW_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB11_A0
SPIM_HW_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB11_A1
SPIM_HW_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SPIM_HW_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB11_D0
SPIM_HW_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB11_D1
SPIM_HW_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIM_HW_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SPIM_HW_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB11_F0
SPIM_HW_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB11_F1
SPIM_HW_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_HW_BSPIM_TxStsReg__0__POS EQU 0
SPIM_HW_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_HW_BSPIM_TxStsReg__1__POS EQU 1
SPIM_HW_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_HW_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIM_HW_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_HW_BSPIM_TxStsReg__2__POS EQU 2
SPIM_HW_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_HW_BSPIM_TxStsReg__3__POS EQU 3
SPIM_HW_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_HW_BSPIM_TxStsReg__4__POS EQU 4
SPIM_HW_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_HW_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIM_HW_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_HW_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST

; SWDXRES
SWDXRES__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SWDXRES__0__MASK EQU 0x10
SWDXRES__0__PC EQU CYREG_PRT12_PC4
SWDXRES__0__PORT EQU 12
SWDXRES__0__SHIFT EQU 4
SWDXRES__AG EQU CYREG_PRT12_AG
SWDXRES__BIE EQU CYREG_PRT12_BIE
SWDXRES__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SWDXRES__BYP EQU CYREG_PRT12_BYP
SWDXRES__DM0 EQU CYREG_PRT12_DM0
SWDXRES__DM1 EQU CYREG_PRT12_DM1
SWDXRES__DM2 EQU CYREG_PRT12_DM2
SWDXRES__DR EQU CYREG_PRT12_DR
SWDXRES__INP_DIS EQU CYREG_PRT12_INP_DIS
SWDXRES__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SWDXRES__MASK EQU 0x10
SWDXRES__PORT EQU 12
SWDXRES__PRT EQU CYREG_PRT12_PRT
SWDXRES__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SWDXRES__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SWDXRES__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SWDXRES__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SWDXRES__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SWDXRES__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SWDXRES__PS EQU CYREG_PRT12_PS
SWDXRES__SHIFT EQU 4
SWDXRES__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SWDXRES__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SWDXRES__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SWDXRES__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SWDXRES__SLW EQU CYREG_PRT12_SLW

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC0_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC0_TST

; VDAC8_2
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC1_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_2_viDAC8__TST EQU CYREG_DAC1_TST

; SPI_MISO
SPI_MISO__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SPI_MISO__0__MASK EQU 0x20
SPI_MISO__0__PC EQU CYREG_PRT12_PC5
SPI_MISO__0__PORT EQU 12
SPI_MISO__0__SHIFT EQU 5
SPI_MISO__AG EQU CYREG_PRT12_AG
SPI_MISO__BIE EQU CYREG_PRT12_BIE
SPI_MISO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SPI_MISO__BYP EQU CYREG_PRT12_BYP
SPI_MISO__DM0 EQU CYREG_PRT12_DM0
SPI_MISO__DM1 EQU CYREG_PRT12_DM1
SPI_MISO__DM2 EQU CYREG_PRT12_DM2
SPI_MISO__DR EQU CYREG_PRT12_DR
SPI_MISO__INP_DIS EQU CYREG_PRT12_INP_DIS
SPI_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SPI_MISO__MASK EQU 0x20
SPI_MISO__PORT EQU 12
SPI_MISO__PRT EQU CYREG_PRT12_PRT
SPI_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SPI_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SPI_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SPI_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SPI_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SPI_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SPI_MISO__PS EQU CYREG_PRT12_PS
SPI_MISO__SHIFT EQU 5
SPI_MISO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SPI_MISO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SPI_MISO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SPI_MISO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SPI_MISO__SLW EQU CYREG_PRT12_SLW

; SPI_MOSI
SPI_MOSI__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
SPI_MOSI__0__MASK EQU 0x02
SPI_MOSI__0__PC EQU CYREG_IO_PC_PRT15_PC1
SPI_MOSI__0__PORT EQU 15
SPI_MOSI__0__SHIFT EQU 1
SPI_MOSI__AG EQU CYREG_PRT15_AG
SPI_MOSI__AMUX EQU CYREG_PRT15_AMUX
SPI_MOSI__BIE EQU CYREG_PRT15_BIE
SPI_MOSI__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SPI_MOSI__BYP EQU CYREG_PRT15_BYP
SPI_MOSI__CTL EQU CYREG_PRT15_CTL
SPI_MOSI__DM0 EQU CYREG_PRT15_DM0
SPI_MOSI__DM1 EQU CYREG_PRT15_DM1
SPI_MOSI__DM2 EQU CYREG_PRT15_DM2
SPI_MOSI__DR EQU CYREG_PRT15_DR
SPI_MOSI__INP_DIS EQU CYREG_PRT15_INP_DIS
SPI_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SPI_MOSI__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SPI_MOSI__LCD_EN EQU CYREG_PRT15_LCD_EN
SPI_MOSI__MASK EQU 0x02
SPI_MOSI__PORT EQU 15
SPI_MOSI__PRT EQU CYREG_PRT15_PRT
SPI_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SPI_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SPI_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SPI_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SPI_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SPI_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SPI_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SPI_MOSI__PS EQU CYREG_PRT15_PS
SPI_MOSI__SHIFT EQU 1
SPI_MOSI__SLW EQU CYREG_PRT15_SLW

; SPI_SCLK
SPI_SCLK__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
SPI_SCLK__0__MASK EQU 0x04
SPI_SCLK__0__PC EQU CYREG_IO_PC_PRT15_PC2
SPI_SCLK__0__PORT EQU 15
SPI_SCLK__0__SHIFT EQU 2
SPI_SCLK__AG EQU CYREG_PRT15_AG
SPI_SCLK__AMUX EQU CYREG_PRT15_AMUX
SPI_SCLK__BIE EQU CYREG_PRT15_BIE
SPI_SCLK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SPI_SCLK__BYP EQU CYREG_PRT15_BYP
SPI_SCLK__CTL EQU CYREG_PRT15_CTL
SPI_SCLK__DM0 EQU CYREG_PRT15_DM0
SPI_SCLK__DM1 EQU CYREG_PRT15_DM1
SPI_SCLK__DM2 EQU CYREG_PRT15_DM2
SPI_SCLK__DR EQU CYREG_PRT15_DR
SPI_SCLK__INP_DIS EQU CYREG_PRT15_INP_DIS
SPI_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SPI_SCLK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SPI_SCLK__LCD_EN EQU CYREG_PRT15_LCD_EN
SPI_SCLK__MASK EQU 0x04
SPI_SCLK__PORT EQU 15
SPI_SCLK__PRT EQU CYREG_PRT15_PRT
SPI_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SPI_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SPI_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SPI_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SPI_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SPI_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SPI_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SPI_SCLK__PS EQU CYREG_PRT15_PS
SPI_SCLK__SHIFT EQU 2
SPI_SCLK__SLW EQU CYREG_PRT15_SLW

; SPI_SS_0
SPI_SS_0__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
SPI_SS_0__0__MASK EQU 0x08
SPI_SS_0__0__PC EQU CYREG_IO_PC_PRT15_PC3
SPI_SS_0__0__PORT EQU 15
SPI_SS_0__0__SHIFT EQU 3
SPI_SS_0__AG EQU CYREG_PRT15_AG
SPI_SS_0__AMUX EQU CYREG_PRT15_AMUX
SPI_SS_0__BIE EQU CYREG_PRT15_BIE
SPI_SS_0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SPI_SS_0__BYP EQU CYREG_PRT15_BYP
SPI_SS_0__CTL EQU CYREG_PRT15_CTL
SPI_SS_0__DM0 EQU CYREG_PRT15_DM0
SPI_SS_0__DM1 EQU CYREG_PRT15_DM1
SPI_SS_0__DM2 EQU CYREG_PRT15_DM2
SPI_SS_0__DR EQU CYREG_PRT15_DR
SPI_SS_0__INP_DIS EQU CYREG_PRT15_INP_DIS
SPI_SS_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SPI_SS_0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SPI_SS_0__LCD_EN EQU CYREG_PRT15_LCD_EN
SPI_SS_0__MASK EQU 0x08
SPI_SS_0__PORT EQU 15
SPI_SS_0__PRT EQU CYREG_PRT15_PRT
SPI_SS_0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SPI_SS_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SPI_SS_0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SPI_SS_0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SPI_SS_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SPI_SS_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SPI_SS_0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SPI_SS_0__PS EQU CYREG_PRT15_PS
SPI_SS_0__SHIFT EQU 3
SPI_SS_0__SLW EQU CYREG_PRT15_SLW

; SPI_SS_1
SPI_SS_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
SPI_SS_1__0__MASK EQU 0x10
SPI_SS_1__0__PC EQU CYREG_PRT3_PC4
SPI_SS_1__0__PORT EQU 3
SPI_SS_1__0__SHIFT EQU 4
SPI_SS_1__AG EQU CYREG_PRT3_AG
SPI_SS_1__AMUX EQU CYREG_PRT3_AMUX
SPI_SS_1__BIE EQU CYREG_PRT3_BIE
SPI_SS_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SPI_SS_1__BYP EQU CYREG_PRT3_BYP
SPI_SS_1__CTL EQU CYREG_PRT3_CTL
SPI_SS_1__DM0 EQU CYREG_PRT3_DM0
SPI_SS_1__DM1 EQU CYREG_PRT3_DM1
SPI_SS_1__DM2 EQU CYREG_PRT3_DM2
SPI_SS_1__DR EQU CYREG_PRT3_DR
SPI_SS_1__INP_DIS EQU CYREG_PRT3_INP_DIS
SPI_SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SPI_SS_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SPI_SS_1__LCD_EN EQU CYREG_PRT3_LCD_EN
SPI_SS_1__MASK EQU 0x10
SPI_SS_1__PORT EQU 3
SPI_SS_1__PRT EQU CYREG_PRT3_PRT
SPI_SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SPI_SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SPI_SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SPI_SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SPI_SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SPI_SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SPI_SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SPI_SS_1__PS EQU CYREG_PRT3_PS
SPI_SS_1__SHIFT EQU 4
SPI_SS_1__SLW EQU CYREG_PRT3_SLW

; SPI_SS_2
SPI_SS_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
SPI_SS_2__0__MASK EQU 0x40
SPI_SS_2__0__PC EQU CYREG_PRT3_PC6
SPI_SS_2__0__PORT EQU 3
SPI_SS_2__0__SHIFT EQU 6
SPI_SS_2__AG EQU CYREG_PRT3_AG
SPI_SS_2__AMUX EQU CYREG_PRT3_AMUX
SPI_SS_2__BIE EQU CYREG_PRT3_BIE
SPI_SS_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SPI_SS_2__BYP EQU CYREG_PRT3_BYP
SPI_SS_2__CTL EQU CYREG_PRT3_CTL
SPI_SS_2__DM0 EQU CYREG_PRT3_DM0
SPI_SS_2__DM1 EQU CYREG_PRT3_DM1
SPI_SS_2__DM2 EQU CYREG_PRT3_DM2
SPI_SS_2__DR EQU CYREG_PRT3_DR
SPI_SS_2__INP_DIS EQU CYREG_PRT3_INP_DIS
SPI_SS_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SPI_SS_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SPI_SS_2__LCD_EN EQU CYREG_PRT3_LCD_EN
SPI_SS_2__MASK EQU 0x40
SPI_SS_2__PORT EQU 3
SPI_SS_2__PRT EQU CYREG_PRT3_PRT
SPI_SS_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SPI_SS_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SPI_SS_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SPI_SS_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SPI_SS_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SPI_SS_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SPI_SS_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SPI_SS_2__PS EQU CYREG_PRT3_PS
SPI_SS_2__SHIFT EQU 6
SPI_SS_2__SLW EQU CYREG_PRT3_SLW

; UART_CTS
UART_CTS__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
UART_CTS__0__MASK EQU 0x20
UART_CTS__0__PC EQU CYREG_IO_PC_PRT15_PC5
UART_CTS__0__PORT EQU 15
UART_CTS__0__SHIFT EQU 5
UART_CTS__AG EQU CYREG_PRT15_AG
UART_CTS__AMUX EQU CYREG_PRT15_AMUX
UART_CTS__BIE EQU CYREG_PRT15_BIE
UART_CTS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UART_CTS__BYP EQU CYREG_PRT15_BYP
UART_CTS__CTL EQU CYREG_PRT15_CTL
UART_CTS__DM0 EQU CYREG_PRT15_DM0
UART_CTS__DM1 EQU CYREG_PRT15_DM1
UART_CTS__DM2 EQU CYREG_PRT15_DM2
UART_CTS__DR EQU CYREG_PRT15_DR
UART_CTS__INP_DIS EQU CYREG_PRT15_INP_DIS
UART_CTS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UART_CTS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UART_CTS__LCD_EN EQU CYREG_PRT15_LCD_EN
UART_CTS__MASK EQU 0x20
UART_CTS__PORT EQU 15
UART_CTS__PRT EQU CYREG_PRT15_PRT
UART_CTS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UART_CTS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UART_CTS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UART_CTS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UART_CTS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UART_CTS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UART_CTS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UART_CTS__PS EQU CYREG_PRT15_PS
UART_CTS__SHIFT EQU 5
UART_CTS__SLW EQU CYREG_PRT15_SLW

; UART_RTS
UART_RTS__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
UART_RTS__0__MASK EQU 0x40
UART_RTS__0__PC EQU CYREG_PRT1_PC6
UART_RTS__0__PORT EQU 1
UART_RTS__0__SHIFT EQU 6
UART_RTS__AG EQU CYREG_PRT1_AG
UART_RTS__AMUX EQU CYREG_PRT1_AMUX
UART_RTS__BIE EQU CYREG_PRT1_BIE
UART_RTS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
UART_RTS__BYP EQU CYREG_PRT1_BYP
UART_RTS__CTL EQU CYREG_PRT1_CTL
UART_RTS__DM0 EQU CYREG_PRT1_DM0
UART_RTS__DM1 EQU CYREG_PRT1_DM1
UART_RTS__DM2 EQU CYREG_PRT1_DM2
UART_RTS__DR EQU CYREG_PRT1_DR
UART_RTS__INP_DIS EQU CYREG_PRT1_INP_DIS
UART_RTS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
UART_RTS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
UART_RTS__LCD_EN EQU CYREG_PRT1_LCD_EN
UART_RTS__MASK EQU 0x40
UART_RTS__PORT EQU 1
UART_RTS__PRT EQU CYREG_PRT1_PRT
UART_RTS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
UART_RTS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
UART_RTS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
UART_RTS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
UART_RTS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
UART_RTS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
UART_RTS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
UART_RTS__PS EQU CYREG_PRT1_PS
UART_RTS__SHIFT EQU 6
UART_RTS__SLW EQU CYREG_PRT1_SLW

; Clk_Brea1
Clk_Brea1__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clk_Brea1__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clk_Brea1__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clk_Brea1__CFG2_SRC_SEL_MASK EQU 0x07
Clk_Brea1__INDEX EQU 0x06
Clk_Brea1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_Brea1__PM_ACT_MSK EQU 0x40
Clk_Brea1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_Brea1__PM_STBY_MSK EQU 0x40

; Clk_Brea2
Clk_Brea2__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clk_Brea2__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clk_Brea2__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clk_Brea2__CFG2_SRC_SEL_MASK EQU 0x07
Clk_Brea2__INDEX EQU 0x05
Clk_Brea2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_Brea2__PM_ACT_MSK EQU 0x20
Clk_Brea2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_Brea2__PM_STBY_MSK EQU 0x20

; Clock_I2C
Clock_I2C__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_I2C__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_I2C__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_I2C__CFG2_SRC_SEL_MASK EQU 0x07
Clock_I2C__INDEX EQU 0x00
Clock_I2C__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_I2C__PM_ACT_MSK EQU 0x01
Clock_I2C__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_I2C__PM_STBY_MSK EQU 0x01

; Clock_SPI
Clock_SPI__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_SPI__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_SPI__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_SPI__CFG2_SRC_SEL_MASK EQU 0x07
Clock_SPI__INDEX EQU 0x01
Clock_SPI__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_SPI__PM_ACT_MSK EQU 0x02
Clock_SPI__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_SPI__PM_STBY_MSK EQU 0x02

; LED_Amber
LED_Amber__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
LED_Amber__0__MASK EQU 0x10
LED_Amber__0__PC EQU CYREG_PRT1_PC4
LED_Amber__0__PORT EQU 1
LED_Amber__0__SHIFT EQU 4
LED_Amber__AG EQU CYREG_PRT1_AG
LED_Amber__AMUX EQU CYREG_PRT1_AMUX
LED_Amber__BIE EQU CYREG_PRT1_BIE
LED_Amber__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_Amber__BYP EQU CYREG_PRT1_BYP
LED_Amber__CTL EQU CYREG_PRT1_CTL
LED_Amber__DM0 EQU CYREG_PRT1_DM0
LED_Amber__DM1 EQU CYREG_PRT1_DM1
LED_Amber__DM2 EQU CYREG_PRT1_DM2
LED_Amber__DR EQU CYREG_PRT1_DR
LED_Amber__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_Amber__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_Amber__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_Amber__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_Amber__MASK EQU 0x10
LED_Amber__PORT EQU 1
LED_Amber__PRT EQU CYREG_PRT1_PRT
LED_Amber__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_Amber__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_Amber__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_Amber__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_Amber__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_Amber__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_Amber__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_Amber__PS EQU CYREG_PRT1_PS
LED_Amber__SHIFT EQU 4
LED_Amber__SLW EQU CYREG_PRT1_SLW

; LED_Green
LED_Green__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
LED_Green__0__MASK EQU 0x20
LED_Green__0__PC EQU CYREG_PRT1_PC5
LED_Green__0__PORT EQU 1
LED_Green__0__SHIFT EQU 5
LED_Green__AG EQU CYREG_PRT1_AG
LED_Green__AMUX EQU CYREG_PRT1_AMUX
LED_Green__BIE EQU CYREG_PRT1_BIE
LED_Green__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_Green__BYP EQU CYREG_PRT1_BYP
LED_Green__CTL EQU CYREG_PRT1_CTL
LED_Green__DM0 EQU CYREG_PRT1_DM0
LED_Green__DM1 EQU CYREG_PRT1_DM1
LED_Green__DM2 EQU CYREG_PRT1_DM2
LED_Green__DR EQU CYREG_PRT1_DR
LED_Green__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_Green__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_Green__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_Green__MASK EQU 0x20
LED_Green__PORT EQU 1
LED_Green__PRT EQU CYREG_PRT1_PRT
LED_Green__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_Green__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_Green__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_Green__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_Green__PS EQU CYREG_PRT1_PS
LED_Green__SHIFT EQU 5
LED_Green__SLW EQU CYREG_PRT1_SLW

; ADC_DelSig
ADC_DelSig_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ADC_DelSig_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ADC_DelSig_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_Ext_CP_Clk__INDEX EQU 0x03
ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK EQU 0x08
ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK EQU 0x08
ADC_DelSig_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_IRQ__INTC_PRIOR_NUM EQU 6
ADC_DelSig_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_UART
Clock_UART__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_UART__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_UART__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_UART__CFG2_SRC_SEL_MASK EQU 0x07
Clock_UART__INDEX EQU 0x02
Clock_UART__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_UART__PM_ACT_MSK EQU 0x04
Clock_UART__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_UART__PM_STBY_MSK EQU 0x04

; DIGPOT_SCL
DIGPOT_SCL__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
DIGPOT_SCL__0__MASK EQU 0x20
DIGPOT_SCL__0__PC EQU CYREG_PRT2_PC5
DIGPOT_SCL__0__PORT EQU 2
DIGPOT_SCL__0__SHIFT EQU 5
DIGPOT_SCL__AG EQU CYREG_PRT2_AG
DIGPOT_SCL__AMUX EQU CYREG_PRT2_AMUX
DIGPOT_SCL__BIE EQU CYREG_PRT2_BIE
DIGPOT_SCL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIGPOT_SCL__BYP EQU CYREG_PRT2_BYP
DIGPOT_SCL__CTL EQU CYREG_PRT2_CTL
DIGPOT_SCL__DM0 EQU CYREG_PRT2_DM0
DIGPOT_SCL__DM1 EQU CYREG_PRT2_DM1
DIGPOT_SCL__DM2 EQU CYREG_PRT2_DM2
DIGPOT_SCL__DR EQU CYREG_PRT2_DR
DIGPOT_SCL__INP_DIS EQU CYREG_PRT2_INP_DIS
DIGPOT_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIGPOT_SCL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIGPOT_SCL__LCD_EN EQU CYREG_PRT2_LCD_EN
DIGPOT_SCL__MASK EQU 0x20
DIGPOT_SCL__PORT EQU 2
DIGPOT_SCL__PRT EQU CYREG_PRT2_PRT
DIGPOT_SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIGPOT_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIGPOT_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIGPOT_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIGPOT_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIGPOT_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIGPOT_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIGPOT_SCL__PS EQU CYREG_PRT2_PS
DIGPOT_SCL__SHIFT EQU 5
DIGPOT_SCL__SLW EQU CYREG_PRT2_SLW

; DIGPOT_SDA
DIGPOT_SDA__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
DIGPOT_SDA__0__MASK EQU 0x40
DIGPOT_SDA__0__PC EQU CYREG_PRT2_PC6
DIGPOT_SDA__0__PORT EQU 2
DIGPOT_SDA__0__SHIFT EQU 6
DIGPOT_SDA__AG EQU CYREG_PRT2_AG
DIGPOT_SDA__AMUX EQU CYREG_PRT2_AMUX
DIGPOT_SDA__BIE EQU CYREG_PRT2_BIE
DIGPOT_SDA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIGPOT_SDA__BYP EQU CYREG_PRT2_BYP
DIGPOT_SDA__CTL EQU CYREG_PRT2_CTL
DIGPOT_SDA__DM0 EQU CYREG_PRT2_DM0
DIGPOT_SDA__DM1 EQU CYREG_PRT2_DM1
DIGPOT_SDA__DM2 EQU CYREG_PRT2_DM2
DIGPOT_SDA__DR EQU CYREG_PRT2_DR
DIGPOT_SDA__INP_DIS EQU CYREG_PRT2_INP_DIS
DIGPOT_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIGPOT_SDA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIGPOT_SDA__LCD_EN EQU CYREG_PRT2_LCD_EN
DIGPOT_SDA__MASK EQU 0x40
DIGPOT_SDA__PORT EQU 2
DIGPOT_SDA__PRT EQU CYREG_PRT2_PRT
DIGPOT_SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIGPOT_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIGPOT_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIGPOT_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIGPOT_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIGPOT_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIGPOT_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIGPOT_SDA__PS EQU CYREG_PRT2_PS
DIGPOT_SDA__SHIFT EQU 6
DIGPOT_SDA__SLW EQU CYREG_PRT2_SLW

; Pin_I2C_SCL
Pin_I2C_SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_I2C_SCL__0__MASK EQU 0x01
Pin_I2C_SCL__0__PC EQU CYREG_PRT12_PC0
Pin_I2C_SCL__0__PORT EQU 12
Pin_I2C_SCL__0__SHIFT EQU 0
Pin_I2C_SCL__AG EQU CYREG_PRT12_AG
Pin_I2C_SCL__BIE EQU CYREG_PRT12_BIE
Pin_I2C_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_I2C_SCL__BYP EQU CYREG_PRT12_BYP
Pin_I2C_SCL__DM0 EQU CYREG_PRT12_DM0
Pin_I2C_SCL__DM1 EQU CYREG_PRT12_DM1
Pin_I2C_SCL__DM2 EQU CYREG_PRT12_DM2
Pin_I2C_SCL__DR EQU CYREG_PRT12_DR
Pin_I2C_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_I2C_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_I2C_SCL__MASK EQU 0x01
Pin_I2C_SCL__PORT EQU 12
Pin_I2C_SCL__PRT EQU CYREG_PRT12_PRT
Pin_I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_I2C_SCL__PS EQU CYREG_PRT12_PS
Pin_I2C_SCL__SHIFT EQU 0
Pin_I2C_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_I2C_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_I2C_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_I2C_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_I2C_SCL__SLW EQU CYREG_PRT12_SLW

; Pin_I2C_SDA
Pin_I2C_SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Pin_I2C_SDA__0__MASK EQU 0x02
Pin_I2C_SDA__0__PC EQU CYREG_PRT12_PC1
Pin_I2C_SDA__0__PORT EQU 12
Pin_I2C_SDA__0__SHIFT EQU 1
Pin_I2C_SDA__AG EQU CYREG_PRT12_AG
Pin_I2C_SDA__BIE EQU CYREG_PRT12_BIE
Pin_I2C_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_I2C_SDA__BYP EQU CYREG_PRT12_BYP
Pin_I2C_SDA__DM0 EQU CYREG_PRT12_DM0
Pin_I2C_SDA__DM1 EQU CYREG_PRT12_DM1
Pin_I2C_SDA__DM2 EQU CYREG_PRT12_DM2
Pin_I2C_SDA__DR EQU CYREG_PRT12_DR
Pin_I2C_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_I2C_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_I2C_SDA__MASK EQU 0x02
Pin_I2C_SDA__PORT EQU 12
Pin_I2C_SDA__PRT EQU CYREG_PRT12_PRT
Pin_I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_I2C_SDA__PS EQU CYREG_PRT12_PS
Pin_I2C_SDA__SHIFT EQU 1
Pin_I2C_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_I2C_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_I2C_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_I2C_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_I2C_SDA__SLW EQU CYREG_PRT12_SLW

; Pin_UART_Rx
Pin_UART_Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Pin_UART_Rx__0__MASK EQU 0x80
Pin_UART_Rx__0__PC EQU CYREG_PRT12_PC7
Pin_UART_Rx__0__PORT EQU 12
Pin_UART_Rx__0__SHIFT EQU 7
Pin_UART_Rx__AG EQU CYREG_PRT12_AG
Pin_UART_Rx__BIE EQU CYREG_PRT12_BIE
Pin_UART_Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_UART_Rx__BYP EQU CYREG_PRT12_BYP
Pin_UART_Rx__DM0 EQU CYREG_PRT12_DM0
Pin_UART_Rx__DM1 EQU CYREG_PRT12_DM1
Pin_UART_Rx__DM2 EQU CYREG_PRT12_DM2
Pin_UART_Rx__DR EQU CYREG_PRT12_DR
Pin_UART_Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_UART_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_UART_Rx__MASK EQU 0x80
Pin_UART_Rx__PORT EQU 12
Pin_UART_Rx__PRT EQU CYREG_PRT12_PRT
Pin_UART_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_UART_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_UART_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_UART_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_UART_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_UART_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_UART_Rx__PS EQU CYREG_PRT12_PS
Pin_UART_Rx__SHIFT EQU 7
Pin_UART_Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_UART_Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_UART_Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_UART_Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_UART_Rx__SLW EQU CYREG_PRT12_SLW

; Pin_UART_Tx
Pin_UART_Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Pin_UART_Tx__0__MASK EQU 0x40
Pin_UART_Tx__0__PC EQU CYREG_PRT12_PC6
Pin_UART_Tx__0__PORT EQU 12
Pin_UART_Tx__0__SHIFT EQU 6
Pin_UART_Tx__AG EQU CYREG_PRT12_AG
Pin_UART_Tx__BIE EQU CYREG_PRT12_BIE
Pin_UART_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_UART_Tx__BYP EQU CYREG_PRT12_BYP
Pin_UART_Tx__DM0 EQU CYREG_PRT12_DM0
Pin_UART_Tx__DM1 EQU CYREG_PRT12_DM1
Pin_UART_Tx__DM2 EQU CYREG_PRT12_DM2
Pin_UART_Tx__DR EQU CYREG_PRT12_DR
Pin_UART_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_UART_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_UART_Tx__MASK EQU 0x40
Pin_UART_Tx__PORT EQU 12
Pin_UART_Tx__PRT EQU CYREG_PRT12_PRT
Pin_UART_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_UART_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_UART_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_UART_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_UART_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_UART_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_UART_Tx__PS EQU CYREG_PRT12_PS
Pin_UART_Tx__SHIFT EQU 6
Pin_UART_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_UART_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_UART_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_UART_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_UART_Tx__SLW EQU CYREG_PRT12_SLW

; Pin_VTarget
Pin_VTarget__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_VTarget__0__MASK EQU 0x08
Pin_VTarget__0__PC EQU CYREG_PRT3_PC3
Pin_VTarget__0__PORT EQU 3
Pin_VTarget__0__SHIFT EQU 3
Pin_VTarget__AG EQU CYREG_PRT3_AG
Pin_VTarget__AMUX EQU CYREG_PRT3_AMUX
Pin_VTarget__BIE EQU CYREG_PRT3_BIE
Pin_VTarget__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_VTarget__BYP EQU CYREG_PRT3_BYP
Pin_VTarget__CTL EQU CYREG_PRT3_CTL
Pin_VTarget__DM0 EQU CYREG_PRT3_DM0
Pin_VTarget__DM1 EQU CYREG_PRT3_DM1
Pin_VTarget__DM2 EQU CYREG_PRT3_DM2
Pin_VTarget__DR EQU CYREG_PRT3_DR
Pin_VTarget__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_VTarget__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_VTarget__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_VTarget__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_VTarget__MASK EQU 0x08
Pin_VTarget__PORT EQU 3
Pin_VTarget__PRT EQU CYREG_PRT3_PRT
Pin_VTarget__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_VTarget__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_VTarget__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_VTarget__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_VTarget__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_VTarget__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_VTarget__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_VTarget__PS EQU CYREG_PRT3_PS
Pin_VTarget__SHIFT EQU 3
Pin_VTarget__SLW EQU CYREG_PRT3_SLW

; SPI_SS_CTRL
SPI_SS_CTRL_Sync_ctrl_reg__0__MASK EQU 0x01
SPI_SS_CTRL_Sync_ctrl_reg__0__POS EQU 0
SPI_SS_CTRL_Sync_ctrl_reg__1__MASK EQU 0x02
SPI_SS_CTRL_Sync_ctrl_reg__1__POS EQU 1
SPI_SS_CTRL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPI_SS_CTRL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SPI_SS_CTRL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SPI_SS_CTRL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SPI_SS_CTRL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SPI_SS_CTRL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SPI_SS_CTRL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SPI_SS_CTRL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SPI_SS_CTRL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SPI_SS_CTRL_Sync_ctrl_reg__2__MASK EQU 0x04
SPI_SS_CTRL_Sync_ctrl_reg__2__POS EQU 2
SPI_SS_CTRL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPI_SS_CTRL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
SPI_SS_CTRL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SPI_SS_CTRL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
SPI_SS_CTRL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SPI_SS_CTRL_Sync_ctrl_reg__MASK EQU 0x07
SPI_SS_CTRL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SPI_SS_CTRL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SPI_SS_CTRL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; UART_Bridge
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_Bridge_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_Bridge_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
UART_Bridge_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_Bridge_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_Bridge_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_Bridge_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UART_Bridge_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_Bridge_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_Bridge_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_Bridge_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_Bridge_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_Bridge_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_Bridge_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_Bridge_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_Bridge_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_Bridge_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_Bridge_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_Bridge_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_Bridge_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_Bridge_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_Bridge_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_Bridge_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Bridge_BUART_sRX_RxSts__3__POS EQU 3
UART_Bridge_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Bridge_BUART_sRX_RxSts__4__POS EQU 4
UART_Bridge_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Bridge_BUART_sRX_RxSts__5__POS EQU 5
UART_Bridge_BUART_sRX_RxSts__MASK EQU 0x38
UART_Bridge_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_Bridge_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_Bridge_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_Bridge_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_Bridge_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_Bridge_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_Bridge_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_Bridge_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_Bridge_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_Bridge_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_Bridge_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_Bridge_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_Bridge_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_Bridge_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_Bridge_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Bridge_BUART_sTX_TxSts__0__POS EQU 0
UART_Bridge_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Bridge_BUART_sTX_TxSts__1__POS EQU 1
UART_Bridge_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_Bridge_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_Bridge_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Bridge_BUART_sTX_TxSts__2__POS EQU 2
UART_Bridge_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Bridge_BUART_sTX_TxSts__3__POS EQU 3
UART_Bridge_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Bridge_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_Bridge_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_Bridge_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_Bridge_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_Bridge_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_Bridge_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_Bridge_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_Bridge_RXInternalInterrupt__INTC_PRIOR_NUM EQU 4
UART_Bridge_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_Bridge_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_Bridge_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_Bridge_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_Bridge_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_Bridge_TXInternalInterrupt__INTC_MASK EQU 0x08
UART_Bridge_TXInternalInterrupt__INTC_NUMBER EQU 3
UART_Bridge_TXInternalInterrupt__INTC_PRIOR_NUM EQU 4
UART_Bridge_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_Bridge_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_Bridge_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer_CSTick
Timer_CSTick_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_CSTick_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_CSTick_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_CSTick_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_CSTick_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_CSTick_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_CSTick_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_CSTick_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_CSTick_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_CSTick_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_CSTick_TimerHW__PM_ACT_MSK EQU 0x01
Timer_CSTick_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_CSTick_TimerHW__PM_STBY_MSK EQU 0x01
Timer_CSTick_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_CSTick_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_CSTick_TimerHW__SR0 EQU CYREG_TMR0_SR0

; LedControlReg
LedControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
LedControlReg_Sync_ctrl_reg__0__POS EQU 0
LedControlReg_Sync_ctrl_reg__1__MASK EQU 0x02
LedControlReg_Sync_ctrl_reg__1__POS EQU 1
LedControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LedControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LedControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LedControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LedControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LedControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LedControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LedControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LedControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LedControlReg_Sync_ctrl_reg__2__MASK EQU 0x04
LedControlReg_Sync_ctrl_reg__2__POS EQU 2
LedControlReg_Sync_ctrl_reg__3__MASK EQU 0x08
LedControlReg_Sync_ctrl_reg__3__POS EQU 3
LedControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LedControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
LedControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LedControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
LedControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LedControlReg_Sync_ctrl_reg__MASK EQU 0x0F
LedControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LedControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LedControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; Pin_BLE_Extra
Pin_BLE_Extra__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Pin_BLE_Extra__0__MASK EQU 0x10
Pin_BLE_Extra__0__PC EQU CYREG_IO_PC_PRT15_PC4
Pin_BLE_Extra__0__PORT EQU 15
Pin_BLE_Extra__0__SHIFT EQU 4
Pin_BLE_Extra__AG EQU CYREG_PRT15_AG
Pin_BLE_Extra__AMUX EQU CYREG_PRT15_AMUX
Pin_BLE_Extra__BIE EQU CYREG_PRT15_BIE
Pin_BLE_Extra__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_BLE_Extra__BYP EQU CYREG_PRT15_BYP
Pin_BLE_Extra__CTL EQU CYREG_PRT15_CTL
Pin_BLE_Extra__DM0 EQU CYREG_PRT15_DM0
Pin_BLE_Extra__DM1 EQU CYREG_PRT15_DM1
Pin_BLE_Extra__DM2 EQU CYREG_PRT15_DM2
Pin_BLE_Extra__DR EQU CYREG_PRT15_DR
Pin_BLE_Extra__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_BLE_Extra__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_BLE_Extra__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_BLE_Extra__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_BLE_Extra__MASK EQU 0x10
Pin_BLE_Extra__PORT EQU 15
Pin_BLE_Extra__PRT EQU CYREG_PRT15_PRT
Pin_BLE_Extra__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_BLE_Extra__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_BLE_Extra__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_BLE_Extra__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_BLE_Extra__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_BLE_Extra__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_BLE_Extra__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_BLE_Extra__PS EQU CYREG_PRT15_PS
Pin_BLE_Extra__SHIFT EQU 4
Pin_BLE_Extra__SLW EQU CYREG_PRT15_SLW

; Pin_VoltageEn
Pin_VoltageEn__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_VoltageEn__0__MASK EQU 0x80
Pin_VoltageEn__0__PC EQU CYREG_PRT2_PC7
Pin_VoltageEn__0__PORT EQU 2
Pin_VoltageEn__0__SHIFT EQU 7
Pin_VoltageEn__AG EQU CYREG_PRT2_AG
Pin_VoltageEn__AMUX EQU CYREG_PRT2_AMUX
Pin_VoltageEn__BIE EQU CYREG_PRT2_BIE
Pin_VoltageEn__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_VoltageEn__BYP EQU CYREG_PRT2_BYP
Pin_VoltageEn__CTL EQU CYREG_PRT2_CTL
Pin_VoltageEn__DM0 EQU CYREG_PRT2_DM0
Pin_VoltageEn__DM1 EQU CYREG_PRT2_DM1
Pin_VoltageEn__DM2 EQU CYREG_PRT2_DM2
Pin_VoltageEn__DR EQU CYREG_PRT2_DR
Pin_VoltageEn__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_VoltageEn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_VoltageEn__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_VoltageEn__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_VoltageEn__MASK EQU 0x80
Pin_VoltageEn__PORT EQU 2
Pin_VoltageEn__PRT EQU CYREG_PRT2_PRT
Pin_VoltageEn__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_VoltageEn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_VoltageEn__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_VoltageEn__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_VoltageEn__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_VoltageEn__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_VoltageEn__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_VoltageEn__PS EQU CYREG_PRT2_PS
Pin_VoltageEn__SHIFT EQU 7
Pin_VoltageEn__SLW EQU CYREG_PRT2_SLW

; KitProg_Button
KitProg_Button__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
KitProg_Button__0__MASK EQU 0x04
KitProg_Button__0__PC EQU CYREG_PRT1_PC2
KitProg_Button__0__PORT EQU 1
KitProg_Button__0__SHIFT EQU 2
KitProg_Button__AG EQU CYREG_PRT1_AG
KitProg_Button__AMUX EQU CYREG_PRT1_AMUX
KitProg_Button__BIE EQU CYREG_PRT1_BIE
KitProg_Button__BIT_MASK EQU CYREG_PRT1_BIT_MASK
KitProg_Button__BYP EQU CYREG_PRT1_BYP
KitProg_Button__CTL EQU CYREG_PRT1_CTL
KitProg_Button__DM0 EQU CYREG_PRT1_DM0
KitProg_Button__DM1 EQU CYREG_PRT1_DM1
KitProg_Button__DM2 EQU CYREG_PRT1_DM2
KitProg_Button__DR EQU CYREG_PRT1_DR
KitProg_Button__INP_DIS EQU CYREG_PRT1_INP_DIS
KitProg_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
KitProg_Button__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
KitProg_Button__LCD_EN EQU CYREG_PRT1_LCD_EN
KitProg_Button__MASK EQU 0x04
KitProg_Button__PORT EQU 1
KitProg_Button__PRT EQU CYREG_PRT1_PRT
KitProg_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
KitProg_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
KitProg_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
KitProg_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
KitProg_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
KitProg_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
KitProg_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
KitProg_Button__PS EQU CYREG_PRT1_PS
KitProg_Button__SHIFT EQU 2
KitProg_Button__SLW EQU CYREG_PRT1_SLW

; Pin_HWVersionA
Pin_HWVersionA__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_HWVersionA__0__MASK EQU 0x01
Pin_HWVersionA__0__PC EQU CYREG_PRT2_PC0
Pin_HWVersionA__0__PORT EQU 2
Pin_HWVersionA__0__SHIFT EQU 0
Pin_HWVersionA__AG EQU CYREG_PRT2_AG
Pin_HWVersionA__AMUX EQU CYREG_PRT2_AMUX
Pin_HWVersionA__BIE EQU CYREG_PRT2_BIE
Pin_HWVersionA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_HWVersionA__BYP EQU CYREG_PRT2_BYP
Pin_HWVersionA__CTL EQU CYREG_PRT2_CTL
Pin_HWVersionA__DM0 EQU CYREG_PRT2_DM0
Pin_HWVersionA__DM1 EQU CYREG_PRT2_DM1
Pin_HWVersionA__DM2 EQU CYREG_PRT2_DM2
Pin_HWVersionA__DR EQU CYREG_PRT2_DR
Pin_HWVersionA__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_HWVersionA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_HWVersionA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_HWVersionA__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_HWVersionA__MASK EQU 0x01
Pin_HWVersionA__PORT EQU 2
Pin_HWVersionA__PRT EQU CYREG_PRT2_PRT
Pin_HWVersionA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_HWVersionA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_HWVersionA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_HWVersionA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_HWVersionA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_HWVersionA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_HWVersionA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_HWVersionA__PS EQU CYREG_PRT2_PS
Pin_HWVersionA__SHIFT EQU 0
Pin_HWVersionA__SLW EQU CYREG_PRT2_SLW

; Pin_HWVersionB
Pin_HWVersionB__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_HWVersionB__0__MASK EQU 0x02
Pin_HWVersionB__0__PC EQU CYREG_PRT2_PC1
Pin_HWVersionB__0__PORT EQU 2
Pin_HWVersionB__0__SHIFT EQU 1
Pin_HWVersionB__AG EQU CYREG_PRT2_AG
Pin_HWVersionB__AMUX EQU CYREG_PRT2_AMUX
Pin_HWVersionB__BIE EQU CYREG_PRT2_BIE
Pin_HWVersionB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_HWVersionB__BYP EQU CYREG_PRT2_BYP
Pin_HWVersionB__CTL EQU CYREG_PRT2_CTL
Pin_HWVersionB__DM0 EQU CYREG_PRT2_DM0
Pin_HWVersionB__DM1 EQU CYREG_PRT2_DM1
Pin_HWVersionB__DM2 EQU CYREG_PRT2_DM2
Pin_HWVersionB__DR EQU CYREG_PRT2_DR
Pin_HWVersionB__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_HWVersionB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_HWVersionB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_HWVersionB__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_HWVersionB__MASK EQU 0x02
Pin_HWVersionB__PORT EQU 2
Pin_HWVersionB__PRT EQU CYREG_PRT2_PRT
Pin_HWVersionB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_HWVersionB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_HWVersionB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_HWVersionB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_HWVersionB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_HWVersionB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_HWVersionB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_HWVersionB__PS EQU CYREG_PRT2_PS
Pin_HWVersionB__SHIFT EQU 1
Pin_HWVersionB__SLW EQU CYREG_PRT2_SLW

; Pin_HWVersionC
Pin_HWVersionC__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_HWVersionC__0__MASK EQU 0x04
Pin_HWVersionC__0__PC EQU CYREG_PRT2_PC2
Pin_HWVersionC__0__PORT EQU 2
Pin_HWVersionC__0__SHIFT EQU 2
Pin_HWVersionC__AG EQU CYREG_PRT2_AG
Pin_HWVersionC__AMUX EQU CYREG_PRT2_AMUX
Pin_HWVersionC__BIE EQU CYREG_PRT2_BIE
Pin_HWVersionC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_HWVersionC__BYP EQU CYREG_PRT2_BYP
Pin_HWVersionC__CTL EQU CYREG_PRT2_CTL
Pin_HWVersionC__DM0 EQU CYREG_PRT2_DM0
Pin_HWVersionC__DM1 EQU CYREG_PRT2_DM1
Pin_HWVersionC__DM2 EQU CYREG_PRT2_DM2
Pin_HWVersionC__DR EQU CYREG_PRT2_DR
Pin_HWVersionC__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_HWVersionC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_HWVersionC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_HWVersionC__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_HWVersionC__MASK EQU 0x04
Pin_HWVersionC__PORT EQU 2
Pin_HWVersionC__PRT EQU CYREG_PRT2_PRT
Pin_HWVersionC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_HWVersionC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_HWVersionC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_HWVersionC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_HWVersionC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_HWVersionC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_HWVersionC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_HWVersionC__PS EQU CYREG_PRT2_PS
Pin_HWVersionC__SHIFT EQU 2
Pin_HWVersionC__SLW EQU CYREG_PRT2_SLW

; Pin_HWVersionD
Pin_HWVersionD__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_HWVersionD__0__MASK EQU 0x08
Pin_HWVersionD__0__PC EQU CYREG_PRT2_PC3
Pin_HWVersionD__0__PORT EQU 2
Pin_HWVersionD__0__SHIFT EQU 3
Pin_HWVersionD__AG EQU CYREG_PRT2_AG
Pin_HWVersionD__AMUX EQU CYREG_PRT2_AMUX
Pin_HWVersionD__BIE EQU CYREG_PRT2_BIE
Pin_HWVersionD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_HWVersionD__BYP EQU CYREG_PRT2_BYP
Pin_HWVersionD__CTL EQU CYREG_PRT2_CTL
Pin_HWVersionD__DM0 EQU CYREG_PRT2_DM0
Pin_HWVersionD__DM1 EQU CYREG_PRT2_DM1
Pin_HWVersionD__DM2 EQU CYREG_PRT2_DM2
Pin_HWVersionD__DR EQU CYREG_PRT2_DR
Pin_HWVersionD__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_HWVersionD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_HWVersionD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_HWVersionD__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_HWVersionD__MASK EQU 0x08
Pin_HWVersionD__PORT EQU 2
Pin_HWVersionD__PRT EQU CYREG_PRT2_PRT
Pin_HWVersionD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_HWVersionD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_HWVersionD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_HWVersionD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_HWVersionD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_HWVersionD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_HWVersionD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_HWVersionD__PS EQU CYREG_PRT2_PS
Pin_HWVersionD__SHIFT EQU 3
Pin_HWVersionD__SLW EQU CYREG_PRT2_SLW

; Pin_HWVersionE
Pin_HWVersionE__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_HWVersionE__0__MASK EQU 0x10
Pin_HWVersionE__0__PC EQU CYREG_PRT2_PC4
Pin_HWVersionE__0__PORT EQU 2
Pin_HWVersionE__0__SHIFT EQU 4
Pin_HWVersionE__AG EQU CYREG_PRT2_AG
Pin_HWVersionE__AMUX EQU CYREG_PRT2_AMUX
Pin_HWVersionE__BIE EQU CYREG_PRT2_BIE
Pin_HWVersionE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_HWVersionE__BYP EQU CYREG_PRT2_BYP
Pin_HWVersionE__CTL EQU CYREG_PRT2_CTL
Pin_HWVersionE__DM0 EQU CYREG_PRT2_DM0
Pin_HWVersionE__DM1 EQU CYREG_PRT2_DM1
Pin_HWVersionE__DM2 EQU CYREG_PRT2_DM2
Pin_HWVersionE__DR EQU CYREG_PRT2_DR
Pin_HWVersionE__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_HWVersionE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_HWVersionE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_HWVersionE__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_HWVersionE__MASK EQU 0x10
Pin_HWVersionE__PORT EQU 2
Pin_HWVersionE__PRT EQU CYREG_PRT2_PRT
Pin_HWVersionE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_HWVersionE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_HWVersionE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_HWVersionE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_HWVersionE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_HWVersionE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_HWVersionE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_HWVersionE__PS EQU CYREG_PRT2_PS
Pin_HWVersionE__SHIFT EQU 4
Pin_HWVersionE__SLW EQU CYREG_PRT2_SLW

; isr_UsbSuspend
isr_UsbSuspend__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UsbSuspend__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UsbSuspend__INTC_MASK EQU 0x40000
isr_UsbSuspend__INTC_NUMBER EQU 18
isr_UsbSuspend__INTC_PRIOR_NUM EQU 7
isr_UsbSuspend__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_UsbSuspend__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UsbSuspend__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_UsbTimeout
isr_UsbTimeout__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UsbTimeout__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UsbTimeout__INTC_MASK EQU 0x80000
isr_UsbTimeout__INTC_NUMBER EQU 19
isr_UsbTimeout__INTC_PRIOR_NUM EQU 7
isr_UsbTimeout__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
isr_UsbTimeout__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UsbTimeout__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Control_Flow_En
Control_Flow_En_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Flow_En_Sync_ctrl_reg__0__POS EQU 0
Control_Flow_En_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Control_Flow_En_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Flow_En_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Flow_En_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Flow_En_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Flow_En_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Flow_En_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Flow_En_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Flow_En_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Flow_En_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Control_Flow_En_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Control_Flow_En_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Flow_En_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Control_Flow_En_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Flow_En_Sync_ctrl_reg__MASK EQU 0x01
Control_Flow_En_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Flow_En_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Flow_En_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; Clock_UsbSuspend
Clock_UsbSuspend__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_UsbSuspend__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_UsbSuspend__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_UsbSuspend__CFG2_SRC_SEL_MASK EQU 0x07
Clock_UsbSuspend__INDEX EQU 0x04
Clock_UsbSuspend__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_UsbSuspend__PM_ACT_MSK EQU 0x10
Clock_UsbSuspend__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_UsbSuspend__PM_STBY_MSK EQU 0x10

; Timer_UsbSuspend
Timer_UsbSuspend_Reset_Sync_ctrl_reg__0__MASK EQU 0x01
Timer_UsbSuspend_Reset_Sync_ctrl_reg__0__POS EQU 0
Timer_UsbSuspend_Reset_Sync_ctrl_reg__1__MASK EQU 0x02
Timer_UsbSuspend_Reset_Sync_ctrl_reg__1__POS EQU 1
Timer_UsbSuspend_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Timer_UsbSuspend_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Timer_UsbSuspend_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Timer_UsbSuspend_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Timer_UsbSuspend_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__MASK EQU 0x03
Timer_UsbSuspend_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_UsbSuspend_Reset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Timer_UsbSuspend_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_UsbSuspend_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_UsbSuspend_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_UsbSuspend_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_UsbSuspend_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_UsbSuspend_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_UsbSuspend_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_UsbSuspend_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_UsbSuspend_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_UsbSuspend_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_UsbSuspend_TimerHW__PM_ACT_MSK EQU 0x02
Timer_UsbSuspend_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_UsbSuspend_TimerHW__PM_STBY_MSK EQU 0x02
Timer_UsbSuspend_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_UsbSuspend_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_UsbSuspend_TimerHW__SR0 EQU CYREG_TMR1_SR0

; Timer_UsbTimeout
Timer_UsbTimeout_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_UsbTimeout_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_UsbTimeout_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_UsbTimeout_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_UsbTimeout_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_UsbTimeout_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_UsbTimeout_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_UsbTimeout_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_UsbTimeout_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_UsbTimeout_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_UsbTimeout_TimerHW__PM_ACT_MSK EQU 0x04
Timer_UsbTimeout_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_UsbTimeout_TimerHW__PM_STBY_MSK EQU 0x04
Timer_UsbTimeout_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_UsbTimeout_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_UsbTimeout_TimerHW__SR0 EQU CYREG_TMR2_SR0

; Pin_PullUp_Enable
Pin_PullUp_Enable__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Pin_PullUp_Enable__0__MASK EQU 0x01
Pin_PullUp_Enable__0__PC EQU CYREG_IO_PC_PRT15_PC0
Pin_PullUp_Enable__0__PORT EQU 15
Pin_PullUp_Enable__0__SHIFT EQU 0
Pin_PullUp_Enable__AG EQU CYREG_PRT15_AG
Pin_PullUp_Enable__AMUX EQU CYREG_PRT15_AMUX
Pin_PullUp_Enable__BIE EQU CYREG_PRT15_BIE
Pin_PullUp_Enable__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_PullUp_Enable__BYP EQU CYREG_PRT15_BYP
Pin_PullUp_Enable__CTL EQU CYREG_PRT15_CTL
Pin_PullUp_Enable__DM0 EQU CYREG_PRT15_DM0
Pin_PullUp_Enable__DM1 EQU CYREG_PRT15_DM1
Pin_PullUp_Enable__DM2 EQU CYREG_PRT15_DM2
Pin_PullUp_Enable__DR EQU CYREG_PRT15_DR
Pin_PullUp_Enable__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_PullUp_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_PullUp_Enable__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_PullUp_Enable__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_PullUp_Enable__MASK EQU 0x01
Pin_PullUp_Enable__PORT EQU 15
Pin_PullUp_Enable__PRT EQU CYREG_PRT15_PRT
Pin_PullUp_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_PullUp_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_PullUp_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_PullUp_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_PullUp_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_PullUp_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_PullUp_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_PullUp_Enable__PS EQU CYREG_PRT15_PS
Pin_PullUp_Enable__SHIFT EQU 0
Pin_PullUp_Enable__SLW EQU CYREG_PRT15_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000800F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
