{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# MOS Differential Pair\n",
    "\n",
    "## Introduction\n",
    "\n",
    "In this section, we analyze the MOS Differential Pair, the fundamental input stage of operational amplifiers and logic gates. The circuit consists of two matched NMOS transistors ($M_1, M_2$) sharing a common \"tail\" current source ($I_{SS}$).We will perform a DC Transfer Analysis, sweeping the input voltage $V_{in1}$ from $1.5V$ to $3.5V$ while holding $V_{in2}$ constant at $2.5V$. This simulation reveals how the tail current steers between the two branches, creating the characteristic sigmoidal differential output.\n",
    "\n",
    "Simulating a sweep in JAX requires a different mindset than standard Python loops:\n",
    "\n",
    "* **Immutability**: JAX arrays and circuit objects are immutable. We cannot simply do circuit.R1.value = 10. Instead, we define a functional update_param_value helper that returns a new circuit definition with the modified parameter.\n",
    "\n",
    "* **Sequential Continuation (jax.lax.scan)**: Unlike a Monte Carlo simulation where every run is independent (perfect for vmap), a DC sweep works best when sequential. By using `jax.lax.scan`, we feed the solution of the previous voltage step (y_prev) as the initial guess for the current step. This \"homotopy\" or continuation method drastically improves convergence stability for non-linear components like MOSFETs.\n",
    "\n",
    "* **Compilation**: The entire sweep loop is compiled into a single XLA kernel, executing thousands of voltage steps in milliseconds."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import time\n",
    "\n",
    "import equinox as eqx\n",
    "import jax\n",
    "import jax.numpy as jnp\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "from circulus.compiler import compile_netlist\n",
    "from circulus.components.electronic import NMOS, CurrentSource, Resistor, VoltageSource\n",
    "from circulus.solvers import analyze_circuit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "net_dict = {\n",
    "    \"instances\": {\n",
    "        \"GND\": {\"component\": \"ground\"},\n",
    "        \"VDD\": {\"component\": \"source_dc\", \"settings\": {\"V\": 5.0}},\n",
    "        \"Iss\": {\"component\": \"current_src\", \"settings\": {\"I\": 1e-3}},\n",
    "        \"RD1\": {\"component\": \"resistor\", \"settings\": {\"R\": 2000}},\n",
    "        \"RD2\": {\"component\": \"resistor\", \"settings\": {\"R\": 2000}},\n",
    "        \"M1\": {\"component\": \"nmos\", \"settings\": {\"W\": 50e-6, \"L\": 1e-6}},\n",
    "        \"M2\": {\"component\": \"nmos\", \"settings\": {\"W\": 50e-6, \"L\": 1e-6}},\n",
    "        \"Vin1\": {\"component\": \"source_dc\", \"settings\": {\"V\": 1.5}},\n",
    "        \"Vin2\": {\"component\": \"source_dc\", \"settings\": {\"V\": 2.5}},\n",
    "    },\n",
    "    \"connections\": {\n",
    "        \"GND,p1\": (\"VDD,p2\", \"Vin1,p2\", \"Vin2,p2\", \"Iss,p2\"),\n",
    "        \"Iss,p1\": (\"M1,s\", \"M2,s\"),\n",
    "        \"M1,d\": \"RD1,p2\",\n",
    "        \"M2,d\": \"RD2,p2\",\n",
    "        \"RD1,p1\": \"VDD,p1\",\n",
    "        \"RD2,p1\": \"VDD,p1\",\n",
    "        \"Vin1,p1\": \"M1,g\",\n",
    "        \"Vin2,p1\": \"M2,g\",\n",
    "    },\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "remove-input"
    ]
   },
   "outputs": [],
   "source": [
    "import schemdraw\n",
    "import schemdraw.elements as elm\n",
    "\n",
    "\n",
    "def get_label(name, val_key, unit):\n",
    "    if val := net_dict[\"instances\"][name][\"settings\"][val_key]:\n",
    "        return f\"{name}\\n{val:.0f}{unit}\"\n",
    "    return name\n",
    "\n",
    "\n",
    "with schemdraw.Drawing() as d:\n",
    "    d.config(fontsize=12, unit=2.5, inches_per_unit=0.6)\n",
    "\n",
    "    # 1. Tail Current Source\n",
    "    d.add(elm.Ground())\n",
    "    iss = d.add(\n",
    "        elm.SourceI().up().reverse().label(get_label(\"Iss\", \"I\", \"A\"), loc=\"bottom\")\n",
    "    )\n",
    "    source_dot = d.add(elm.Dot())\n",
    "\n",
    "    # 2. Left Branch (M1)\n",
    "    d.add(elm.Line().left().length(1).at(source_dot.center))\n",
    "    # d.add(elm.Line().up().length(0.5))\n",
    "\n",
    "    # M1 (flipped vertically with reverse)\n",
    "    m1 = d.add(elm.AnalogNFet(arrow=True).right().anchor(\"source\").reverse())\n",
    "\n",
    "    # # RD1\n",
    "    rd1 = d.add(elm.Resistor().up().at(m1.drain).label(get_label(\"RD1\", \"R\", \"Ω\")))\n",
    "\n",
    "    top_rail = d.add(elm.Line().right().at(rd1.end).length(2))\n",
    "\n",
    "    # Add the VDD Symbol at the center of the top rail\n",
    "    d.add(elm.Vdd().at(top_rail.center).label(get_label(\"VDD\", \"V\", \"V\")))\n",
    "\n",
    "    # # Top Rail Left Half\n",
    "    vdd_line_left = d.add(elm.Line().right().length(1))\n",
    "\n",
    "    # 3. Right Branch (M2)\n",
    "    d.add(elm.Line().right().length(1).at(source_dot.center))\n",
    "    # d.add(elm.Line().up().length(0.5))\n",
    "\n",
    "    # M2 (flipped vertically AND horizontally)\n",
    "    m2 = d.add(elm.AnalogNFet(arrow=True).left().flip().anchor(\"source\").reverse())\n",
    "\n",
    "    # RD2\n",
    "    rd2 = d.add(\n",
    "        elm.Resistor().up().at(m2.drain).label(get_label(\"RD2\", \"R\", \"Ω\"), loc=\"bottom\")\n",
    "    )\n",
    "\n",
    "    # Top Rail Right Half & VDD Label\n",
    "    d.add(elm.Line().to(vdd_line_left.end))\n",
    "    # d.add(elm.Label().label(\"VDD\", loc='bottom').at(vdd_line_left.end))\n",
    "\n",
    "    # # 4. Inputs (Gates)\n",
    "    d.add(elm.Line().left().length(0.1).at(m1.gate))\n",
    "    d.add(elm.Dot(open=True).label(\"$V_{in1}$\", loc=\"left\"))\n",
    "\n",
    "    d.add(elm.Line().right().length(0.1).at(m2.gate))\n",
    "    d.add(elm.Dot(open=True).label(\"$V_{in2}$\", loc=\"right\"))\n",
    "\n",
    "    # # 5. Outputs (Drains)\n",
    "    # # FIX: Use 'ofst' to push labels higher up\n",
    "    # # Left Output\n",
    "    d.add(elm.Line().left().length(0.5).at(m1.drain))\n",
    "    d.add(elm.Dot(open=True).label(\"$V_{out1}$\", loc=\"right\", ofst=(-0.5, 0.5)))\n",
    "\n",
    "    # Right Output\n",
    "    d.add(elm.Line().right().length(0.5).at(m2.drain))\n",
    "    d.add(elm.Dot(open=True).label(\"$V_{out2}$\", loc=\"left\", ofst=(0.5, 0.5)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def update_param_value(groups, group_name, instance_name, param_key, new_value):\n",
    "    g = groups[group_name]\n",
    "\n",
    "    instance_idx = g.index_map[instance_name]\n",
    "\n",
    "    batched_comp = g.params\n",
    "    current_vals = getattr(batched_comp, param_key)\n",
    "\n",
    "    new_vals = current_vals.at[instance_idx].set(new_value)\n",
    "\n",
    "    new_batched_comp = eqx.tree_at(\n",
    "        lambda c: getattr(c, param_key), batched_comp, new_vals\n",
    "    )\n",
    "    new_g = eqx.tree_at(lambda g: g.params, g, new_batched_comp)\n",
    "\n",
    "    new_groups = groups.copy()\n",
    "    new_groups[group_name] = new_g\n",
    "    return new_groups\n",
    "\n",
    "\n",
    "jax.config.update(\"jax_enable_x64\", True)\n",
    "\n",
    "models_map = {\n",
    "    \"nmos\": NMOS,\n",
    "    \"resistor\": Resistor,\n",
    "    \"source_dc\": VoltageSource,\n",
    "    \"current_src\": CurrentSource,\n",
    "    \"ground\": lambda: 0,\n",
    "}\n",
    "\n",
    "print(\"1. Compiling...\")\n",
    "groups, sys_size, port_map = compile_netlist(net_dict, models_map)\n",
    "\n",
    "linear_strat = analyze_circuit(groups, sys_size, is_complex=False)\n",
    "\n",
    "\n",
    "@jax.jit\n",
    "def scan_step(y_prev, v_in_val):\n",
    "    new_groups = update_param_value(groups, \"source_dc\", \"Vin1\", \"V\", v_in_val)\n",
    "    y_sol = linear_strat.solve_dc(new_groups, y_guess=y_prev)\n",
    "    return y_sol, y_sol\n",
    "\n",
    "\n",
    "sweep_voltages = jnp.linspace(1.5, 3.5, 1000)\n",
    "\n",
    "print(f\"2. Running Sweep ({len(sweep_voltages)} points)...\")\n",
    "print(\"Sweeping DC Operating Point (with Continuation)...\")\n",
    "start_time = time.time()\n",
    "\n",
    "y_current = jnp.zeros(sys_size)\n",
    "# Using JAX scan, the previous solution is used as a guess for the sequential root solve\n",
    "final_y, solutions = jax.lax.scan(scan_step, y_current, sweep_voltages)\n",
    "\n",
    "total = time.time() - start_time\n",
    "print(f\"Simulation Time: {total:.3f}s\")\n",
    "\n",
    "idx_out1 = port_map[\"RD1,p2\"]\n",
    "idx_out2 = port_map[\"RD2,p2\"]\n",
    "\n",
    "v_out1 = solutions[:, idx_out1]\n",
    "v_out2 = solutions[:, idx_out2]\n",
    "\n",
    "plt.figure(figsize=(10, 6))\n",
    "plt.plot(sweep_voltages, v_out1, \"r-\", linewidth=2, label=\"V_out1 (Inv)\")\n",
    "plt.plot(sweep_voltages, v_out2, \"b-\", linewidth=2, label=\"V_out2 (Non-Inv)\")\n",
    "\n",
    "plt.axvline(2.5, color=\"k\", linestyle=\":\", label=\"V_ref (2.5V)\")\n",
    "plt.axhline(5.0, color=\"gray\", linestyle=\"--\", alpha=0.5, label=\"VDD\")\n",
    "plt.axhline(\n",
    "    5.0 - (1e-3 * 2000), color=\"gray\", linestyle=\"--\", alpha=0.5, label=\"Min Swing\"\n",
    ")\n",
    "\n",
    "plt.title(\"Diff Pair DC Transfer (Sequential Loop)\")\n",
    "plt.xlabel(\"Input Voltage Vin1 (V)\")\n",
    "plt.ylabel(\"Output Voltage (V)\")\n",
    "plt.legend()\n",
    "plt.grid(True)\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {},
 "nbformat": 4,
 "nbformat_minor": 2
}
