<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml qmxc6slx16_top.twx qmxc6slx16_top.ncd -o
qmxc6slx16_top.twr qmxc6slx16_top.pcf

</twCmdLine><twDesign>qmxc6slx16_top.ncd</twDesign><twDesignPath>qmxc6slx16_top.ncd</twDesignPath><twPCF>qmxc6slx16_top.pcf</twPCF><twPcfPath>qmxc6slx16_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clock_50M_i = PERIOD TIMEGRP &quot;clock_50M_i&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_50M_i = PERIOD TIMEGRP &quot;clock_50M_i&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="10.615" period="11.667" constraintValue="11.667" deviceLimit="1.052" freqLimit="950.570" physResource="pll_1/pll_base_inst/PLL_ADV/CLKOUT1" logResource="pll_1/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="pll_1/clkout1"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="pll_1/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll_1/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="pll_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="pll_1/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll_1/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="pll_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clock_master_s = PERIOD TIMEGRP &quot;clock_master_s&quot; 46.56 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_master_s = PERIOD TIMEGRP &quot;clock_master_s&quot; 46.56 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="42.990" period="46.560" constraintValue="46.560" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" locationPin="RAMB8_X1Y14.CLKAWRCLK" clockNet="clock_master_s"/><twPinLimit anchorID="14" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="42.990" period="46.560" constraintValue="46.560" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK" locationPin="RAMB8_X1Y14.CLKBRDCLK" clockNet="clock_master_s"/><twPinLimit anchorID="15" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="42.990" period="46.560" constraintValue="46.560" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA" logResource="the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA" locationPin="RAMB16_X1Y22.CLKA" clockNet="clock_master_s"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clock_sdram_s = PERIOD TIMEGRP &quot;clock_sdram_s&quot; 11.645 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.480</twMinPer></twConstHead><twPinLimitRpt anchorID="17"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_sdram_s = PERIOD TIMEGRP &quot;clock_sdram_s&quot; 11.645 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="18" type="MINHIGHPULSE" name="Trpw" slack="11.165" period="11.645" constraintValue="5.822" deviceLimit="0.240" physResource="ram/data_o&lt;3&gt;/SR" logResource="ram/data_o_0/SR" locationPin="SLICE_X10Y36.SR" clockNet="reset_s"/><twPinLimit anchorID="19" type="MINHIGHPULSE" name="Trpw" slack="11.165" period="11.645" constraintValue="5.822" deviceLimit="0.240" physResource="ram/data_o&lt;3&gt;/SR" logResource="ram/data_o_1/SR" locationPin="SLICE_X10Y36.SR" clockNet="reset_s"/><twPinLimit anchorID="20" type="MINHIGHPULSE" name="Trpw" slack="11.165" period="11.645" constraintValue="5.822" deviceLimit="0.240" physResource="ram/data_o&lt;3&gt;/SR" logResource="ram/data_o_2/SR" locationPin="SLICE_X10Y36.SR" clockNet="reset_s"/></twPinLimitRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_sdram_clock_o = PERIOD TIMEGRP &quot;sdram_clock_o&quot; 11.645 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_sdram_clock_o = PERIOD TIMEGRP &quot;sdram_clock_o&quot; 11.645 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_clks_clock_3m_s = PERIOD TIMEGRP &quot;clks/clock_3m_s&quot; 279.365 ns HIGH 50%;</twConstName><twItemCnt>474683821</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5759</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>45.831</twMinPer></twConstHead><twPathRptBanner iPaths="20242851" iCriticalPaths="0" sType="EndPoint">Paths for end point audior/d_q_16 (SLICE_X27Y19.B3), 20242851 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.767</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>21.738</twTotPathDel><twClkSkew dest = "3.051" src = "4.194">1.143</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp><twBEL>the_msx/swiop/volumes_q_ear_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.A7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.M10</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_ear_sig_s</twComp><twBEL>mixer/Mmult_ear_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>mixer/ear_sig_s&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_lut&lt;0&gt;2</twBEL><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_61_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_61</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd36</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_93_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_93</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y24.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;9&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>midi/databuf_q&lt;3&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>joy/joy_count[4]_PWR_180_o_equal_5_o</twComp><twBEL>audior/Msub_n0029_xor&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>audior/n0029&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>audior/Msub_n003215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>jt51/jt51_inst/u_acc/u_acc/bits&lt;14&gt;_0</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;16</twBEL><twBEL>audior/Msub_n0032_xor&lt;0&gt;_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>audior/n0032&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>the_msx/swiop/vf_on_de_v&lt;0&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;16&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>N692</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>9.200</twLogDel><twRouteDel>12.538</twRouteDel><twTotDel>21.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.855</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>21.650</twTotPathDel><twClkSkew dest = "3.051" src = "4.194">1.143</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp><twBEL>the_msx/swiop/volumes_q_ear_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.A7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.M11</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_ear_sig_s</twComp><twBEL>mixer/Mmult_ear_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>mixer/ear_sig_s&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd12</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_61_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_61</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd36</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_93_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_93</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y24.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;9&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>midi/databuf_q&lt;3&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>joy/joy_count[4]_PWR_180_o_equal_5_o</twComp><twBEL>audior/Msub_n0029_xor&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>audior/n0029&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>audior/Msub_n003215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>jt51/jt51_inst/u_acc/u_acc/bits&lt;14&gt;_0</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;16</twBEL><twBEL>audior/Msub_n0032_xor&lt;0&gt;_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>audior/n0032&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>the_msx/swiop/vf_on_de_v&lt;0&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;16&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>N692</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>8.996</twLogDel><twRouteDel>12.654</twRouteDel><twTotDel>21.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.899</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>21.606</twTotPathDel><twClkSkew dest = "3.051" src = "4.194">1.143</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp><twBEL>the_msx/swiop/volumes_q_ear_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.A7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.M10</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_ear_sig_s</twComp><twBEL>mixer/Mmult_ear_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>mixer/ear_sig_s&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_lut&lt;0&gt;2</twBEL><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_61_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_61</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd36</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_133</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_xor&lt;0&gt;_14</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_123_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_123</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>midi/databuf_q&lt;3&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;12&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>joy/joy_count[4]_PWR_180_o_equal_5_o</twComp><twBEL>audior/Msub_n0029_xor&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>audior/n0029&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>audior/Msub_n003215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>jt51/jt51_inst/u_acc/u_acc/bits&lt;14&gt;_0</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;16</twBEL><twBEL>audior/Msub_n0032_xor&lt;0&gt;_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>audior/n0032&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>the_msx/swiop/vf_on_de_v&lt;0&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;16&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>N692</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>9.067</twLogDel><twRouteDel>12.539</twRouteDel><twTotDel>21.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26664318" iCriticalPaths="0" sType="EndPoint">Paths for end point audior/d_q_16 (SLICE_X27Y19.B2), 26664318 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.927</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>21.578</twTotPathDel><twClkSkew dest = "3.051" src = "4.194">1.143</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp><twBEL>the_msx/swiop/volumes_q_ear_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.A7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.M10</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_ear_sig_s</twComp><twBEL>mixer/Mmult_ear_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>mixer/ear_sig_s&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_lut&lt;0&gt;2</twBEL><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_61_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_61</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd36</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_93_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_93</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y24.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;9&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>midi/databuf_q&lt;3&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>joy/joy_count[4]_PWR_180_o_equal_5_o</twComp><twBEL>audior/Msub_n0029_xor&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>audior/n0029&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>audior/Msub_n003215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>jt51/jt51_inst/u_acc/u_acc/bits&lt;14&gt;_0</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;16</twBEL><twBEL>audior/Msub_n0032_xor&lt;0&gt;_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>audior/n0032&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>the_msx/swiop/vf_on_de_v&lt;0&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;17&gt;1</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>9.001</twLogDel><twRouteDel>12.577</twRouteDel><twTotDel>21.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>117.015</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>21.490</twTotPathDel><twClkSkew dest = "3.051" src = "4.194">1.143</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp><twBEL>the_msx/swiop/volumes_q_ear_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.A7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.M11</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_ear_sig_s</twComp><twBEL>mixer/Mmult_ear_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>mixer/ear_sig_s&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd12</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_61_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_61</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd36</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_93_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_93</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y24.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;9&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>midi/databuf_q&lt;3&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>joy/joy_count[4]_PWR_180_o_equal_5_o</twComp><twBEL>audior/Msub_n0029_xor&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>audior/n0029&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>audior/Msub_n003215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>jt51/jt51_inst/u_acc/u_acc/bits&lt;14&gt;_0</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;16</twBEL><twBEL>audior/Msub_n0032_xor&lt;0&gt;_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>audior/n0032&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>the_msx/swiop/vf_on_de_v&lt;0&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;17&gt;1</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>8.797</twLogDel><twRouteDel>12.693</twRouteDel><twTotDel>21.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>117.018</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>21.487</twTotPathDel><twClkSkew dest = "3.051" src = "4.194">1.143</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp><twBEL>the_msx/swiop/volumes_q_ear_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.A7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.M10</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_ear_sig_s</twComp><twBEL>mixer/Mmult_ear_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>mixer/ear_sig_s&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_lut&lt;0&gt;2</twBEL><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_61_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_61</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd36</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_93_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_93</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y24.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;9&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>midi/databuf_q&lt;3&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>joy/joy_count[4]_PWR_180_o_equal_5_o</twComp><twBEL>audior/Msub_n0029_xor&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>audior/n0029&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>audior/Msub_n003215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>jt51/jt51_inst/u_acc/u_acc/bits&lt;14&gt;_0</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;16</twBEL><twBEL>audior/Msub_n0032_xor&lt;0&gt;_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>audior/n0032&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>the_msx/swiop/vf_on_de_v&lt;0&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;16&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>9.016</twLogDel><twRouteDel>12.471</twRouteDel><twTotDel>21.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26664318" iCriticalPaths="0" sType="EndPoint">Paths for end point audior/dac_o (SLICE_X26Y19.C2), 26664318 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.993</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType="FF">audior/dac_o</twDest><twTotPathDel>21.512</twTotPathDel><twClkSkew dest = "3.051" src = "4.194">1.143</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType='FF'>audior/dac_o</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp><twBEL>the_msx/swiop/volumes_q_ear_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.A7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.M10</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_ear_sig_s</twComp><twBEL>mixer/Mmult_ear_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>mixer/ear_sig_s&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_lut&lt;0&gt;2</twBEL><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_61_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_61</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd36</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_93_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_93</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y24.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;9&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>midi/databuf_q&lt;3&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>joy/joy_count[4]_PWR_180_o_equal_5_o</twComp><twBEL>audior/Msub_n0029_xor&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>audior/n0029&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>audior/Msub_n003215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>jt51/jt51_inst/u_acc/u_acc/bits&lt;14&gt;_0</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;16</twBEL><twBEL>audior/Msub_n0032_xor&lt;0&gt;_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>audior/n0032&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>the_msx/swiop/vf_on_de_v&lt;0&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;17&gt;1</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25</twBEL><twBEL>audior/dac_o</twBEL></twPathDel><twLogDel>8.967</twLogDel><twRouteDel>12.545</twRouteDel><twTotDel>21.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>117.081</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType="FF">audior/dac_o</twDest><twTotPathDel>21.424</twTotPathDel><twClkSkew dest = "3.051" src = "4.194">1.143</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType='FF'>audior/dac_o</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp><twBEL>the_msx/swiop/volumes_q_ear_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.A7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.M11</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_ear_sig_s</twComp><twBEL>mixer/Mmult_ear_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>mixer/ear_sig_s&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd12</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_61_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_61</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd36</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_93_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_93</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y24.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;9&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>midi/databuf_q&lt;3&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>joy/joy_count[4]_PWR_180_o_equal_5_o</twComp><twBEL>audior/Msub_n0029_xor&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>audior/n0029&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>audior/Msub_n003215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>jt51/jt51_inst/u_acc/u_acc/bits&lt;14&gt;_0</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;16</twBEL><twBEL>audior/Msub_n0032_xor&lt;0&gt;_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>audior/n0032&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>the_msx/swiop/vf_on_de_v&lt;0&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;17&gt;1</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25</twBEL><twBEL>audior/dac_o</twBEL></twPathDel><twLogDel>8.763</twLogDel><twRouteDel>12.661</twRouteDel><twTotDel>21.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>117.084</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType="FF">audior/dac_o</twDest><twTotPathDel>21.421</twTotPathDel><twClkSkew dest = "3.051" src = "4.194">1.143</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_ear_7</twSrc><twDest BELType='FF'>audior/dac_o</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp><twBEL>the_msx/swiop/volumes_q_ear_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.A7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>the_msx/swiop/volumes_q_ear&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.M10</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_ear_sig_s</twComp><twBEL>mixer/Mmult_ear_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>mixer/ear_sig_s&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_31</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_lut&lt;0&gt;2</twBEL><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_61_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_61</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd36</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_73</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_93_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_93</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y24.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;9&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>midi/databuf_q&lt;3&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>joy/joy_count[4]_PWR_180_o_equal_5_o</twComp><twBEL>audior/Msub_n0029_xor&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>audior/n0029&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>audior/Msub_n003215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>jt51/jt51_inst/u_acc/u_acc/bits&lt;14&gt;_0</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;16</twBEL><twBEL>audior/Msub_n0032_xor&lt;0&gt;_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>audior/n0032&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>the_msx/swiop/vf_on_de_v&lt;0&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;16&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25</twBEL><twBEL>audior/dac_o</twBEL></twPathDel><twLogDel>8.982</twLogDel><twRouteDel>12.439</twRouteDel><twTotDel>21.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clks_clock_3m_s = PERIOD TIMEGRP &quot;clks/clock_3m_s&quot; 279.365 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point keyb/keymap/Mram_ram_q (RAMB8_X1Y19.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="FF">the_msx/swiop/keymap_data_q_1</twSrc><twDest BELType="RAM">keyb/keymap/Mram_ram_q</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "1.878" src = "1.864">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/keymap_data_q_1</twSrc><twDest BELType='RAM'>keyb/keymap/Mram_ram_q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="419.047">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>the_msx/swiop/keymap_data_q&lt;3&gt;</twComp><twBEL>the_msx/swiop/keymap_data_q_1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y19.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>the_msx/swiop/keymap_data_q&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y19.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>keyb/keymap/Mram_ram_q</twComp><twBEL>keyb/keymap/Mram_ram_q</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="419.047">clks/clock_3m_s_BUFG</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point keyb/keymap/Mram_ram_q (RAMB8_X1Y19.DIADI2), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">the_msx/swiop/keymap_data_q_2</twSrc><twDest BELType="RAM">keyb/keymap/Mram_ram_q</twDest><twTotPathDel>0.389</twTotPathDel><twClkSkew dest = "1.878" src = "1.864">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/keymap_data_q_2</twSrc><twDest BELType='RAM'>keyb/keymap/Mram_ram_q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="419.047">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>the_msx/swiop/keymap_data_q&lt;3&gt;</twComp><twBEL>the_msx/swiop/keymap_data_q_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y19.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>the_msx/swiop/keymap_data_q&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y19.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>keyb/keymap/Mram_ram_q</twComp><twBEL>keyb/keymap/Mram_ram_q</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.389</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="419.047">clks/clock_3m_s_BUFG</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_4 (SLICE_X0Y12.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_3</twSrc><twDest BELType="FF">jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_4</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_3</twSrc><twDest BELType='FF'>jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X0Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb&lt;5&gt;</twComp><twBEL>jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y12.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb&lt;5&gt;</twComp><twBEL>jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/Mmux_bb[18]_GND_280_o_mux_4_OUT141</twBEL><twBEL>jt51/jt51_inst/u_lfo/pmnoise[5].u_noise_pm/bb_4</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_clks_clock_3m_s = PERIOD TIMEGRP &quot;clks/clock_3m_s&quot; 279.365 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="275.795" period="279.365" constraintValue="279.365" deviceLimit="3.570" freqLimit="280.112" physResource="keyb/keymap/Mram_ram_q/CLKAWRCLK" logResource="keyb/keymap/Mram_ram_q/CLKAWRCLK" locationPin="RAMB8_X1Y19.CLKAWRCLK" clockNet="clks/clock_3m_s_BUFG"/><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="275.795" period="279.365" constraintValue="279.365" deviceLimit="3.570" freqLimit="280.112" physResource="keyb/keymap/Mram_ram_q/CLKBRDCLK" logResource="keyb/keymap/Mram_ram_q/CLKBRDCLK" locationPin="RAMB8_X1Y19.CLKBRDCLK" clockNet="clks/clock_3m_s_BUFG"/><twPinLimit anchorID="51" type="MINPERIOD" name="Tbcper_I" slack="276.699" period="279.365" constraintValue="279.365" deviceLimit="2.666" freqLimit="375.094" physResource="clks/clock_3m_s_BUFG/I0" logResource="clks/clock_3m_s_BUFG/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="clks/clock_3m_s"/></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clks_clock_vdp_s = PERIOD TIMEGRP &quot;clks/clock_vdp_s&quot; 93.121 ns HIGH 50%;</twConstName><twItemCnt>114</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>114</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>50.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I10), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>82.870</twSlack><twSrc BELType="FF">mb/icap_i_s_10</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>10.490</twTotPathDel><twClkSkew dest = "0.778" src = "0.504">-0.274</twClkSkew><twDelConst>93.121</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb/icap_i_s_10</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X35Y2.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mb/icap_i_s&lt;15&gt;</twComp><twBEL>mb/icap_i_s_10</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>mb/icap_i_s&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapdck_I</twDelType><twDelInfo twEdge="twRising">9.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>9.518</twLogDel><twRouteDel>0.972</twRouteDel><twTotDel>10.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>90.7</twPctLog><twPctRoute>9.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I12), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>82.889</twSlack><twSrc BELType="FF">mb/icap_i_s_12</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>10.471</twTotPathDel><twClkSkew dest = "0.778" src = "0.504">-0.274</twClkSkew><twDelConst>93.121</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb/icap_i_s_12</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X35Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mb/icap_i_s&lt;15&gt;</twComp><twBEL>mb/icap_i_s_12</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>mb/icap_i_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapdck_I</twDelType><twDelInfo twEdge="twRising">9.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>9.430</twLogDel><twRouteDel>1.041</twRouteDel><twTotDel>10.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>90.1</twPctLog><twPctRoute>9.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I13), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>82.929</twSlack><twSrc BELType="FF">mb/icap_i_s_9</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>10.540</twTotPathDel><twClkSkew dest = "0.998" src = "0.615">-0.383</twClkSkew><twDelConst>93.121</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb/icap_i_s_9</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X36Y2.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mb/icap_i_s&lt;11&gt;</twComp><twBEL>mb/icap_i_s_9</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>mb/icap_i_s&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapdck_I</twDelType><twDelInfo twEdge="twRising">9.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>9.476</twLogDel><twRouteDel>1.064</twRouteDel><twTotDel>10.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>89.9</twPctLog><twPctRoute>10.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clks_clock_vdp_s = PERIOD TIMEGRP &quot;clks/clock_vdp_s&quot; 93.121 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I5), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">mb/icap_i_s_5</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>0.675</twTotPathDel><twClkSkew dest = "0.550" src = "0.274">-0.276</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb/icap_i_s_5</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X36Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mb/icap_i_s&lt;11&gt;</twComp><twBEL>mb/icap_i_s_5</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.475</twDelInfo><twComp>mb/icap_i_s&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapckd_I</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.475</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I6), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">mb/icap_i_s_5</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>0.675</twTotPathDel><twClkSkew dest = "0.550" src = "0.274">-0.276</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb/icap_i_s_5</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X36Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mb/icap_i_s&lt;11&gt;</twComp><twBEL>mb/icap_i_s_5</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.475</twDelInfo><twComp>mb/icap_i_s&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapckd_I</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.475</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I14), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">mb/icap_i_s_14</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>0.687</twTotPathDel><twClkSkew dest = "0.550" src = "0.274">-0.276</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb/icap_i_s_14</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X37Y2.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>mb/icap_i_s&lt;3&gt;</twComp><twBEL>mb/icap_i_s_14</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.443</twDelInfo><twComp>mb/icap_i_s&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapckd_I</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>0.244</twLogDel><twRouteDel>0.443</twRouteDel><twTotDel>0.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: TS_clks_clock_vdp_s = PERIOD TIMEGRP &quot;clks/clock_vdp_s&quot; 93.121 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Tcapper" slack="43.121" period="93.121" constraintValue="93.121" deviceLimit="50.000" freqLimit="20.000" physResource="mb/ICAP_SPARTAN6_inst/CLK" logResource="mb/ICAP_SPARTAN6_inst/CLK" locationPin="ICAP_X0Y0.CLK" clockNet="clks/clock_vdp_s"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="89.551" period="93.121" constraintValue="93.121" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" locationPin="RAMB8_X1Y14.CLKAWRCLK" clockNet="clock_master_s"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="89.551" period="93.121" constraintValue="93.121" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q/CLKAWRCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q/CLKAWRCLK" locationPin="RAMB8_X1Y15.CLKAWRCLK" clockNet="clock_master_s"/></twPinLimitRpt></twConst><twConst anchorID="69" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_pll_1_clkout0 = PERIOD TIMEGRP &quot;pll_1_clkout0&quot; TS_clock_50M_i / 0.428571429         HIGH 50%;</twConstName><twItemCnt>5894662</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8634</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.882</twMinPer></twConstHead><twPathRptBanner iPaths="318" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/swiop/ps2fifo/empty_o (SLICE_X37Y24.D2), 318 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.635</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType="FF">the_msx/swiop/ps2fifo/empty_o</twDest><twTotPathDel>6.549</twTotPathDel><twClkSkew dest = "0.338" src = "0.333">-0.005</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType='FF'>the_msx/swiop/ps2fifo/empty_o</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X29Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>N303</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.head_v&lt;2&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.head_v&lt;2&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N299</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/empty_o</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>the_msx/swiop/ps2fifo/empty_o</twComp><twBEL>the_msx/swiop/ps2fifo/empty_o_glue_rst</twBEL><twBEL>the_msx/swiop/ps2fifo/empty_o</twBEL></twPathDel><twLogDel>2.098</twLogDel><twRouteDel>4.451</twRouteDel><twTotDel>6.549</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.689</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType="FF">the_msx/swiop/ps2fifo/empty_o</twDest><twTotPathDel>6.495</twTotPathDel><twClkSkew dest = "0.338" src = "0.333">-0.005</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType='FF'>the_msx/swiop/ps2fifo/empty_o</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X29Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>N303</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.head_v&lt;2&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT21</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.head_v&lt;2&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N299</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/empty_o</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>the_msx/swiop/ps2fifo/empty_o</twComp><twBEL>the_msx/swiop/ps2fifo/empty_o_glue_rst</twBEL><twBEL>the_msx/swiop/ps2fifo/empty_o</twBEL></twPathDel><twLogDel>2.098</twLogDel><twRouteDel>4.397</twRouteDel><twTotDel>6.495</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.869</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType="FF">the_msx/swiop/ps2fifo/empty_o</twDest><twTotPathDel>6.315</twTotPathDel><twClkSkew dest = "0.338" src = "0.333">-0.005</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType='FF'>the_msx/swiop/ps2fifo/empty_o</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X29Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>N303</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.head_v&lt;2&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.head_v[3]_fifo_proc.head_v[3]_mux_21_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/empty_o</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.head_v[3]_equal_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>the_msx/swiop/ps2fifo/empty_o</twComp><twBEL>the_msx/swiop/ps2fifo/empty_o_glue_rst</twBEL><twBEL>the_msx/swiop/ps2fifo/empty_o</twBEL></twPathDel><twLogDel>2.098</twLogDel><twRouteDel>4.217</twRouteDel><twTotDel>6.315</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="83" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/swiop/ps2fifo/Mram_memory_v22/DP (SLICE_X30Y28.WE), 83 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.994</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twTotPathDel>6.187</twTotPathDel><twClkSkew dest = "0.335" src = "0.333">-0.002</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X29Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>N303</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>4.352</twRouteDel><twTotDel>6.187</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.048</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twTotPathDel>6.133</twTotPathDel><twClkSkew dest = "0.335" src = "0.333">-0.002</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X29Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>N303</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>4.298</twRouteDel><twTotDel>6.133</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.289</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twTotPathDel>5.892</twTotPathDel><twClkSkew dest = "0.335" src = "0.333">-0.002</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X29Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;2&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>N303</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>4.057</twRouteDel><twTotDel>5.892</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="83" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/swiop/ps2fifo/Mram_memory_v21/DP (SLICE_X30Y28.WE), 83 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.994</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twTotPathDel>6.187</twTotPathDel><twClkSkew dest = "0.335" src = "0.333">-0.002</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X29Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>N303</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>4.352</twRouteDel><twTotDel>6.187</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.048</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twTotPathDel>6.133</twTotPathDel><twClkSkew dest = "0.335" src = "0.333">-0.002</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X29Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>N303</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>4.298</twRouteDel><twTotDel>6.133</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.289</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twTotPathDel>5.892</twTotPathDel><twClkSkew dest = "0.335" src = "0.333">-0.002</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X29Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;2&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>N303</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>4.057</twRouteDel><twTotDel>5.892</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_1_clkout0 = PERIOD TIMEGRP &quot;pll_1_clkout0&quot; TS_clock_50M_i / 0.428571429
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point opll1/ct/u_register_memory/Mram_regs_array (RAMB8_X1Y25.ADDRBRDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">opll1/ct/regs_addr_2</twSrc><twDest BELType="RAM">opll1/ct/u_register_memory/Mram_regs_array</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.126" src = "0.117">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>opll1/ct/regs_addr_2</twSrc><twDest BELType='RAM'>opll1/ct/u_register_memory/Mram_regs_array</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X32Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>opll1/ct/regs_addr&lt;3&gt;</twComp><twBEL>opll1/ct/regs_addr_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y25.ADDRBRDADDR7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>opll1/ct/regs_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y25.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>opll1/ct/u_register_memory/Mram_regs_array</twComp><twBEL>opll1/ct/u_register_memory/Mram_regs_array</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q (RAMB8_X1Y14.ADDRAWRADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.259</twSlack><twSrc BELType="FF">the_msx/vdp/vo1_2.scandbl/hpos_s_3</twSrc><twDest BELType="RAM">the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.125" src = "0.119">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/vdp/vo1_2.scandbl/hpos_s_3</twSrc><twDest BELType='RAM'>the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X32Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hpos_s&lt;3&gt;</twComp><twBEL>the_msx/vdp/vo1_2.scandbl/hpos_s_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y14.ADDRAWRADDR5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hpos_s&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y14.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q</twComp><twBEL>the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q (RAMB8_X1Y14.ADDRAWRADDR3), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">the_msx/vdp/vo1_2.scandbl/hpos_s_1</twSrc><twDest BELType="RAM">the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q</twDest><twTotPathDel>0.274</twTotPathDel><twClkSkew dest = "0.125" src = "0.119">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/vdp/vo1_2.scandbl/hpos_s_1</twSrc><twDest BELType='RAM'>the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X32Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hpos_s&lt;3&gt;</twComp><twBEL>the_msx/vdp/vo1_2.scandbl/hpos_s_1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y14.ADDRAWRADDR3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hpos_s&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y14.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q</twComp><twBEL>the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="94"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_1_clkout0 = PERIOD TIMEGRP &quot;pll_1_clkout0&quot; TS_clock_50M_i / 0.428571429
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="43.096" period="46.666" constraintValue="46.666" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" locationPin="RAMB8_X1Y14.CLKAWRCLK" clockNet="clock_master_s"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="43.096" period="46.666" constraintValue="46.666" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK" locationPin="RAMB8_X1Y14.CLKBRDCLK" clockNet="clock_master_s"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="43.096" period="46.666" constraintValue="46.666" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA" logResource="the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA" locationPin="RAMB16_X1Y22.CLKA" clockNet="clock_master_s"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_pll_1_clkout1 = PERIOD TIMEGRP &quot;pll_1_clkout1&quot; TS_clock_50M_i / 1.71428571         HIGH 50%;</twConstName><twItemCnt>13281</twItemCnt><twErrCntSetup>88</twErrCntSetup><twErrCntEndPt>88</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>543</twEndPtCnt><twPathErrCnt>2088</twPathErrCnt><twMinPer>98391.040</twMinPer></twConstHead><twPathRptBanner iPaths="46" iCriticalPaths="44" sType="EndPoint">Paths for end point ram/ram_din_s_6 (SLICE_X3Y38.CE), 46 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.433</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_0</twSrc><twDest BELType="FF">ram/ram_din_s_6</twDest><twTotPathDel>7.826</twTotPathDel><twClkSkew dest = "1.629" src = "1.963">0.334</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_0</twSrc><twDest BELType='FF'>ram/ram_din_s_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;3&gt;</twComp><twBEL>the_msx/escci/SccBank2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>the_msx/escci/SccBank2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1310</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_we_s</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/ram_din_s_6</twBEL></twPathDel><twLogDel>2.899</twLogDel><twRouteDel>4.927</twRouteDel><twTotDel>7.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.388</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_0</twSrc><twDest BELType="FF">ram/ram_din_s_6</twDest><twTotPathDel>7.781</twTotPathDel><twClkSkew dest = "1.629" src = "1.963">0.334</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_0</twSrc><twDest BELType='FF'>ram/ram_din_s_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;3&gt;</twComp><twBEL>the_msx/escci/SccBank2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>the_msx/escci/SccBank2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1310</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/escci/SccWave/ff_req_dl</twComp><twBEL>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_we_s</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/ram_din_s_6</twBEL></twPathDel><twLogDel>2.669</twLogDel><twRouteDel>5.112</twRouteDel><twTotDel>7.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.290</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_4</twSrc><twDest BELType="FF">ram/ram_din_s_6</twDest><twTotPathDel>7.702</twTotPathDel><twClkSkew dest = "1.629" src = "1.944">0.315</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_4</twSrc><twDest BELType='FF'>ram/ram_din_s_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>the_msx/escci/SccBank2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1310</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_we_s</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/ram_din_s_6</twBEL></twPathDel><twLogDel>2.804</twLogDel><twRouteDel>4.898</twRouteDel><twTotDel>7.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="46" iCriticalPaths="44" sType="EndPoint">Paths for end point ram/ram_din_s_2 (SLICE_X1Y38.CE), 46 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.429</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_0</twSrc><twDest BELType="FF">ram/ram_din_s_2</twDest><twTotPathDel>7.824</twTotPathDel><twClkSkew dest = "1.631" src = "1.963">0.332</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_0</twSrc><twDest BELType='FF'>ram/ram_din_s_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;3&gt;</twComp><twBEL>the_msx/escci/SccBank2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>the_msx/escci/SccBank2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1310</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_we_s</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ram/ram_din_s&lt;3&gt;</twComp><twBEL>ram/ram_din_s_2</twBEL></twPathDel><twLogDel>2.899</twLogDel><twRouteDel>4.925</twRouteDel><twTotDel>7.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.384</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_0</twSrc><twDest BELType="FF">ram/ram_din_s_2</twDest><twTotPathDel>7.779</twTotPathDel><twClkSkew dest = "1.631" src = "1.963">0.332</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_0</twSrc><twDest BELType='FF'>ram/ram_din_s_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;3&gt;</twComp><twBEL>the_msx/escci/SccBank2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>the_msx/escci/SccBank2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1310</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/escci/SccWave/ff_req_dl</twComp><twBEL>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_we_s</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ram/ram_din_s&lt;3&gt;</twComp><twBEL>ram/ram_din_s_2</twBEL></twPathDel><twLogDel>2.669</twLogDel><twRouteDel>5.110</twRouteDel><twTotDel>7.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.286</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_4</twSrc><twDest BELType="FF">ram/ram_din_s_2</twDest><twTotPathDel>7.700</twTotPathDel><twClkSkew dest = "1.631" src = "1.944">0.313</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_4</twSrc><twDest BELType='FF'>ram/ram_din_s_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>the_msx/escci/SccBank2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1310</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_we_s</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ram/ram_din_s&lt;3&gt;</twComp><twBEL>ram/ram_din_s_2</twBEL></twPathDel><twLogDel>2.804</twLogDel><twRouteDel>4.896</twRouteDel><twTotDel>7.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="46" iCriticalPaths="44" sType="EndPoint">Paths for end point ram/ram_din_s_5 (SLICE_X3Y38.CE), 46 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.415</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_0</twSrc><twDest BELType="FF">ram/ram_din_s_5</twDest><twTotPathDel>7.808</twTotPathDel><twClkSkew dest = "1.629" src = "1.963">0.334</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_0</twSrc><twDest BELType='FF'>ram/ram_din_s_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;3&gt;</twComp><twBEL>the_msx/escci/SccBank2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>the_msx/escci/SccBank2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1310</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_we_s</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/ram_din_s_5</twBEL></twPathDel><twLogDel>2.881</twLogDel><twRouteDel>4.927</twRouteDel><twTotDel>7.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.370</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_0</twSrc><twDest BELType="FF">ram/ram_din_s_5</twDest><twTotPathDel>7.763</twTotPathDel><twClkSkew dest = "1.629" src = "1.963">0.334</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_0</twSrc><twDest BELType='FF'>ram/ram_din_s_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X6Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X6Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;3&gt;</twComp><twBEL>the_msx/escci/SccBank2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>the_msx/escci/SccBank2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1310</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/escci/SccWave/ff_req_dl</twComp><twBEL>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_we_s</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/ram_din_s_5</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>5.112</twRouteDel><twTotDel>7.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.272</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_4</twSrc><twDest BELType="FF">ram/ram_din_s_5</twDest><twTotPathDel>7.684</twTotPathDel><twClkSkew dest = "1.629" src = "1.944">0.315</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_4</twSrc><twDest BELType='FF'>ram/ram_din_s_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>the_msx/escci/SccBank2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1310</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/cpu_io_b/ctrl_reg_q_2&lt;7&gt;</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_we_s</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>ram/ram_din_s&lt;7&gt;</twComp><twBEL>ram/ram_din_s_5</twBEL></twPathDel><twLogDel>2.786</twLogDel><twRouteDel>4.898</twRouteDel><twTotDel>7.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_1_clkout1 = PERIOD TIMEGRP &quot;pll_1_clkout1&quot; TS_clock_50M_i / 1.71428571
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/SdrDat_s_2 (SLICE_X0Y38.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.380</twSlack><twSrc BELType="FF">ram/ram_din_s_2</twSrc><twDest BELType="FF">ram/SdrDat_s_2</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ram/ram_din_s_2</twSrc><twDest BELType='FF'>ram/SdrDat_s_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twSrcClk><twPathDel><twSite>SLICE_X1Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ram/ram_din_s&lt;3&gt;</twComp><twBEL>ram/ram_din_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>ram/ram_din_s&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>ram/SdrDat_s&lt;10&gt;</twComp><twBEL>ram/Mmux_n032391</twBEL><twBEL>ram/SdrDat_s_2</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.063</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/SdrCmd_s_1 (SLICE_X0Y30.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">ram/SdrCmd_s_1</twSrc><twDest BELType="FF">ram/SdrCmd_s_1</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ram/SdrCmd_s_1</twSrc><twDest BELType='FF'>ram/SdrCmd_s_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twSrcClk><twPathDel><twSite>SLICE_X0Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ram/SdrCmd_s&lt;0&gt;</twComp><twBEL>ram/SdrCmd_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>ram/SdrCmd_s&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ram/SdrCmd_s&lt;0&gt;</twComp><twBEL>ram/Mmux_SdrRoutine_v[2]_X_71_o_wide_mux_108_OUT4</twBEL><twBEL>ram/SdrCmd_s_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/SdrDat_s_9 (SLICE_X0Y38.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">ram/ram_din_s_1</twSrc><twDest BELType="FF">ram/SdrDat_s_9</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ram/ram_din_s_1</twSrc><twDest BELType='FF'>ram/SdrDat_s_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twSrcClk><twPathDel><twSite>SLICE_X1Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ram/ram_din_s&lt;3&gt;</twComp><twBEL>ram/ram_din_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>ram/ram_din_s&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>ram/SdrDat_s&lt;10&gt;</twComp><twBEL>ram/Mmux_n0323161</twBEL><twBEL>ram/SdrDat_s_9</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twDestClk><twPctLog>73.8</twPctLog><twPctRoute>26.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_1_clkout1 = PERIOD TIMEGRP &quot;pll_1_clkout1&quot; TS_clock_50M_i / 1.71428571
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Tbcper_I" slack="9.000" period="11.666" constraintValue="11.666" deviceLimit="2.666" freqLimit="375.094" physResource="pll_1/clkout2_buf/I0" logResource="pll_1/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="pll_1/clkout1"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tcp" slack="11.186" period="11.666" constraintValue="11.666" deviceLimit="0.480" freqLimit="2083.333" physResource="ram/SdrRefreshCounter_v&lt;3&gt;/CLK" logResource="ram/SdrRefreshCounter_v_0/CK" locationPin="SLICE_X2Y37.CLK" clockNet="clock_sdram_s"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tcp" slack="11.186" period="11.666" constraintValue="11.666" deviceLimit="0.480" freqLimit="2083.333" physResource="ram/SdrRefreshCounter_v&lt;3&gt;/CLK" logResource="ram/SdrRefreshCounter_v_1/CK" locationPin="SLICE_X2Y37.CLK" clockNet="clock_sdram_s"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_pll_1_clkout3 = PERIOD TIMEGRP &quot;pll_1_clkout3&quot; TS_clock_50M_i / 0.16 HIGH         50%;</twConstName><twItemCnt>1491</twItemCnt><twErrCntSetup>44</twErrCntSetup><twErrCntEndPt>44</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>221</twEndPtCnt><twPathErrCnt>704</twPathErrCnt><twMinPer>607249.984</twMinPer></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="16" sType="EndPoint">Paths for end point midi/ff_q (SLICE_X22Y23.SR), 17 paths
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.857</twSlack><twSrc BELType="FF">soft_rst_cnt_s_7</twSrc><twDest BELType="FF">midi/ff_q</twDest><twTotPathDel>4.208</twTotPathDel><twClkSkew dest = "1.590" src = "1.936">0.346</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_7</twSrc><twDest BELType='FF'>midi/ff_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>soft_rst_cnt_s&lt;7&gt;</twComp><twBEL>soft_rst_cnt_s_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>soft_rst_cnt_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N59</twComp><twBEL>reset_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>N59</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>midi/reset_i_ff_clr_s_OR_594_o</twComp><twBEL>midi/reset_i_ff_clr_s_OR_594_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>midi/reset_i_ff_clr_s_OR_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>midi/ff_q</twComp><twBEL>midi/ff_q</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>2.800</twRouteDel><twTotDel>4.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.691</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="FF">midi/ff_q</twDest><twTotPathDel>4.052</twTotPathDel><twClkSkew dest = "1.590" src = "1.926">0.336</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='FF'>midi/ff_q</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>midi/reset_i_ff_clr_s_OR_594_o</twComp><twBEL>midi/reset_i_ff_clr_s_OR_594_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>midi/reset_i_ff_clr_s_OR_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>midi/ff_q</twComp><twBEL>midi/ff_q</twBEL></twPathDel><twLogDel>1.711</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>4.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.593</twSlack><twSrc BELType="FF">por_cnt_s_1</twSrc><twDest BELType="FF">midi/ff_q</twDest><twTotPathDel>3.954</twTotPathDel><twClkSkew dest = "1.590" src = "1.926">0.336</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_1</twSrc><twDest BELType='FF'>midi/ff_q</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>por_cnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>midi/reset_i_ff_clr_s_OR_594_o</twComp><twBEL>midi/reset_i_ff_clr_s_OR_594_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>midi/reset_i_ff_clr_s_OR_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>midi/ff_q</twComp><twBEL>midi/ff_q</twBEL></twPathDel><twLogDel>1.711</twLogDel><twRouteDel>2.243</twRouteDel><twTotDel>3.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="16" sType="EndPoint">Paths for end point midi/ff_clr_s (SLICE_X23Y26.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.763</twSlack><twSrc BELType="FF">soft_rst_cnt_s_7</twSrc><twDest BELType="FF">midi/ff_clr_s</twDest><twTotPathDel>4.119</twTotPathDel><twClkSkew dest = "1.595" src = "1.936">0.341</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_7</twSrc><twDest BELType='FF'>midi/ff_clr_s</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>soft_rst_cnt_s&lt;7&gt;</twComp><twBEL>soft_rst_cnt_s_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>soft_rst_cnt_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N59</twComp><twBEL>reset_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>N59</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/baudr_cnt_q&lt;5&gt;</twComp><twBEL>midi/_n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>midi/_n0201_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>midi/ff_clr_s</twComp><twBEL>midi/ff_clr_s</twBEL></twPathDel><twLogDel>1.618</twLogDel><twRouteDel>2.501</twRouteDel><twTotDel>4.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.597</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="FF">midi/ff_clr_s</twDest><twTotPathDel>3.963</twTotPathDel><twClkSkew dest = "1.595" src = "1.926">0.331</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='FF'>midi/ff_clr_s</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/baudr_cnt_q&lt;5&gt;</twComp><twBEL>midi/_n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>midi/_n0201_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>midi/ff_clr_s</twComp><twBEL>midi/ff_clr_s</twBEL></twPathDel><twLogDel>1.921</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>3.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.499</twSlack><twSrc BELType="FF">por_cnt_s_1</twSrc><twDest BELType="FF">midi/ff_clr_s</twDest><twTotPathDel>3.865</twTotPathDel><twClkSkew dest = "1.595" src = "1.926">0.331</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_1</twSrc><twDest BELType='FF'>midi/ff_clr_s</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>por_cnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/baudr_cnt_q&lt;5&gt;</twComp><twBEL>midi/_n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>midi/_n0201_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>midi/ff_clr_s</twComp><twBEL>midi/ff_clr_s</twBEL></twPathDel><twLogDel>1.921</twLogDel><twRouteDel>1.944</twRouteDel><twTotDel>3.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="16" sType="EndPoint">Paths for end point midi/tx_s (SLICE_X25Y26.SR), 16 paths
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.303</twSlack><twSrc BELType="FF">soft_rst_cnt_s_7</twSrc><twDest BELType="FF">midi/tx_s</twDest><twTotPathDel>3.664</twTotPathDel><twClkSkew dest = "1.600" src = "1.936">0.336</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_7</twSrc><twDest BELType='FF'>midi/tx_s</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>soft_rst_cnt_s&lt;7&gt;</twComp><twBEL>soft_rst_cnt_s_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>soft_rst_cnt_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N59</twComp><twBEL>reset_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>N59</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>midi/tx_s</twComp><twBEL>midi/tx_s</twBEL></twPathDel><twLogDel>1.373</twLogDel><twRouteDel>2.291</twRouteDel><twTotDel>3.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.137</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="FF">midi/tx_s</twDest><twTotPathDel>3.508</twTotPathDel><twClkSkew dest = "1.600" src = "1.926">0.326</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='FF'>midi/tx_s</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>midi/tx_s</twComp><twBEL>midi/tx_s</twBEL></twPathDel><twLogDel>1.676</twLogDel><twRouteDel>1.832</twRouteDel><twTotDel>3.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.039</twSlack><twSrc BELType="FF">por_cnt_s_1</twSrc><twDest BELType="FF">midi/tx_s</twDest><twTotPathDel>3.410</twTotPathDel><twClkSkew dest = "1.600" src = "1.926">0.326</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_1</twSrc><twDest BELType='FF'>midi/tx_s</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>por_cnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>midi/tx_s</twComp><twBEL>midi/tx_s</twBEL></twPathDel><twLogDel>1.676</twLogDel><twRouteDel>1.734</twRouteDel><twTotDel>3.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_1_clkout3 = PERIOD TIMEGRP &quot;pll_1_clkout3&quot; TS_clock_50M_i / 0.16 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point midi/shift_q_6 (SLICE_X24Y25.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">midi/shift_q_7</twSrc><twDest BELType="FF">midi/shift_q_6</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>midi/shift_q_7</twSrc><twDest BELType='FF'>midi/shift_q_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twSrcClk><twPathDel><twSite>SLICE_X24Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>midi/shift_q&lt;5&gt;</twComp><twBEL>midi/shift_q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>midi/shift_q&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>midi/shift_q&lt;5&gt;</twComp><twBEL>midi/Mmux__n012571</twBEL><twBEL>midi/shift_q_6</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twDestClk><twPctLog>84.5</twPctLog><twPctRoute>15.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point midi/tx_s (SLICE_X25Y26.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">midi/tx_s</twSrc><twDest BELType="FF">midi/tx_s</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>midi/tx_s</twSrc><twDest BELType='FF'>midi/tx_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twSrcClk><twPathDel><twSite>SLICE_X25Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>midi/tx_s</twComp><twBEL>midi/tx_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y26.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>midi/tx_s</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>midi/tx_s</twComp><twBEL>midi/tx_s_rstpot</twBEL><twBEL>midi/tx_s</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point midi/baudr_cnt_q_3 (SLICE_X28Y24.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.467</twSlack><twSrc BELType="FF">midi/baudr_cnt_q_3</twSrc><twDest BELType="FF">midi/baudr_cnt_q_3</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>midi/baudr_cnt_q_3</twSrc><twDest BELType='FF'>midi/baudr_cnt_q_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twSrcClk><twPathDel><twSite>SLICE_X28Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>midi/baudr_cnt_q&lt;3&gt;</twComp><twBEL>midi/baudr_cnt_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>midi/baudr_cnt_q&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>midi/baudr_cnt_q&lt;3&gt;</twComp><twBEL>midi/Mmux_state_s[2]_X_195_o_wide_mux_34_OUT41</twBEL><twBEL>midi/baudr_cnt_q_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="152"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_1_clkout3 = PERIOD TIMEGRP &quot;pll_1_clkout3&quot; TS_clock_50M_i / 0.16 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="153" type="MINPERIOD" name="Tbcper_I" slack="122.334" period="125.000" constraintValue="125.000" deviceLimit="2.666" freqLimit="375.094" physResource="pll_1/clkout4_buf/I0" logResource="pll_1/clkout4_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="pll_1/clkout3"/><twPinLimit anchorID="154" type="MINPERIOD" name="Tcp" slack="124.520" period="125.000" constraintValue="125.000" deviceLimit="0.480" freqLimit="2083.333" physResource="joy/delay_count&lt;3&gt;/CLK" logResource="joy/delay_count_0/CK" locationPin="SLICE_X22Y29.CLK" clockNet="clock_8m_s"/><twPinLimit anchorID="155" type="MINHIGHPULSE" name="Trpw" slack="124.520" period="125.000" constraintValue="62.500" deviceLimit="0.240" physResource="joy/delay_count&lt;3&gt;/SR" logResource="joy/delay_count_0/SR" locationPin="SLICE_X22Y29.SR" clockNet="joy/clock_locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="156" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC&quot; TS_clock_master_s         DATAPATHONLY;</twConstName><twItemCnt>22</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.709</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X16Y21.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathFromToDelay"><twSlack>36.851</twSlack><twSrc BELType="PAD">keys_n_i&lt;1&gt;</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>9.709</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;1&gt;</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;1&gt;</twComp><twBEL>keys_n_i&lt;1&gt;</twBEL><twBEL>keys_n_i_1_IBUF</twBEL><twBEL>ProtoComp1605.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.615</twDelInfo><twComp>keys_n_i_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>2.601</twLogDel><twRouteDel>7.108</twRouteDel><twTotDel>9.709</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathFromToDelay"><twSlack>41.430</twSlack><twSrc BELType="FF">keyb/por_o</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>5.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>keyb/por_o</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>keyb/por_o</twComp><twBEL>keyb/por_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>keyb/por_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>3.656</twRouteDel><twTotDel>5.130</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathFromToDelay"><twSlack>41.986</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>4.574</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.005</twRouteDel><twTotDel>4.574</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X16Y21.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathFromToDelay"><twSlack>37.364</twSlack><twSrc BELType="PAD">keys_n_i&lt;1&gt;</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>9.196</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;1&gt;</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;1&gt;</twComp><twBEL>keys_n_i&lt;1&gt;</twBEL><twBEL>keys_n_i_1_IBUF</twBEL><twBEL>ProtoComp1605.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.615</twDelInfo><twComp>keys_n_i_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>2.324</twLogDel><twRouteDel>6.872</twRouteDel><twTotDel>9.196</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathFromToDelay"><twSlack>41.943</twSlack><twSrc BELType="FF">keyb/por_o</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>4.617</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>keyb/por_o</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>keyb/por_o</twComp><twBEL>keyb/por_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>keyb/por_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>1.197</twLogDel><twRouteDel>3.420</twRouteDel><twTotDel>4.617</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathFromToDelay"><twSlack>42.499</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>4.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>1.292</twLogDel><twRouteDel>2.769</twRouteDel><twTotDel>4.061</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC&quot; TS_clock_master_s
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X16Y21.SR), 11 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="169"><twSlack>1.722</twSlack><twSrc BELType="FF">the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y27.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp><twBEL>the_msx/swiop/ntsc_pal_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y21.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.226</twRouteDel><twTotDel>1.722</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="170"><twSlack>2.120</twSlack><twSrc BELType="FF">por_cnt_s_6</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_6</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>por_cnt_s&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y21.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>1.432</twRouteDel><twTotDel>2.120</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="171"><twSlack>2.218</twSlack><twSrc BELType="FF">por_cnt_s_4</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_4</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>por_cnt_s&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y21.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>1.530</twRouteDel><twTotDel>2.218</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X16Y21.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="172"><twSlack>1.441</twSlack><twSrc BELType="FF">the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y27.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp><twBEL>the_msx/swiop/ntsc_pal_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.087</twRouteDel><twTotDel>1.441</twTotDel><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="173"><twSlack>1.839</twSlack><twSrc BELType="FF">por_cnt_s_6</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_6</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>por_cnt_s&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.293</twRouteDel><twTotDel>1.839</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="174"><twSlack>1.937</twSlack><twSrc BELType="FF">por_cnt_s_4</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_4</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>por_cnt_s&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.391</twRouteDel><twTotDel>1.937</twTotDel><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="175" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC&quot; TS_clock_master_s         DATAPATHONLY;</twConstName><twItemCnt>22</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.789</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X15Y21.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>36.771</twSlack><twSrc BELType="PAD">keys_n_i&lt;1&gt;</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>9.789</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;1&gt;</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;1&gt;</twComp><twBEL>keys_n_i&lt;1&gt;</twBEL><twBEL>keys_n_i_1_IBUF</twBEL><twBEL>ProtoComp1605.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.615</twDelInfo><twComp>keys_n_i_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>2.604</twLogDel><twRouteDel>7.185</twRouteDel><twTotDel>9.789</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>41.350</twSlack><twSrc BELType="FF">keyb/por_o</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>5.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>keyb/por_o</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>keyb/por_o</twComp><twBEL>keyb/por_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>keyb/por_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>3.733</twRouteDel><twTotDel>5.210</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>41.906</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>4.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>1.572</twLogDel><twRouteDel>3.082</twRouteDel><twTotDel>4.654</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X15Y21.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>36.948</twSlack><twSrc BELType="PAD">keys_n_i&lt;1&gt;</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>9.612</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;1&gt;</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;1&gt;</twComp><twBEL>keys_n_i&lt;1&gt;</twBEL><twBEL>keys_n_i_1_IBUF</twBEL><twBEL>ProtoComp1605.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.615</twDelInfo><twComp>keys_n_i_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>2.396</twLogDel><twRouteDel>7.216</twRouteDel><twTotDel>9.612</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathFromToDelay"><twSlack>41.527</twSlack><twSrc BELType="FF">keyb/por_o</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>5.033</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>keyb/por_o</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>keyb/por_o</twComp><twBEL>keyb/por_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>keyb/por_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>1.269</twLogDel><twRouteDel>3.764</twRouteDel><twTotDel>5.033</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathFromToDelay"><twSlack>42.083</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>4.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>1.364</twLogDel><twRouteDel>3.113</twRouteDel><twTotDel>4.477</twTotDel><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC&quot; TS_clock_master_s
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X15Y21.SR), 11 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="188"><twSlack>1.786</twSlack><twSrc BELType="FF">the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y27.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp><twBEL>the_msx/swiop/ntsc_pal_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y21.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>0.509</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>1.786</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="189"><twSlack>2.184</twSlack><twSrc BELType="FF">por_cnt_s_6</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_6</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>por_cnt_s&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y21.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>1.483</twRouteDel><twTotDel>2.184</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="190"><twSlack>2.282</twSlack><twSrc BELType="FF">por_cnt_s_4</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_4</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>por_cnt_s&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y21.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>1.581</twRouteDel><twTotDel>2.282</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X15Y21.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="191"><twSlack>1.683</twSlack><twSrc BELType="FF">the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y27.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp><twBEL>the_msx/swiop/ntsc_pal_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.731</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>1.294</twRouteDel><twTotDel>1.683</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="192"><twSlack>2.081</twSlack><twSrc BELType="FF">por_cnt_s_6</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_6</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>por_cnt_s&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.731</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>0.581</twLogDel><twRouteDel>1.500</twRouteDel><twTotDel>2.081</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="193"><twSlack>2.179</twSlack><twSrc BELType="FF">por_cnt_s_4</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_4</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>por_cnt_s&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>the_msx/vdp/vo1_2.scandbl/hsync_n_t1_s</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.731</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>0.581</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>2.179</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="194" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP &quot;TO_i2sbitcount_4_LD&quot;         TS_clock_master_s DATAPATHONLY;</twConstName><twItemCnt>19</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.315</twMaxDel></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point i2s/bitcount_4_LD (SLICE_X33Y23.CLK), 19 paths
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathFromToDelay"><twSlack>37.245</twSlack><twSrc BELType="PAD">keys_n_i&lt;1&gt;</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twTotPathDel>9.315</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;1&gt;</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>4</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;1&gt;</twComp><twBEL>keys_n_i&lt;1&gt;</twBEL><twBEL>keys_n_i_1_IBUF</twBEL><twBEL>ProtoComp1605.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.615</twDelInfo><twComp>keys_n_i_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">1.743</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>2.329</twLogDel><twRouteDel>6.986</twRouteDel><twTotDel>9.315</twTotDel><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathFromToDelay"><twSlack>38.808</twSlack><twSrc BELType="PAD">keys_n_i&lt;0&gt;</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twTotPathDel>7.752</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;0&gt;</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>2</twLogLvls><twSrcSite>T8.PAD</twSrcSite><twPathDel><twSite>T8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;0&gt;</twComp><twBEL>keys_n_i&lt;0&gt;</twBEL><twBEL>keys_n_i_0_IBUF</twBEL><twBEL>ProtoComp1605.IMUX.2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.193</twDelInfo><twComp>keys_n_i_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">1.743</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>5.936</twRouteDel><twTotDel>7.752</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathFromToDelay"><twSlack>41.824</twSlack><twSrc BELType="FF">keyb/por_o</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twTotPathDel>4.736</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>keyb/por_o</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>keyb/por_o</twComp><twBEL>keyb/por_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>keyb/por_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N486</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twRising">1.743</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>1.202</twLogDel><twRouteDel>3.534</twRouteDel><twTotDel>4.736</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP &quot;TO_i2sbitcount_4_LD&quot;
        TS_clock_master_s DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point i2s/bitcount_4_LD (SLICE_X33Y23.CLK), 19 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="201"><twSlack>1.559</twSlack><twSrc BELType="FF">soft_rst_cnt_s_0</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_0</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp><twBEL>soft_rst_cnt_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>soft_rst_cnt_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twFalling">0.977</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.203</twRouteDel><twTotDel>1.559</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="202"><twSlack>1.741</twSlack><twSrc BELType="FF">soft_rst_cnt_s_1</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_1</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp><twBEL>soft_rst_cnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>soft_rst_cnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twFalling">0.977</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.385</twRouteDel><twTotDel>1.741</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="203"><twSlack>1.836</twSlack><twSrc BELType="FF">por_cnt_s_6</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_6</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X22Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>por_cnt_s&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>por_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>por_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>516</twFanCnt><twDelInfo twEdge="twFalling">0.977</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.290</twRouteDel><twTotDel>1.836</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="204"><twConstRollup name="TS_clock_50M_i" fullName="TS_clock_50M_i = PERIOD TIMEGRP &quot;clock_50M_i&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="168670.354" errors="0" errorRollup="132" items="0" itemsRollup="5909434"/><twConstRollup name="TS_pll_1_clkout0" fullName="TS_pll_1_clkout0 = PERIOD TIMEGRP &quot;pll_1_clkout0&quot; TS_clock_50M_i / 0.428571429         HIGH 50%;" type="child" depth="1" requirement="46.667" prefType="period" actual="15.882" actualRollup="N/A" errors="0" errorRollup="0" items="5894662" itemsRollup="0"/><twConstRollup name="TS_pll_1_clkout1" fullName="TS_pll_1_clkout1 = PERIOD TIMEGRP &quot;pll_1_clkout1&quot; TS_clock_50M_i / 1.71428571         HIGH 50%;" type="child" depth="1" requirement="11.667" prefType="period" actual="98391.040" actualRollup="N/A" errors="88" errorRollup="0" items="13281" itemsRollup="0"/><twConstRollup name="TS_pll_1_clkout3" fullName="TS_pll_1_clkout3 = PERIOD TIMEGRP &quot;pll_1_clkout3&quot; TS_clock_50M_i / 0.16 HIGH         50%;" type="child" depth="1" requirement="125.000" prefType="period" actual="607249.984" actualRollup="N/A" errors="44" errorRollup="0" items="1491" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="205"><twConstRollup name="TS_clock_master_s" fullName="TS_clock_master_s = PERIOD TIMEGRP &quot;clock_master_s&quot; 46.56 ns HIGH 50%;" type="origin" depth="0" requirement="46.560" prefType="period" actual="3.570" actualRollup="9.789" errors="0" errorRollup="0" items="0" itemsRollup="63"/><twConstRollup name="TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC" fullName="TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC&quot; TS_clock_master_s         DATAPATHONLY;" type="child" depth="1" requirement="46.560" prefType="maxdelay" actual="9.709" actualRollup="N/A" errors="0" errorRollup="0" items="22" itemsRollup="0"/><twConstRollup name="TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC" fullName="TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC&quot; TS_clock_master_s         DATAPATHONLY;" type="child" depth="1" requirement="46.560" prefType="maxdelay" actual="9.789" actualRollup="N/A" errors="0" errorRollup="0" items="22" itemsRollup="0"/><twConstRollup name="TS_TO_i2sbitcount_4_LD" fullName="TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP &quot;TO_i2sbitcount_4_LD&quot;         TS_clock_master_s DATAPATHONLY;" type="child" depth="1" requirement="46.560" prefType="maxdelay" actual="9.315" actualRollup="N/A" errors="0" errorRollup="0" items="19" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="206">2</twUnmetConstCnt><twDataSheet anchorID="207" twNameLen="15"><twClk2SUList anchorID="208" twDestWidth="11"><twDest>clock_50M_i</twDest><twClk2SU><twSrc>clock_50M_i</twSrc><twRiseRise>15.882</twRiseRise><twRiseFall>6.698</twRiseFall><twFallFall>8.551</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="209" twDestWidth="11"><twDest>keys_n_i&lt;1&gt;</twDest><twClk2SU><twSrc>clock_50M_i</twSrc><twRiseFall>4.654</twRiseFall></twClk2SU><twClk2SU><twSrc>keys_n_i&lt;1&gt;</twSrc><twRiseFall>1.120</twRiseFall><twFallFall>1.120</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="210"><twErrCnt>132</twErrCnt><twScore>794677</twScore><twSetupScore>794677</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>480593432</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>27795</twConnCnt></twConstCov><twStats anchorID="211"><twMinPer>607250.000</twMinPer><twFootnote number="1" /><twMaxFreq>0.002</twMaxFreq><twMaxFromToDel>9.789</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Sep 01 17:41:34 2019 </twTimestamp></twFoot><twClientInfo anchorID="212"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4886 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
