// Seed: 2896938782
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_16;
  assign id_9 = id_6;
  assign id_6 = "" - id_3;
  assign id_7 = id_6;
  wire id_17;
  always id_16 = -1;
  final id_4 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5,
      id_1,
      id_7,
      id_5,
      id_6,
      id_7,
      id_7,
      id_1,
      id_1,
      id_8,
      id_7,
      id_4,
      id_3
  );
  wire id_9;
  logic [7:0] id_10;
  wire id_11;
  assign id_5 = id_10[-1];
  assign id_9 = id_2;
  id_12(
      1, -1
  );
  wire id_13, id_14, id_15;
  assign id_3 = -1;
  wire id_16;
endmodule
