

================================================================
== Vitis HLS Report for 'convert_axis_to_net_axis_512_3'
================================================================
* Date:           Sat Mar 18 14:38:51 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       10|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|      581|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      581|       37|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_34_p6            |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  10|           5|           5|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done                         |   9|          2|    1|          2|
    |s_axis_tx_data_req_TDATA_blk_n  |   9|          2|    1|          2|
    |txDataReq_internal_blk_n        |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  27|          6|    3|          6|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |tmp_data_V_reg_95        |  512|   0|  512|          0|
    |tmp_keep_V_reg_100       |   64|   0|   64|          0|
    |tmp_last_V_reg_105       |    1|   0|    1|          0|
    |tmp_reg_91               |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  581|   0|  581|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+---------------------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |          Source Object          |    C Type    |
+---------------------------+-----+------+------------+---------------------------------+--------------+
|ap_clk                     |   in|     1|  ap_ctrl_hs|  convert_axis_to_net_axis<512>.3|  return value|
|ap_rst                     |   in|     1|  ap_ctrl_hs|  convert_axis_to_net_axis<512>.3|  return value|
|ap_start                   |   in|     1|  ap_ctrl_hs|  convert_axis_to_net_axis<512>.3|  return value|
|ap_done                    |  out|     1|  ap_ctrl_hs|  convert_axis_to_net_axis<512>.3|  return value|
|ap_continue                |   in|     1|  ap_ctrl_hs|  convert_axis_to_net_axis<512>.3|  return value|
|ap_idle                    |  out|     1|  ap_ctrl_hs|  convert_axis_to_net_axis<512>.3|  return value|
|ap_ready                   |  out|     1|  ap_ctrl_hs|  convert_axis_to_net_axis<512>.3|  return value|
|s_axis_tx_data_req_TVALID  |   in|     1|        axis|      s_axis_tx_data_req_V_last_V|       pointer|
|s_axis_tx_data_req_TREADY  |  out|     1|        axis|      s_axis_tx_data_req_V_last_V|       pointer|
|s_axis_tx_data_req_TLAST   |   in|     1|        axis|      s_axis_tx_data_req_V_last_V|       pointer|
|txDataReq_internal_din     |  out|  1024|     ap_fifo|               txDataReq_internal|       pointer|
|txDataReq_internal_full_n  |   in|     1|     ap_fifo|               txDataReq_internal|       pointer|
|txDataReq_internal_write   |  out|     1|     ap_fifo|               txDataReq_internal|       pointer|
|s_axis_tx_data_req_TDATA   |   in|   512|        axis|      s_axis_tx_data_req_V_data_V|       pointer|
|s_axis_tx_data_req_TKEEP   |   in|    64|        axis|      s_axis_tx_data_req_V_keep_V|       pointer|
|s_axis_tx_data_req_TSTRB   |   in|    64|        axis|      s_axis_tx_data_req_V_strb_V|       pointer|
+---------------------------+-----+------+------------+---------------------------------+--------------+

