Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 01:23:34 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 107 register/latch pins with no clock driven by root clock pin: clk_30/clk_new_reg/Q (HIGH)

 There are 14557 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31076 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.791    -2417.746                    606                 1721        0.055        0.000                      0                 1721        3.000        0.000                       0                   697  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -6.954      -79.812                     12                  766        0.073        0.000                      0                  766        3.000        0.000                       0                   509  
  clk_out1_clk_wiz_0       -8.791     -103.183                     13                  374        0.320        0.000                      0                  374        4.130        0.000                       0                   185  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -5.872    -2234.751                    581                  581        0.055        0.000                      0                  581  
sys_clk_pin         clk_out1_clk_wiz_0       -8.566      -97.372                     12                   12        0.680        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -6.954ns,  Total Violation      -79.812ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.954ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 8.127ns (48.035%)  route 8.792ns (51.965%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.624     5.145    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.690     6.291    sound_converter/Q[0]
    SLICE_X58Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.871 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.871    sound_converter/maxLedNum1_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.093 r  sound_converter/maxLedNum1_carry__0/O[0]
                         net (fo=68, routed)          0.777     7.871    sound_converter/maxLedNum1[5]
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.299     8.170 r  sound_converter/percentage0_carry__1_i_4/O
                         net (fo=2, routed)           0.555     8.725    sound_converter/percentage0_carry__1_i_4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.251 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.251    sound_converter/percentage0_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    sound_converter/percentage0_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.522 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.721    10.243    sound_converter/percentage0_carry__3_n_2
    SLICE_X65Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.028 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           1.087    12.115    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.723 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.537    13.260    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.310    13.570 r  sound_converter/percentage0__166_carry__2_i_1/O
                         net (fo=18, routed)          0.623    14.193    sound_converter/percentage0__166_carry__2_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.700 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.700    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.013 r  sound_converter/percentage0__166_carry__4/O[3]
                         net (fo=5, routed)           0.751    15.764    sound_converter/percentage0__166_carry__4_n_4
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.306    16.070 r  sound_converter/percentage0__250_carry__9_i_1/O
                         net (fo=1, routed)           0.771    16.842    sound_converter/percentage0__250_carry__9_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.238 r  sound_converter/percentage0__250_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.238    sound_converter/percentage0__250_carry__9_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.355 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.355    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.594 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.631    18.225    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.301    18.526 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.526    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.076 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.076    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.298 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.774    20.072    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.299    20.371 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.371    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.862 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.873    21.735    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X58Y24         LUT5 (Prop_lut5_I3_O)        0.329    22.064 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    22.064    sound_converter/percentage[3]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.029    15.110    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -22.064    
  -------------------------------------------------------------------
                         slack                                 -6.954    

Slack (VIOLATED) :        -6.949ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.916ns  (logic 8.127ns (48.045%)  route 8.789ns (51.955%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.624     5.145    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.690     6.291    sound_converter/Q[0]
    SLICE_X58Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.871 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.871    sound_converter/maxLedNum1_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.093 r  sound_converter/maxLedNum1_carry__0/O[0]
                         net (fo=68, routed)          0.777     7.871    sound_converter/maxLedNum1[5]
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.299     8.170 r  sound_converter/percentage0_carry__1_i_4/O
                         net (fo=2, routed)           0.555     8.725    sound_converter/percentage0_carry__1_i_4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.251 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.251    sound_converter/percentage0_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    sound_converter/percentage0_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.522 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.721    10.243    sound_converter/percentage0_carry__3_n_2
    SLICE_X65Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.028 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           1.087    12.115    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.723 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.537    13.260    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.310    13.570 r  sound_converter/percentage0__166_carry__2_i_1/O
                         net (fo=18, routed)          0.623    14.193    sound_converter/percentage0__166_carry__2_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.700 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.700    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.013 r  sound_converter/percentage0__166_carry__4/O[3]
                         net (fo=5, routed)           0.751    15.764    sound_converter/percentage0__166_carry__4_n_4
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.306    16.070 r  sound_converter/percentage0__250_carry__9_i_1/O
                         net (fo=1, routed)           0.771    16.842    sound_converter/percentage0__250_carry__9_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.238 r  sound_converter/percentage0__250_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.238    sound_converter/percentage0__250_carry__9_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.355 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.355    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.594 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.631    18.225    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.301    18.526 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.526    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.076 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.076    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.298 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.774    20.072    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.299    20.371 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.371    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.862 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.870    21.732    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X58Y24         LUT5 (Prop_lut5_I3_O)        0.329    22.061 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    22.061    sound_converter/percentage[5]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.031    15.112    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -22.061    
  -------------------------------------------------------------------
                         slack                                 -6.949    

Slack (VIOLATED) :        -6.922ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 8.127ns (48.347%)  route 8.683ns (51.653%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.624     5.145    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.690     6.291    sound_converter/Q[0]
    SLICE_X58Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.871 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.871    sound_converter/maxLedNum1_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.093 r  sound_converter/maxLedNum1_carry__0/O[0]
                         net (fo=68, routed)          0.777     7.871    sound_converter/maxLedNum1[5]
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.299     8.170 r  sound_converter/percentage0_carry__1_i_4/O
                         net (fo=2, routed)           0.555     8.725    sound_converter/percentage0_carry__1_i_4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.251 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.251    sound_converter/percentage0_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    sound_converter/percentage0_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.522 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.721    10.243    sound_converter/percentage0_carry__3_n_2
    SLICE_X65Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.028 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           1.087    12.115    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.723 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.537    13.260    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.310    13.570 r  sound_converter/percentage0__166_carry__2_i_1/O
                         net (fo=18, routed)          0.623    14.193    sound_converter/percentage0__166_carry__2_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.700 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.700    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.013 r  sound_converter/percentage0__166_carry__4/O[3]
                         net (fo=5, routed)           0.751    15.764    sound_converter/percentage0__166_carry__4_n_4
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.306    16.070 r  sound_converter/percentage0__250_carry__9_i_1/O
                         net (fo=1, routed)           0.771    16.842    sound_converter/percentage0__250_carry__9_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.238 r  sound_converter/percentage0__250_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.238    sound_converter/percentage0__250_carry__9_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.355 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.355    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.594 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.631    18.225    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.301    18.526 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.526    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.076 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.076    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.298 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.774    20.072    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.299    20.371 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.371    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.862 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.764    21.626    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X57Y26         LUT5 (Prop_lut5_I3_O)        0.329    21.955 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    21.955    sound_converter/percentage[4]_i_1_n_0
    SLICE_X57Y26         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.438    14.779    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y26         FDRE (Setup_fdre_C_D)        0.029    15.033    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -21.955    
  -------------------------------------------------------------------
                         slack                                 -6.922    

Slack (VIOLATED) :        -6.830ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.796ns  (logic 8.127ns (48.385%)  route 8.670ns (51.615%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.624     5.145    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.690     6.291    sound_converter/Q[0]
    SLICE_X58Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.871 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.871    sound_converter/maxLedNum1_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.093 r  sound_converter/maxLedNum1_carry__0/O[0]
                         net (fo=68, routed)          0.777     7.871    sound_converter/maxLedNum1[5]
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.299     8.170 r  sound_converter/percentage0_carry__1_i_4/O
                         net (fo=2, routed)           0.555     8.725    sound_converter/percentage0_carry__1_i_4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.251 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.251    sound_converter/percentage0_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    sound_converter/percentage0_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.522 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.721    10.243    sound_converter/percentage0_carry__3_n_2
    SLICE_X65Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.028 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           1.087    12.115    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.723 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.537    13.260    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.310    13.570 r  sound_converter/percentage0__166_carry__2_i_1/O
                         net (fo=18, routed)          0.623    14.193    sound_converter/percentage0__166_carry__2_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.700 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.700    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.013 r  sound_converter/percentage0__166_carry__4/O[3]
                         net (fo=5, routed)           0.751    15.764    sound_converter/percentage0__166_carry__4_n_4
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.306    16.070 r  sound_converter/percentage0__250_carry__9_i_1/O
                         net (fo=1, routed)           0.771    16.842    sound_converter/percentage0__250_carry__9_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.238 r  sound_converter/percentage0__250_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.238    sound_converter/percentage0__250_carry__9_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.355 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.355    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.594 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.631    18.225    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.301    18.526 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.526    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.076 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.076    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.298 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.774    20.072    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.299    20.371 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.371    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.862 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.751    21.613    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I3_O)        0.329    21.942 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    21.942    sound_converter/percentage[2]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.031    15.112    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -21.942    
  -------------------------------------------------------------------
                         slack                                 -6.830    

Slack (VIOLATED) :        -6.828ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.793ns  (logic 8.127ns (48.395%)  route 8.666ns (51.605%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.624     5.145    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.690     6.291    sound_converter/Q[0]
    SLICE_X58Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.871 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.871    sound_converter/maxLedNum1_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.093 r  sound_converter/maxLedNum1_carry__0/O[0]
                         net (fo=68, routed)          0.777     7.871    sound_converter/maxLedNum1[5]
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.299     8.170 r  sound_converter/percentage0_carry__1_i_4/O
                         net (fo=2, routed)           0.555     8.725    sound_converter/percentage0_carry__1_i_4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.251 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.251    sound_converter/percentage0_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    sound_converter/percentage0_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.522 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.721    10.243    sound_converter/percentage0_carry__3_n_2
    SLICE_X65Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.028 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           1.087    12.115    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.723 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.537    13.260    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.310    13.570 r  sound_converter/percentage0__166_carry__2_i_1/O
                         net (fo=18, routed)          0.623    14.193    sound_converter/percentage0__166_carry__2_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.700 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.700    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.013 r  sound_converter/percentage0__166_carry__4/O[3]
                         net (fo=5, routed)           0.751    15.764    sound_converter/percentage0__166_carry__4_n_4
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.306    16.070 r  sound_converter/percentage0__250_carry__9_i_1/O
                         net (fo=1, routed)           0.771    16.842    sound_converter/percentage0__250_carry__9_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.238 r  sound_converter/percentage0__250_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.238    sound_converter/percentage0__250_carry__9_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.355 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.355    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.594 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.631    18.225    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.301    18.526 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.526    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.076 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.076    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.298 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.774    20.072    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.299    20.371 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.371    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.862 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.747    21.609    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I3_O)        0.329    21.938 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    21.938    sound_converter/percentage[0]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.029    15.110    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -21.938    
  -------------------------------------------------------------------
                         slack                                 -6.828    

Slack (VIOLATED) :        -6.828ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.795ns  (logic 8.127ns (48.388%)  route 8.669ns (51.612%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.624     5.145    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.690     6.291    sound_converter/Q[0]
    SLICE_X58Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.871 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.871    sound_converter/maxLedNum1_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.093 r  sound_converter/maxLedNum1_carry__0/O[0]
                         net (fo=68, routed)          0.777     7.871    sound_converter/maxLedNum1[5]
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.299     8.170 r  sound_converter/percentage0_carry__1_i_4/O
                         net (fo=2, routed)           0.555     8.725    sound_converter/percentage0_carry__1_i_4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.251 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.251    sound_converter/percentage0_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    sound_converter/percentage0_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.522 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.721    10.243    sound_converter/percentage0_carry__3_n_2
    SLICE_X65Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.028 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           1.087    12.115    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.723 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.537    13.260    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.310    13.570 r  sound_converter/percentage0__166_carry__2_i_1/O
                         net (fo=18, routed)          0.623    14.193    sound_converter/percentage0__166_carry__2_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.700 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.700    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.013 r  sound_converter/percentage0__166_carry__4/O[3]
                         net (fo=5, routed)           0.751    15.764    sound_converter/percentage0__166_carry__4_n_4
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.306    16.070 r  sound_converter/percentage0__250_carry__9_i_1/O
                         net (fo=1, routed)           0.771    16.842    sound_converter/percentage0__250_carry__9_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.238 r  sound_converter/percentage0__250_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.238    sound_converter/percentage0__250_carry__9_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.355 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.355    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.594 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.631    18.225    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.301    18.526 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.526    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.076 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.076    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.298 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.774    20.072    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.299    20.371 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.371    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.862 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.750    21.612    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I3_O)        0.329    21.941 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    21.941    sound_converter/percentage[6]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.032    15.113    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -21.941    
  -------------------------------------------------------------------
                         slack                                 -6.828    

Slack (VIOLATED) :        -6.824ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.790ns  (logic 8.127ns (48.403%)  route 8.663ns (51.597%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.624     5.145    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.690     6.291    sound_converter/Q[0]
    SLICE_X58Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.871 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.871    sound_converter/maxLedNum1_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.093 r  sound_converter/maxLedNum1_carry__0/O[0]
                         net (fo=68, routed)          0.777     7.871    sound_converter/maxLedNum1[5]
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.299     8.170 r  sound_converter/percentage0_carry__1_i_4/O
                         net (fo=2, routed)           0.555     8.725    sound_converter/percentage0_carry__1_i_4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.251 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.251    sound_converter/percentage0_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    sound_converter/percentage0_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.522 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.721    10.243    sound_converter/percentage0_carry__3_n_2
    SLICE_X65Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.028 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           1.087    12.115    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.723 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.537    13.260    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.310    13.570 r  sound_converter/percentage0__166_carry__2_i_1/O
                         net (fo=18, routed)          0.623    14.193    sound_converter/percentage0__166_carry__2_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.700 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.700    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.013 r  sound_converter/percentage0__166_carry__4/O[3]
                         net (fo=5, routed)           0.751    15.764    sound_converter/percentage0__166_carry__4_n_4
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.306    16.070 r  sound_converter/percentage0__250_carry__9_i_1/O
                         net (fo=1, routed)           0.771    16.842    sound_converter/percentage0__250_carry__9_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.238 r  sound_converter/percentage0__250_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.238    sound_converter/percentage0__250_carry__9_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.355 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.355    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.594 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.631    18.225    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.301    18.526 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.526    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.076 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.076    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.298 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.774    20.072    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.299    20.371 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.371    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.862 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.744    21.606    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I3_O)        0.329    21.935 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    21.935    sound_converter/percentage[1]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.031    15.112    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -21.935    
  -------------------------------------------------------------------
                         slack                                 -6.824    

Slack (VIOLATED) :        -6.784ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 8.127ns (48.416%)  route 8.659ns (51.584%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.624     5.145    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.690     6.291    sound_converter/Q[0]
    SLICE_X58Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.871 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.871    sound_converter/maxLedNum1_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.093 r  sound_converter/maxLedNum1_carry__0/O[0]
                         net (fo=68, routed)          0.777     7.871    sound_converter/maxLedNum1[5]
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.299     8.170 r  sound_converter/percentage0_carry__1_i_4/O
                         net (fo=2, routed)           0.555     8.725    sound_converter/percentage0_carry__1_i_4_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.251 r  sound_converter/percentage0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.251    sound_converter/percentage0_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    sound_converter/percentage0_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.522 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=41, routed)          0.721    10.243    sound_converter/percentage0_carry__3_n_2
    SLICE_X65Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.028 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           1.087    12.115    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.723 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.537    13.260    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.310    13.570 r  sound_converter/percentage0__166_carry__2_i_1/O
                         net (fo=18, routed)          0.623    14.193    sound_converter/percentage0__166_carry__2_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.700 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.700    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.013 r  sound_converter/percentage0__166_carry__4/O[3]
                         net (fo=5, routed)           0.751    15.764    sound_converter/percentage0__166_carry__4_n_4
    SLICE_X64Y33         LUT6 (Prop_lut6_I1_O)        0.306    16.070 r  sound_converter/percentage0__250_carry__9_i_1/O
                         net (fo=1, routed)           0.771    16.842    sound_converter/percentage0__250_carry__9_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.238 r  sound_converter/percentage0__250_carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.238    sound_converter/percentage0__250_carry__9_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.355 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.355    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.594 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.631    18.225    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.301    18.526 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    18.526    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.076 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.076    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.298 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.774    20.072    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.299    20.371 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.371    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.862 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.740    21.602    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.329    21.931 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    21.931    sound_converter/percentage[7]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.504    14.845    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.077    15.147    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -21.931    
  -------------------------------------------------------------------
                         slack                                 -6.784    

Slack (VIOLATED) :        -6.291ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.176ns  (logic 7.806ns (48.258%)  route 8.370ns (51.742%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.624     5.145    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.690     6.291    sound_converter/Q[0]
    SLICE_X58Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.871 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.871    sound_converter/maxLedNum1_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.985    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.319 f  sound_converter/maxLedNum1_carry__1/O[1]
                         net (fo=73, routed)          0.886     8.205    sound_converter/maxLedNum1[10]
    SLICE_X55Y20         LUT3 (Prop_lut3_I2_O)        0.303     8.508 r  sound_converter/maxLedNum0_carry__1_i_1/O
                         net (fo=1, routed)           0.340     8.848    sound_converter/maxLedNum0_carry__1_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.244 r  sound_converter/maxLedNum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.244    sound_converter/maxLedNum0_carry__1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.361 r  sound_converter/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.361    sound_converter/maxLedNum0_carry__2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.478 r  sound_converter/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.478    sound_converter/maxLedNum0_carry__3_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.707 r  sound_converter/maxLedNum0_carry__4/CO[2]
                         net (fo=22, routed)          0.745    10.452    sound_converter/maxLedNum0_carry__4_n_1
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    11.218 r  sound_converter/maxLedNum0__145_carry__4_i_9/CO[3]
                         net (fo=10, routed)          0.861    12.079    sound_converter/maxLedNum0__145_carry__4_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.671 r  sound_converter/maxLedNum0__145_carry__6_i_6/CO[2]
                         net (fo=22, routed)          0.718    13.388    sound_converter/maxLedNum0__145_carry__6_i_6_n_1
    SLICE_X53Y27         LUT4 (Prop_lut4_I2_O)        0.313    13.701 r  sound_converter/maxLedNum0__145_carry__6_i_2/O
                         net (fo=1, routed)           0.000    13.701    sound_converter/maxLedNum0__145_carry__6_i_2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.102 r  sound_converter/maxLedNum0__145_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.102    sound_converter/maxLedNum0__145_carry__6_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.216 r  sound_converter/maxLedNum0__145_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.216    sound_converter/maxLedNum0__145_carry__7_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.550 r  sound_converter/maxLedNum0__145_carry__8/O[1]
                         net (fo=13, routed)          1.188    15.738    sound_converter/maxLedNum0__145_carry__8_n_6
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.329    16.067 r  sound_converter/maxLedNum0__254_carry__4_i_11/O
                         net (fo=2, routed)           0.328    16.395    sound_converter/maxLedNum0__254_carry__4_i_11_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I4_O)        0.328    16.723 r  sound_converter/maxLedNum0__254_carry__4_i_3/O
                         net (fo=2, routed)           0.661    17.384    sound_converter/maxLedNum0__254_carry__4_i_3_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.508 r  sound_converter/maxLedNum0__254_carry__4_i_7/O
                         net (fo=1, routed)           0.000    17.508    sound_converter/maxLedNum0__254_carry__4_i_7_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.058 r  sound_converter/maxLedNum0__254_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.058    sound_converter/maxLedNum0__254_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.280 r  sound_converter/maxLedNum0__254_carry__5/O[0]
                         net (fo=3, routed)           0.836    19.116    sound_converter/maxLedNum0__254_carry__5_n_7
    SLICE_X55Y31         LUT3 (Prop_lut3_I2_O)        0.299    19.415 r  sound_converter/maxLedNum0__342_carry__5_i_7/O
                         net (fo=1, routed)           0.000    19.415    sound_converter/maxLedNum0__342_carry__5_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.965 r  sound_converter/maxLedNum0__342_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.965    sound_converter/maxLedNum0__342_carry__5_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.079 r  sound_converter/maxLedNum0__342_carry__6/CO[3]
                         net (fo=4, routed)           1.118    21.197    sound_converter/maxLedNum0__342_carry__6_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.321 r  sound_converter/maxLedNum[0]_i_1/O
                         net (fo=1, routed)           0.000    21.321    sound_converter/maxLedNum[0]_i_1_n_0
    SLICE_X51Y25         FDRE                                         r  sound_converter/maxLedNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.435    14.776    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  sound_converter/maxLedNum_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.029    15.030    sound_converter/maxLedNum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -21.321    
  -------------------------------------------------------------------
                         slack                                 -6.291    

Slack (VIOLATED) :        -6.286ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.173ns  (logic 7.806ns (48.267%)  route 8.367ns (51.733%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.624     5.145    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.690     6.291    sound_converter/Q[0]
    SLICE_X58Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.871 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.871    sound_converter/maxLedNum1_carry_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.985    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.319 f  sound_converter/maxLedNum1_carry__1/O[1]
                         net (fo=73, routed)          0.886     8.205    sound_converter/maxLedNum1[10]
    SLICE_X55Y20         LUT3 (Prop_lut3_I2_O)        0.303     8.508 r  sound_converter/maxLedNum0_carry__1_i_1/O
                         net (fo=1, routed)           0.340     8.848    sound_converter/maxLedNum0_carry__1_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.244 r  sound_converter/maxLedNum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.244    sound_converter/maxLedNum0_carry__1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.361 r  sound_converter/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.361    sound_converter/maxLedNum0_carry__2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.478 r  sound_converter/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.478    sound_converter/maxLedNum0_carry__3_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.707 r  sound_converter/maxLedNum0_carry__4/CO[2]
                         net (fo=22, routed)          0.745    10.452    sound_converter/maxLedNum0_carry__4_n_1
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    11.218 r  sound_converter/maxLedNum0__145_carry__4_i_9/CO[3]
                         net (fo=10, routed)          0.861    12.079    sound_converter/maxLedNum0__145_carry__4_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.671 r  sound_converter/maxLedNum0__145_carry__6_i_6/CO[2]
                         net (fo=22, routed)          0.718    13.388    sound_converter/maxLedNum0__145_carry__6_i_6_n_1
    SLICE_X53Y27         LUT4 (Prop_lut4_I2_O)        0.313    13.701 r  sound_converter/maxLedNum0__145_carry__6_i_2/O
                         net (fo=1, routed)           0.000    13.701    sound_converter/maxLedNum0__145_carry__6_i_2_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.102 r  sound_converter/maxLedNum0__145_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.102    sound_converter/maxLedNum0__145_carry__6_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.216 r  sound_converter/maxLedNum0__145_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.216    sound_converter/maxLedNum0__145_carry__7_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.550 r  sound_converter/maxLedNum0__145_carry__8/O[1]
                         net (fo=13, routed)          1.188    15.738    sound_converter/maxLedNum0__145_carry__8_n_6
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.329    16.067 r  sound_converter/maxLedNum0__254_carry__4_i_11/O
                         net (fo=2, routed)           0.328    16.395    sound_converter/maxLedNum0__254_carry__4_i_11_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I4_O)        0.328    16.723 r  sound_converter/maxLedNum0__254_carry__4_i_3/O
                         net (fo=2, routed)           0.661    17.384    sound_converter/maxLedNum0__254_carry__4_i_3_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.508 r  sound_converter/maxLedNum0__254_carry__4_i_7/O
                         net (fo=1, routed)           0.000    17.508    sound_converter/maxLedNum0__254_carry__4_i_7_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.058 r  sound_converter/maxLedNum0__254_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.058    sound_converter/maxLedNum0__254_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.280 r  sound_converter/maxLedNum0__254_carry__5/O[0]
                         net (fo=3, routed)           0.836    19.116    sound_converter/maxLedNum0__254_carry__5_n_7
    SLICE_X55Y31         LUT3 (Prop_lut3_I2_O)        0.299    19.415 r  sound_converter/maxLedNum0__342_carry__5_i_7/O
                         net (fo=1, routed)           0.000    19.415    sound_converter/maxLedNum0__342_carry__5_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.965 r  sound_converter/maxLedNum0__342_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.965    sound_converter/maxLedNum0__342_carry__5_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.079 r  sound_converter/maxLedNum0__342_carry__6/CO[3]
                         net (fo=4, routed)           1.115    21.194    sound_converter/maxLedNum0__342_carry__6_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124    21.318 r  sound_converter/maxLedNum[1]_i_1/O
                         net (fo=1, routed)           0.000    21.318    sound_converter/maxLedNum[1]_i_1_n_0
    SLICE_X51Y25         FDRE                                         r  sound_converter/maxLedNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.435    14.776    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  sound_converter/maxLedNum_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.031    15.032    sound_converter/maxLedNum_reg[1]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -21.318    
  -------------------------------------------------------------------
                         slack                                 -6.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 clk_30/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/clk_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.656%)  route 0.250ns (57.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.562     1.445    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clk_30/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_30/count_reg[15]/Q
                         net (fo=3, routed)           0.250     1.836    clk_30/count_reg[15]
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.881 r  clk_30/clk_new_i_1__0/O
                         net (fo=1, routed)           0.000     1.881    clk_30/clk_new_i_1__0_n_0
    SLICE_X40Y48         FDRE                                         r  clk_30/clk_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.834     1.961    clk_30/CLOCK_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  clk_30/clk_new_reg/C
                         clock pessimism             -0.244     1.717    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.091     1.808    clk_30/clk_new_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clk_30/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk_30/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_30/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    clk_30/count_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clk_30/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.922    clk_30/count_reg[8]_i_1__0_n_7
    SLICE_X41Y50         FDRE                                         r  clk_30/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.832     1.959    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk_30/count_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_30/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clk_30/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk_30/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_30/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    clk_30/count_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clk_30/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.933    clk_30/count_reg[8]_i_1__0_n_5
    SLICE_X41Y50         FDRE                                         r  clk_30/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.832     1.959    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk_30/count_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_30/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mode_s/seg_d/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/seg_d/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.591     1.474    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mode_s/seg_d/COUNTER_reg[0]/Q
                         net (fo=2, routed)           0.067     1.682    mode_s/seg_d/COUNTER_reg[0]
    SLICE_X65Y36         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.861     1.988    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.070     1.544    mode_s/seg_d/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk_30/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk_30/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_30/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    clk_30/count_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  clk_30/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.958    clk_30/count_reg[8]_i_1__0_n_4
    SLICE_X41Y50         FDRE                                         r  clk_30/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.832     1.959    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk_30/count_reg[11]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_30/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk_30/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk_30/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_30/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    clk_30/count_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  clk_30/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.958    clk_30/count_reg[8]_i_1__0_n_6
    SLICE_X41Y50         FDRE                                         r  clk_30/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.832     1.959    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk_30/count_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_30/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 clk_30/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk_30/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_30/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    clk_30/count_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  clk_30/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    clk_30/count_reg[8]_i_1__0_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  clk_30/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    clk_30/count_reg[12]_i_1_n_7
    SLICE_X41Y51         FDRE                                         r  clk_30/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.832     1.959    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clk_30/count_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_30/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk_30/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk_30/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_30/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    clk_30/count_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  clk_30/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    clk_30/count_reg[8]_i_1__0_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  clk_30/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    clk_30/count_reg[12]_i_1_n_5
    SLICE_X41Y51         FDRE                                         r  clk_30/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.832     1.959    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clk_30/count_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_30/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.978%)  route 0.140ns (43.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  mc/mc/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mc/mc/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.140     1.718    mc/mc/Inst_Ps2Interface/out[2]
    SLICE_X34Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.763 r  mc/mc/Inst_Ps2Interface/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.763    mc/mc/Inst_Ps2Interface_n_19
    SLICE_X34Y22         FDRE                                         r  mc/mc/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.818     1.945    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  mc/mc/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.121     1.588    mc/mc/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clk_30/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk_30/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_30/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    clk_30/count_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  clk_30/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    clk_30/count_reg[8]_i_1__0_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  clk_30/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    clk_30/count_reg[12]_i_1_n_6
    SLICE_X41Y51         FDRE                                         r  clk_30/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.832     1.959    clk_30/CLOCK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clk_30/count_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_30/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22     dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31     dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29     dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25     dbg/ahar13/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29     dbg/ahar14/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30     dbg/ahar15/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     dbg/ahar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22     dbg/ahar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20     dbg/ahar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y24     mc/mc/y_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y25     mc/mc/y_pos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y25     mc/mc/y_pos_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y24     mc/mc/y_pos_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y24     mc/mc/y_pos_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y25     mc/mc/y_pos_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y25     mc/mc/y_pos_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48     my_clk/clk_new_reg/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48     clk_30/clk_new_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y48     clk_30/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y50     clk_30/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y50     clk_30/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y51     clk_30/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y51     clk_30/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y51     clk_30/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y51     clk_30/count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -8.791ns,  Total Violation     -103.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.791ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.972ns  (logic 10.804ns (60.115%)  route 7.168ns (39.885%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564     5.085    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         0.910     6.452    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.109 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga/VGA_CONTROL/VGA_Red_waveform11_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    vga/VGA_CONTROL/VGA_Red_waveform11_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.541 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_1/O[3]
                         net (fo=50, routed)          0.682     8.223    wave_c/A[11]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.219    12.442 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.962 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.794    14.756    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.880 r  wave_c/VGA_RED[3]_i_853/O
                         net (fo=1, routed)           0.000    14.880    wave_c/VGA_RED[3]_i_853_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.430 r  wave_c/VGA_RED_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000    15.430    wave_c/VGA_RED_reg[3]_i_596_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.764 r  wave_c/VGA_RED_reg[3]_i_601/O[1]
                         net (fo=1, routed)           0.870    16.634    wave_c_n_30
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.303    16.937 r  VGA_RED[3]_i_403/O
                         net (fo=1, routed)           0.000    16.937    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.470 r  wave_c/VGA_RED_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    17.470    wave_c/VGA_RED_reg[3]_i_252_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.587 r  wave_c/VGA_RED_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    17.587    wave_c/VGA_RED_reg[3]_i_154_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.826 f  wave_c/VGA_RED_reg[3]_i_153/O[2]
                         net (fo=8, routed)           1.009    18.835    vga/VGA_Red_waveform10__1[10]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.301    19.136 r  vga/VGA_RED[3]_i_190/O
                         net (fo=1, routed)           0.000    19.136    wave_c/VGA_Red_waveform11__4_17[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.537 r  wave_c/VGA_RED_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           1.204    20.740    vga/VGA_CONTROL/VGA_Red_waveform4[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.124    20.864 r  vga/VGA_CONTROL/VGA_RED[3]_i_76/O
                         net (fo=1, routed)           0.448    21.312    vga/VGA_CONTROL/wave_c/VGA_Red_waveform2
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  vga/VGA_CONTROL/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.159    21.594    vga/VGA_CONTROL/VGA_RED[3]_i_55_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  vga/VGA_CONTROL/VGA_RED[3]_i_25/O
                         net (fo=6, routed)           0.345    22.064    vga/VGA_CONTROL/VGA_Red_circle[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.188 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_5/O
                         net (fo=4, routed)           0.746    22.933    vga/VGA_CONTROL/VGA_GREEN[2]_i_5_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.057 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    23.057    vga/VGA_BLUE_CHAN[0]
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.447    14.048    vga/CLK_VGA
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.031    14.266    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -23.057    
  -------------------------------------------------------------------
                         slack                                 -8.791    

Slack (VIOLATED) :        -8.786ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.968ns  (logic 10.804ns (60.130%)  route 7.164ns (39.870%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564     5.085    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         0.910     6.452    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.109 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga/VGA_CONTROL/VGA_Red_waveform11_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    vga/VGA_CONTROL/VGA_Red_waveform11_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.541 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_1/O[3]
                         net (fo=50, routed)          0.682     8.223    wave_c/A[11]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.219    12.442 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.962 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.794    14.756    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.880 r  wave_c/VGA_RED[3]_i_853/O
                         net (fo=1, routed)           0.000    14.880    wave_c/VGA_RED[3]_i_853_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.430 r  wave_c/VGA_RED_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000    15.430    wave_c/VGA_RED_reg[3]_i_596_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.764 r  wave_c/VGA_RED_reg[3]_i_601/O[1]
                         net (fo=1, routed)           0.870    16.634    wave_c_n_30
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.303    16.937 r  VGA_RED[3]_i_403/O
                         net (fo=1, routed)           0.000    16.937    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.470 r  wave_c/VGA_RED_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    17.470    wave_c/VGA_RED_reg[3]_i_252_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.587 r  wave_c/VGA_RED_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    17.587    wave_c/VGA_RED_reg[3]_i_154_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.826 f  wave_c/VGA_RED_reg[3]_i_153/O[2]
                         net (fo=8, routed)           1.009    18.835    vga/VGA_Red_waveform10__1[10]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.301    19.136 r  vga/VGA_RED[3]_i_190/O
                         net (fo=1, routed)           0.000    19.136    wave_c/VGA_Red_waveform11__4_17[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.537 r  wave_c/VGA_RED_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           1.204    20.740    vga/VGA_CONTROL/VGA_Red_waveform4[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.124    20.864 r  vga/VGA_CONTROL/VGA_RED[3]_i_76/O
                         net (fo=1, routed)           0.448    21.312    vga/VGA_CONTROL/wave_c/VGA_Red_waveform2
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  vga/VGA_CONTROL/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.159    21.594    vga/VGA_CONTROL/VGA_RED[3]_i_55_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  vga/VGA_CONTROL/VGA_RED[3]_i_25/O
                         net (fo=6, routed)           0.345    22.064    vga/VGA_CONTROL/VGA_Red_circle[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.188 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_5/O
                         net (fo=4, routed)           0.741    22.929    vga/VGA_CONTROL/VGA_GREEN[2]_i_5_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.053 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    23.053    vga/VGA_BLUE_CHAN[2]
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.447    14.048    vga/CLK_VGA
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.032    14.267    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -23.053    
  -------------------------------------------------------------------
                         slack                                 -8.786    

Slack (VIOLATED) :        -8.774ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.997ns  (logic 10.804ns (60.033%)  route 7.193ns (39.967%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564     5.085    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         0.910     6.452    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.109 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga/VGA_CONTROL/VGA_Red_waveform11_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    vga/VGA_CONTROL/VGA_Red_waveform11_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.541 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_1/O[3]
                         net (fo=50, routed)          0.682     8.223    wave_c/A[11]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.219    12.442 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.962 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.794    14.756    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.880 r  wave_c/VGA_RED[3]_i_853/O
                         net (fo=1, routed)           0.000    14.880    wave_c/VGA_RED[3]_i_853_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.430 r  wave_c/VGA_RED_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000    15.430    wave_c/VGA_RED_reg[3]_i_596_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.764 r  wave_c/VGA_RED_reg[3]_i_601/O[1]
                         net (fo=1, routed)           0.870    16.634    wave_c_n_30
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.303    16.937 r  VGA_RED[3]_i_403/O
                         net (fo=1, routed)           0.000    16.937    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.470 r  wave_c/VGA_RED_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    17.470    wave_c/VGA_RED_reg[3]_i_252_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.587 r  wave_c/VGA_RED_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    17.587    wave_c/VGA_RED_reg[3]_i_154_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.826 f  wave_c/VGA_RED_reg[3]_i_153/O[2]
                         net (fo=8, routed)           1.009    18.835    vga/VGA_Red_waveform10__1[10]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.301    19.136 r  vga/VGA_RED[3]_i_190/O
                         net (fo=1, routed)           0.000    19.136    wave_c/VGA_Red_waveform11__4_17[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.537 r  wave_c/VGA_RED_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           1.204    20.740    vga/VGA_CONTROL/VGA_Red_waveform4[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.124    20.864 r  vga/VGA_CONTROL/VGA_RED[3]_i_76/O
                         net (fo=1, routed)           0.448    21.312    vga/VGA_CONTROL/wave_c/VGA_Red_waveform2
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  vga/VGA_CONTROL/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.159    21.594    vga/VGA_CONTROL/VGA_RED[3]_i_55_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  vga/VGA_CONTROL/VGA_RED[3]_i_25/O
                         net (fo=6, routed)           0.345    22.064    vga/VGA_CONTROL/VGA_Red_circle[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.188 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_5/O
                         net (fo=4, routed)           0.770    22.958    vga/VGA_CONTROL/VGA_GREEN[2]_i_5_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.082 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    23.082    vga/VGA_GREEN_CHAN[0]
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.443    14.044    vga/CLK_VGA
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.077    14.308    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -23.082    
  -------------------------------------------------------------------
                         slack                                 -8.774    

Slack (VIOLATED) :        -8.634ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.816ns  (logic 10.804ns (60.642%)  route 7.012ns (39.358%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564     5.085    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         0.910     6.452    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.109 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga/VGA_CONTROL/VGA_Red_waveform11_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    vga/VGA_CONTROL/VGA_Red_waveform11_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.541 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_1/O[3]
                         net (fo=50, routed)          0.682     8.223    wave_c/A[11]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.219    12.442 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.962 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.794    14.756    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.880 r  wave_c/VGA_RED[3]_i_853/O
                         net (fo=1, routed)           0.000    14.880    wave_c/VGA_RED[3]_i_853_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.430 r  wave_c/VGA_RED_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000    15.430    wave_c/VGA_RED_reg[3]_i_596_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.764 r  wave_c/VGA_RED_reg[3]_i_601/O[1]
                         net (fo=1, routed)           0.870    16.634    wave_c_n_30
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.303    16.937 r  VGA_RED[3]_i_403/O
                         net (fo=1, routed)           0.000    16.937    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.470 r  wave_c/VGA_RED_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    17.470    wave_c/VGA_RED_reg[3]_i_252_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.587 r  wave_c/VGA_RED_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    17.587    wave_c/VGA_RED_reg[3]_i_154_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.826 f  wave_c/VGA_RED_reg[3]_i_153/O[2]
                         net (fo=8, routed)           1.009    18.835    vga/VGA_Red_waveform10__1[10]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.301    19.136 r  vga/VGA_RED[3]_i_190/O
                         net (fo=1, routed)           0.000    19.136    wave_c/VGA_Red_waveform11__4_17[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.537 r  wave_c/VGA_RED_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           1.204    20.740    vga/VGA_CONTROL/VGA_Red_waveform4[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.124    20.864 r  vga/VGA_CONTROL/VGA_RED[3]_i_76/O
                         net (fo=1, routed)           0.448    21.312    vga/VGA_CONTROL/wave_c/VGA_Red_waveform2
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  vga/VGA_CONTROL/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.159    21.594    vga/VGA_CONTROL/VGA_RED[3]_i_55_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  vga/VGA_CONTROL/VGA_RED[3]_i_25/O
                         net (fo=6, routed)           0.348    22.067    vga/VGA_CONTROL/VGA_Red_circle[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.191 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_5/O
                         net (fo=2, routed)           0.586    22.777    vga/VGA_CONTROL/VGA_GREEN[1]_i_5_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.901 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    22.901    vga/VGA_GREEN_CHAN[1]
    SLICE_X29Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.447    14.048    vga/CLK_VGA
    SLICE_X29Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.032    14.267    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -22.901    
  -------------------------------------------------------------------
                         slack                                 -8.634    

Slack (VIOLATED) :        -8.616ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.798ns  (logic 10.804ns (60.704%)  route 6.994ns (39.296%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564     5.085    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         0.910     6.452    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.109 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga/VGA_CONTROL/VGA_Red_waveform11_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    vga/VGA_CONTROL/VGA_Red_waveform11_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.541 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_1/O[3]
                         net (fo=50, routed)          0.682     8.223    wave_c/A[11]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.219    12.442 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.962 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.794    14.756    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.880 r  wave_c/VGA_RED[3]_i_853/O
                         net (fo=1, routed)           0.000    14.880    wave_c/VGA_RED[3]_i_853_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.430 r  wave_c/VGA_RED_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000    15.430    wave_c/VGA_RED_reg[3]_i_596_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.764 r  wave_c/VGA_RED_reg[3]_i_601/O[1]
                         net (fo=1, routed)           0.870    16.634    wave_c_n_30
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.303    16.937 r  VGA_RED[3]_i_403/O
                         net (fo=1, routed)           0.000    16.937    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.470 r  wave_c/VGA_RED_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    17.470    wave_c/VGA_RED_reg[3]_i_252_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.587 r  wave_c/VGA_RED_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    17.587    wave_c/VGA_RED_reg[3]_i_154_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.826 f  wave_c/VGA_RED_reg[3]_i_153/O[2]
                         net (fo=8, routed)           1.009    18.835    vga/VGA_Red_waveform10__1[10]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.301    19.136 r  vga/VGA_RED[3]_i_190/O
                         net (fo=1, routed)           0.000    19.136    wave_c/VGA_Red_waveform11__4_17[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.537 r  wave_c/VGA_RED_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           1.204    20.740    vga/VGA_CONTROL/VGA_Red_waveform4[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.124    20.864 r  vga/VGA_CONTROL/VGA_RED[3]_i_76/O
                         net (fo=1, routed)           0.448    21.312    vga/VGA_CONTROL/wave_c/VGA_Red_waveform2
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  vga/VGA_CONTROL/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.159    21.594    vga/VGA_CONTROL/VGA_RED[3]_i_55_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  vga/VGA_CONTROL/VGA_RED[3]_i_25/O
                         net (fo=6, routed)           0.348    22.067    vga/VGA_CONTROL/VGA_Red_circle[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.191 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_5/O
                         net (fo=2, routed)           0.568    22.759    vga/VGA_CONTROL/VGA_GREEN[1]_i_5_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.124    22.883 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    22.883    vga/VGA_BLUE_CHAN[1]
    SLICE_X28Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.447    14.048    vga/CLK_VGA
    SLICE_X28Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X28Y44         FDRE (Setup_fdre_C_D)        0.032    14.267    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -22.883    
  -------------------------------------------------------------------
                         slack                                 -8.616    

Slack (VIOLATED) :        -8.611ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.792ns  (logic 10.804ns (60.723%)  route 6.988ns (39.277%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564     5.085    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         0.910     6.452    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.109 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga/VGA_CONTROL/VGA_Red_waveform11_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    vga/VGA_CONTROL/VGA_Red_waveform11_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.541 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_1/O[3]
                         net (fo=50, routed)          0.682     8.223    wave_c/A[11]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.219    12.442 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.962 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.794    14.756    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.880 r  wave_c/VGA_RED[3]_i_853/O
                         net (fo=1, routed)           0.000    14.880    wave_c/VGA_RED[3]_i_853_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.430 r  wave_c/VGA_RED_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000    15.430    wave_c/VGA_RED_reg[3]_i_596_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.764 r  wave_c/VGA_RED_reg[3]_i_601/O[1]
                         net (fo=1, routed)           0.870    16.634    wave_c_n_30
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.303    16.937 r  VGA_RED[3]_i_403/O
                         net (fo=1, routed)           0.000    16.937    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.470 r  wave_c/VGA_RED_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    17.470    wave_c/VGA_RED_reg[3]_i_252_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.587 r  wave_c/VGA_RED_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    17.587    wave_c/VGA_RED_reg[3]_i_154_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.826 f  wave_c/VGA_RED_reg[3]_i_153/O[2]
                         net (fo=8, routed)           1.009    18.835    vga/VGA_Red_waveform10__1[10]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.301    19.136 r  vga/VGA_RED[3]_i_190/O
                         net (fo=1, routed)           0.000    19.136    wave_c/VGA_Red_waveform11__4_17[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.537 r  wave_c/VGA_RED_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           1.204    20.740    vga/VGA_CONTROL/VGA_Red_waveform4[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.124    20.864 r  vga/VGA_CONTROL/VGA_RED[3]_i_76/O
                         net (fo=1, routed)           0.448    21.312    vga/VGA_CONTROL/wave_c/VGA_Red_waveform2
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  vga/VGA_CONTROL/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.159    21.594    vga/VGA_CONTROL/VGA_RED[3]_i_55_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  vga/VGA_CONTROL/VGA_RED[3]_i_25/O
                         net (fo=6, routed)           0.327    22.046    vga/VGA_CONTROL/VGA_Red_circle[3]
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    22.170 r  vga/VGA_CONTROL/VGA_RED[2]_i_5/O
                         net (fo=2, routed)           0.584    22.754    vga/VGA_CONTROL/VGA_RED[2]_i_5_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I5_O)        0.124    22.878 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    22.878    vga/VGA_RED_CHAN[2]
    SLICE_X29Y43         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.447    14.048    vga/CLK_VGA
    SLICE_X29Y43         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.031    14.266    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -22.878    
  -------------------------------------------------------------------
                         slack                                 -8.611    

Slack (VIOLATED) :        -8.605ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.830ns  (logic 10.804ns (60.594%)  route 7.026ns (39.406%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564     5.085    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         0.910     6.452    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.109 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga/VGA_CONTROL/VGA_Red_waveform11_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    vga/VGA_CONTROL/VGA_Red_waveform11_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.541 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_1/O[3]
                         net (fo=50, routed)          0.682     8.223    wave_c/A[11]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.219    12.442 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.962 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.794    14.756    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.880 r  wave_c/VGA_RED[3]_i_853/O
                         net (fo=1, routed)           0.000    14.880    wave_c/VGA_RED[3]_i_853_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.430 r  wave_c/VGA_RED_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000    15.430    wave_c/VGA_RED_reg[3]_i_596_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.764 r  wave_c/VGA_RED_reg[3]_i_601/O[1]
                         net (fo=1, routed)           0.870    16.634    wave_c_n_30
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.303    16.937 r  VGA_RED[3]_i_403/O
                         net (fo=1, routed)           0.000    16.937    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.470 r  wave_c/VGA_RED_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    17.470    wave_c/VGA_RED_reg[3]_i_252_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.587 r  wave_c/VGA_RED_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    17.587    wave_c/VGA_RED_reg[3]_i_154_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.826 f  wave_c/VGA_RED_reg[3]_i_153/O[2]
                         net (fo=8, routed)           1.009    18.835    vga/VGA_Red_waveform10__1[10]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.301    19.136 r  vga/VGA_RED[3]_i_190/O
                         net (fo=1, routed)           0.000    19.136    wave_c/VGA_Red_waveform11__4_17[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.537 r  wave_c/VGA_RED_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           1.204    20.740    vga/VGA_CONTROL/VGA_Red_waveform4[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.124    20.864 r  vga/VGA_CONTROL/VGA_RED[3]_i_76/O
                         net (fo=1, routed)           0.448    21.312    vga/VGA_CONTROL/wave_c/VGA_Red_waveform2
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  vga/VGA_CONTROL/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.159    21.594    vga/VGA_CONTROL/VGA_RED[3]_i_55_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  vga/VGA_CONTROL/VGA_RED[3]_i_25/O
                         net (fo=6, routed)           0.481    22.199    vga/VGA_CONTROL/VGA_Red_circle[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.323 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_7/O
                         net (fo=2, routed)           0.468    22.791    vga/VGA_CONTROL/VGA_GREEN[3]_i_7_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124    22.915 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    22.915    vga/VGA_GREEN_CHAN[3]
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.443    14.044    vga/CLK_VGA
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.079    14.310    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -22.915    
  -------------------------------------------------------------------
                         slack                                 -8.605    

Slack (VIOLATED) :        -8.564ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.744ns  (logic 10.804ns (60.888%)  route 6.940ns (39.112%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564     5.085    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         0.910     6.452    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.109 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga/VGA_CONTROL/VGA_Red_waveform11_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    vga/VGA_CONTROL/VGA_Red_waveform11_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.541 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_1/O[3]
                         net (fo=50, routed)          0.682     8.223    wave_c/A[11]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.219    12.442 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.962 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.794    14.756    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.880 r  wave_c/VGA_RED[3]_i_853/O
                         net (fo=1, routed)           0.000    14.880    wave_c/VGA_RED[3]_i_853_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.430 r  wave_c/VGA_RED_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000    15.430    wave_c/VGA_RED_reg[3]_i_596_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.764 r  wave_c/VGA_RED_reg[3]_i_601/O[1]
                         net (fo=1, routed)           0.870    16.634    wave_c_n_30
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.303    16.937 r  VGA_RED[3]_i_403/O
                         net (fo=1, routed)           0.000    16.937    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.470 r  wave_c/VGA_RED_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    17.470    wave_c/VGA_RED_reg[3]_i_252_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.587 r  wave_c/VGA_RED_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    17.587    wave_c/VGA_RED_reg[3]_i_154_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.826 f  wave_c/VGA_RED_reg[3]_i_153/O[2]
                         net (fo=8, routed)           1.009    18.835    vga/VGA_Red_waveform10__1[10]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.301    19.136 r  vga/VGA_RED[3]_i_190/O
                         net (fo=1, routed)           0.000    19.136    wave_c/VGA_Red_waveform11__4_17[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.537 r  wave_c/VGA_RED_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           1.204    20.740    vga/VGA_CONTROL/VGA_Red_waveform4[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.124    20.864 r  vga/VGA_CONTROL/VGA_RED[3]_i_76/O
                         net (fo=1, routed)           0.448    21.312    vga/VGA_CONTROL/wave_c/VGA_Red_waveform2
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  vga/VGA_CONTROL/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.159    21.594    vga/VGA_CONTROL/VGA_RED[3]_i_55_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  vga/VGA_CONTROL/VGA_RED[3]_i_25/O
                         net (fo=6, routed)           0.481    22.199    vga/VGA_CONTROL/VGA_Red_circle[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.323 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_7/O
                         net (fo=2, routed)           0.382    22.705    vga/VGA_CONTROL/VGA_GREEN[3]_i_7_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I5_O)        0.124    22.829 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    22.829    vga/VGA_BLUE_CHAN[3]
    SLICE_X28Y41         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.446    14.047    vga/CLK_VGA
    SLICE_X28Y41         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.031    14.265    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -22.829    
  -------------------------------------------------------------------
                         slack                                 -8.564    

Slack (VIOLATED) :        -8.549ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.790ns  (logic 10.804ns (60.729%)  route 6.986ns (39.271%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564     5.085    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         0.910     6.452    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.109 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.109    vga/VGA_CONTROL/VGA_Red_waveform11_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.226 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.226    vga/VGA_CONTROL/VGA_Red_waveform11_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.541 r  vga/VGA_CONTROL/VGA_Red_waveform11_i_1/O[3]
                         net (fo=50, routed)          0.682     8.223    wave_c/A[11]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.219    12.442 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.962 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.794    14.756    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.880 r  wave_c/VGA_RED[3]_i_853/O
                         net (fo=1, routed)           0.000    14.880    wave_c/VGA_RED[3]_i_853_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.430 r  wave_c/VGA_RED_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000    15.430    wave_c/VGA_RED_reg[3]_i_596_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.764 r  wave_c/VGA_RED_reg[3]_i_601/O[1]
                         net (fo=1, routed)           0.870    16.634    wave_c_n_30
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.303    16.937 r  VGA_RED[3]_i_403/O
                         net (fo=1, routed)           0.000    16.937    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.470 r  wave_c/VGA_RED_reg[3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    17.470    wave_c/VGA_RED_reg[3]_i_252_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.587 r  wave_c/VGA_RED_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    17.587    wave_c/VGA_RED_reg[3]_i_154_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.826 f  wave_c/VGA_RED_reg[3]_i_153/O[2]
                         net (fo=8, routed)           1.009    18.835    vga/VGA_Red_waveform10__1[10]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.301    19.136 r  vga/VGA_RED[3]_i_190/O
                         net (fo=1, routed)           0.000    19.136    wave_c/VGA_Red_waveform11__4_17[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.537 r  wave_c/VGA_RED_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           1.204    20.740    vga/VGA_CONTROL/VGA_Red_waveform4[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.124    20.864 r  vga/VGA_CONTROL/VGA_RED[3]_i_76/O
                         net (fo=1, routed)           0.448    21.312    vga/VGA_CONTROL/wave_c/VGA_Red_waveform2
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  vga/VGA_CONTROL/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.159    21.594    vga/VGA_CONTROL/VGA_RED[3]_i_55_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.718 r  vga/VGA_CONTROL/VGA_RED[3]_i_25/O
                         net (fo=6, routed)           0.489    22.208    vga/VGA_CONTROL/VGA_Red_circle[3]
    SLICE_X33Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.332 r  vga/VGA_CONTROL/VGA_RED[1]_i_4/O
                         net (fo=1, routed)           0.420    22.752    vga/VGA_CONTROL/VGA_RED[1]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124    22.876 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    22.876    vga/VGA_RED_CHAN[1]
    SLICE_X30Y41         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.444    14.045    vga/CLK_VGA
    SLICE_X30Y41         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.275    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X30Y41         FDRE (Setup_fdre_C_D)        0.079    14.326    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -22.876    
  -------------------------------------------------------------------
                         slack                                 -8.549    

Slack (VIOLATED) :        -8.498ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.676ns  (logic 10.564ns (59.764%)  route 7.112ns (40.236%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X13Y37         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep__1/Q
                         net (fo=115, routed)         0.606     6.149    vga/VGA_CONTROL/VGA_Red_waveform11__2_3[1]
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.649 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.649    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_3_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.766 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.766    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.081 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[3]
                         net (fo=50, routed)          0.986     8.067    wave_c/h_cntr_reg_reg[11][11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.286 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.288    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.806 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           1.040    14.846    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.124    14.970 r  wave_c/VGA_RED[3]_i_595/O
                         net (fo=1, routed)           0.000    14.970    wave_c/VGA_RED[3]_i_595_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.520 r  wave_c/VGA_RED_reg[3]_i_395/CO[3]
                         net (fo=1, routed)           0.000    15.520    wave_c/VGA_RED_reg[3]_i_395_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.634 r  wave_c/VGA_RED_reg[3]_i_400/CO[3]
                         net (fo=1, routed)           0.000    15.634    wave_c/VGA_RED_reg[3]_i_400_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.748 r  wave_c/VGA_RED_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.748    wave_c/VGA_RED_reg[3]_i_258_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.082 r  wave_c/VGA_RED_reg[3]_i_253/O[1]
                         net (fo=2, routed)           0.846    16.928    wave_c_n_54
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.303    17.231 r  VGA_RED[3]_i_256/O
                         net (fo=1, routed)           0.000    17.231    wave_c/VGA_Red_waveform11__4_3[1]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.809 f  wave_c/VGA_RED_reg[3]_i_153/O[2]
                         net (fo=8, routed)           1.009    18.818    vga/VGA_Red_waveform10__1[10]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.301    19.119 r  vga/VGA_RED[3]_i_190/O
                         net (fo=1, routed)           0.000    19.119    wave_c/VGA_Red_waveform11__4_17[3]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.520 r  wave_c/VGA_RED_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           1.204    20.724    vga/VGA_CONTROL/VGA_Red_waveform4[0]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.124    20.848 r  vga/VGA_CONTROL/VGA_RED[3]_i_76/O
                         net (fo=1, routed)           0.448    21.295    vga/VGA_CONTROL/wave_c/VGA_Red_waveform2
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.419 r  vga/VGA_CONTROL/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.159    21.578    vga/VGA_CONTROL/VGA_RED[3]_i_55_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.702 r  vga/VGA_CONTROL/VGA_RED[3]_i_25/O
                         net (fo=6, routed)           0.345    22.047    vga/VGA_CONTROL/VGA_Red_circle[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.171 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_5/O
                         net (fo=4, routed)           0.467    22.639    vga/VGA_CONTROL/VGA_GREEN[2]_i_5_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I5_O)        0.124    22.763 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    22.763    vga/VGA_GREEN_CHAN[2]
    SLICE_X33Y42         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.444    14.045    vga/CLK_VGA
    SLICE_X33Y42         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.032    14.264    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -22.763    
  -------------------------------------------------------------------
                         slack                                 -8.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.252ns (59.304%)  route 0.173ns (40.696%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=73, routed)          0.173     1.760    vga/VGA_CONTROL/Condition_For_Arc03__0[8]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.871 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.285ns (62.237%)  route 0.173ns (37.763%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=73, routed)          0.173     1.760    vga/VGA_CONTROL/Condition_For_Arc03__0[8]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.904 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.249ns (53.002%)  route 0.221ns (46.998%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=77, routed)          0.221     1.808    vga/VGA_CONTROL/Condition_For_Arc03__0[5]
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X32Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.256ns (54.270%)  route 0.216ns (45.730%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=68, routed)          0.216     1.803    vga/VGA_CONTROL/Condition_For_Arc03__0[6]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    vga/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.292ns (57.512%)  route 0.216ns (42.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=68, routed)          0.216     1.803    vga/VGA_CONTROL/Condition_For_Arc03__0[6]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.954 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    vga/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.292ns (57.263%)  route 0.218ns (42.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=82, routed)          0.218     1.805    vga/VGA_CONTROL/Condition_For_Arc03__0[2]
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.956 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X32Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    vga/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.964%)  route 0.334ns (67.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.556     1.439    vga/VGA_CONTROL/clk_out1
    SLICE_X30Y31         FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.334     1.937    vga/v_sync_reg
    SLICE_X28Y29         FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X28Y29         FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.059     1.530    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.274ns (31.330%)  route 0.601ns (68.670%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X46Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/Q
                         net (fo=116, routed)         0.601     2.211    vga/VGA_CONTROL/S[2]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.321 r  vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=4, routed)           0.000     2.321    vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X30Y43         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X30Y43         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.130     1.840    vga/VGA_CONTROL/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.502%)  route 0.434ns (75.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X29Y42         FDRE                                         r  vga/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.434     2.021    vga/h_sync_reg
    SLICE_X28Y30         FDRE                                         r  vga/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X28Y30         FDRE                                         r  vga/VGA_HS_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.063     1.515    vga/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.310ns (34.045%)  route 0.601ns (65.955%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X46Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/Q
                         net (fo=116, routed)         0.601     2.211    vga/VGA_CONTROL/S[2]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.357 r  vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000     2.357    vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X30Y43         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X30Y43         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.130     1.840    vga/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.517    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y45     vga/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y44     vga/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y45     vga/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y41     vga/VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X30Y42     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y35     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X53Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y37     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y79     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y77     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y46     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y39     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__11_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X54Y77     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__17/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y73     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y39     vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y45     vga/VGA_BLUE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y45     vga/VGA_BLUE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y44     vga/VGA_BLUE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y55     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X52Y71     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X52Y71     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y54     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y77     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y73     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__16/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y40     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y46     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          581  Failing Endpoints,  Worst Slack       -5.872ns,  Total Violation    -2234.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.872ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/circ4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.417ns  (logic 0.715ns (13.200%)  route 4.702ns (86.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 134.809 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.558   134.708    vga/VGA_CONTROL/clk_out1
    SLICE_X13Y50         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.419   135.128 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/Q
                         net (fo=6, routed)           0.787   135.914    vga/VGA_CONTROL/Condition_For_Arc03__2_repN_1
    SLICE_X13Y50         LUT1 (Prop_lut1_I0_O)        0.296   136.210 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_5/O
                         net (fo=52, routed)          3.915   140.125    dbg/circ4/c/U1/ADDR[0]
    RAMB18_X1Y28         RAMB18E1                                     r  dbg/circ4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.468   134.809    dbg/circ4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  dbg/circ4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.989    
                         clock uncertainty           -0.170   134.819    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   134.253    dbg/circ4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.253    
                         arrival time                        -140.125    
  -------------------------------------------------------------------
                         slack                                 -5.872    

Slack (VIOLATED) :        -5.761ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/hist3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.308ns  (logic 0.715ns (13.471%)  route 4.593ns (86.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 134.811 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.558   134.708    vga/VGA_CONTROL/clk_out1
    SLICE_X13Y50         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.419   135.128 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/Q
                         net (fo=6, routed)           0.787   135.914    vga/VGA_CONTROL/Condition_For_Arc03__2_repN_1
    SLICE_X13Y50         LUT1 (Prop_lut1_I0_O)        0.296   136.210 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_5/O
                         net (fo=52, routed)          3.806   140.016    dbg/hist3/c/U1/ADDR[0]
    RAMB18_X2Y28         RAMB18E1                                     r  dbg/hist3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.470   134.811    dbg/hist3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y28         RAMB18E1                                     r  dbg/hist3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.991    
                         clock uncertainty           -0.170   134.821    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   134.255    dbg/hist3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.255    
                         arrival time                        -140.016    
  -------------------------------------------------------------------
                         slack                                 -5.761    

Slack (VIOLATED) :        -5.526ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.085ns  (logic 0.715ns (14.060%)  route 4.370ns (85.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 134.824 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.558   134.708    vga/VGA_CONTROL/clk_out1
    SLICE_X13Y50         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.419   135.128 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/Q
                         net (fo=6, routed)           0.787   135.914    vga/VGA_CONTROL/Condition_For_Arc03__2_repN_1
    SLICE_X13Y50         LUT1 (Prop_lut1_I0_O)        0.296   136.210 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_5/O
                         net (fo=52, routed)          3.584   139.794    dbg/fill3/c/U1/ADDR[0]
    RAMB18_X0Y7          RAMB18E1                                     r  dbg/fill3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.483   134.824    dbg/fill3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  dbg/fill3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.004    
                         clock uncertainty           -0.170   134.834    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   134.268    dbg/fill3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.268    
                         arrival time                        -139.794    
  -------------------------------------------------------------------
                         slack                                 -5.526    

Slack (VIOLATED) :        -5.411ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normalc2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.966ns  (logic 0.580ns (11.679%)  route 4.386ns (88.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 134.826 - 130.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 134.715 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564   134.715    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456   135.171 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         2.151   137.322    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y27         LUT3 (Prop_lut3_I0_O)        0.124   137.446 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__6/O
                         net (fo=13, routed)          2.235   139.681    dbg/normalc2/c/U1/ADDR[5]
    RAMB18_X2Y21         RAMB18E1                                     r  dbg/normalc2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.485   134.826    dbg/normalc2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y21         RAMB18E1                                     r  dbg/normalc2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.006    
                         clock uncertainty           -0.170   134.836    
    RAMB18_X2Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   134.270    dbg/normalc2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.270    
                         arrival time                        -139.681    
  -------------------------------------------------------------------
                         slack                                 -5.411    

Slack (VIOLATED) :        -5.364ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/meow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.726ns  (logic 0.604ns (12.780%)  route 4.122ns (87.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 134.837 - 130.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 134.715 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564   134.715    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456   135.171 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         2.151   137.322    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X12Y27         LUT3 (Prop_lut3_I2_O)        0.148   137.470 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__7/O
                         net (fo=13, routed)          1.971   139.441    dbg/meow1/c/U1/ADDR[5]
    RAMB18_X2Y16         RAMB18E1                                     r  dbg/meow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.496   134.837    dbg/meow1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y16         RAMB18E1                                     r  dbg/meow1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.017    
                         clock uncertainty           -0.170   134.847    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.770   134.077    dbg/meow1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.077    
                         arrival time                        -139.441    
  -------------------------------------------------------------------
                         slack                                 -5.364    

Slack (VIOLATED) :        -5.331ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/hist1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.882ns  (logic 0.715ns (14.645%)  route 4.167ns (85.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 134.816 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.558   134.708    vga/VGA_CONTROL/clk_out1
    SLICE_X13Y50         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.419   135.128 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/Q
                         net (fo=6, routed)           0.787   135.914    vga/VGA_CONTROL/Condition_For_Arc03__2_repN_1
    SLICE_X13Y50         LUT1 (Prop_lut1_I0_O)        0.296   136.210 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_5/O
                         net (fo=52, routed)          3.380   139.591    dbg/hist1/c/U1/ADDR[0]
    RAMB18_X2Y26         RAMB18E1                                     r  dbg/hist1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.475   134.816    dbg/hist1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y26         RAMB18E1                                     r  dbg/hist1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.996    
                         clock uncertainty           -0.170   134.826    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   134.260    dbg/hist1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.260    
                         arrival time                        -139.591    
  -------------------------------------------------------------------
                         slack                                 -5.331    

Slack (VIOLATED) :        -5.309ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.671ns  (logic 0.606ns (12.973%)  route 4.065ns (87.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 134.835 - 130.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 134.715 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564   134.715    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456   135.171 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         2.054   137.225    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.150   137.375 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__12/O
                         net (fo=14, routed)          2.011   139.386    dbg/fill4/c/U1/ADDR[6]
    RAMB18_X0Y19         RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.494   134.835    dbg/fill4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.015    
                         clock uncertainty           -0.170   134.845    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.077    dbg/fill4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.077    
                         arrival time                        -139.386    
  -------------------------------------------------------------------
                         slack                                 -5.309    

Slack (VIOLATED) :        -5.248ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.609ns  (logic 0.606ns (13.149%)  route 4.003ns (86.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 134.715 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.564   134.715    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456   135.171 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=102, routed)         2.054   137.225    vga/VGA_CONTROL/Condition_For_Arc03__0[0]
    SLICE_X48Y26         LUT4 (Prop_lut4_I3_O)        0.150   137.375 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__12/O
                         net (fo=14, routed)          1.949   139.324    dbg/fill2/c/U1/ADDR[6]
    RAMB18_X0Y17         RAMB18E1                                     r  dbg/fill2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.493   134.834    dbg/fill2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  dbg/fill2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.076    dbg/fill2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.076    
                         arrival time                        -139.324    
  -------------------------------------------------------------------
                         slack                                 -5.248    

Slack (VIOLATED) :        -5.193ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fhar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.747ns  (logic 0.715ns (15.061%)  route 4.032ns (84.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 134.819 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.558   134.708    vga/VGA_CONTROL/clk_out1
    SLICE_X13Y50         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.419   135.128 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/Q
                         net (fo=6, routed)           0.787   135.914    vga/VGA_CONTROL/Condition_For_Arc03__2_repN_1
    SLICE_X13Y50         LUT1 (Prop_lut1_I0_O)        0.296   136.210 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_5/O
                         net (fo=52, routed)          3.246   139.456    dbg/fhar1/c/U1/ADDR[0]
    RAMB18_X0Y9          RAMB18E1                                     r  dbg/fhar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.478   134.819    dbg/fhar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y9          RAMB18E1                                     r  dbg/fhar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.999    
                         clock uncertainty           -0.170   134.829    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   134.263    dbg/fhar1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.263    
                         arrival time                        -139.456    
  -------------------------------------------------------------------
                         slack                                 -5.193    

Slack (VIOLATED) :        -5.193ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.747ns  (logic 0.715ns (15.061%)  route 4.032ns (84.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 134.819 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.558   134.708    vga/VGA_CONTROL/clk_out1
    SLICE_X13Y50         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.419   135.128 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/Q
                         net (fo=6, routed)           0.787   135.914    vga/VGA_CONTROL/Condition_For_Arc03__2_repN_1
    SLICE_X13Y50         LUT1 (Prop_lut1_I0_O)        0.296   136.210 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_5/O
                         net (fo=52, routed)          3.246   139.456    dbg/fill1/c/U1/ADDR[0]
    RAMB18_X0Y8          RAMB18E1                                     r  dbg/fill1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.478   134.819    dbg/fill1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  dbg/fill1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.999    
                         clock uncertainty           -0.170   134.829    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   134.263    dbg/fill1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.263    
                         arrival time                        -139.456    
  -------------------------------------------------------------------
                         slack                                 -5.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/block2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.990%)  route 0.564ns (80.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.566     1.449    vga/VGA_CONTROL/clk_out1
    SLICE_X48Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_1/Q
                         net (fo=60, routed)          0.564     2.154    dbg/block2/c/U1/VGA_RED_reg[2]_repN_1_alias
    RAMB18_X1Y8          RAMB18E1                                     r  dbg/block2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.863     1.991    dbg/block2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  dbg/block2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.170     1.916    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.099    dbg/block2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar9/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.164ns (22.655%)  route 0.560ns (77.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X10Y54         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12_replica_5/Q
                         net (fo=1, routed)           0.560     2.171    dbg/ahar9/c/U1/VGA_Red_waveform11__2_0_repN_5_alias
    RAMB18_X0Y20         RAMB18E1                                     r  dbg/ahar9/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.876     2.004    dbg/ahar9/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  dbg/ahar9/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.760    
                         clock uncertainty            0.170     1.929    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.112    dbg/ahar9/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/circ4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.141ns (19.489%)  route 0.582ns (80.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.552     1.435    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y71         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_2/Q
                         net (fo=1, routed)           0.582     2.159    dbg/circ4/c/U1/VGA_RED_reg[2]_repN_2_alias
    RAMB18_X1Y28         RAMB18E1                                     r  dbg/circ4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.861     1.989    dbg/circ4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  dbg/circ4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.745    
                         clock uncertainty            0.170     1.914    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.097    dbg/circ4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/bar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.164ns (22.209%)  route 0.574ns (77.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.560     1.443    vga/VGA_CONTROL/clk_out1
    SLICE_X8Y17          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_4/Q
                         net (fo=3, routed)           0.574     2.182    dbg/bar3/c/U1/VGA_RED_reg[2]_repN_4_alias
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/bar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.877     2.005    dbg/bar3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/bar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.170     1.930    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.113    dbg/bar3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ghar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.450%)  route 0.567ns (77.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.560     1.443    vga/VGA_CONTROL/clk_out1
    SLICE_X8Y17          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_6/Q
                         net (fo=2, routed)           0.567     2.174    dbg/ghar2/c/U1/VGA_BLUE_reg[3]_1_repN_6_alias
    RAMB18_X0Y6          RAMB18E1                                     r  dbg/ghar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.869     1.997    dbg/ghar2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  dbg/ghar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.170     1.922    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.105    dbg/ghar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.164ns (21.940%)  route 0.583ns (78.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.556     1.439    vga/VGA_CONTROL/clk_out1
    SLICE_X8Y27          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_6/Q
                         net (fo=3, routed)           0.583     2.187    dbg/fill4/c/U1/VGA_RED_reg[2]_repN_6_alias
    RAMB18_X0Y19         RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.879     2.007    dbg/fill4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.170     1.932    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.115    dbg/fill4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freq1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.197%)  route 0.594ns (80.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.557     1.440    vga/VGA_CONTROL/clk_out1
    SLICE_X48Y20         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_3/Q
                         net (fo=3, routed)           0.594     2.175    dbg/freq1/c/U1/VGA_BLUE_reg[3]_1_repN_3_alias
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/freq1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.867     1.995    dbg/freq1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/freq1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.751    
                         clock uncertainty            0.170     1.920    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.103    dbg/freq1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar11/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.187%)  route 0.594ns (80.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.561     1.444    vga/VGA_CONTROL/clk_out1
    SLICE_X40Y55         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_3/Q
                         net (fo=19, routed)          0.594     2.179    dbg/ahar11/c/U1/Condition_For_Arc03__2_repN_3_alias
    RAMB18_X1Y24         RAMB18E1                                     r  dbg/ahar11/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.871     1.999    dbg/ahar11/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.755    
                         clock uncertainty            0.170     1.924    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.107    dbg/ahar11/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normal2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.164ns (22.059%)  route 0.579ns (77.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X30Y42         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=14, routed)          0.579     2.189    dbg/normal2/c/U1/ADDR[2]
    RAMB18_X2Y18         RAMB18E1                                     r  dbg/normal2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.880     2.008    dbg/normal2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y18         RAMB18E1                                     r  dbg/normal2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.764    
                         clock uncertainty            0.170     1.933    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.116    dbg/normal2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freqcs4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.091%)  route 0.598ns (80.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.557     1.440    vga/VGA_CONTROL/clk_out1
    SLICE_X48Y20         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_5/Q
                         net (fo=2, routed)           0.598     2.179    dbg/freqcs4/c/U1/VGA_BLUE_reg[3]_1_repN_5_alias
    RAMB18_X1Y7          RAMB18E1                                     r  dbg/freqcs4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.869     1.997    dbg/freqcs4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y7          RAMB18E1                                     r  dbg/freqcs4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.170     1.922    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.105    dbg/freqcs4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -8.566ns,  Total Violation      -97.372ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.566ns  (required time - arrival time)
  Source:                 dbg/fill1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.652ns  (logic 3.322ns (38.397%)  route 5.330ns (61.603%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.115ns = ( 125.115 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.594   125.115    dbg/fill1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  dbg/fill1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.569 f  dbg/fill1/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           0.793   128.362    vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_8[0]
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124   128.486 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_155/O
                         net (fo=1, routed)           0.574   129.060    vga/VGA_CONTROL/dbg/fi1
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.124   129.184 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           1.403   130.587    vga/VGA_CONTROL/VGA_GREEN[3]_i_115_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124   130.711 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_70/O
                         net (fo=1, routed)           0.619   131.330    vga/VGA_CONTROL/VGA_GREEN[3]_i_70_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124   131.454 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_38/O
                         net (fo=2, routed)           0.450   131.904    vga/VGA_CONTROL/VGA_GREEN[3]_i_38_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I4_O)        0.124   132.028 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_13/O
                         net (fo=1, routed)           0.635   132.662    vga/VGA_CONTROL/VGA_GREEN[3]_i_13_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I3_O)        0.124   132.786 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_4/O
                         net (fo=4, routed)           0.856   133.642    vga/VGA_CONTROL/VGA_GREEN[3]_i_4_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I3_O)        0.124   133.766 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000   133.766    vga/VGA_GREEN_CHAN[1]
    SLICE_X29Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.447   125.159    vga/CLK_VGA
    SLICE_X29Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.032   125.201    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                        125.201    
                         arrival time                        -133.766    
  -------------------------------------------------------------------
                         slack                                 -8.566    

Slack (VIOLATED) :        -8.510ns  (required time - arrival time)
  Source:                 dbg/fill1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.639ns  (logic 3.322ns (38.452%)  route 5.317ns (61.548%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 125.155 - 120.370 ) 
    Source Clock Delay      (SCD):    5.115ns = ( 125.115 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.594   125.115    dbg/fill1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  dbg/fill1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.569 f  dbg/fill1/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           0.793   128.362    vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_8[0]
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124   128.486 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_155/O
                         net (fo=1, routed)           0.574   129.060    vga/VGA_CONTROL/dbg/fi1
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.124   129.184 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           1.403   130.587    vga/VGA_CONTROL/VGA_GREEN[3]_i_115_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124   130.711 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_70/O
                         net (fo=1, routed)           0.619   131.330    vga/VGA_CONTROL/VGA_GREEN[3]_i_70_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124   131.454 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_38/O
                         net (fo=2, routed)           0.450   131.904    vga/VGA_CONTROL/VGA_GREEN[3]_i_38_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I4_O)        0.124   132.028 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_13/O
                         net (fo=1, routed)           0.635   132.662    vga/VGA_CONTROL/VGA_GREEN[3]_i_13_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I3_O)        0.124   132.786 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_4/O
                         net (fo=4, routed)           0.844   133.630    vga/VGA_CONTROL/VGA_GREEN[3]_i_4_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124   133.754 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000   133.754    vga/VGA_GREEN_CHAN[3]
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.443   125.155    vga/CLK_VGA
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180   125.335    
                         clock uncertainty           -0.170   125.165    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.079   125.244    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        125.244    
                         arrival time                        -133.754    
  -------------------------------------------------------------------
                         slack                                 -8.510    

Slack (VIOLATED) :        -8.495ns  (required time - arrival time)
  Source:                 dbg/fill1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.578ns  (logic 3.322ns (38.728%)  route 5.256ns (61.271%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 125.156 - 120.370 ) 
    Source Clock Delay      (SCD):    5.115ns = ( 125.115 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.594   125.115    dbg/fill1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  dbg/fill1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.569 r  dbg/fill1/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           0.793   128.362    vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_8[0]
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124   128.486 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_155/O
                         net (fo=1, routed)           0.574   129.060    vga/VGA_CONTROL/dbg/fi1
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.124   129.184 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           1.403   130.587    vga/VGA_CONTROL/VGA_GREEN[3]_i_115_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124   130.711 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_70/O
                         net (fo=1, routed)           0.619   131.330    vga/VGA_CONTROL/VGA_GREEN[3]_i_70_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124   131.454 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_38/O
                         net (fo=2, routed)           0.164   131.618    vga/VGA_CONTROL/VGA_GREEN[3]_i_38_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.124   131.742 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_17/O
                         net (fo=3, routed)           0.879   132.621    vga/VGA_CONTROL/VGA_GREEN[3]_i_17_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124   132.745 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=2, routed)           0.824   133.568    vga/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124   133.692 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   133.692    vga/VGA_GREEN_CHAN[2]
    SLICE_X33Y42         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.444   125.156    vga/CLK_VGA
    SLICE_X33Y42         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180   125.336    
                         clock uncertainty           -0.170   125.166    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.032   125.198    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        125.198    
                         arrival time                        -133.692    
  -------------------------------------------------------------------
                         slack                                 -8.495    

Slack (VIOLATED) :        -8.447ns  (required time - arrival time)
  Source:                 dbg/fill1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.574ns  (logic 3.322ns (38.747%)  route 5.252ns (61.253%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 125.155 - 120.370 ) 
    Source Clock Delay      (SCD):    5.115ns = ( 125.115 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.594   125.115    dbg/fill1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  dbg/fill1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.569 r  dbg/fill1/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           0.793   128.362    vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_8[0]
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124   128.486 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_155/O
                         net (fo=1, routed)           0.574   129.060    vga/VGA_CONTROL/dbg/fi1
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.124   129.184 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           1.403   130.587    vga/VGA_CONTROL/VGA_GREEN[3]_i_115_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124   130.711 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_70/O
                         net (fo=1, routed)           0.619   131.330    vga/VGA_CONTROL/VGA_GREEN[3]_i_70_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124   131.454 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_38/O
                         net (fo=2, routed)           0.164   131.618    vga/VGA_CONTROL/VGA_GREEN[3]_i_38_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.124   131.742 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_17/O
                         net (fo=3, routed)           0.879   132.621    vga/VGA_CONTROL/VGA_GREEN[3]_i_17_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124   132.745 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=2, routed)           0.820   133.564    vga/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.124   133.688 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   133.688    vga/VGA_GREEN_CHAN[0]
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.443   125.155    vga/CLK_VGA
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.335    
                         clock uncertainty           -0.170   125.165    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.077   125.242    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.242    
                         arrival time                        -133.688    
  -------------------------------------------------------------------
                         slack                                 -8.447    

Slack (VIOLATED) :        -8.153ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.284ns  (logic 3.272ns (39.498%)  route 5.012ns (60.502%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 125.069 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.548   125.069    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mc/mc/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456   125.525 f  mc/mc/ypos_reg[1]/Q
                         net (fo=15, routed)          0.545   126.071    mc/mc/waveformPrev_reg[2]_0[1]
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.124   126.195 r  mc/mc/VGA_RED[2]_i_326/O
                         net (fo=1, routed)           0.000   126.195    mc/mc/VGA_RED[2]_i_326_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.745 r  mc/mc/VGA_RED_reg[2]_i_269/CO[3]
                         net (fo=1, routed)           0.000   126.745    mc/mc/VGA_RED_reg[2]_i_269_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.859 r  mc/mc/VGA_RED_reg[2]_i_199/CO[3]
                         net (fo=1, routed)           0.000   126.859    mc/mc/VGA_RED_reg[2]_i_199_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.973 r  mc/mc/VGA_RED_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000   126.973    mc/mc/VGA_RED_reg[2]_i_138_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.244 r  mc/mc/VGA_RED_reg[2]_i_94/CO[0]
                         net (fo=10, routed)          0.644   127.887    vga/VGA_CONTROL/ypos_reg[11][0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906   128.793 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000   128.793    vga/VGA_CONTROL/VGA_RED_reg[2]_i_93_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.910 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_47/CO[3]
                         net (fo=2, routed)           0.989   129.899    mc/mc/ypos_reg[11]_0[0]
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124   130.023 f  mc/mc/VGA_RED[2]_i_51/O
                         net (fo=1, routed)           0.162   130.184    mc/mc/VGA_RED[2]_i_51_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124   130.308 f  mc/mc/VGA_RED[2]_i_16/O
                         net (fo=1, routed)           0.955   131.264    mc/mc/VGA_RED[2]_i_16_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.124   131.388 f  mc/mc/VGA_RED[2]_i_3/O
                         net (fo=9, routed)           0.902   132.290    mc/mc/VGA_RED_reg[2]_8
    SLICE_X30Y47         LUT3 (Prop_lut3_I1_O)        0.124   132.414 r  mc/mc/VGA_BLUE[2]_i_4/O
                         net (fo=2, routed)           0.815   133.229    vga/VGA_CONTROL/left_reg
    SLICE_X28Y45         LUT6 (Prop_lut6_I4_O)        0.124   133.353 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000   133.353    vga/VGA_BLUE_CHAN[0]
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.447   125.159    vga/CLK_VGA
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.031   125.200    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                        125.200    
                         arrival time                        -133.353    
  -------------------------------------------------------------------
                         slack                                 -8.153    

Slack (VIOLATED) :        -8.135ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.267ns  (logic 3.272ns (39.581%)  route 4.995ns (60.419%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 125.069 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.548   125.069    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mc/mc/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456   125.525 f  mc/mc/ypos_reg[1]/Q
                         net (fo=15, routed)          0.545   126.071    mc/mc/waveformPrev_reg[2]_0[1]
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.124   126.195 r  mc/mc/VGA_RED[2]_i_326/O
                         net (fo=1, routed)           0.000   126.195    mc/mc/VGA_RED[2]_i_326_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.745 r  mc/mc/VGA_RED_reg[2]_i_269/CO[3]
                         net (fo=1, routed)           0.000   126.745    mc/mc/VGA_RED_reg[2]_i_269_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.859 r  mc/mc/VGA_RED_reg[2]_i_199/CO[3]
                         net (fo=1, routed)           0.000   126.859    mc/mc/VGA_RED_reg[2]_i_199_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.973 r  mc/mc/VGA_RED_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000   126.973    mc/mc/VGA_RED_reg[2]_i_138_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.244 r  mc/mc/VGA_RED_reg[2]_i_94/CO[0]
                         net (fo=10, routed)          0.644   127.887    vga/VGA_CONTROL/ypos_reg[11][0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906   128.793 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000   128.793    vga/VGA_CONTROL/VGA_RED_reg[2]_i_93_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.910 f  vga/VGA_CONTROL/VGA_RED_reg[2]_i_47/CO[3]
                         net (fo=2, routed)           0.989   129.899    mc/mc/ypos_reg[11]_0[0]
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124   130.023 r  mc/mc/VGA_RED[2]_i_51/O
                         net (fo=1, routed)           0.162   130.184    mc/mc/VGA_RED[2]_i_51_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124   130.308 r  mc/mc/VGA_RED[2]_i_16/O
                         net (fo=1, routed)           0.955   131.264    mc/mc/VGA_RED[2]_i_16_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.124   131.388 r  mc/mc/VGA_RED[2]_i_3/O
                         net (fo=9, routed)           0.902   132.290    vga/VGA_CONTROL/ypos_reg[0]_1
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.124   132.414 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=4, routed)           0.798   133.212    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124   133.336 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   133.336    vga/VGA_BLUE_CHAN[1]
    SLICE_X28Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.447   125.159    vga/CLK_VGA
    SLICE_X28Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X28Y44         FDRE (Setup_fdre_C_D)        0.032   125.201    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        125.201    
                         arrival time                        -133.336    
  -------------------------------------------------------------------
                         slack                                 -8.135    

Slack (VIOLATED) :        -8.112ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.287ns  (logic 3.272ns (39.482%)  route 5.015ns (60.518%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 125.156 - 120.370 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 125.069 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.548   125.069    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mc/mc/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456   125.525 f  mc/mc/ypos_reg[1]/Q
                         net (fo=15, routed)          0.545   126.071    mc/mc/waveformPrev_reg[2]_0[1]
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.124   126.195 r  mc/mc/VGA_RED[2]_i_326/O
                         net (fo=1, routed)           0.000   126.195    mc/mc/VGA_RED[2]_i_326_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.745 r  mc/mc/VGA_RED_reg[2]_i_269/CO[3]
                         net (fo=1, routed)           0.000   126.745    mc/mc/VGA_RED_reg[2]_i_269_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.859 r  mc/mc/VGA_RED_reg[2]_i_199/CO[3]
                         net (fo=1, routed)           0.000   126.859    mc/mc/VGA_RED_reg[2]_i_199_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.973 r  mc/mc/VGA_RED_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000   126.973    mc/mc/VGA_RED_reg[2]_i_138_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.244 r  mc/mc/VGA_RED_reg[2]_i_94/CO[0]
                         net (fo=10, routed)          0.644   127.887    vga/VGA_CONTROL/ypos_reg[11][0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906   128.793 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000   128.793    vga/VGA_CONTROL/VGA_RED_reg[2]_i_93_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.910 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_47/CO[3]
                         net (fo=2, routed)           0.989   129.899    mc/mc/ypos_reg[11]_0[0]
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124   130.023 f  mc/mc/VGA_RED[2]_i_51/O
                         net (fo=1, routed)           0.162   130.184    mc/mc/VGA_RED[2]_i_51_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124   130.308 f  mc/mc/VGA_RED[2]_i_16/O
                         net (fo=1, routed)           0.955   131.264    mc/mc/VGA_RED[2]_i_16_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.124   131.388 f  mc/mc/VGA_RED[2]_i_3/O
                         net (fo=9, routed)           0.902   132.290    vga/VGA_CONTROL/ypos_reg[0]_1
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.124   132.414 f  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=4, routed)           0.819   133.233    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124   133.357 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000   133.357    vga/VGA_RED_CHAN[1]
    SLICE_X30Y41         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.444   125.156    vga/CLK_VGA
    SLICE_X30Y41         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180   125.336    
                         clock uncertainty           -0.170   125.166    
    SLICE_X30Y41         FDRE (Setup_fdre_C_D)        0.079   125.245    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                        125.245    
                         arrival time                        -133.357    
  -------------------------------------------------------------------
                         slack                                 -8.112    

Slack (VIOLATED) :        -8.015ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.143ns  (logic 3.272ns (40.181%)  route 4.871ns (59.819%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 125.069 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.548   125.069    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mc/mc/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456   125.525 f  mc/mc/ypos_reg[1]/Q
                         net (fo=15, routed)          0.545   126.071    mc/mc/waveformPrev_reg[2]_0[1]
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.124   126.195 r  mc/mc/VGA_RED[2]_i_326/O
                         net (fo=1, routed)           0.000   126.195    mc/mc/VGA_RED[2]_i_326_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.745 r  mc/mc/VGA_RED_reg[2]_i_269/CO[3]
                         net (fo=1, routed)           0.000   126.745    mc/mc/VGA_RED_reg[2]_i_269_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.859 r  mc/mc/VGA_RED_reg[2]_i_199/CO[3]
                         net (fo=1, routed)           0.000   126.859    mc/mc/VGA_RED_reg[2]_i_199_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.973 r  mc/mc/VGA_RED_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000   126.973    mc/mc/VGA_RED_reg[2]_i_138_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.244 r  mc/mc/VGA_RED_reg[2]_i_94/CO[0]
                         net (fo=10, routed)          0.644   127.887    vga/VGA_CONTROL/ypos_reg[11][0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906   128.793 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000   128.793    vga/VGA_CONTROL/VGA_RED_reg[2]_i_93_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.910 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_47/CO[3]
                         net (fo=2, routed)           0.989   129.899    mc/mc/ypos_reg[11]_0[0]
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124   130.023 f  mc/mc/VGA_RED[2]_i_51/O
                         net (fo=1, routed)           0.162   130.184    mc/mc/VGA_RED[2]_i_51_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124   130.308 f  mc/mc/VGA_RED[2]_i_16/O
                         net (fo=1, routed)           0.955   131.264    mc/mc/VGA_RED[2]_i_16_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.124   131.388 f  mc/mc/VGA_RED[2]_i_3/O
                         net (fo=9, routed)           0.743   132.131    vga/VGA_CONTROL/ypos_reg[0]_1
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124   132.255 r  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=3, routed)           0.834   133.088    vga/VGA_CONTROL/VGA_RED[3]_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.124   133.212 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000   133.212    vga/VGA_RED_CHAN[0]
    SLICE_X29Y44         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.447   125.159    vga/CLK_VGA
    SLICE_X29Y44         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.029   125.198    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                        125.198    
                         arrival time                        -133.212    
  -------------------------------------------------------------------
                         slack                                 -8.015    

Slack (VIOLATED) :        -8.010ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.140ns  (logic 3.272ns (40.198%)  route 4.868ns (59.801%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 125.158 - 120.370 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 125.069 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.548   125.069    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mc/mc/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456   125.525 f  mc/mc/ypos_reg[1]/Q
                         net (fo=15, routed)          0.545   126.071    mc/mc/waveformPrev_reg[2]_0[1]
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.124   126.195 r  mc/mc/VGA_RED[2]_i_326/O
                         net (fo=1, routed)           0.000   126.195    mc/mc/VGA_RED[2]_i_326_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.745 r  mc/mc/VGA_RED_reg[2]_i_269/CO[3]
                         net (fo=1, routed)           0.000   126.745    mc/mc/VGA_RED_reg[2]_i_269_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.859 r  mc/mc/VGA_RED_reg[2]_i_199/CO[3]
                         net (fo=1, routed)           0.000   126.859    mc/mc/VGA_RED_reg[2]_i_199_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.973 r  mc/mc/VGA_RED_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000   126.973    mc/mc/VGA_RED_reg[2]_i_138_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.244 r  mc/mc/VGA_RED_reg[2]_i_94/CO[0]
                         net (fo=10, routed)          0.644   127.887    vga/VGA_CONTROL/ypos_reg[11][0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906   128.793 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000   128.793    vga/VGA_CONTROL/VGA_RED_reg[2]_i_93_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.910 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_47/CO[3]
                         net (fo=2, routed)           0.989   129.899    mc/mc/ypos_reg[11]_0[0]
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124   130.023 f  mc/mc/VGA_RED[2]_i_51/O
                         net (fo=1, routed)           0.162   130.184    mc/mc/VGA_RED[2]_i_51_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124   130.308 f  mc/mc/VGA_RED[2]_i_16/O
                         net (fo=1, routed)           0.955   131.264    mc/mc/VGA_RED[2]_i_16_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.124   131.388 f  mc/mc/VGA_RED[2]_i_3/O
                         net (fo=9, routed)           0.743   132.131    vga/VGA_CONTROL/ypos_reg[0]_1
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124   132.255 r  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=3, routed)           0.830   133.085    vga/VGA_CONTROL/VGA_RED[3]_i_4_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I4_O)        0.124   133.209 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   133.209    vga/VGA_BLUE_CHAN[3]
    SLICE_X28Y41         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.446   125.158    vga/CLK_VGA
    SLICE_X28Y41         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180   125.338    
                         clock uncertainty           -0.170   125.168    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.031   125.199    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        125.199    
                         arrival time                        -133.209    
  -------------------------------------------------------------------
                         slack                                 -8.010    

Slack (VIOLATED) :        -8.004ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.136ns  (logic 3.272ns (40.217%)  route 4.864ns (59.783%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.069ns = ( 125.069 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.548   125.069    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mc/mc/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456   125.525 f  mc/mc/ypos_reg[1]/Q
                         net (fo=15, routed)          0.545   126.071    mc/mc/waveformPrev_reg[2]_0[1]
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.124   126.195 r  mc/mc/VGA_RED[2]_i_326/O
                         net (fo=1, routed)           0.000   126.195    mc/mc/VGA_RED[2]_i_326_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.745 r  mc/mc/VGA_RED_reg[2]_i_269/CO[3]
                         net (fo=1, routed)           0.000   126.745    mc/mc/VGA_RED_reg[2]_i_269_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.859 r  mc/mc/VGA_RED_reg[2]_i_199/CO[3]
                         net (fo=1, routed)           0.000   126.859    mc/mc/VGA_RED_reg[2]_i_199_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.973 r  mc/mc/VGA_RED_reg[2]_i_138/CO[3]
                         net (fo=1, routed)           0.000   126.973    mc/mc/VGA_RED_reg[2]_i_138_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.244 r  mc/mc/VGA_RED_reg[2]_i_94/CO[0]
                         net (fo=10, routed)          0.644   127.887    vga/VGA_CONTROL/ypos_reg[11][0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906   128.793 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000   128.793    vga/VGA_CONTROL/VGA_RED_reg[2]_i_93_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.910 f  vga/VGA_CONTROL/VGA_RED_reg[2]_i_47/CO[3]
                         net (fo=2, routed)           0.989   129.899    mc/mc/ypos_reg[11]_0[0]
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124   130.023 r  mc/mc/VGA_RED[2]_i_51/O
                         net (fo=1, routed)           0.162   130.184    mc/mc/VGA_RED[2]_i_51_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124   130.308 r  mc/mc/VGA_RED[2]_i_16/O
                         net (fo=1, routed)           0.955   131.264    mc/mc/VGA_RED[2]_i_16_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.124   131.388 r  mc/mc/VGA_RED[2]_i_3/O
                         net (fo=9, routed)           0.902   132.290    vga/VGA_CONTROL/ypos_reg[0]_1
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.124   132.414 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=4, routed)           0.667   133.081    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.124   133.205 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   133.205    vga/VGA_BLUE_CHAN[2]
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         1.447   125.159    vga/CLK_VGA
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.032   125.201    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        125.201    
                         arrival time                        -133.205    
  -------------------------------------------------------------------
                         slack                                 -8.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.291ns (23.815%)  route 0.931ns (76.185%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.148     1.584 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.714     2.298    mc/mc/left
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.098     2.396 r  mc/mc/VGA_BLUE[2]_i_4/O
                         net (fo=2, routed)           0.217     2.613    vga/VGA_CONTROL/left_reg
    SLICE_X28Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.658 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.658    vga/VGA_BLUE_CHAN[2]
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.092     1.978    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.291ns (23.202%)  route 0.963ns (76.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.148     1.584 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.671     2.255    vga/VGA_CONTROL/left
    SLICE_X33Y41         LUT4 (Prop_lut4_I1_O)        0.098     2.353 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=2, routed)           0.293     2.645    vga/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.690 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.690    vga/VGA_GREEN_CHAN[0]
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.830     1.957    vga/CLK_VGA
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.713    
                         clock uncertainty            0.170     1.883    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.120     2.003    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.276ns (22.169%)  route 0.969ns (77.831%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mc/mc/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  mc/mc/ypos_reg[0]/Q
                         net (fo=13, routed)          0.464     2.041    mc/mc/waveformPrev_reg[2]_0[0]
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.086 r  mc/mc/VGA_RED[2]_i_12/O
                         net (fo=1, routed)           0.168     2.254    mc/mc/VGA_RED[2]_i_12_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.299 f  mc/mc/VGA_RED[2]_i_3/O
                         net (fo=9, routed)           0.337     2.636    vga/VGA_CONTROL/ypos_reg[0]_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.681 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.681    vga/VGA_RED_CHAN[2]
    SLICE_X29Y43         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X29Y43         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.092     1.978    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.291ns (23.256%)  route 0.960ns (76.744%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.148     1.584 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.671     2.255    vga/VGA_CONTROL/left
    SLICE_X33Y41         LUT4 (Prop_lut4_I1_O)        0.098     2.353 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=2, routed)           0.290     2.642    vga/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.687 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.687    vga/VGA_GREEN_CHAN[2]
    SLICE_X33Y42         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.831     1.958    vga/CLK_VGA
    SLICE_X33Y42         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.092     1.976    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.291ns (22.696%)  route 0.991ns (77.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.148     1.584 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.777     2.361    vga/VGA_CONTROL/left
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.098     2.459 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_4/O
                         net (fo=1, routed)           0.214     2.673    vga/VGA_CONTROL/VGA_GREEN[1]_i_4_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.718 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.718    vga/VGA_GREEN_CHAN[1]
    SLICE_X29Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X29Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.092     1.978    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.291ns (22.596%)  route 0.997ns (77.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.148     1.584 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.714     2.298    mc/mc/left
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.098     2.396 r  mc/mc/VGA_BLUE[2]_i_4/O
                         net (fo=2, routed)           0.283     2.679    vga/VGA_CONTROL/left_reg
    SLICE_X28Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.724 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.724    vga/VGA_BLUE_CHAN[0]
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X28Y45         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.092     1.978    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.321ns (21.959%)  route 1.141ns (78.041%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mc/mc/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  mc/mc/ypos_reg[0]/Q
                         net (fo=13, routed)          0.464     2.041    mc/mc/waveformPrev_reg[2]_0[0]
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.086 r  mc/mc/VGA_RED[2]_i_12/O
                         net (fo=1, routed)           0.168     2.254    mc/mc/VGA_RED[2]_i_12_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.299 f  mc/mc/VGA_RED[2]_i_3/O
                         net (fo=9, routed)           0.258     2.557    vga/VGA_CONTROL/ypos_reg[0]_1
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.602 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_6/O
                         net (fo=1, routed)           0.251     2.853    vga/VGA_CONTROL/VGA_GREEN[3]_i_6_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.898 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     2.898    vga/VGA_GREEN_CHAN[3]
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.830     1.957    vga/CLK_VGA
    SLICE_X34Y41         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism             -0.244     1.713    
                         clock uncertainty            0.170     1.883    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.121     2.004    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.291ns (19.814%)  route 1.178ns (80.186%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.148     1.584 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.928     2.512    mc/mc/left
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.098     2.610 r  mc/mc/VGA_BLUE[1]_i_2/O
                         net (fo=1, routed)           0.250     2.860    vga/VGA_CONTROL/left_reg_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.905 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.905    vga/VGA_BLUE_CHAN[1]
    SLICE_X28Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X28Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.092     1.978    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.321ns (21.063%)  route 1.203ns (78.937%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mc/mc/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  mc/mc/ypos_reg[0]/Q
                         net (fo=13, routed)          0.464     2.041    mc/mc/waveformPrev_reg[2]_0[0]
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.086 r  mc/mc/VGA_RED[2]_i_12/O
                         net (fo=1, routed)           0.168     2.254    mc/mc/VGA_RED[2]_i_12_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.299 f  mc/mc/VGA_RED[2]_i_3/O
                         net (fo=9, routed)           0.326     2.625    vga/VGA_CONTROL/ypos_reg[0]_1
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.670 r  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=3, routed)           0.245     2.915    vga/VGA_CONTROL/VGA_RED[3]_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.960 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     2.960    vga/VGA_RED_CHAN[3]
    SLICE_X33Y45         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X33Y45         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.092     1.977    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.321ns (20.103%)  route 1.276ns (79.897%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  mc/mc/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  mc/mc/ypos_reg[0]/Q
                         net (fo=13, routed)          0.464     2.041    mc/mc/waveformPrev_reg[2]_0[0]
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.086 r  mc/mc/VGA_RED[2]_i_12/O
                         net (fo=1, routed)           0.168     2.254    mc/mc/VGA_RED[2]_i_12_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.299 f  mc/mc/VGA_RED[2]_i_3/O
                         net (fo=9, routed)           0.326     2.625    vga/VGA_CONTROL/ypos_reg[0]_1
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.670 r  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=3, routed)           0.318     2.988    vga/VGA_CONTROL/VGA_RED[3]_i_4_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.045     3.033 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     3.033    vga/VGA_RED_CHAN[0]
    SLICE_X29Y44         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=183, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X29Y44         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.091     1.977    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  1.056    





