In archive rustlib.a:

aligned-3ffd3aa38541a754.aligned.cnlxv4pu-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 aligned.cnlxv4pu-cgu.0



aligned-96326c3ba20ae2a7.aligned.789nr6m4-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 aligned.789nr6m4-cgu.0



as_slice-e19f5b6df430e696.as_slice.c0baemkw-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 as_slice.c0baemkw-cgu.0



bare_metal-7e570da945c4cf5d.bare_metal.d3tmcqu8-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 bare_metal.d3tmcqu8-cgu.0
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
00000000 l    d  .text._ZN10bare_metal15CriticalSection3new17hb22789c8baab4391E	00000000 .text._ZN10bare_metal15CriticalSection3new17hb22789c8baab4391E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN10bare_metal15CriticalSection3new17hb22789c8baab4391E	00000006 _ZN10bare_metal15CriticalSection3new17hb22789c8baab4391E



Disassembly of section .text._ZN10bare_metal15CriticalSection3new17hb22789c8baab4391E:

00000000 <_ZN10bare_metal15CriticalSection3new17hb22789c8baab4391E>:
_ZN10bare_metal15CriticalSection3new17hb22789c8baab4391E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/bare-metal-0.2.4/src/lib.rs:66
impl CriticalSection {
    /// Creates a critical section token
    ///
    /// This method is meant to be used to create safe abstractions rather than
    /// meant to be directly used in applications.
    pub unsafe fn new() -> Self {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/bare-metal-0.2.4/src/lib.rs:68
        CriticalSection { _0: () }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

cortex-m-v7.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
00000000 l    d  .text.__basepri_max	00000000 .text.__basepri_max
00000000 l    d  .text.__basepri_r	00000000 .text.__basepri_r
00000000 l    d  .text.__basepri_w	00000000 .text.__basepri_w
00000000 l    d  .text.__faultmask	00000000 .text.__faultmask
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 g     F .text.__basepri_max	00000000 __basepri_max
00000000 g     F .text.__basepri_r	00000000 __basepri_r
00000000 g     F .text.__basepri_w	00000000 __basepri_w
00000000 g     F .text.__faultmask	00000000 __faultmask



Disassembly of section .text.__basepri_max:

00000000 <__basepri_max>:
__basepri_max():
   0:	f380 8812 	msr	BASEPRI_MAX, r0
   4:	4770      	bx	lr

Disassembly of section .text.__basepri_r:

00000000 <__basepri_r>:
__basepri_r():
   0:	f3ef 8011 	mrs	r0, BASEPRI
   4:	4770      	bx	lr

Disassembly of section .text.__basepri_w:

00000000 <__basepri_w>:
__basepri_w():
   0:	f380 8811 	msr	BASEPRI, r0
   4:	4770      	bx	lr

Disassembly of section .text.__faultmask:

00000000 <__faultmask>:
__faultmask():
   0:	f3ef 8013 	mrs	r0, FAULTMASK
   4:	4770      	bx	lr

cortex-m.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
00000000 l    d  .text.__bkpt	00000000 .text.__bkpt
00000000 l    d  .text.__control	00000000 .text.__control
00000000 l    d  .text.__cpsid	00000000 .text.__cpsid
00000000 l    d  .text.__cpsie	00000000 .text.__cpsie
00000000 l    d  .text.__delay	00000000 .text.__delay
00000000 l    d  .text.__dmb	00000000 .text.__dmb
00000000 l    d  .text.__dsb	00000000 .text.__dsb
00000000 l    d  .text.__isb	00000000 .text.__isb
00000000 l    d  .text.__msp_r	00000000 .text.__msp_r
00000000 l    d  .text.__msp_w	00000000 .text.__msp_w
00000000 l    d  .text.__nop	00000000 .text.__nop
00000000 l    d  .text.__primask	00000000 .text.__primask
00000000 l    d  .text.__psp_r	00000000 .text.__psp_r
00000000 l    d  .text.__psp_w	00000000 .text.__psp_w
00000000 l    d  .text.__sev	00000000 .text.__sev
00000000 l    d  .text.__wfe	00000000 .text.__wfe
00000000 l    d  .text.__wfi	00000000 .text.__wfi
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 g     F .text.__bkpt	00000000 __bkpt
00000000 g     F .text.__control	00000000 __control
00000000 g     F .text.__cpsid	00000000 __cpsid
00000000 g     F .text.__cpsie	00000000 __cpsie
00000000 g     F .text.__delay	00000000 __delay
00000000 g     F .text.__dmb	00000000 __dmb
00000000 g     F .text.__dsb	00000000 __dsb
00000000 g     F .text.__isb	00000000 __isb
00000000 g     F .text.__msp_r	00000000 __msp_r
00000000 g     F .text.__msp_w	00000000 __msp_w
00000000 g     F .text.__nop	00000000 __nop
00000000 g     F .text.__primask	00000000 __primask
00000000 g     F .text.__psp_r	00000000 __psp_r
00000000 g     F .text.__psp_w	00000000 __psp_w
00000000 g     F .text.__sev	00000000 __sev
00000000 g     F .text.__wfe	00000000 __wfe
00000000 g     F .text.__wfi	00000000 __wfi



Disassembly of section .text.__bkpt:

00000000 <__bkpt>:
__bkpt():
   0:	be00      	bkpt	0x0000
   2:	4770      	bx	lr

Disassembly of section .text.__control:

00000000 <__control>:
__control():
   0:	f3ef 8014 	mrs	r0, CONTROL
   4:	4770      	bx	lr

Disassembly of section .text.__cpsid:

00000000 <__cpsid>:
__cpsid():
   0:	b672      	cpsid	i
   2:	4770      	bx	lr

Disassembly of section .text.__cpsie:

00000000 <__cpsie>:
__cpsie():
   0:	b662      	cpsie	i
   2:	4770      	bx	lr

Disassembly of section .text.__delay:

00000000 <__delay>:
__delay():
   0:	bf00      	nop
   2:	3801      	subs	r0, #1
   4:	f47f affe 	bne.w	0 <__delay>
   8:	4770      	bx	lr

Disassembly of section .text.__dmb:

00000000 <__dmb>:
__dmb():
   0:	f3bf 8f5f 	dmb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__dsb:

00000000 <__dsb>:
__dsb():
   0:	f3bf 8f4f 	dsb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__isb:

00000000 <__isb>:
__isb():
   0:	f3bf 8f6f 	isb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__msp_r:

00000000 <__msp_r>:
__msp_r():
   0:	f3ef 8008 	mrs	r0, MSP
   4:	4770      	bx	lr

Disassembly of section .text.__msp_w:

00000000 <__msp_w>:
__msp_w():
   0:	f380 8808 	msr	MSP, r0
   4:	4770      	bx	lr

Disassembly of section .text.__nop:

00000000 <__nop>:
__nop():
   0:	4770      	bx	lr

Disassembly of section .text.__primask:

00000000 <__primask>:
__primask():
   0:	f3ef 8010 	mrs	r0, PRIMASK
   4:	4770      	bx	lr

Disassembly of section .text.__psp_r:

00000000 <__psp_r>:
__psp_r():
   0:	f3ef 8009 	mrs	r0, PSP
   4:	4770      	bx	lr

Disassembly of section .text.__psp_w:

00000000 <__psp_w>:
__psp_w():
   0:	f380 8809 	msr	PSP, r0
   4:	4770      	bx	lr

Disassembly of section .text.__sev:

00000000 <__sev>:
__sev():
   0:	bf40      	sev
   2:	4770      	bx	lr

Disassembly of section .text.__wfe:

00000000 <__wfe>:
__wfe():
   0:	bf20      	wfe
   2:	4770      	bx	lr

Disassembly of section .text.__wfi:

00000000 <__wfi>:
__wfi():
   0:	bf30      	wfi
   2:	4770      	bx	lr

cortex_m-ab3b05bab6d4b539.cortex_m.9xn8ahk1-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.9xn8ahk1-cgu.0
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001cf l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
000001df l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
000002f5 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
00000304 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000311 l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
0000032c l       .debug_str	00000000 
00000369 l       .debug_str	00000000 
00000373 l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003f5 l       .debug_str	00000000 
00000434 l       .debug_str	00000000 
00000472 l       .debug_str	00000000 
0000047d l       .debug_str	00000000 
0000048c l       .debug_str	00000000 
0000049d l       .debug_str	00000000 
000004a4 l       .debug_str	00000000 
000004e1 l       .debug_str	00000000 
000004ea l       .debug_str	00000000 
00000505 l       .debug_str	00000000 
0000053e l       .debug_str	00000000 
00000546 l       .debug_str	00000000 
0000055f l       .debug_str	00000000 
0000059d l       .debug_str	00000000 
000005a7 l       .debug_str	00000000 
000005e0 l       .debug_str	00000000 
000005e8 l       .debug_str	00000000 
000005ec l       .debug_str	00000000 
000005f2 l       .debug_str	00000000 
000005f6 l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
000005fe l       .debug_str	00000000 
00000602 l       .debug_str	00000000 
00000606 l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
00000610 l       .debug_str	00000000 
00000615 l       .debug_str	00000000 
00000621 l       .debug_str	00000000 
0000062a l       .debug_str	00000000 
0000069e l       .debug_str	00000000 
000006b3 l       .debug_str	00000000 
00000722 l       .debug_str	00000000 
00000732 l       .debug_str	00000000 
0000079d l       .debug_str	00000000 
000007a9 l       .debug_str	00000000 
000007b4 l       .debug_str	00000000 
000007b8 l       .debug_str	00000000 
000007c2 l       .debug_str	00000000 
000007c7 l       .debug_str	00000000 
000007d2 l       .debug_str	00000000 
0000083f l       .debug_str	00000000 
0000084d l       .debug_str	00000000 
000008bc l       .debug_str	00000000 
000008cc l       .debug_str	00000000 
00000938 l       .debug_str	00000000 
00000945 l       .debug_str	00000000 
00000947 l       .debug_str	00000000 
000009b1 l       .debug_str	00000000 
000009bc l       .debug_str	00000000 
00000a2d l       .debug_str	00000000 
00000a3f l       .debug_str	00000000 
00000a44 l       .debug_str	00000000 
00000ab0 l       .debug_str	00000000 
00000abd l       .debug_str	00000000 
00000b29 l       .debug_str	00000000 
00000b36 l       .debug_str	00000000 
00000ba2 l       .debug_str	00000000 
00000baf l       .debug_str	00000000 
00000bef l       .debug_str	00000000 
00000bf5 l       .debug_str	00000000 
00000c2a l       .debug_str	00000000 
00000c2e l       .debug_str	00000000 
00000c32 l       .debug_str	00000000 
00000c37 l       .debug_str	00000000 
00000c3e l       .debug_str	00000000 
00000c45 l       .debug_str	00000000 
00000c4c l       .debug_str	00000000 
00000c55 l       .debug_str	00000000 
00000c5c l       .debug_str	00000000 
00000c64 l       .debug_str	00000000 
00000c69 l       .debug_str	00000000 
00000c71 l       .debug_str	00000000 
00000c73 l       .debug_str	00000000 
00000c78 l       .debug_str	00000000 
00000c7d l       .debug_str	00000000 
00000c86 l       .debug_str	00000000 
00000c8f l       .debug_str	00000000 
00000c9a l       .debug_str	00000000 
00000cae l       .debug_str	00000000 
00000cb2 l       .debug_str	00000000 
00000cba l       .debug_str	00000000 
00000cbe l       .debug_str	00000000 
00000ccc l       .debug_str	00000000 
00000cfc l       .debug_str	00000000 
00000d61 l       .debug_str	00000000 
00000d67 l       .debug_str	00000000 
00000d91 l       .debug_str	00000000 
00000dc7 l       .debug_str	00000000 
00000dcc l       .debug_str	00000000 
00000dd1 l       .debug_str	00000000 
00000ddc l       .debug_str	00000000 
00000de1 l       .debug_str	00000000 
00000dec l       .debug_str	00000000 
00000df1 l       .debug_str	00000000 
00000dfc l       .debug_str	00000000 
00000e01 l       .debug_str	00000000 
00000e0c l       .debug_str	00000000 
00000e11 l       .debug_str	00000000 
00000e1c l       .debug_str	00000000 
00000e20 l       .debug_str	00000000 
00000e51 l       .debug_str	00000000 
00000eb7 l       .debug_str	00000000 
00000ee2 l       .debug_str	00000000 
00000f17 l       .debug_str	00000000 
00000f1c l       .debug_str	00000000 
00000f21 l       .debug_str	00000000 
00000f27 l       .debug_str	00000000 
00000f2b l       .debug_str	00000000 
00000f2f l       .debug_str	00000000 
00000f34 l       .debug_str	00000000 
00000f3a l       .debug_str	00000000 
00000f3f l       .debug_str	00000000 
00000f44 l       .debug_str	00000000 
00000f49 l       .debug_str	00000000 
00000f4f l       .debug_str	00000000 
00000f54 l       .debug_str	00000000 
00000f59 l       .debug_str	00000000 
00000f64 l       .debug_str	00000000 
00000f6a l       .debug_str	00000000 
00000f9a l       .debug_str	00000000 
00000fff l       .debug_str	00000000 
00001029 l       .debug_str	00000000 
00001048 l       .debug_str	00000000 
00001067 l       .debug_str	00000000 
00001076 l       .debug_str	00000000 
0000107c l       .debug_str	00000000 
00001081 l       .debug_str	00000000 
0000109c l       .debug_str	00000000 
000010b8 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.6e58478a20f3de58eef7406277df8312.0	00000018 .Lanon.6e58478a20f3de58eef7406277df8312.0
00000000 l     O .rodata..Lanon.6e58478a20f3de58eef7406277df8312.1	00000018 .Lanon.6e58478a20f3de58eef7406277df8312.1
00000000 l     O .rodata..Lanon.6e58478a20f3de58eef7406277df8312.2	00000010 .Lanon.6e58478a20f3de58eef7406277df8312.2
00000000 l     O .rodata..Lanon.6e58478a20f3de58eef7406277df8312.3	00000018 .Lanon.6e58478a20f3de58eef7406277df8312.3
00000000 l     O .rodata..Lanon.6e58478a20f3de58eef7406277df8312.4	00000010 .Lanon.6e58478a20f3de58eef7406277df8312.4
00000000 l     O .rodata..Lanon.6e58478a20f3de58eef7406277df8312.7	00000018 .Lanon.6e58478a20f3de58eef7406277df8312.7
00000000 l     O .rodata.str.0	00000060 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E
00000000 l    d  .text._ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE	00000000 .text._ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE
00000000 l    d  .text._ZN8cortex_m10peripheral3DWT3ptr17hbd557c49b0fd4794E	00000000 .text._ZN8cortex_m10peripheral3DWT3ptr17hbd557c49b0fd4794E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h20ac94357e896d2dE	00000000 .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h20ac94357e896d2dE
00000000 l    d  .text._ZN8cortex_m10peripheral4NVIC3ptr17hf0b41174e2b3ec99E	00000000 .text._ZN8cortex_m10peripheral4NVIC3ptr17hf0b41174e2b3ec99E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7392c15b981c31bbE	00000000 .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7392c15b981c31bbE
00000000 l    d  .text._ZN8cortex_m10peripheral3SCB3ptr17h77a11e4b4d188637E	00000000 .text._ZN8cortex_m10peripheral3SCB3ptr17h77a11e4b4d188637E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h07aa6d6b45e194bdE	00000000 .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h07aa6d6b45e194bdE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.6e58478a20f3de58eef7406277df8312.5	00000000 .rodata..Lanon.6e58478a20f3de58eef7406277df8312.5
00000000 l    d  .rodata..Lanon.6e58478a20f3de58eef7406277df8312.6	00000000 .rodata..Lanon.6e58478a20f3de58eef7406277df8312.6
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 CORE_PERIPHERALS
00000000         *UND*	00000000 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h30210f20bf1ab6f0E
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17ha609d44067d8cf98E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17haf68558e9a738ba2E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17hc58e0b97fb78427bE
00000000         *UND*	00000000 _ZN4core3ptr4read17h9d83256ce1fdac24E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h20ac94357e896d2dE	00000018 _ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h20ac94357e896d2dE
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h07aa6d6b45e194bdE	00000018 _ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h07aa6d6b45e194bdE
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7392c15b981c31bbE	00000018 _ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7392c15b981c31bbE
00000000 g     F .text._ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE	0000003e _ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE
00000000 g     F .text._ZN8cortex_m10peripheral3DWT3ptr17hbd557c49b0fd4794E	0000000a _ZN8cortex_m10peripheral3DWT3ptr17hbd557c49b0fd4794E
00000000 g     F .text._ZN8cortex_m10peripheral3SCB3ptr17h77a11e4b4d188637E	0000000a _ZN8cortex_m10peripheral3SCB3ptr17h77a11e4b4d188637E
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E	0000002a _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE	00000048 _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h9fdc34f72659a4b5E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E	00000148 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E	00000088 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E	000000ac _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E	00000058 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h3985eeb87c72be6bE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h952607ab521afae2E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc4ddb633d7b0d251E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE	0000002c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE
00000000 g     F .text._ZN8cortex_m10peripheral4NVIC3ptr17hf0b41174e2b3ec99E	0000000a _ZN8cortex_m10peripheral4NVIC3ptr17hf0b41174e2b3ec99E
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3nop17he981ec606e1fe2f0E



Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:39

pub use cortex_m_0_6::peripheral::dwt::Comparator;

impl DWT {
    /// Enables the cycle counter
    pub fn enable_cycle_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:40
        unsafe { self.ctrl.modify(|r| r | 1) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h5479463fdf2226a8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
    /// NOTE: `unsafe` because writes to a register are side effectful
    #[inline(always)]
    pub unsafe fn modify<F>(&self, f: F)
        where F: FnOnce(T) -> T
    {
        self.register.set(f(self.register.get()));
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h03a0a170f17a8847E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
    /// Returns a copy of the contained value
    #[inline(always)]
    pub fn get(&self) -> T
        where T: Copy
    {
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h5479463fdf2226a8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h9fdc34f72659a4b5E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd21ecbefe51f8830E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
    /// Sets the contained value
    #[inline(always)]
    pub fn set(&self, value: T)
        where T: Copy
    {
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:40
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h42337e5ac39e9c3aE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:41
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:44

    /// Returns the current clock cycle count
    pub fn get_cycle_count() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:46
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cyccnt.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h4cb5fb5d5db057bbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
    }

    /// Reads the value of the register
    #[inline(always)]
    pub fn read(&self) -> T {
        self.register.get()
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h03a0a170f17a8847E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  1c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:46
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h1020aedfc7454bb8E+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:47
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:156
    }
}

impl SCB {
    /// Returns the active exception number
    pub fn vect_active() -> VectActive {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:157
        let icsr = unsafe { ptr::read(&(*SCB::ptr()).icsr as *const _ as *const u32) };
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E>
   8:	9004      	str	r0, [sp, #16]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0xc>
   c:	9804      	ldr	r0, [sp, #16]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17h9d83256ce1fdac24E>
  12:	9006      	str	r0, [sp, #24]
  14:	e7ff      	b.n	16 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x16>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159

        match icsr as u8 {
  16:	9806      	ldr	r0, [sp, #24]
  18:	b2c1      	uxtb	r1, r0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:160
            0 => VectActive::ThreadMode,
  1a:	460a      	mov	r2, r1
  1c:	290f      	cmp	r1, #15
  1e:	9003      	str	r0, [sp, #12]
  20:	9202      	str	r2, [sp, #8]
  22:	f200 8071 	bhi.w	108 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x108>
  26:	9902      	ldr	r1, [sp, #8]
  28:	e8df f001 	tbb	[pc, r1]
  2c:	170c6e08 	.word	0x170c6e08
  30:	6e372c21 	.word	0x6e372c21
  34:	426e6e6e 	.word	0x426e6e6e
  38:	63586e4d 	.word	0x63586e4d
  3c:	2000      	movs	r0, #0
  3e:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  42:	e074      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
  44:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:161
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 001e 	strb.w	r0, [sp, #30]
  4a:	f89d 001e 	ldrb.w	r0, [sp, #30]
  4e:	f88d 0015 	strb.w	r0, [sp, #21]
  52:	2001      	movs	r0, #1
  54:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  58:	e069      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
  5a:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:162
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 001f 	strb.w	r0, [sp, #31]
  60:	f89d 101f 	ldrb.w	r1, [sp, #31]
  64:	f88d 1015 	strb.w	r1, [sp, #21]
  68:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  6c:	e05f      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
  6e:	2002      	movs	r0, #2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:164
            #[cfg(not(armv6m))]
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0020 	strb.w	r0, [sp, #32]
  74:	f89d 0020 	ldrb.w	r0, [sp, #32]
  78:	f88d 0015 	strb.w	r0, [sp, #21]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  82:	e054      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
  84:	2003      	movs	r0, #3
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:166
            #[cfg(not(armv6m))]
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  8a:	f89d 0021 	ldrb.w	r0, [sp, #33]	; 0x21
  8e:	f88d 0015 	strb.w	r0, [sp, #21]
  92:	2001      	movs	r0, #1
  94:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  98:	e049      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
  9a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:168
            #[cfg(not(armv6m))]
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
  a0:	f89d 0022 	ldrb.w	r0, [sp, #34]	; 0x22
  a4:	f88d 0015 	strb.w	r0, [sp, #21]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  ae:	e03e      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
  b0:	2005      	movs	r0, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:171
            #[cfg(any(armv8m, target_arch = "x86_64"))]
            7 => VectActive::Exception(Exception::SecureFault),
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  b6:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  ba:	f88d 0015 	strb.w	r0, [sp, #21]
  be:	2001      	movs	r0, #1
  c0:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  c4:	e033      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
  c6:	2006      	movs	r0, #6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:173
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cc:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  d0:	f88d 0015 	strb.w	r0, [sp, #21]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  da:	e028      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
  dc:	2007      	movs	r0, #7
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:174
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
  e2:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
  e6:	f88d 0015 	strb.w	r0, [sp, #21]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  f0:	e01d      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
  f2:	2008      	movs	r0, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:175
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  f8:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  fc:	f88d 0015 	strb.w	r0, [sp, #21]
 100:	2001      	movs	r0, #1
 102:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
 106:	e012      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:176
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 108:	9803      	ldr	r0, [sp, #12]
 10a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
 10e:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 112:	3910      	subs	r1, #16
 114:	b2ca      	uxtb	r2, r1
 116:	460b      	mov	r3, r1
 118:	428a      	cmp	r2, r1
 11a:	9301      	str	r3, [sp, #4]
 11c:	d10d      	bne.n	13a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x13a>
 11e:	e7ff      	b.n	120 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x120>
 120:	9801      	ldr	r0, [sp, #4]
 122:	f88d 0015 	strb.w	r0, [sp, #21]
 126:	2102      	movs	r1, #2
 128:	f88d 1014 	strb.w	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
 12c:	e7ff      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h5a2691dc3ccec509E+0x12e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:178
        }
    }
 12e:	f89d 0014 	ldrb.w	r0, [sp, #20]
 132:	f89d 1015 	ldrb.w	r1, [sp, #21]
 136:	b00a      	add	sp, #40	; 0x28
 138:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:176
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 13a:	f240 0000 	movw	r0, #0
 13e:	f2c0 0000 	movt	r0, #0
 142:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 146:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:477

const SCB_SCR_SLEEPDEEP: u32 = 0x1 << 2;

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:479
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hcc73bad81e77e6e9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h03a0a170f17a8847E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hcc73bad81e77e6e9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h952607ab521afae2E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd21ecbefe51f8830E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:479
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h320b2374d60642b7E+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:481
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:484

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:486
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h9114d3fce0979d1cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h03a0a170f17a8847E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h9114d3fce0979d1cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc4ddb633d7b0d251E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd21ecbefe51f8830E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:486
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17hae4d4c1fe4384520E+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:488
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:497
const SCB_AIRCR_PRIGROUP_MASK: u32 = 0x5 << 8;
const SCB_AIRCR_SYSRESETREQ: u32 = 1 << 2;

impl SCB {
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
   0:	b08c      	sub	sp, #48	; 0x30
   2:	4601      	mov	r1, r0
   4:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:498
        ::asm::dsb();
   6:	9103      	str	r1, [sp, #12]
   8:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E>
   c:	e7ff      	b.n	e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E+0xe>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:500
        unsafe {
            self.aircr.modify(
   e:	9804      	ldr	r0, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	f100 0108 	add.w	r1, r0, #8
  1e:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hae79131738b4ff13E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  20:	9906      	ldr	r1, [sp, #24]
  22:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h03a0a170f17a8847E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  24:	9809      	ldr	r0, [sp, #36]	; 0x24
  26:	9101      	str	r1, [sp, #4]
  28:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  2c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hae79131738b4ff13E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  30:	9008      	str	r0, [sp, #32]
  32:	9808      	ldr	r0, [sp, #32]
  34:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h3985eeb87c72be6bE>
  38:	9901      	ldr	r1, [sp, #4]
  3a:	910a      	str	r1, [sp, #40]	; 0x28
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd21ecbefe51f8830E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  46:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:500
  4a:	e7ff      	b.n	2 <_ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:508
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
            )
        };
        ::asm::dsb();
  4c:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E>
  50:	e7ff      	b.n	2 <_ZN8cortex_m3asm3nop17he981ec606e1fe2f0E+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:511
        loop {
            // wait for the reset
            ::asm::nop(); // avoid rust-lang/rust#28728
  52:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3nop17he981ec606e1fe2f0E>
  56:	e7fc      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h595f9771f6ea7d57E+0x52>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:524
const SCB_ICSR_PENDSTSET: u32 = 1 << 26;
const SCB_ICSR_PENDSTCLR: u32 = 1 << 25;

impl SCB {
    /// Set the PENDSVSET bit in the ICSR register which will pend the PendSV interrupt
    pub fn set_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:526
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVSET);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17h91abf9c5f506ed24E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
    /// Writes a `value` into the register
    ///
    /// NOTE: `unsafe` because writes to a register are side effectful
    #[inline(always)]
    pub unsafe fn write(&self, value: T) {
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd21ecbefe51f8830E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:526
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h7b4593f6f2f21c50E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:528
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:531

    /// Check if PENDSVSET bit in the ICSR register is set meaning PendSV interrupt is pending
    pub fn is_pendsv_pending() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:532
        unsafe { (*Self::ptr()).icsr.read() & SCB_ICSR_PENDSVSET == SCB_ICSR_PENDSVSET }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h4cb5fb5d5db057bbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  10:	9902      	ldr	r1, [sp, #8]
  12:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h03a0a170f17a8847E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  14:	9803      	ldr	r0, [sp, #12]
  16:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  1a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:532
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h26fb123d33e0285fE+0x22>
  22:	9800      	ldr	r0, [sp, #0]
  24:	f3c0 7000 	ubfx	r0, r0, #28, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:533
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:536

    /// Set the PENDSVCLR bit in the ICSR register which will clear a pending PendSV interrupt
    pub fn clear_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:538
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVCLR);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17h91abf9c5f506ed24E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd21ecbefe51f8830E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:538
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h276716dc2685fc9cE+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:540
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:588
impl SCB {
    /// Returns the hardware priority of `system_handler`
    ///
    /// *NOTE*: Hardware priority does not exactly match logical priority levels. See
    /// [`NVIC.get_priority`](struct.NVIC.html#method.get_priority) for more details.
    pub fn get_priority(system_handler: SystemHandler) -> u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	f88d 0016 	strb.w	r0, [sp, #22]
   a:	f10d 0016 	add.w	r0, sp, #22
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:589
        let index = system_handler_index(&system_handler);
   e:	9104      	str	r1, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E>
  14:	f88d 0017 	strb.w	r0, [sp, #23]
  18:	e7ff      	b.n	2 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:594

        #[cfg(not(armv6m))]
        {
            // NOTE(unsafe) atomic read with no side effects
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  1a:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E>
  1e:	9003      	str	r0, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E+0x22>
  22:	f89d 0017 	ldrb.w	r0, [sp, #23]
  26:	3804      	subs	r0, #4
  28:	b2c1      	uxtb	r1, r0
  2a:	4602      	mov	r2, r0
  2c:	4281      	cmp	r1, r0
  2e:	9202      	str	r2, [sp, #8]
  30:	d11a      	bne.n	68 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E+0x68>
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E+0x34>
  34:	9802      	ldr	r0, [sp, #8]
  36:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h30210f20bf1ab6f0E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	280b      	cmp	r0, #11
  42:	d818      	bhi.n	76 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E+0x76>
  44:	e7ff      	b.n	46 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E+0x46>
  46:	9803      	ldr	r0, [sp, #12]
  48:	9901      	ldr	r1, [sp, #4]
  4a:	1842      	adds	r2, r0, r1
  4c:	3214      	adds	r2, #20
  4e:	9206      	str	r2, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17h9e023dc90f9cc91bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  50:	9a06      	ldr	r2, [sp, #24]
  52:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h0fd9c52c80c87b65E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  54:	9807      	ldr	r0, [sp, #28]
  56:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE>
  5a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17ha609d44067d8cf98E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:594
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hf1b43605e32b5506E+0x62>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:604
            // NOTE(unsafe) atomic read with no side effects
            let shpr = unsafe { (*Self::ptr()).shpr[usize::from((index - 8) / 4)].read() };
            let prio = (shpr >> (8 * (index % 4))) & 0x000000ff;
            prio as u8
        }
    }
  62:	9800      	ldr	r0, [sp, #0]
  64:	b008      	add	sp, #32
  66:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:594
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  68:	f240 0000 	movw	r0, #0
  6c:	f2c0 0000 	movt	r0, #0
  70:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  74:	defe      	udf	#254	; 0xfe
  76:	f240 0000 	movw	r0, #0
  7a:	f2c0 0000 	movt	r0, #0
  7e:	220c      	movs	r2, #12
  80:	9901      	ldr	r1, [sp, #4]
  82:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  86:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:618
    ///
    /// # Unsafety
    ///
    /// Changing priority levels can break priority-based critical sections (see
    /// [`register::basepri`](../register/basepri/index.html)) and compromise memory safety.
    pub unsafe fn set_priority(&mut self, system_handler: SystemHandler, prio: u8) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9006      	str	r0, [sp, #24]
   c:	f88d 101d 	strb.w	r1, [sp, #29]
  10:	f88d 201e 	strb.w	r2, [sp, #30]
  14:	f10d 001d 	add.w	r0, sp, #29
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:619
        let index = system_handler_index(&system_handler);
  18:	9305      	str	r3, [sp, #20]
  1a:	f8cd c010 	str.w	ip, [sp, #16]
  1e:	f8cd e00c 	str.w	lr, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E>
  26:	f88d 001f 	strb.w	r0, [sp, #31]
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:623

        #[cfg(not(armv6m))]
        {
            self.shpr[usize::from(index - 4)].write(prio)
  2c:	9806      	ldr	r0, [sp, #24]
  2e:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E>
  32:	9002      	str	r0, [sp, #8]
  34:	e7ff      	b.n	36 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E+0x36>
  36:	f89d 001f 	ldrb.w	r0, [sp, #31]
  3a:	3804      	subs	r0, #4
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9201      	str	r2, [sp, #4]
  44:	d122      	bne.n	8c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E+0x8c>
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E+0x48>
  48:	9801      	ldr	r0, [sp, #4]
  4a:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h30210f20bf1ab6f0E>
  4e:	9000      	str	r0, [sp, #0]
  50:	e7ff      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E+0x52>
  52:	9800      	ldr	r0, [sp, #0]
  54:	280b      	cmp	r0, #11
  56:	d820      	bhi.n	9a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E+0x9a>
  58:	e7ff      	b.n	5a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E+0x5a>
  5a:	9802      	ldr	r0, [sp, #8]
  5c:	9900      	ldr	r1, [sp, #0]
  5e:	1842      	adds	r2, r0, r1
  60:	3214      	adds	r2, #20
  62:	f89d 301e 	ldrb.w	r3, [sp, #30]
  66:	9208      	str	r2, [sp, #32]
  68:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
_ZN17volatile_register11RW$LT$T$GT$5write17hc256c0ad5d4702c6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  6c:	9a08      	ldr	r2, [sp, #32]
  6e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  72:	920a      	str	r2, [sp, #40]	; 0x28
  74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
_ZN5vcell21VolatileCell$LT$T$GT$3set17h8a949c9a3c0a30c1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  78:	980a      	ldr	r0, [sp, #40]	; 0x28
  7a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE>
  7e:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
  82:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17haf68558e9a738ba2E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:623
  86:	e7ff      	b.n	88 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h96430bb1bf695b39E+0x88>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:636
                let prio = u32::from(prio) << shift;

                (value & !mask) | prio
            });
        }
    }
  88:	b00c      	add	sp, #48	; 0x30
  8a:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:623
            self.shpr[usize::from(index - 4)].write(prio)
  8c:	f240 0000 	movw	r0, #0
  90:	f2c0 0000 	movt	r0, #0
  94:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  98:	defe      	udf	#254	; 0xfe
  9a:	f240 0000 	movw	r0, #0
  9e:	f2c0 0000 	movt	r0, #0
  a2:	220c      	movs	r2, #12
  a4:	9900      	ldr	r1, [sp, #0]
  a6:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  aa:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE:

00000000 <_ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE>:
_ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:161
            }
        })
    }

    /// Unchecked version of `Peripherals::take`
    pub unsafe fn steal() -> Self {
   0:	b082      	sub	sp, #8
   2:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:162
        debug_assert!(!CORE_PERIPHERALS);
   4:	2800      	cmp	r0, #0
   6:	d111      	bne.n	2c <_ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE+0x2c>
   8:	e7ff      	b.n	a <_ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE+0xa>
   a:	f240 0000 	movw	r0, #0
   e:	f2c0 0000 	movt	r0, #0
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c0      	lsls	r0, r0, #31
  16:	2800      	cmp	r0, #0
  18:	d007      	beq.n	2a <_ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE+0x2a>
  1a:	e7ff      	b.n	1c <_ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE+0x1c>
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  28:	defe      	udf	#254	; 0xfe
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:164

        CORE_PERIPHERALS = true;
  2c:	f240 0000 	movw	r0, #0
  30:	f2c0 0000 	movt	r0, #0
  34:	2101      	movs	r1, #1
  36:	7001      	strb	r1, [r0, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:165
        core::mem::transmute(())
  38:	e7ff      	b.n	3a <_ZN8cortex_m10peripheral11Peripherals5steal17hfc239ce4f549f16aE+0x3a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:166
    }
  3a:	b002      	add	sp, #8
  3c:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3DWT3ptr17hbd557c49b0fd4794E:

00000000 <_ZN8cortex_m10peripheral3DWT3ptr17hbd557c49b0fd4794E>:
_ZN8cortex_m10peripheral3DWT3ptr17hbd557c49b0fd4794E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:180

unsafe impl Send for DWT {}

impl DWT {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dwt::RegisterBlock {
   0:	f241 0000 	movw	r0, #4096	; 0x1000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:182
        0xE000_1000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h20ac94357e896d2dE:

00000000 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h20ac94357e896d2dE>:
_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h20ac94357e896d2dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:188
}

impl ops::Deref for DWT {
    type Target = self::dwt::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:189
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h20ac94357e896d2dE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h20ac94357e896d2dE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:190
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4NVIC3ptr17hf0b41174e2b3ec99E:

00000000 <_ZN8cortex_m10peripheral4NVIC3ptr17hf0b41174e2b3ec99E>:
_ZN8cortex_m10peripheral4NVIC3ptr17hf0b41174e2b3ec99E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:202

unsafe impl Send for NVIC {}

impl NVIC {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const nvic::RegisterBlock {
   0:	f24e 1000 	movw	r0, #57600	; 0xe100
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:204
        0xE000_E100 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7392c15b981c31bbE:

00000000 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7392c15b981c31bbE>:
_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7392c15b981c31bbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:210
}

impl ops::Deref for NVIC {
    type Target = self::nvic::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:211
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7392c15b981c31bbE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7392c15b981c31bbE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:212
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3SCB3ptr17h77a11e4b4d188637E:

00000000 <_ZN8cortex_m10peripheral3SCB3ptr17h77a11e4b4d188637E>:
_ZN8cortex_m10peripheral3SCB3ptr17h77a11e4b4d188637E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:224

unsafe impl Send for SCB {}

impl SCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const scb::RegisterBlock {
   0:	f64e 5004 	movw	r0, #60676	; 0xed04
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:226
        0xE000_ED04 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h07aa6d6b45e194bdE:

00000000 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h07aa6d6b45e194bdE>:
_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h07aa6d6b45e194bdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:232
}

impl ops::Deref for SCB {
    type Target = self::scb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:233
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h07aa6d6b45e194bdE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h07aa6d6b45e194bdE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:234
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

cortex_m-ab3b05bab6d4b539.cortex_m.9xn8ahk1-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.9xn8ahk1-cgu.1
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000000 l    d  .text._ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E	00000000 .text._ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E
00000000 l    d  .text._ZN8cortex_m3asm3nop17he981ec606e1fe2f0E	00000000 .text._ZN8cortex_m3asm3nop17he981ec606e1fe2f0E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E	0000000a .hidden _ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E
00000000 g     F .text._ZN8cortex_m3asm3nop17he981ec606e1fe2f0E	0000000a .hidden _ZN8cortex_m3asm3nop17he981ec606e1fe2f0E
00000000         *UND*	00000000 __dsb
00000000         *UND*	00000000 __nop



Disassembly of section .text._ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E:

00000000 <_ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E>:
_ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:180
/// can execute until this instruction completes. This instruction completes only when both:
///
///  * any explicit memory access made before this instruction is complete
///  * all cache and branch predictor maintenance operations before this instruction complete
#[inline]
pub fn dsb() {
   0:	b580      	push	{r7, lr}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:191
        () => unsafe {
            extern "C" {
                fn __dsb();
            }

            __dsb()
   2:	f7ff fffe 	bl	0 <__dsb>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3dsb17hc9c5139bf88c8890E+0x8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:198
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3asm3nop17he981ec606e1fe2f0E:

00000000 <_ZN8cortex_m3asm3nop17he981ec606e1fe2f0E>:
_ZN8cortex_m3asm3nop17he981ec606e1fe2f0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:65
pub fn nop() {
   0:	b580      	push	{r7, lr}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:76
            __nop()
   2:	f7ff fffe 	bl	0 <__nop>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3nop17he981ec606e1fe2f0E+0x8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:82
}
   8:	bd80      	pop	{r7, pc}

cortex_m-ab3b05bab6d4b539.cortex_m.9xn8ahk1-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.9xn8ahk1-cgu.2
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h30210f20bf1ab6f0E	00000000 .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h30210f20bf1ab6f0E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h30210f20bf1ab6f0E	00000012 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h30210f20bf1ab6f0E



Disassembly of section .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h30210f20bf1ab6f0E:

00000000 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h30210f20bf1ab6f0E>:
_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h30210f20bf1ab6f0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5107
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5108
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5109
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cortex_m-ab3b05bab6d4b539.cortex_m.9xn8ahk1-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.9xn8ahk1-cgu.3
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h9fdc34f72659a4b5E	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h9fdc34f72659a4b5E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h9fdc34f72659a4b5E	00000012 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h9fdc34f72659a4b5E



Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h9fdc34f72659a4b5E:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h9fdc34f72659a4b5E>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h9fdc34f72659a4b5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:40
pub use cortex_m_0_6::peripheral::dwt::Comparator;

impl DWT {
    /// Enables the cycle counter
    pub fn enable_cycle_counter(&mut self) {
        unsafe { self.ctrl.modify(|r| r | 1) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

cortex_m-ab3b05bab6d4b539.cortex_m.9xn8ahk1-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.9xn8ahk1-cgu.4
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
00000187 l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001df l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001eb l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
00000291 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
0000032e l       .debug_str	00000000 
000003b8 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000414 l       .debug_str	00000000 
0000041c l       .debug_str	00000000 
00000420 l       .debug_str	00000000 
00000422 l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000000 l    d  .text._ZN8cortex_m10peripheral3scb7cbp_new17ha6ab4acfc3f00526E	00000000 .text._ZN8cortex_m10peripheral3scb7cbp_new17ha6ab4acfc3f00526E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h952607ab521afae2E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h952607ab521afae2E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc4ddb633d7b0d251E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc4ddb633d7b0d251E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h3985eeb87c72be6bE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h3985eeb87c72be6bE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E	00000000 .text._ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E	00000064 .hidden _ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h3985eeb87c72be6bE	0000001a .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h3985eeb87c72be6bE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h952607ab521afae2E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h952607ab521afae2E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc4ddb633d7b0d251E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc4ddb633d7b0d251E
00000000 g     F .text._ZN8cortex_m10peripheral3scb7cbp_new17ha6ab4acfc3f00526E	00000008 _ZN8cortex_m10peripheral3scb7cbp_new17ha6ab4acfc3f00526E



Disassembly of section .text._ZN8cortex_m10peripheral3scb7cbp_new17ha6ab4acfc3f00526E:

00000000 <_ZN8cortex_m10peripheral3scb7cbp_new17ha6ab4acfc3f00526E>:
_ZN8cortex_m10peripheral3scb7cbp_new17ha6ab4acfc3f00526E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:193

#[cfg(not(armv6m))]
use self::scb_consts::*;

#[cfg(not(armv6m))]
unsafe fn cbp_new() -> CBP {
   0:	b081      	sub	sp, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:194
    core::mem::transmute(())
   2:	e7ff      	b.n	4 <_ZN8cortex_m10peripheral3scb7cbp_new17ha6ab4acfc3f00526E+0x4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:195
}
   4:	b001      	add	sp, #4
   6:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h952607ab521afae2E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h952607ab521afae2E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h952607ab521afae2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:479

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc4ddb633d7b0d251E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc4ddb633d7b0d251E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hc4ddb633d7b0d251E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:486
    }

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h3985eeb87c72be6bE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h3985eeb87c72be6bE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h3985eeb87c72be6bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:501
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
        ::asm::dsb();
        unsafe {
            self.aircr.modify(
                |r| {
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:503
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
   6:	9802      	ldr	r0, [sp, #8]
   8:	f400 60a0 	and.w	r0, r0, #1280	; 0x500
   c:	2204      	movs	r2, #4
   e:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:502
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
  12:	4310      	orrs	r0, r2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:505
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
  14:	9100      	str	r1, [sp, #0]
  16:	b003      	add	sp, #12
  18:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E:

00000000 <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E>:
_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:565
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSTCLR);
        }
    }
}

fn system_handler_index(sh: &SystemHandler) -> u8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:568
    match *sh {
        #[cfg(not(armv6m))]
        SystemHandler::MemoryManagement => 4,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2806      	cmp	r0, #6
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d806      	bhi.n	22 <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E+0x22>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0905      	.short	0x0905
  1c:	1915110d 	.word	0x1915110d
  20:	001d      	.short	0x001d
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:581
        #[cfg(not(armv6m))]
        SystemHandler::DebugMonitor => 12,
        SystemHandler::PendSV => 14,
        SystemHandler::SysTick => 15,
    }
}
  22:	defe      	udf	#254	; 0xfe
  24:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:568
        SystemHandler::MemoryManagement => 4,
  26:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  2a:	e017      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E+0x5c>
  2c:	2005      	movs	r0, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:570
        SystemHandler::BusFault => 5,
  2e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  32:	e013      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E+0x5c>
  34:	2006      	movs	r0, #6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:572
        SystemHandler::UsageFault => 6,
  36:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  3a:	e00f      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E+0x5c>
  3c:	200b      	movs	r0, #11
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:575
        SystemHandler::SVCall => 11,
  3e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  42:	e00b      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E+0x5c>
  44:	200c      	movs	r0, #12
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:577
        SystemHandler::DebugMonitor => 12,
  46:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  4a:	e007      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E+0x5c>
  4c:	200e      	movs	r0, #14
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:578
        SystemHandler::PendSV => 14,
  4e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  52:	e003      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E+0x5c>
  54:	200f      	movs	r0, #15
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:579
        SystemHandler::SysTick => 15,
  56:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  5a:	e7ff      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h3a02994d8f4b6f37E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:581
}
  5c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  60:	b004      	add	sp, #16
  62:	4770      	bx	lr

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.0
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
00000193 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c4 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000212 l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023c l       .debug_str	00000000 
0000027a l       .debug_str	00000000 
00000285 l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002df l       .debug_str	00000000 
000002e8 l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
0000030a l       .debug_str	00000000 
00000311 l       .debug_str	00000000 
00000314 l       .debug_str	00000000 
0000031e l       .debug_str	00000000 
00000335 l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
00000343 l       .debug_str	00000000 
00000380 l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
000003a6 l       .debug_str	00000000 
000003df l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
000003f0 l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
00000431 l       .debug_str	00000000 
00000445 l       .debug_str	00000000 
00000447 l       .debug_str	00000000 
0000044b l       .debug_str	00000000 
0000048a l       .debug_str	00000000 
000004c9 l       .debug_str	00000000 
000004cd l       .debug_str	00000000 
0000050a l       .debug_str	00000000 
0000050e l       .debug_str	00000000 
0000054d l       .debug_str	00000000 
0000058c l       .debug_str	00000000 
000005cb l       .debug_str	00000000 
0000060a l       .debug_str	00000000 
00000649 l       .debug_str	00000000 
00000658 l       .debug_str	00000000 
00000669 l       .debug_str	00000000 
00000670 l       .debug_str	00000000 
000006ad l       .debug_str	00000000 
000006b6 l       .debug_str	00000000 
000006d1 l       .debug_str	00000000 
0000070a l       .debug_str	00000000 
00000712 l       .debug_str	00000000 
0000072b l       .debug_str	00000000 
00000769 l       .debug_str	00000000 
00000773 l       .debug_str	00000000 
000007ac l       .debug_str	00000000 
000007b4 l       .debug_str	00000000 
000007b9 l       .debug_str	00000000 
000007f8 l       .debug_str	00000000 
00000837 l       .debug_str	00000000 
00000876 l       .debug_str	00000000 
000008b5 l       .debug_str	00000000 
000008f4 l       .debug_str	00000000 
00000933 l       .debug_str	00000000 
00000937 l       .debug_str	00000000 
0000093b l       .debug_str	00000000 
0000093f l       .debug_str	00000000 
00000943 l       .debug_str	00000000 
00000947 l       .debug_str	00000000 
0000094c l       .debug_str	00000000 
00000951 l       .debug_str	00000000 
0000095d l       .debug_str	00000000 
00000966 l       .debug_str	00000000 
000009d6 l       .debug_str	00000000 
000009e3 l       .debug_str	00000000 
00000a5a l       .debug_str	00000000 
00000a6e l       .debug_str	00000000 
00000a72 l       .debug_str	00000000 
00000a76 l       .debug_str	00000000 
00000a7a l       .debug_str	00000000 
00000a85 l       .debug_str	00000000 
00000af1 l       .debug_str	00000000 
00000afe l       .debug_str	00000000 
00000b6b l       .debug_str	00000000 
00000b79 l       .debug_str	00000000 
00000bed l       .debug_str	00000000 
00000c02 l       .debug_str	00000000 
00000c76 l       .debug_str	00000000 
00000c8b l       .debug_str	00000000 
00000cfa l       .debug_str	00000000 
00000d0a l       .debug_str	00000000 
00000d75 l       .debug_str	00000000 
00000d81 l       .debug_str	00000000 
00000d8c l       .debug_str	00000000 
00000d96 l       .debug_str	00000000 
00000d9b l       .debug_str	00000000 
00000da6 l       .debug_str	00000000 
00000e13 l       .debug_str	00000000 
00000e21 l       .debug_str	00000000 
00000e90 l       .debug_str	00000000 
00000ea0 l       .debug_str	00000000 
00000f0f l       .debug_str	00000000 
00000f1f l       .debug_str	00000000 
00000f90 l       .debug_str	00000000 
00000fa2 l       .debug_str	00000000 
0000100e l       .debug_str	00000000 
0000101b l       .debug_str	00000000 
0000101d l       .debug_str	00000000 
00001087 l       .debug_str	00000000 
00001092 l       .debug_str	00000000 
00001103 l       .debug_str	00000000 
00001115 l       .debug_str	00000000 
00001181 l       .debug_str	00000000 
0000118e l       .debug_str	00000000 
000011fa l       .debug_str	00000000 
00001207 l       .debug_str	00000000 
00001273 l       .debug_str	00000000 
00001280 l       .debug_str	00000000 
000012ef l       .debug_str	00000000 
000012fd l       .debug_str	00000000 
0000136e l       .debug_str	00000000 
0000137e l       .debug_str	00000000 
000013f1 l       .debug_str	00000000 
00001403 l       .debug_str	00000000 
00001473 l       .debug_str	00000000 
00001482 l       .debug_str	00000000 
000014f4 l       .debug_str	00000000 
00001505 l       .debug_str	00000000 
00001577 l       .debug_str	00000000 
00001588 l       .debug_str	00000000 
000015f5 l       .debug_str	00000000 
00001601 l       .debug_str	00000000 
0000166d l       .debug_str	00000000 
00001678 l       .debug_str	00000000 
000016ec l       .debug_str	00000000 
000016ff l       .debug_str	00000000 
00001774 l       .debug_str	00000000 
00001788 l       .debug_str	00000000 
000017f5 l       .debug_str	00000000 
00001801 l       .debug_str	00000000 
00001875 l       .debug_str	00000000 
00001888 l       .debug_str	00000000 
000018fe l       .debug_str	00000000 
00001913 l       .debug_str	00000000 
0000197f l       .debug_str	00000000 
0000198a l       .debug_str	00000000 
000019fc l       .debug_str	00000000 
00001a0d l       .debug_str	00000000 
00001a79 l       .debug_str	00000000 
00001a84 l       .debug_str	00000000 
00001ac4 l       .debug_str	00000000 
00001aca l       .debug_str	00000000 
00001aff l       .debug_str	00000000 
00001b03 l       .debug_str	00000000 
00001b38 l       .debug_str	00000000 
00001b3c l       .debug_str	00000000 
00001b40 l       .debug_str	00000000 
00001b48 l       .debug_str	00000000 
00001b50 l       .debug_str	00000000 
00001b5a l       .debug_str	00000000 
00001b62 l       .debug_str	00000000 
00001b6a l       .debug_str	00000000 
00001b70 l       .debug_str	00000000 
00001b78 l       .debug_str	00000000 
00001b80 l       .debug_str	00000000 
00001b86 l       .debug_str	00000000 
00001b8f l       .debug_str	00000000 
00001b96 l       .debug_str	00000000 
00001b9d l       .debug_str	00000000 
00001bab l       .debug_str	00000000 
00001bdb l       .debug_str	00000000 
00001c40 l       .debug_str	00000000 
00001c46 l       .debug_str	00000000 
00001c70 l       .debug_str	00000000 
00001ca7 l       .debug_str	00000000 
00001cac l       .debug_str	00000000 
00001cb7 l       .debug_str	00000000 
00001ccb l       .debug_str	00000000 
00001ccf l       .debug_str	00000000 
00001cd3 l       .debug_str	00000000 
00001cd7 l       .debug_str	00000000 
00001cdc l       .debug_str	00000000 
00001ce1 l       .debug_str	00000000 
00001cec l       .debug_str	00000000 
00001cf2 l       .debug_str	00000000 
00001cf6 l       .debug_str	00000000 
00001cfd l       .debug_str	00000000 
00001d04 l       .debug_str	00000000 
00001d36 l       .debug_str	00000000 
00001d9d l       .debug_str	00000000 
00001dc9 l       .debug_str	00000000 
00001dfe l       .debug_str	00000000 
00001e02 l       .debug_str	00000000 
00001e08 l       .debug_str	00000000 
00001e0e l       .debug_str	00000000 
00001e14 l       .debug_str	00000000 
00001e1a l       .debug_str	00000000 
00001e4a l       .debug_str	00000000 
00001eaf l       .debug_str	00000000 
00001ed9 l       .debug_str	00000000 
00001f0e l       .debug_str	00000000 
00001f12 l       .debug_str	00000000 
00001f17 l       .debug_str	00000000 
00001f1e l       .debug_str	00000000 
00001f25 l       .debug_str	00000000 
00001f2c l       .debug_str	00000000 
00001f35 l       .debug_str	00000000 
00001f3c l       .debug_str	00000000 
00001f44 l       .debug_str	00000000 
00001f49 l       .debug_str	00000000 
00001f4b l       .debug_str	00000000 
00001f50 l       .debug_str	00000000 
00001f55 l       .debug_str	00000000 
00001f5e l       .debug_str	00000000 
00001f67 l       .debug_str	00000000 
00001f72 l       .debug_str	00000000 
00001f76 l       .debug_str	00000000 
00001f7a l       .debug_str	00000000 
00001faa l       .debug_str	00000000 
0000200f l       .debug_str	00000000 
00002039 l       .debug_str	00000000 
0000206e l       .debug_str	00000000 
00002072 l       .debug_str	00000000 
00002078 l       .debug_str	00000000 
000020a8 l       .debug_str	00000000 
0000210d l       .debug_str	00000000 
00002137 l       .debug_str	00000000 
0000216c l       .debug_str	00000000 
00002170 l       .debug_str	00000000 
00002175 l       .debug_str	00000000 
0000217a l       .debug_str	00000000 
0000217e l       .debug_str	00000000 
00002188 l       .debug_str	00000000 
0000218c l       .debug_str	00000000 
00002196 l       .debug_str	00000000 
0000219a l       .debug_str	00000000 
000021a4 l       .debug_str	00000000 
000021d2 l       .debug_str	00000000 
00002237 l       .debug_str	00000000 
00002261 l       .debug_str	00000000 
000022cd l       .debug_str	00000000 
000022d7 l       .debug_str	00000000 
00002305 l       .debug_str	00000000 
0000233a l       .debug_str	00000000 
0000233e l       .debug_str	00000000 
00002344 l       .debug_str	00000000 
00002348 l       .debug_str	00000000 
0000234d l       .debug_str	00000000 
00002352 l       .debug_str	00000000 
0000235a l       .debug_str	00000000 
00002362 l       .debug_str	00000000 
0000236a l       .debug_str	00000000 
00002372 l       .debug_str	00000000 
0000237a l       .debug_str	00000000 
00002382 l       .debug_str	00000000 
000023b2 l       .debug_str	00000000 
00002417 l       .debug_str	00000000 
00002441 l       .debug_str	00000000 
00002477 l       .debug_str	00000000 
0000247c l       .debug_str	00000000 
00002481 l       .debug_str	00000000 
00002486 l       .debug_str	00000000 
00002491 l       .debug_str	00000000 
00002496 l       .debug_str	00000000 
000024a1 l       .debug_str	00000000 
000024a6 l       .debug_str	00000000 
000024b1 l       .debug_str	00000000 
000024b6 l       .debug_str	00000000 
000024c1 l       .debug_str	00000000 
000024c5 l       .debug_str	00000000 
000024ca l       .debug_str	00000000 
000024fb l       .debug_str	00000000 
00002561 l       .debug_str	00000000 
0000258c l       .debug_str	00000000 
000025c1 l       .debug_str	00000000 
000025c6 l       .debug_str	00000000 
000025cb l       .debug_str	00000000 
000025d1 l       .debug_str	00000000 
000025d5 l       .debug_str	00000000 
000025d9 l       .debug_str	00000000 
000025de l       .debug_str	00000000 
000025e4 l       .debug_str	00000000 
000025e9 l       .debug_str	00000000 
000025ee l       .debug_str	00000000 
000025f3 l       .debug_str	00000000 
000025f9 l       .debug_str	00000000 
000025fe l       .debug_str	00000000 
00002603 l       .debug_str	00000000 
0000260e l       .debug_str	00000000 
00002614 l       .debug_str	00000000 
00002644 l       .debug_str	00000000 
000026a9 l       .debug_str	00000000 
000026d3 l       .debug_str	00000000 
00002709 l       .debug_str	00000000 
0000270d l       .debug_str	00000000 
00002711 l       .debug_str	00000000 
00002715 l       .debug_str	00000000 
0000271b l       .debug_str	00000000 
0000274c l       .debug_str	00000000 
000027b2 l       .debug_str	00000000 
000027dd l       .debug_str	00000000 
00002813 l       .debug_str	00000000 
00002818 l       .debug_str	00000000 
0000281e l       .debug_str	00000000 
00002824 l       .debug_str	00000000 
00002829 l       .debug_str	00000000 
0000282e l       .debug_str	00000000 
00002833 l       .debug_str	00000000 
0000283d l       .debug_str	00000000 
0000286e l       .debug_str	00000000 
000028d4 l       .debug_str	00000000 
000028ff l       .debug_str	00000000 
00002920 l       .debug_str	00000000 
00002926 l       .debug_str	00000000 
0000292a l       .debug_str	00000000 
00002949 l       .debug_str	00000000 
00002968 l       .debug_str	00000000 
00002987 l       .debug_str	00000000 
00002996 l       .debug_str	00000000 
0000299c l       .debug_str	00000000 
000029a1 l       .debug_str	00000000 
000029c1 l       .debug_str	00000000 
000029d0 l       .debug_str	00000000 
000029db l       .debug_str	00000000 
000029f6 l       .debug_str	00000000 
00002a13 l       .debug_str	00000000 
00002a2e l       .debug_str	00000000 
00002a49 l       .debug_str	00000000 
00002a64 l       .debug_str	00000000 
00002a7f l       .debug_str	00000000 
00002a9e l       .debug_str	00000000 
00002ab9 l       .debug_str	00000000 
00002ad5 l       .debug_str	00000000 
00002af0 l       .debug_str	00000000 
00002b0c l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.0	00000018 .Lanon.aa120d64786390ec089d28fd00fa00ad.0
00000000 l     O .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.1	00000018 .Lanon.aa120d64786390ec089d28fd00fa00ad.1
00000000 l     O .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.2	00000018 .Lanon.aa120d64786390ec089d28fd00fa00ad.2
00000000 l     O .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.3	00000018 .Lanon.aa120d64786390ec089d28fd00fa00ad.3
00000000 l     O .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.4	00000010 .Lanon.aa120d64786390ec089d28fd00fa00ad.4
00000000 l     O .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.5	00000018 .Lanon.aa120d64786390ec089d28fd00fa00ad.5
00000000 l     O .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.6	00000010 .Lanon.aa120d64786390ec089d28fd00fa00ad.6
00000000 l     O .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.9	00000018 .Lanon.aa120d64786390ec089d28fd00fa00ad.9
00000000 l     O .rodata.str.0	00000061 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	0000005f str.2
00000000 l     O .rodata.str.3	00000021 str.3
00000000 l    d  .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E	00000000 .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E
00000000 l    d  .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E	00000000 .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h217b6f6dd0507162E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h217b6f6dd0507162E
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE
00000000 l    d  .text._ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E	00000000 .text._ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E
00000000 l    d  .text._ZN8cortex_m10peripheral3CBP3new17h258233d3706482a0E	00000000 .text._ZN8cortex_m10peripheral3CBP3new17h258233d3706482a0E
00000000 l    d  .text._ZN8cortex_m10peripheral3CBP3ptr17h8a476bcb83b6153bE	00000000 .text._ZN8cortex_m10peripheral3CBP3ptr17h8a476bcb83b6153bE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hcd2423ab25cb96e6E	00000000 .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hcd2423ab25cb96e6E
00000000 l    d  .text._ZN8cortex_m10peripheral5CPUID3ptr17h04715a1ce82c78c2E	00000000 .text._ZN8cortex_m10peripheral5CPUID3ptr17h04715a1ce82c78c2E
00000000 l    d  .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb5bdb8ec7fa7f21cE	00000000 .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb5bdb8ec7fa7f21cE
00000000 l    d  .text._ZN8cortex_m10peripheral3DCB3ptr17h74e6fb1dbeed1dbcE	00000000 .text._ZN8cortex_m10peripheral3DCB3ptr17h74e6fb1dbeed1dbcE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h4f2187c866feafe7E	00000000 .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h4f2187c866feafe7E
00000000 l    d  .text._ZN8cortex_m10peripheral3DWT3ptr17h0dc3898c946306f6E	00000000 .text._ZN8cortex_m10peripheral3DWT3ptr17h0dc3898c946306f6E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h263903c46c3e307bE	00000000 .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h263903c46c3e307bE
00000000 l    d  .text._ZN8cortex_m10peripheral3FPB3ptr17h31225de633a4637fE	00000000 .text._ZN8cortex_m10peripheral3FPB3ptr17h31225de633a4637fE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h273557e39373ec6bE	00000000 .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h273557e39373ec6bE
00000000 l    d  .text._ZN8cortex_m10peripheral3ITM3ptr17hdc37a0cc3e368790E	00000000 .text._ZN8cortex_m10peripheral3ITM3ptr17hdc37a0cc3e368790E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17heb3d6298562b5ec9E	00000000 .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17heb3d6298562b5ec9E
00000000 l    d  .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hcd1252f753102f22E	00000000 .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hcd1252f753102f22E
00000000 l    d  .text._ZN8cortex_m10peripheral3MPU3ptr17h03fc7c45f7afe694E	00000000 .text._ZN8cortex_m10peripheral3MPU3ptr17h03fc7c45f7afe694E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4cb1f5532ba8306E	00000000 .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4cb1f5532ba8306E
00000000 l    d  .text._ZN8cortex_m10peripheral4NVIC3ptr17h2d699dc8fa5ee19fE	00000000 .text._ZN8cortex_m10peripheral4NVIC3ptr17h2d699dc8fa5ee19fE
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb8cb656b9b93c5b7E	00000000 .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb8cb656b9b93c5b7E
00000000 l    d  .text._ZN8cortex_m10peripheral3SCB3ptr17hec2c395a4ccd5f2eE	00000000 .text._ZN8cortex_m10peripheral3SCB3ptr17hec2c395a4ccd5f2eE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h76ee4543dc6378e4E	00000000 .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h76ee4543dc6378e4E
00000000 l    d  .text._ZN8cortex_m10peripheral4SYST3ptr17h5acbb88687a77418E	00000000 .text._ZN8cortex_m10peripheral4SYST3ptr17h5acbb88687a77418E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h873ad4f84bf2466fE	00000000 .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h873ad4f84bf2466fE
00000000 l    d  .text._ZN8cortex_m10peripheral4TPIU3ptr17h056f31fc3cdb264cE	00000000 .text._ZN8cortex_m10peripheral4TPIU3ptr17h056f31fc3cdb264cE
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfea13a677b07d52dE	00000000 .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfea13a677b07d52dE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata.str.3	00000000 .rodata.str.3
00000000 l    d  .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.7	00000000 .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.7
00000000 l    d  .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.8	00000000 .rodata..Lanon.aa120d64786390ec089d28fd00fa00ad.8
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     O .bss.CORE_PERIPHERALS	00000001 CORE_PERIPHERALS
00000000         *UND*	00000000 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hb4402e3b076fb351E
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17ha609d44067d8cf98E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17haf68558e9a738ba2E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17hc58e0b97fb78427bE
00000000         *UND*	00000000 _ZN4core3ptr4read17h9d83256ce1fdac24E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hcd2423ab25cb96e6E	00000018 _ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hcd2423ab25cb96e6E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h4f2187c866feafe7E	00000018 _ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h4f2187c866feafe7E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h263903c46c3e307bE	00000018 _ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h263903c46c3e307bE
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h273557e39373ec6bE	00000018 _ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h273557e39373ec6bE
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17heb3d6298562b5ec9E	00000018 _ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17heb3d6298562b5ec9E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4cb1f5532ba8306E	00000018 _ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4cb1f5532ba8306E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h76ee4543dc6378e4E	00000018 _ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h76ee4543dc6378e4E
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb8cb656b9b93c5b7E	00000018 _ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb8cb656b9b93c5b7E
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h873ad4f84bf2466fE	00000018 _ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h873ad4f84bf2466fE
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfea13a677b07d52dE	00000018 _ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfea13a677b07d52dE
00000000 g     F .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb5bdb8ec7fa7f21cE	00000018 _ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb5bdb8ec7fa7f21cE
00000000 g     F .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hcd1252f753102f22E	00000018 _ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hcd1252f753102f22E
00000000 g     F .text._ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E	0000003c _ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E
00000000 g     F .text._ZN8cortex_m10peripheral3CBP3new17h258233d3706482a0E	00000006 _ZN8cortex_m10peripheral3CBP3new17h258233d3706482a0E
00000000 g     F .text._ZN8cortex_m10peripheral3CBP3ptr17h8a476bcb83b6153bE	0000000a _ZN8cortex_m10peripheral3CBP3ptr17h8a476bcb83b6153bE
00000000 g     F .text._ZN8cortex_m10peripheral3DCB3ptr17h74e6fb1dbeed1dbcE	0000000a _ZN8cortex_m10peripheral3DCB3ptr17h74e6fb1dbeed1dbcE
00000000 g     F .text._ZN8cortex_m10peripheral3DWT3ptr17h0dc3898c946306f6E	0000000a _ZN8cortex_m10peripheral3DWT3ptr17h0dc3898c946306f6E
00000000 g     F .text._ZN8cortex_m10peripheral3FPB3ptr17h31225de633a4637fE	0000000a _ZN8cortex_m10peripheral3FPB3ptr17h31225de633a4637fE
00000000 g     F .text._ZN8cortex_m10peripheral3ITM3ptr17hdc37a0cc3e368790E	00000006 _ZN8cortex_m10peripheral3ITM3ptr17hdc37a0cc3e368790E
00000000 g     F .text._ZN8cortex_m10peripheral3MPU3ptr17h03fc7c45f7afe694E	0000000a _ZN8cortex_m10peripheral3MPU3ptr17h03fc7c45f7afe694E
00000000 g     F .text._ZN8cortex_m10peripheral3SCB3ptr17hec2c395a4ccd5f2eE	0000000a _ZN8cortex_m10peripheral3SCB3ptr17hec2c395a4ccd5f2eE
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E	0000004c _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h19eeda1e46548b83E
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE	0000004c _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h1901ec9ded8c463cE
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h217b6f6dd0507162E	00000024 _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h217b6f6dd0507162E
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE	0000002a _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE	00000048 _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h4276e765d6b32211E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE	00000148 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E	00000088 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E	000000ac _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E	00000058 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17hd2c53c35a673b4e9E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17he5b9fe350cf2dd44E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hd09cba0a432bec72E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h606e1cd53af97be5E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h881d074d8ef94bc6E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE	0000002c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE
00000000 g     F .text._ZN8cortex_m10peripheral4NVIC3ptr17h2d699dc8fa5ee19fE	0000000a _ZN8cortex_m10peripheral4NVIC3ptr17h2d699dc8fa5ee19fE
00000000 g     F .text._ZN8cortex_m10peripheral4SYST3ptr17h5acbb88687a77418E	0000000a _ZN8cortex_m10peripheral4SYST3ptr17h5acbb88687a77418E
00000000 g     F .text._ZN8cortex_m10peripheral4TPIU3ptr17h056f31fc3cdb264cE	00000008 _ZN8cortex_m10peripheral4TPIU3ptr17h056f31fc3cdb264cE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E	0000002a _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE	00000036 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE	0000003e _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E	0000002c _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E	00000034 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E	0000003a _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h31b0106c5ab179dbE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hf8684a0b534daac6E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h50103d5dc8c06448E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE	00000058 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E	000000a6 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h4d35269aab32566eE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h51442695354011c5E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17ha006bae0e114e61cE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E	00000030 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E	00000034 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E	00000030 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E	00000034 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E
00000000 g     F .text._ZN8cortex_m10peripheral5CPUID3ptr17h04715a1ce82c78c2E	0000000a _ZN8cortex_m10peripheral5CPUID3ptr17h04715a1ce82c78c2E
00000000 g     F .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E	00000078 _ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E
00000000 g     F .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E	000000c0 _ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E



Disassembly of section .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E:

00000000 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E>:
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:84
    ///
    /// * `level`: the required cache level minus 1, e.g. 0 for L1, 1 for L2
    /// * `ind`: select instruction cache or data/unified cache
    ///
    /// `level` is masked to be between 0 and 7.
    pub fn select_cache(&mut self, level: u8, ind: CsselrCacheType) {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9008      	str	r0, [sp, #32]
   c:	f88d 1026 	strb.w	r1, [sp, #38]	; 0x26
  10:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:91
        const CSSELR_IND_MASK: u32 = 1 << CSSELR_IND_POS;
        const CSSELR_LEVEL_POS: u32 = 1;
        const CSSELR_LEVEL_MASK: u32 = 0x7 << CSSELR_LEVEL_POS;

        unsafe {
            self.csselr.write(
  14:	9808      	ldr	r0, [sp, #32]
  16:	9307      	str	r3, [sp, #28]
  18:	f8cd c018 	str.w	ip, [sp, #24]
  1c:	f8cd e014 	str.w	lr, [sp, #20]
  20:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E>
  24:	9004      	str	r0, [sp, #16]
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E+0x28>
  28:	9804      	ldr	r0, [sp, #16]
  2a:	f100 0184 	add.w	r1, r0, #132	; 0x84
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:92
                (((level as u32) << CSSELR_LEVEL_POS) & CSSELR_LEVEL_MASK)
  2e:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
  32:	0052      	lsls	r2, r2, #1
  34:	9103      	str	r1, [sp, #12]
  36:	9202      	str	r2, [sp, #8]
  38:	e7ff      	b.n	3a <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	f000 010e 	and.w	r1, r0, #14
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:93
                    | (((ind as u32) << CSSELR_IND_POS) & CSSELR_IND_MASK),
  40:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  44:	9101      	str	r1, [sp, #4]
  46:	9200      	str	r2, [sp, #0]
  48:	e7ff      	b.n	4a <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E+0x4a>
  4a:	9800      	ldr	r0, [sp, #0]
  4c:	f000 0101 	and.w	r1, r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:92
                (((level as u32) << CSSELR_LEVEL_POS) & CSSELR_LEVEL_MASK)
  50:	9a01      	ldr	r2, [sp, #4]
  52:	4311      	orrs	r1, r2
  54:	9b03      	ldr	r3, [sp, #12]
  56:	930a      	str	r3, [sp, #40]	; 0x28
  58:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN17volatile_register11RW$LT$T$GT$5write17hec067103268a3a71E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
    /// Writes a `value` into the register
    ///
    /// NOTE: `unsafe` because writes to a register are side effectful
    #[inline(always)]
    pub unsafe fn write(&self, value: T) {
        self.register.set(value)
  5a:	990a      	ldr	r1, [sp, #40]	; 0x28
  5c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  60:	910c      	str	r1, [sp, #48]	; 0x30
  62:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
    /// Sets the contained value
    #[inline(always)]
    pub fn set(&self, value: T)
        where T: Copy
    {
        unsafe { ptr::write_volatile(self.value.get(), value) }
  66:	980c      	ldr	r0, [sp, #48]	; 0x30
  68:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  6c:	990d      	ldr	r1, [sp, #52]	; 0x34
  6e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:91
            self.csselr.write(
  72:	e7ff      	b.n	74 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17hf5e80fb7bbdf2aa1E+0x74>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:96
            )
        }
    }
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E:

00000000 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E>:
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:99

    /// Returns the number of sets and ways in the selected cache
    pub fn cache_num_sets_ways(&mut self, level: u8, ind: CsselrCacheType) -> (u16, u16) {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900a      	str	r0, [sp, #40]	; 0x28
   c:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  10:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:105
        const CCSIDR_NUMSETS_POS: u32 = 13;
        const CCSIDR_NUMSETS_MASK: u32 = 0x7FFF << CCSIDR_NUMSETS_POS;
        const CCSIDR_ASSOCIATIVITY_POS: u32 = 3;
        const CCSIDR_ASSOCIATIVITY_MASK: u32 = 0x3FF << CCSIDR_ASSOCIATIVITY_POS;

        self.select_cache(level, ind);
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
  1a:	f89d 102e 	ldrb.w	r1, [sp, #46]	; 0x2e
  1e:	9309      	str	r3, [sp, #36]	; 0x24
  20:	f8cd c020 	str.w	ip, [sp, #32]
  24:	f8cd e01c 	str.w	lr, [sp, #28]
  28:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E>
  2c:	e7ff      	b.n	2 <_ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:106
        ::asm::dsb();
  2e:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E>
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E+0x34>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:107
        let ccsidr = self.ccsidr.read();
  34:	980a      	ldr	r0, [sp, #40]	; 0x28
  36:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E>
  3a:	9006      	str	r0, [sp, #24]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E+0x3e>
  3e:	9806      	ldr	r0, [sp, #24]
  40:	f100 0180 	add.w	r1, r0, #128	; 0x80
  44:	910e      	str	r1, [sp, #56]	; 0x38
_ZN17volatile_register11RO$LT$T$GT$4read17h163255730fe95944E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  46:	990e      	ldr	r1, [sp, #56]	; 0x38
  48:	910f      	str	r1, [sp, #60]	; 0x3c
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  50:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:107
  54:	900d      	str	r0, [sp, #52]	; 0x34
  56:	e7ff      	b.n	58 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E+0x58>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:109
        (
            (1 + ((ccsidr & CCSIDR_NUMSETS_MASK) >> CCSIDR_NUMSETS_POS)) as u16,
  58:	980d      	ldr	r0, [sp, #52]	; 0x34
  5a:	f3c0 304e 	ubfx	r0, r0, #13, #15
  5e:	9005      	str	r0, [sp, #20]
  60:	e7ff      	b.n	62 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E+0x62>
  62:	9805      	ldr	r0, [sp, #20]
  64:	1c41      	adds	r1, r0, #1
  66:	460a      	mov	r2, r1
  68:	4281      	cmp	r1, r0
  6a:	9204      	str	r2, [sp, #16]
  6c:	d31a      	bcc.n	a4 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E+0xa4>
  6e:	e7ff      	b.n	70 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E+0x70>
  70:	9804      	ldr	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:110
            (1 + ((ccsidr & CCSIDR_ASSOCIATIVITY_MASK) >> CCSIDR_ASSOCIATIVITY_POS)) as u16,
  72:	990d      	ldr	r1, [sp, #52]	; 0x34
  74:	f3c1 01c9 	ubfx	r1, r1, #3, #10
  78:	9003      	str	r0, [sp, #12]
  7a:	9102      	str	r1, [sp, #8]
  7c:	e7ff      	b.n	7e <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E+0x7e>
  7e:	9802      	ldr	r0, [sp, #8]
  80:	1c41      	adds	r1, r0, #1
  82:	460a      	mov	r2, r1
  84:	4281      	cmp	r1, r0
  86:	9201      	str	r2, [sp, #4]
  88:	d313      	bcc.n	b2 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E+0xb2>
  8a:	e7ff      	b.n	8c <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h2ab357e1479e5a16E+0x8c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:108
        (
  8c:	9803      	ldr	r0, [sp, #12]
  8e:	f8ad 0030 	strh.w	r0, [sp, #48]	; 0x30
  92:	9901      	ldr	r1, [sp, #4]
  94:	f8ad 1032 	strh.w	r1, [sp, #50]	; 0x32
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:112
        )
    }
  98:	f8bd 0030 	ldrh.w	r0, [sp, #48]	; 0x30
  9c:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
  a0:	b010      	add	sp, #64	; 0x40
  a2:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:109
            (1 + ((ccsidr & CCSIDR_NUMSETS_MASK) >> CCSIDR_NUMSETS_POS)) as u16,
  a4:	f240 0000 	movw	r0, #0
  a8:	f2c0 0000 	movt	r0, #0
  ac:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  b0:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:110
            (1 + ((ccsidr & CCSIDR_ASSOCIATIVITY_MASK) >> CCSIDR_ASSOCIATIVITY_POS)) as u16,
  b2:	f240 0000 	movw	r0, #0
  b6:	f2c0 0000 	movt	r0, #0
  ba:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  be:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:28
impl DCB {
    /// Enables TRACE. This is for example required by the
    /// `peripheral::DWT` cycle counter to work properly.
    /// As by STM documentation, this flag is not reset on
    /// soft-reset, only on power reset.
    pub fn enable_trace(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
        // set bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w | DCB_DEMCR_TRCENA);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h34b37960aa825a12E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h34b37960aa825a12E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h19eeda1e46548b83E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h7eee99306e88a147E+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:33
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:36

    /// Disables TRACE. See `DCB::enable_trace()` for more details
    pub fn disable_trace(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39
        // unset bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w & !DCB_DEMCR_TRCENA);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17haef5ced2551092b4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17haef5ced2551092b4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h1901ec9ded8c463cE>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17h67773cab8b74cd2bE+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:41
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h217b6f6dd0507162E:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h217b6f6dd0507162E>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h217b6f6dd0507162E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:50
    /// Note: This function is [reported not to
    /// work](http://web.archive.org/web/20180821191012/https://community.nxp.com/thread/424925#comment-782843)
    /// on Cortex-M0 devices. Per the ARM v6-M Architecture Reference Manual, "Access to the DHCSR
    /// from software running on the processor is IMPLEMENTATION DEFINED". Indeed, from the
    /// [Cortex-M0+ r0p1 Technical Reference Manual](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0484c/BABJHEIG.html), "Note Software cannot access the debug registers."
    pub fn is_debugger_attached() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:53
        unsafe {
            // do an 8-bit read of the 32-bit DHCSR register, and get the LSB
            let value = ptr::read_volatile(Self::ptr() as *const u8);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h217b6f6dd0507162E>
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h217b6f6dd0507162E+0xc>
   c:	9800      	ldr	r0, [sp, #0]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17ha609d44067d8cf98E>
  12:	f88d 0007 	strb.w	r0, [sp, #7]
  16:	e7ff      	b.n	18 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17h217b6f6dd0507162E+0x18>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:56
            value & 0x1 == 1
        }
    }
  18:	f89d 0007 	ldrb.w	r0, [sp, #7]
  1c:	f000 0001 	and.w	r0, r0, #1
  20:	b002      	add	sp, #8
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:68
}

impl DWT {
    /// Enables the cycle counter
    #[cfg(not(armv6m))]
    pub fn enable_cycle_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69
        unsafe { self.ctrl.modify(|r| r | 1) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h8ebd14183609c88cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h8ebd14183609c88cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h4276e765d6b32211E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17hb098749ae5d67cecE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:70
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:74

    /// Returns the current clock cycle count
    #[cfg(not(armv6m))]
    pub fn get_cycle_count() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:76
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cyccnt.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17hedec54c00b4f96afE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  1c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:76
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h4bd7da23cb8e185dE+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:77
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:165
    }
}

impl SCB {
    /// Returns the active exception number
    pub fn vect_active() -> VectActive {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:166
        let icsr = unsafe { ptr::read(&(*SCB::ptr()).icsr as *const _ as *const u32) };
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE>
   8:	9004      	str	r0, [sp, #16]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0xc>
   c:	9804      	ldr	r0, [sp, #16]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17h9d83256ce1fdac24E>
  12:	9006      	str	r0, [sp, #24]
  14:	e7ff      	b.n	16 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x16>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168

        match icsr as u8 {
  16:	9806      	ldr	r0, [sp, #24]
  18:	b2c1      	uxtb	r1, r0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:169
            0 => VectActive::ThreadMode,
  1a:	460a      	mov	r2, r1
  1c:	290f      	cmp	r1, #15
  1e:	9003      	str	r0, [sp, #12]
  20:	9202      	str	r2, [sp, #8]
  22:	f200 8071 	bhi.w	108 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x108>
  26:	9902      	ldr	r1, [sp, #8]
  28:	e8df f001 	tbb	[pc, r1]
  2c:	170c6e08 	.word	0x170c6e08
  30:	6e372c21 	.word	0x6e372c21
  34:	426e6e6e 	.word	0x426e6e6e
  38:	63586e4d 	.word	0x63586e4d
  3c:	2000      	movs	r0, #0
  3e:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  42:	e074      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
  44:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:170
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 001e 	strb.w	r0, [sp, #30]
  4a:	f89d 001e 	ldrb.w	r0, [sp, #30]
  4e:	f88d 0015 	strb.w	r0, [sp, #21]
  52:	2001      	movs	r0, #1
  54:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  58:	e069      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
  5a:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:171
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 001f 	strb.w	r0, [sp, #31]
  60:	f89d 101f 	ldrb.w	r1, [sp, #31]
  64:	f88d 1015 	strb.w	r1, [sp, #21]
  68:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  6c:	e05f      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
  6e:	2002      	movs	r0, #2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:173
            #[cfg(not(armv6m))]
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0020 	strb.w	r0, [sp, #32]
  74:	f89d 0020 	ldrb.w	r0, [sp, #32]
  78:	f88d 0015 	strb.w	r0, [sp, #21]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  82:	e054      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
  84:	2003      	movs	r0, #3
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:175
            #[cfg(not(armv6m))]
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  8a:	f89d 0021 	ldrb.w	r0, [sp, #33]	; 0x21
  8e:	f88d 0015 	strb.w	r0, [sp, #21]
  92:	2001      	movs	r0, #1
  94:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  98:	e049      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
  9a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:177
            #[cfg(not(armv6m))]
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
  a0:	f89d 0022 	ldrb.w	r0, [sp, #34]	; 0x22
  a4:	f88d 0015 	strb.w	r0, [sp, #21]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  ae:	e03e      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
  b0:	2005      	movs	r0, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:180
            #[cfg(any(armv8m, target_arch = "x86_64"))]
            7 => VectActive::Exception(Exception::SecureFault),
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  b6:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  ba:	f88d 0015 	strb.w	r0, [sp, #21]
  be:	2001      	movs	r0, #1
  c0:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  c4:	e033      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
  c6:	2006      	movs	r0, #6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:182
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cc:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  d0:	f88d 0015 	strb.w	r0, [sp, #21]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  da:	e028      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
  dc:	2007      	movs	r0, #7
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:183
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
  e2:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
  e6:	f88d 0015 	strb.w	r0, [sp, #21]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  f0:	e01d      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
  f2:	2008      	movs	r0, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:184
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  f8:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  fc:	f88d 0015 	strb.w	r0, [sp, #21]
 100:	2001      	movs	r0, #1
 102:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
 106:	e012      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:185
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 108:	9803      	ldr	r0, [sp, #12]
 10a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
 10e:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 112:	3910      	subs	r1, #16
 114:	b2ca      	uxtb	r2, r1
 116:	460b      	mov	r3, r1
 118:	428a      	cmp	r2, r1
 11a:	9301      	str	r3, [sp, #4]
 11c:	d10d      	bne.n	13a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x13a>
 11e:	e7ff      	b.n	120 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x120>
 120:	9801      	ldr	r0, [sp, #4]
 122:	f88d 0015 	strb.w	r0, [sp, #21]
 126:	2102      	movs	r1, #2
 128:	f88d 1014 	strb.w	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
 12c:	e7ff      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h8da6881bba762ebaE+0x12e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:187
        }
    }
 12e:	f89d 0014 	ldrb.w	r0, [sp, #20]
 132:	f89d 1015 	ldrb.w	r1, [sp, #21]
 136:	b00a      	add	sp, #40	; 0x28
 138:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:185
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 13a:	f240 0000 	movw	r0, #0
 13e:	f2c0 0000 	movt	r0, #0
 142:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 146:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:585

const SCB_SCR_SLEEPDEEP: u32 = 0x1 << 2;

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h080bfd079afa29d3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h080bfd079afa29d3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17he5b9fe350cf2dd44E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h50dd615d07b8953fE+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:589
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:592

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hc35111489037449aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hc35111489037449aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hd09cba0a432bec72E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h4b32f521310fd504E+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:596
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:603

const SCB_SCR_SLEEPONEXIT: u32 = 0x1 << 1;

impl SCB {
    /// Set the SLEEPONEXIT bit in the SCR register
    pub fn set_sleeponexit(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPONEXIT);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h8e62d55db499a1ecE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h8e62d55db499a1ecE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h606e1cd53af97be5E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h02f2af6009aaad5eE+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:607
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:610

    /// Clear the SLEEPONEXIT bit in the SCR register
    pub fn clear_sleeponexit(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPONEXIT);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h1498e89bb6cd5742E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h1498e89bb6cd5742E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h881d074d8ef94bc6E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0a89ebe7be76a18dE+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:614
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:623
const SCB_AIRCR_PRIGROUP_MASK: u32 = 0x5 << 8;
const SCB_AIRCR_SYSRESETREQ: u32 = 1 << 2;

impl SCB {
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
   0:	b08c      	sub	sp, #48	; 0x30
   2:	4601      	mov	r1, r0
   4:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:624
        ::asm::dsb();
   6:	9103      	str	r1, [sp, #12]
   8:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E>
   c:	e7ff      	b.n	e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E+0xe>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:626
        unsafe {
            self.aircr.modify(
   e:	9804      	ldr	r0, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	f100 0108 	add.w	r1, r0, #8
  1e:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h1ef12c337e5d1990E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  20:	9906      	ldr	r1, [sp, #24]
  22:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  24:	9809      	ldr	r0, [sp, #36]	; 0x24
  26:	9101      	str	r1, [sp, #4]
  28:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  2c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h1ef12c337e5d1990E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  30:	9008      	str	r0, [sp, #32]
  32:	9808      	ldr	r0, [sp, #32]
  34:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17hd2c53c35a673b4e9E>
  38:	9901      	ldr	r1, [sp, #4]
  3a:	910a      	str	r1, [sp, #40]	; 0x28
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  46:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:626
  4a:	e7ff      	b.n	2 <_ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:634
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
            )
        };
        ::asm::dsb();
  4c:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E>
  50:	e7ff      	b.n	2 <_ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:637
        loop {
            // wait for the reset
            ::asm::nop(); // avoid rust-lang/rust#28728
  52:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E>
  56:	e7fc      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h6bd972efd5b857e2E+0x52>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:650
const SCB_ICSR_PENDSTSET: u32 = 1 << 26;
const SCB_ICSR_PENDSTCLR: u32 = 1 << 25;

impl SCB {
    /// Set the PENDSVSET bit in the ICSR register which will pend the PendSV interrupt
    pub fn set_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:652
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVSET);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17hec067103268a3a71E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:652
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17hd6ef838c41707757E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:654
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:657

    /// Check if PENDSVSET bit in the ICSR register is set meaning PendSV interrupt is pending
    pub fn is_pendsv_pending() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:658
        unsafe { (*Self::ptr()).icsr.read() & SCB_ICSR_PENDSVSET == SCB_ICSR_PENDSVSET }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17hedec54c00b4f96afE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  10:	9902      	ldr	r1, [sp, #8]
  12:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  14:	9803      	ldr	r0, [sp, #12]
  16:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  1a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:658
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h6b6435266e51ba3aE+0x22>
  22:	9800      	ldr	r0, [sp, #0]
  24:	f3c0 7000 	ubfx	r0, r0, #28, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:659
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:662

    /// Set the PENDSVCLR bit in the ICSR register which will clear a pending PendSV interrupt
    pub fn clear_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:664
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVCLR);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17hec067103268a3a71E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:664
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h1edc48309cacdcafE+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:666
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:752
impl SCB {
    /// Returns the hardware priority of `system_handler`
    ///
    /// *NOTE*: Hardware priority does not exactly match logical priority levels. See
    /// [`NVIC.get_priority`](struct.NVIC.html#method.get_priority) for more details.
    pub fn get_priority(system_handler: SystemHandler) -> u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	f88d 0016 	strb.w	r0, [sp, #22]
   a:	f10d 0016 	add.w	r0, sp, #22
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:753
        let index = system_handler.index();
   e:	9104      	str	r1, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E>
  14:	f88d 0017 	strb.w	r0, [sp, #23]
  18:	e7ff      	b.n	2 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758

        #[cfg(not(armv6m))]
        {
            // NOTE(unsafe) atomic read with no side effects
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  1a:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E>
  1e:	9003      	str	r0, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E+0x22>
  22:	f89d 0017 	ldrb.w	r0, [sp, #23]
  26:	3804      	subs	r0, #4
  28:	b2c1      	uxtb	r1, r0
  2a:	4602      	mov	r2, r0
  2c:	4281      	cmp	r1, r0
  2e:	9202      	str	r2, [sp, #8]
  30:	d11a      	bne.n	68 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E+0x68>
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E+0x34>
  34:	9802      	ldr	r0, [sp, #8]
  36:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hb4402e3b076fb351E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	280b      	cmp	r0, #11
  42:	d818      	bhi.n	76 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E+0x76>
  44:	e7ff      	b.n	46 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E+0x46>
  46:	9803      	ldr	r0, [sp, #12]
  48:	9901      	ldr	r1, [sp, #4]
  4a:	1842      	adds	r2, r0, r1
  4c:	3214      	adds	r2, #20
  4e:	9206      	str	r2, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17hcf9f4b9c1fdd497aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  50:	9a06      	ldr	r2, [sp, #24]
  52:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17hadbda8a49e96f2d8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  54:	9807      	ldr	r0, [sp, #28]
  56:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE>
  5a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17ha609d44067d8cf98E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17hfc18a34e91b2a5a2E+0x62>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:768
            // NOTE(unsafe) atomic read with no side effects
            let shpr = unsafe { (*Self::ptr()).shpr[usize::from((index - 8) / 4)].read() };
            let prio = (shpr >> (8 * (index % 4))) & 0x000000ff;
            prio as u8
        }
    }
  62:	9800      	ldr	r0, [sp, #0]
  64:	b008      	add	sp, #32
  66:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  68:	f240 0000 	movw	r0, #0
  6c:	f2c0 0000 	movt	r0, #0
  70:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  74:	defe      	udf	#254	; 0xfe
  76:	f240 0000 	movw	r0, #0
  7a:	f2c0 0000 	movt	r0, #0
  7e:	220c      	movs	r2, #12
  80:	9901      	ldr	r1, [sp, #4]
  82:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  86:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:782
    ///
    /// # Unsafety
    ///
    /// Changing priority levels can break priority-based critical sections (see
    /// [`register::basepri`](../register/basepri/index.html)) and compromise memory safety.
    pub unsafe fn set_priority(&mut self, system_handler: SystemHandler, prio: u8) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9006      	str	r0, [sp, #24]
   c:	f88d 101d 	strb.w	r1, [sp, #29]
  10:	f88d 201e 	strb.w	r2, [sp, #30]
  14:	f10d 001d 	add.w	r0, sp, #29
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:783
        let index = system_handler.index();
  18:	9305      	str	r3, [sp, #20]
  1a:	f8cd c010 	str.w	ip, [sp, #16]
  1e:	f8cd e00c 	str.w	lr, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E>
  26:	f88d 001f 	strb.w	r0, [sp, #31]
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787

        #[cfg(not(armv6m))]
        {
            self.shpr[usize::from(index - 4)].write(prio)
  2c:	9806      	ldr	r0, [sp, #24]
  2e:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E>
  32:	9002      	str	r0, [sp, #8]
  34:	e7ff      	b.n	36 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E+0x36>
  36:	f89d 001f 	ldrb.w	r0, [sp, #31]
  3a:	3804      	subs	r0, #4
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9201      	str	r2, [sp, #4]
  44:	d122      	bne.n	8c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E+0x8c>
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E+0x48>
  48:	9801      	ldr	r0, [sp, #4]
  4a:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hb4402e3b076fb351E>
  4e:	9000      	str	r0, [sp, #0]
  50:	e7ff      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E+0x52>
  52:	9800      	ldr	r0, [sp, #0]
  54:	280b      	cmp	r0, #11
  56:	d820      	bhi.n	9a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E+0x9a>
  58:	e7ff      	b.n	5a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E+0x5a>
  5a:	9802      	ldr	r0, [sp, #8]
  5c:	9900      	ldr	r1, [sp, #0]
  5e:	1842      	adds	r2, r0, r1
  60:	3214      	adds	r2, #20
  62:	f89d 301e 	ldrb.w	r3, [sp, #30]
  66:	9208      	str	r2, [sp, #32]
  68:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
_ZN17volatile_register11RW$LT$T$GT$5write17hf3ac28269d31494eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  6c:	9a08      	ldr	r2, [sp, #32]
  6e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  72:	920a      	str	r2, [sp, #40]	; 0x28
  74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
_ZN5vcell21VolatileCell$LT$T$GT$3set17h8687fd2aafdf9f32E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  78:	980a      	ldr	r0, [sp, #40]	; 0x28
  7a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE>
  7e:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
  82:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17haf68558e9a738ba2E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787
  86:	e7ff      	b.n	88 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h078a61dd95e33490E+0x88>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:800
                let prio = u32::from(prio) << shift;

                (value & !mask) | prio
            });
        }
    }
  88:	b00c      	add	sp, #48	; 0x30
  8a:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787
            self.shpr[usize::from(index - 4)].write(prio)
  8c:	f240 0000 	movw	r0, #0
  90:	f2c0 0000 	movt	r0, #0
  94:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  98:	defe      	udf	#254	; 0xfe
  9a:	f240 0000 	movw	r0, #0
  9e:	f2c0 0000 	movt	r0, #0
  a2:	220c      	movs	r2, #12
  a4:	9900      	ldr	r1, [sp, #0]
  a6:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  aa:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:43

impl SYST {
    /// Clears current value to 0
    ///
    /// After calling `clear_current()`, the next call to `has_wrapped()` will return `false`.
    pub fn clear_current(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:44
        unsafe { self.cvr.write(0) }
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	f100 0108 	add.w	r1, r0, #8
  1a:	9104      	str	r1, [sp, #16]
  1c:	2100      	movs	r1, #0
  1e:	9105      	str	r1, [sp, #20]
_ZN17volatile_register11RW$LT$T$GT$5write17hec067103268a3a71E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
  20:	9904      	ldr	r1, [sp, #16]
  22:	9a05      	ldr	r2, [sp, #20]
  24:	9106      	str	r1, [sp, #24]
  26:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  28:	9806      	ldr	r0, [sp, #24]
  2a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  2e:	9907      	ldr	r1, [sp, #28]
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:44
  34:	e7ff      	b.n	36 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h10eabee6b70c42d3E+0x36>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:45
    }
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:48

    /// Disables counter
    pub fn disable_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
        unsafe { self.csr.modify(|v| v & !SYST_CSR_ENABLE) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h5c36b3f8201312c5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h5c36b3f8201312c5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hf8684a0b534daac6E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17he9a5565d80dd26a5E+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:50
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:53

    /// Disables SysTick interrupt
    pub fn disable_interrupt(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
        unsafe { self.csr.modify(|v| v & !SYST_CSR_TICKINT) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hc40689c7402ceb08E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hc40689c7402ceb08E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17ha006bae0e114e61cE>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h26a6ff3516c902faE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:55
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:69
    /// - Program reload value
    /// - Clear current value
    /// - Program Control and Status register"
    ///
    /// The sequence translates to `self.set_reload(x); self.clear_current(); self.enable_counter()`
    pub fn enable_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
        unsafe { self.csr.modify(|v| v | SYST_CSR_ENABLE) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hcd3e8fe1ec843247E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hcd3e8fe1ec843247E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h31b0106c5ab179dbE>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17h7cf913bec45e6b15E+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:71
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:74

    /// Enables SysTick interrupt
    pub fn enable_interrupt(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
        unsafe { self.csr.modify(|v| v | SYST_CSR_TICKINT) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h8a18eace4870d90fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h8a18eace4870d90fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h50103d5dc8c06448E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17hd2c87b845f609f1eE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:76
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:82

    /// Gets clock source
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn get_clock_source(&mut self) -> SystClkSource {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:84
        // NOTE(unsafe) atomic read with no side effects
        let clk_source_bit = self.csr.read() & SYST_CSR_CLKSOURCE != 0;
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17hedec54c00b4f96afE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9107      	str	r1, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9807      	ldr	r0, [sp, #28]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:84
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE+0x2a>
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	f3c0 0180 	ubfx	r1, r0, #2, #1
  30:	f88d 1017 	strb.w	r1, [sp, #23]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:86
        match clk_source_bit {
            false => SystClkSource::External,
  34:	f89d 1017 	ldrb.w	r1, [sp, #23]
  38:	07c9      	lsls	r1, r1, #31
  3a:	2900      	cmp	r1, #0
  3c:	d104      	bne.n	48 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE+0x48>
  3e:	e7ff      	b.n	40 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE+0x40>
  40:	2001      	movs	r0, #1
  42:	f88d 0016 	strb.w	r0, [sp, #22]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:85
        match clk_source_bit {
  46:	e003      	b.n	50 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE+0x50>
  48:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:87
            true => SystClkSource::Core,
  4a:	f88d 0016 	strb.w	r0, [sp, #22]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:85
        match clk_source_bit {
  4e:	e7ff      	b.n	50 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h9f5d8200419bc9ddE+0x50>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:89
        }
    }
  50:	f89d 0016 	ldrb.w	r0, [sp, #22]
  54:	b008      	add	sp, #32
  56:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:92

    /// Gets current value
    pub fn get_current() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:94
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cvr.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 0108 	add.w	r1, r0, #8
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17hedec54c00b4f96afE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:94
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h58c97c57e98be513E+0x26>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:95
    }
  26:	9800      	ldr	r0, [sp, #0]
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:98

    /// Gets reload value
    pub fn get_reload() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:100
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).rvr.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17hedec54c00b4f96afE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  1c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:100
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17h9b8e0c454c8eeed4E+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:101
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:108
    /// Returns the reload value with which the counter would wrap once per 10
    /// ms
    ///
    /// Returns `0` if the value is not known (e.g. because the clock can
    /// change dynamically).
    pub fn get_ticks_per_10ms() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:110
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_COUNTER_MASK }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17h163255730fe95944E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:110
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h69b7ae62b4b35c79E+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:111
    }
  2c:	b004      	add	sp, #16
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:114

    /// Checks if an external reference clock is available
    pub fn has_reference_clock() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:116
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_CALIB_NOREF == 0 }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17h163255730fe95944E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:116
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h48f55ce110f24301E+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	43c1      	mvns	r1, r0
  2a:	0fc8      	lsrs	r0, r1, #31
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:117
    }
  2c:	b004      	add	sp, #16
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:123

    /// Checks if the counter wrapped (underflowed) since the last check
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and will clear
    /// the bit of the read register.
    pub fn has_wrapped(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:124
        self.csr.read() & SYST_CSR_COUNTFLAG != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17hedec54c00b4f96afE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:124
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17ha1dcfc1ecb7ba985E+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f3c0 4000 	ubfx	r0, r0, #16, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:125
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:131

    /// Checks if counter is enabled
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn is_counter_enabled(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:132
        self.csr.read() & SYST_CSR_ENABLE != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17hedec54c00b4f96afE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:132
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h77f73469d54c6a14E+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f000 0001 	and.w	r0, r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:133
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:139

    /// Checks if SysTick interrupt is enabled
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn is_interrupt_enabled(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:140
        self.csr.read() & SYST_CSR_TICKINT != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17hedec54c00b4f96afE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:140
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17hae769d457943def9E+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f3c0 0040 	ubfx	r0, r0, #1, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:141
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:148
    /// Checks if the calibration value is precise
    ///
    /// Returns `false` if using the reload value returned by
    /// `get_ticks_per_10ms()` may result in a period significantly deviating
    /// from 10 ms.
    pub fn is_precise() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:150
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_CALIB_SKEW == 0 }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17h163255730fe95944E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:150
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h03fdc435597af41eE+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	f000 4180 	and.w	r1, r0, #1073741824	; 0x40000000
  2c:	2201      	movs	r2, #1
  2e:	ea82 7091 	eor.w	r0, r2, r1, lsr #30
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:151
    }
  32:	b004      	add	sp, #16
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:154

    /// Sets clock source
    pub fn set_clock_source(&mut self, clk_source: SystClkSource) {
   0:	b580      	push	{r7, lr}
   2:	b098      	sub	sp, #96	; 0x60
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9007      	str	r0, [sp, #28]
   a:	f88d 1023 	strb.w	r1, [sp, #35]	; 0x23
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
        match clk_source {
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
   e:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  12:	07c1      	lsls	r1, r0, #31
  14:	2900      	cmp	r1, #0
  16:	9206      	str	r2, [sp, #24]
  18:	9305      	str	r3, [sp, #20]
  1a:	9004      	str	r0, [sp, #16]
  1c:	d023      	beq.n	66 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E+0x66>
  1e:	e7ff      	b.n	20 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E+0x20>
  20:	9804      	ldr	r0, [sp, #16]
  22:	2801      	cmp	r0, #1
  24:	d001      	beq.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E+0x2a>
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E+0x28>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:159
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
        }
    }
  28:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
  2a:	9807      	ldr	r0, [sp, #28]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E>
  30:	9003      	str	r0, [sp, #12]
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E+0x34>
  34:	9803      	ldr	r0, [sp, #12]
  36:	900c      	str	r0, [sp, #48]	; 0x30
_ZN17volatile_register11RW$LT$T$GT$6modify17h04bfa87b0a3b591bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  38:	990c      	ldr	r1, [sp, #48]	; 0x30
  3a:	910f      	str	r1, [sp, #60]	; 0x3c
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  3c:	980f      	ldr	r0, [sp, #60]	; 0x3c
  3e:	9102      	str	r1, [sp, #8]
  40:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  44:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h04bfa87b0a3b591bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  48:	900e      	str	r0, [sp, #56]	; 0x38
  4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  4c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h51442695354011c5E>
  50:	9902      	ldr	r1, [sp, #8]
  52:	9110      	str	r1, [sp, #64]	; 0x40
  54:	9011      	str	r0, [sp, #68]	; 0x44
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  56:	9810      	ldr	r0, [sp, #64]	; 0x40
  58:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  5c:	9911      	ldr	r1, [sp, #68]	; 0x44
  5e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
  62:	e7ff      	b.n	64 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E+0x64>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:155
        match clk_source {
  64:	e01d      	b.n	a2 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E+0xa2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
  66:	9807      	ldr	r0, [sp, #28]
  68:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E>
  6c:	9001      	str	r0, [sp, #4]
  6e:	e7ff      	b.n	70 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E+0x70>
  70:	9801      	ldr	r0, [sp, #4]
  72:	9012      	str	r0, [sp, #72]	; 0x48
_ZN17volatile_register11RW$LT$T$GT$6modify17h64fabdc600cf3ad1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  74:	9912      	ldr	r1, [sp, #72]	; 0x48
  76:	9115      	str	r1, [sp, #84]	; 0x54
_ZN5vcell21VolatileCell$LT$T$GT$3get17h5f254c657088f8d9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  78:	9815      	ldr	r0, [sp, #84]	; 0x54
  7a:	9100      	str	r1, [sp, #0]
  7c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  80:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h64fabdc600cf3ad1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  84:	9014      	str	r0, [sp, #80]	; 0x50
  86:	9814      	ldr	r0, [sp, #80]	; 0x50
  88:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h4d35269aab32566eE>
  8c:	9900      	ldr	r1, [sp, #0]
  8e:	9116      	str	r1, [sp, #88]	; 0x58
  90:	9017      	str	r0, [sp, #92]	; 0x5c
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  92:	9816      	ldr	r0, [sp, #88]	; 0x58
  94:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  98:	9917      	ldr	r1, [sp, #92]	; 0x5c
  9a:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
  9e:	e7ff      	b.n	a0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E+0xa0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:155
        match clk_source {
  a0:	e7ff      	b.n	a2 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17hbdbaad7a84970087E+0xa2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:159
    }
  a2:	b018      	add	sp, #96	; 0x60
  a4:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:166
    /// Sets reload value
    ///
    /// Valid values are between `1` and `0x00ffffff`.
    ///
    /// *NOTE* To make the timer wrap every `N` ticks set the reload value to `N - 1`
    pub fn set_reload(&mut self, value: u32) {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:167
        unsafe { self.rvr.write(value) }
   c:	9804      	ldr	r0, [sp, #16]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE+0x1a>
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	1d01      	adds	r1, r0, #4
  1e:	9a05      	ldr	r2, [sp, #20]
  20:	9106      	str	r1, [sp, #24]
  22:	9207      	str	r2, [sp, #28]
_ZN17volatile_register11RW$LT$T$GT$5write17hec067103268a3a71E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  24:	9906      	ldr	r1, [sp, #24]
  26:	9a07      	ldr	r2, [sp, #28]
  28:	9108      	str	r1, [sp, #32]
  2a:	9209      	str	r2, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3set17hd773c03cbebab443E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  2c:	9808      	ldr	r0, [sp, #32]
  2e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>
  32:	9909      	ldr	r1, [sp, #36]	; 0x24
  34:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:167
  38:	e7ff      	b.n	3a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17ha7cafbb2c85e9d2eE+0x3a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:168
    }
  3a:	b00a      	add	sp, #40	; 0x28
  3c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E:

00000000 <_ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E>:
_ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:169
            }
        })
    }

    /// Unchecked version of `Peripherals::take`
    pub unsafe fn steal() -> Self {
   0:	b09a      	sub	sp, #104	; 0x68
   2:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:170
        debug_assert!(!CORE_PERIPHERALS);
   4:	2800      	cmp	r0, #0
   6:	d111      	bne.n	2c <_ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E+0x2c>
   8:	e7ff      	b.n	a <_ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E+0xa>
   a:	f240 0000 	movw	r0, #0
   e:	f2c0 0000 	movt	r0, #0
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c0      	lsls	r0, r0, #31
  16:	2800      	cmp	r0, #0
  18:	d007      	beq.n	2a <_ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E+0x2a>
  1a:	e7ff      	b.n	1c <_ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E+0x1c>
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  28:	defe      	udf	#254	; 0xfe
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral11Peripherals5steal17h3fbd824a1a2eb975E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:172

        CORE_PERIPHERALS = true;
  2c:	f240 0000 	movw	r0, #0
  30:	f2c0 0000 	movt	r0, #0
  34:	2101      	movs	r1, #1
  36:	7001      	strb	r1, [r0, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:212
            },
            TPIU: TPIU {
                _marker: PhantomData,
            },
        }
    }
  38:	b01a      	add	sp, #104	; 0x68
  3a:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3CBP3new17h258233d3706482a0E:

00000000 <_ZN8cortex_m10peripheral3CBP3new17h258233d3706482a0E>:
_ZN8cortex_m10peripheral3CBP3new17h258233d3706482a0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:224

unsafe impl Send for CBP {}

#[cfg(not(armv6m))]
impl CBP {
    pub(crate) unsafe fn new() -> Self {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:228
        CBP {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3CBP3ptr17h8a476bcb83b6153bE:

00000000 <_ZN8cortex_m10peripheral3CBP3ptr17h8a476bcb83b6153bE>:
_ZN8cortex_m10peripheral3CBP3ptr17h8a476bcb83b6153bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:231

    /// Returns a pointer to the register block
    pub fn ptr() -> *const self::cbp::RegisterBlock {
   0:	f64e 7050 	movw	r0, #61264	; 0xef50
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:233
        0xE000_EF50 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hcd2423ab25cb96e6E:

00000000 <_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hcd2423ab25cb96e6E>:
_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hcd2423ab25cb96e6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:240

#[cfg(not(armv6m))]
impl ops::Deref for CBP {
    type Target = self::cbp::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:241
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hcd2423ab25cb96e6E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17hcd2423ab25cb96e6E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:242
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral5CPUID3ptr17h04715a1ce82c78c2E:

00000000 <_ZN8cortex_m10peripheral5CPUID3ptr17h04715a1ce82c78c2E>:
_ZN8cortex_m10peripheral5CPUID3ptr17h04715a1ce82c78c2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:254

unsafe impl Send for CPUID {}

impl CPUID {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const self::cpuid::RegisterBlock {
   0:	f64e 5000 	movw	r0, #60672	; 0xed00
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:256
        0xE000_ED00 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb5bdb8ec7fa7f21cE:

00000000 <_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb5bdb8ec7fa7f21cE>:
_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb5bdb8ec7fa7f21cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:262
}

impl ops::Deref for CPUID {
    type Target = self::cpuid::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:263
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb5bdb8ec7fa7f21cE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb5bdb8ec7fa7f21cE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:264
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3DCB3ptr17h74e6fb1dbeed1dbcE:

00000000 <_ZN8cortex_m10peripheral3DCB3ptr17h74e6fb1dbeed1dbcE>:
_ZN8cortex_m10peripheral3DCB3ptr17h74e6fb1dbeed1dbcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:276

unsafe impl Send for DCB {}

impl DCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dcb::RegisterBlock {
   0:	f64e 50f0 	movw	r0, #60912	; 0xedf0
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:278
        0xE000_EDF0 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h4f2187c866feafe7E:

00000000 <_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h4f2187c866feafe7E>:
_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h4f2187c866feafe7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:284
}

impl ops::Deref for DCB {
    type Target = self::dcb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:285
        unsafe { &*DCB::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h4f2187c866feafe7E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h4f2187c866feafe7E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:286
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3DWT3ptr17h0dc3898c946306f6E:

00000000 <_ZN8cortex_m10peripheral3DWT3ptr17h0dc3898c946306f6E>:
_ZN8cortex_m10peripheral3DWT3ptr17h0dc3898c946306f6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:298

unsafe impl Send for DWT {}

impl DWT {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dwt::RegisterBlock {
   0:	f241 0000 	movw	r0, #4096	; 0x1000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:300
        0xE000_1000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h263903c46c3e307bE:

00000000 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h263903c46c3e307bE>:
_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h263903c46c3e307bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:306
}

impl ops::Deref for DWT {
    type Target = self::dwt::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:307
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h263903c46c3e307bE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h263903c46c3e307bE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:308
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3FPB3ptr17h31225de633a4637fE:

00000000 <_ZN8cortex_m10peripheral3FPB3ptr17h31225de633a4637fE>:
_ZN8cortex_m10peripheral3FPB3ptr17h31225de633a4637fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:321
unsafe impl Send for FPB {}

#[cfg(not(armv6m))]
impl FPB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const fpb::RegisterBlock {
   0:	f242 0000 	movw	r0, #8192	; 0x2000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:323
        0xE000_2000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h273557e39373ec6bE:

00000000 <_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h273557e39373ec6bE>:
_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h273557e39373ec6bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:330

#[cfg(not(armv6m))]
impl ops::Deref for FPB {
    type Target = self::fpb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:331
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h273557e39373ec6bE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h273557e39373ec6bE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:332
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3ITM3ptr17hdc37a0cc3e368790E:

00000000 <_ZN8cortex_m10peripheral3ITM3ptr17hdc37a0cc3e368790E>:
_ZN8cortex_m10peripheral3ITM3ptr17hdc37a0cc3e368790E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:369
unsafe impl Send for ITM {}

#[cfg(not(armv6m))]
impl ITM {
    /// Returns a pointer to the register block
    pub fn ptr() -> *mut itm::RegisterBlock {
   0:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:371
        0xE000_0000 as *mut _
    }
   4:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17heb3d6298562b5ec9E:

00000000 <_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17heb3d6298562b5ec9E>:
_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17heb3d6298562b5ec9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:378

#[cfg(not(armv6m))]
impl ops::Deref for ITM {
    type Target = self::itm::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:379
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17heb3d6298562b5ec9E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17heb3d6298562b5ec9E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:380
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hcd1252f753102f22E:

00000000 <_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hcd1252f753102f22E>:
_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hcd1252f753102f22E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:385
}

#[cfg(not(armv6m))]
impl ops::DerefMut for ITM {
    fn deref_mut(&mut self) -> &mut Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:386
        unsafe { &mut *Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hcd1252f753102f22E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hcd1252f753102f22E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:387
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3MPU3ptr17h03fc7c45f7afe694E:

00000000 <_ZN8cortex_m10peripheral3MPU3ptr17h03fc7c45f7afe694E>:
_ZN8cortex_m10peripheral3MPU3ptr17h03fc7c45f7afe694E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:399

unsafe impl Send for MPU {}

impl MPU {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const mpu::RegisterBlock {
   0:	f64e 5090 	movw	r0, #60816	; 0xed90
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:401
        0xE000_ED90 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4cb1f5532ba8306E:

00000000 <_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4cb1f5532ba8306E>:
_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4cb1f5532ba8306E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:407
}

impl ops::Deref for MPU {
    type Target = self::mpu::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:408
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4cb1f5532ba8306E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hf4cb1f5532ba8306E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:409
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4NVIC3ptr17h2d699dc8fa5ee19fE:

00000000 <_ZN8cortex_m10peripheral4NVIC3ptr17h2d699dc8fa5ee19fE>:
_ZN8cortex_m10peripheral4NVIC3ptr17h2d699dc8fa5ee19fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:421

unsafe impl Send for NVIC {}

impl NVIC {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const nvic::RegisterBlock {
   0:	f24e 1000 	movw	r0, #57600	; 0xe100
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:423
        0xE000_E100 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb8cb656b9b93c5b7E:

00000000 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb8cb656b9b93c5b7E>:
_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb8cb656b9b93c5b7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:429
}

impl ops::Deref for NVIC {
    type Target = self::nvic::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:430
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb8cb656b9b93c5b7E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17hb8cb656b9b93c5b7E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:431
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3SCB3ptr17hec2c395a4ccd5f2eE:

00000000 <_ZN8cortex_m10peripheral3SCB3ptr17hec2c395a4ccd5f2eE>:
_ZN8cortex_m10peripheral3SCB3ptr17hec2c395a4ccd5f2eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:443

unsafe impl Send for SCB {}

impl SCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const scb::RegisterBlock {
   0:	f64e 5004 	movw	r0, #60676	; 0xed04
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:445
        0xE000_ED04 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h76ee4543dc6378e4E:

00000000 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h76ee4543dc6378e4E>:
_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h76ee4543dc6378e4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:451
}

impl ops::Deref for SCB {
    type Target = self::scb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:452
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h76ee4543dc6378e4E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h76ee4543dc6378e4E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:453
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4SYST3ptr17h5acbb88687a77418E:

00000000 <_ZN8cortex_m10peripheral4SYST3ptr17h5acbb88687a77418E>:
_ZN8cortex_m10peripheral4SYST3ptr17h5acbb88687a77418E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:465

unsafe impl Send for SYST {}

impl SYST {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const syst::RegisterBlock {
   0:	f24e 0010 	movw	r0, #57360	; 0xe010
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:467
        0xE000_E010 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h873ad4f84bf2466fE:

00000000 <_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h873ad4f84bf2466fE>:
_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h873ad4f84bf2466fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:473
}

impl ops::Deref for SYST {
    type Target = self::syst::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:474
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h873ad4f84bf2466fE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h873ad4f84bf2466fE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:475
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4TPIU3ptr17h056f31fc3cdb264cE:

00000000 <_ZN8cortex_m10peripheral4TPIU3ptr17h056f31fc3cdb264cE>:
_ZN8cortex_m10peripheral4TPIU3ptr17h056f31fc3cdb264cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:488
unsafe impl Send for TPIU {}

#[cfg(not(armv6m))]
impl TPIU {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const tpiu::RegisterBlock {
   0:	2000      	movs	r0, #0
   2:	f2ce 0004 	movt	r0, #57348	; 0xe004
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:490
        0xE004_0000 as *const _
    }
   6:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfea13a677b07d52dE:

00000000 <_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfea13a677b07d52dE>:
_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfea13a677b07d52dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:497

#[cfg(not(armv6m))]
impl ops::Deref for TPIU {
    type Target = self::tpiu::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:498
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfea13a677b07d52dE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfea13a677b07d52dE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:499
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.1
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001df l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
0000021f l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
000002b6 l       .debug_str	00000000 
000002e0 l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000323 l       .debug_str	00000000 
00000365 l       .debug_str	00000000 
0000036a l       .debug_str	00000000 
00000371 l       .debug_str	00000000 
00000376 l       .debug_str	00000000 
0000037b l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
00000434 l       .debug_str	00000000 
00000440 l       .debug_str	00000000 
00000444 l       .debug_str	00000000 
000004d1 l       .debug_str	00000000 
0000055e l       .debug_str	00000000 
000005ed l       .debug_str	00000000 
00000677 l       .debug_str	00000000 
000006bd l       .debug_str	00000000 
000006c3 l       .debug_str	00000000 
0000072a l       .debug_str	00000000 
00000792 l       .debug_str	00000000 
000007fd l       .debug_str	00000000 
00000802 l       .debug_str	00000000 
00000829 l       .debug_str	00000000 
0000082b l       .debug_str	00000000 
00000831 l       .debug_str	00000000 
00000836 l       .debug_str	00000000 
0000083b l       .debug_str	00000000 
00000841 l       .debug_str	00000000 
00000847 l       .debug_str	00000000 
0000084d l       .debug_str	00000000 
0000085b l       .debug_str	00000000 
00000865 l       .debug_str	00000000 
00000869 l       .debug_str	00000000 
00000871 l       .debug_str	00000000 
00000879 l       .debug_str	00000000 
0000088d l       .debug_str	00000000 
00000899 l       .debug_str	00000000 
000008a4 l       .debug_str	00000000 
000008ab l       .debug_str	00000000 
000008b1 l       .debug_str	00000000 
000008b5 l       .debug_str	00000000 
000008bb l       .debug_str	00000000 
000008c1 l       .debug_str	00000000 
000008c4 l       .debug_str	00000000 
000008d3 l       .debug_str	00000000 
000008da l       .debug_str	00000000 
000008de l       .debug_str	00000000 
000008e7 l       .debug_str	00000000 
000008f3 l       .debug_str	00000000 
0000090c l       .debug_str	00000000 
00000911 l       .debug_str	00000000 
00000922 l       .debug_str	00000000 
0000092c l       .debug_str	00000000 
0000098a l       .debug_str	00000000 
00000995 l       .debug_str	00000000 
000009b2 l       .debug_str	00000000 
000009b6 l       .debug_str	00000000 
000009be l       .debug_str	00000000 
000009d5 l       .debug_str	00000000 
000009f9 l       .debug_str	00000000 
00000a15 l       .debug_str	00000000 
00000a1a l       .debug_str	00000000 
00000a23 l       .debug_str	00000000 
00000a2a l       .debug_str	00000000 
00000a43 l       .debug_str	00000000 
00000a4d l       .debug_str	00000000 
00000a67 l       .debug_str	00000000 
00000a73 l       .debug_str	00000000 
00000a7b l       .debug_str	00000000 
00000a7f l       .debug_str	00000000 
00000a81 l       .debug_str	00000000 
00000aab l       .debug_str	00000000 
00000abf l       .debug_str	00000000 
00000ac8 l       .debug_str	00000000 
00000acf l       .debug_str	00000000 
00000ada l       .debug_str	00000000 
00000adf l       .debug_str	00000000 
00000aea l       .debug_str	00000000 
00000b11 l       .debug_str	00000000 
00000b1a l       .debug_str	00000000 
00000b25 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.0	00000007 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.0
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.1	00000006 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.1
00000000 l     O .rodata.cst4	00000004 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.10
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.11	00000010 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.11
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.12	00000009 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.12
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.13	00000010 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.13
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.14	0000000a .Lanon.6795458e91ffc8dc1cf2afc4c836696b.14
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.2	0000000c .Lanon.6795458e91ffc8dc1cf2afc4c836696b.2
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.3	00000006 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.3
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.4	0000000a .Lanon.6795458e91ffc8dc1cf2afc4c836696b.4
00000000 l     O .rodata.cst8	00000008 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.5
00000000 l     O .rodata.cst16	00000010 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.6
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.7	00000009 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.7
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.8	0000000e .Lanon.6795458e91ffc8dc1cf2afc4c836696b.8
00000000 l     O .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.9	00000009 .Lanon.6795458e91ffc8dc1cf2afc4c836696b.9
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed4681050cb42cedE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed4681050cb42cedE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E	00000000 .text._ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E	00000000 .text._ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17he5b9fe350cf2dd44E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17he5b9fe350cf2dd44E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hd09cba0a432bec72E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hd09cba0a432bec72E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h606e1cd53af97be5E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h606e1cd53af97be5E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h881d074d8ef94bc6E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h881d074d8ef94bc6E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17hd2c53c35a673b4e9E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17hd2c53c35a673b4e9E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E	00000000 .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E
00000000 l    d  .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE	00000000 .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE
00000000 l    d  .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E	00000000 .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E
00000000 l    d  .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E	00000000 .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E
00000000 l    d  .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.11	00000000 .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.11
00000000 l    d  .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.13	00000000 .rodata..Lanon.6795458e91ffc8dc1cf2afc4c836696b.13
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed4681050cb42cedE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed4681050cb42cedE
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h0fbad5355841f4cbE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h81932a2a49e8ce38E
00000000 g     F .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE	0000016c _ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE
00000000 g     F .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E	000000ec _ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E
00000000 g     F .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E	00000126 _ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E
00000000 g     F .text._ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E	00000150 _ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E
00000000 g     F .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E	00000064 .hidden _ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17hd2c53c35a673b4e9E	0000001a .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17hd2c53c35a673b4e9E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17he5b9fe350cf2dd44E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17he5b9fe350cf2dd44E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hd09cba0a432bec72E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hd09cba0a432bec72E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h606e1cd53af97be5E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h606e1cd53af97be5E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h881d074d8ef94bc6E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h881d074d8ef94bc6E
00000000 g     F .text._ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E	00000076 _ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed4681050cb42cedE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed4681050cb42cedE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed4681050cb42cedE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed4681050cb42cedE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed4681050cb42cedE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E:

00000000 <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E>:
_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:233

impl Exception {
    /// Returns the IRQ number of this `Exception`
    ///
    /// The return value is always within the closed range `[-1, -14]`
    pub fn irqn(&self) -> i8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:235
        match *self {
            Exception::NonMaskableInt => -14,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2808      	cmp	r0, #8
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d807      	bhi.n	24 <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E+0x24>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0a06      	.short	0x0a06
  1c:	1a16120e 	.word	0x1a16120e
  20:	0026221e 	.word	0x0026221e
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:251
            #[cfg(not(armv6m))]
            Exception::DebugMonitor => -4,
            Exception::PendSV => -2,
            Exception::SysTick => -1,
        }
    }
  24:	defe      	udf	#254	; 0xfe
  26:	20f2      	movs	r0, #242	; 0xf2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:235
            Exception::NonMaskableInt => -14,
  28:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  2c:	e01f      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E+0x6e>
  2e:	20f3      	movs	r0, #243	; 0xf3
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:236
            Exception::HardFault => -13,
  30:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  34:	e01b      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E+0x6e>
  36:	20f4      	movs	r0, #244	; 0xf4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:238
            Exception::MemoryManagement => -12,
  38:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  3c:	e017      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E+0x6e>
  3e:	20f5      	movs	r0, #245	; 0xf5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:240
            Exception::BusFault => -11,
  40:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  44:	e013      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E+0x6e>
  46:	20f6      	movs	r0, #246	; 0xf6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:242
            Exception::UsageFault => -10,
  48:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  4c:	e00f      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E+0x6e>
  4e:	20fb      	movs	r0, #251	; 0xfb
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:245
            Exception::SVCall => -5,
  50:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  54:	e00b      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E+0x6e>
  56:	20fc      	movs	r0, #252	; 0xfc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:247
            Exception::DebugMonitor => -4,
  58:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  5c:	e007      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E+0x6e>
  5e:	20fe      	movs	r0, #254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:248
            Exception::PendSV => -2,
  60:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  64:	e003      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E+0x6e>
  66:	20ff      	movs	r0, #255	; 0xff
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:249
            Exception::SysTick => -1,
  68:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  6c:	e7ff      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17h3308d8813861ecc5E+0x6e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:251
    }
  6e:	f89d 000f 	ldrb.w	r0, [sp, #15]
  72:	b004      	add	sp, #16
  74:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E:

00000000 <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E>:
_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:272
    },
}

impl VectActive {
    /// Converts a `byte` into `VectActive`
    pub fn from(vect_active: u8) -> Option<Self> {
   0:	b088      	sub	sp, #32
   2:	4601      	mov	r1, r0
   4:	f88d 000b 	strb.w	r0, [sp, #11]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:274
        Some(match vect_active {
            0 => VectActive::ThreadMode,
   8:	f89d 000b 	ldrb.w	r0, [sp, #11]
   c:	4602      	mov	r2, r0
   e:	280f      	cmp	r0, #15
  10:	9101      	str	r1, [sp, #4]
  12:	9200      	str	r2, [sp, #0]
  14:	f200 8078 	bhi.w	108 <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x108>
  18:	9900      	ldr	r1, [sp, #0]
  1a:	e8df f001 	tbb	[pc, r1]
  1e:	750f      	.short	0x750f
  20:	33281e13 	.word	0x33281e13
  24:	7575753e 	.word	0x7575753e
  28:	75544975 	.word	0x75544975
  2c:	6a5f      	.short	0x6a5f
  2e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:291
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
            14 => VectActive::Exception(Exception::PendSV),
            15 => VectActive::Exception(Exception::SysTick),
            irqn if irqn >= 16 => VectActive::Interrupt { irqn },
            _ => return None,
  30:	f8ad 000c 	strh.w	r0, [sp, #12]
  34:	2003      	movs	r0, #3
  36:	f88d 000c 	strb.w	r0, [sp, #12]
  3a:	e07a      	b.n	132 <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x132>
  3c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:274
            0 => VectActive::ThreadMode,
  3e:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  42:	e07c      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
  44:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:275
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 0012 	strb.w	r0, [sp, #18]
  4a:	f89d 0012 	ldrb.w	r0, [sp, #18]
  4e:	f88d 0011 	strb.w	r0, [sp, #17]
  52:	2001      	movs	r0, #1
  54:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  58:	e071      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
  5a:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:276
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 0013 	strb.w	r0, [sp, #19]
  60:	f89d 1013 	ldrb.w	r1, [sp, #19]
  64:	f88d 1011 	strb.w	r1, [sp, #17]
  68:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  6c:	e067      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
  6e:	2002      	movs	r0, #2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:278
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0014 	strb.w	r0, [sp, #20]
  74:	f89d 0014 	ldrb.w	r0, [sp, #20]
  78:	f88d 0011 	strb.w	r0, [sp, #17]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  82:	e05c      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
  84:	2003      	movs	r0, #3
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:280
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0015 	strb.w	r0, [sp, #21]
  8a:	f89d 0015 	ldrb.w	r0, [sp, #21]
  8e:	f88d 0011 	strb.w	r0, [sp, #17]
  92:	2001      	movs	r0, #1
  94:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  98:	e051      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
  9a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:282
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0016 	strb.w	r0, [sp, #22]
  a0:	f89d 0016 	ldrb.w	r0, [sp, #22]
  a4:	f88d 0011 	strb.w	r0, [sp, #17]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  ae:	e046      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
  b0:	2005      	movs	r0, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:285
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0017 	strb.w	r0, [sp, #23]
  b6:	f89d 0017 	ldrb.w	r0, [sp, #23]
  ba:	f88d 0011 	strb.w	r0, [sp, #17]
  be:	2001      	movs	r0, #1
  c0:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  c4:	e03b      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
  c6:	2006      	movs	r0, #6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:287
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0018 	strb.w	r0, [sp, #24]
  cc:	f89d 0018 	ldrb.w	r0, [sp, #24]
  d0:	f88d 0011 	strb.w	r0, [sp, #17]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  da:	e030      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
  dc:	2007      	movs	r0, #7
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:288
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0019 	strb.w	r0, [sp, #25]
  e2:	f89d 0019 	ldrb.w	r0, [sp, #25]
  e6:	f88d 0011 	strb.w	r0, [sp, #17]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  f0:	e025      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
  f2:	2008      	movs	r0, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:289
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 001a 	strb.w	r0, [sp, #26]
  f8:	f89d 001a 	ldrb.w	r0, [sp, #26]
  fc:	f88d 0011 	strb.w	r0, [sp, #17]
 100:	2001      	movs	r0, #1
 102:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 106:	e01a      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
 108:	f10d 000b 	add.w	r0, sp, #11
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:290
            irqn if irqn >= 16 => VectActive::Interrupt { irqn },
 10c:	9007      	str	r0, [sp, #28]
 10e:	9807      	ldr	r0, [sp, #28]
 110:	7800      	ldrb	r0, [r0, #0]
 112:	2810      	cmp	r0, #16
 114:	f4ff af8b 	bcc.w	2e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x2e>
 118:	e7ff      	b.n	11a <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x11a>
 11a:	f89d 000b 	ldrb.w	r0, [sp, #11]
 11e:	f88d 001b 	strb.w	r0, [sp, #27]
 122:	f89d 001b 	ldrb.w	r0, [sp, #27]
 126:	f88d 0011 	strb.w	r0, [sp, #17]
 12a:	2002      	movs	r0, #2
 12c:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 130:	e005      	b.n	13e <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x13e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:293
        })
    }
 132:	f89d 000c 	ldrb.w	r0, [sp, #12]
 136:	f89d 100d 	ldrb.w	r1, [sp, #13]
 13a:	b008      	add	sp, #32
 13c:	4770      	bx	lr
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 13e:	f89d 0010 	ldrb.w	r0, [sp, #16]
 142:	f89d 1011 	ldrb.w	r1, [sp, #17]
 146:	f88d 000c 	strb.w	r0, [sp, #12]
 14a:	f88d 100d 	strb.w	r1, [sp, #13]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:293
    }
 14e:	e7f0      	b.n	132 <_ZN8cortex_m10peripheral3scb10VectActive4from17hc808151bb7a3f0b1E+0x132>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17he5b9fe350cf2dd44E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17he5b9fe350cf2dd44E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17he5b9fe350cf2dd44E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hd09cba0a432bec72E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hd09cba0a432bec72E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hd09cba0a432bec72E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
    }

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h606e1cd53af97be5E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h606e1cd53af97be5E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h606e1cd53af97be5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605

impl SCB {
    /// Set the SLEEPONEXIT bit in the SCR register
    pub fn set_sleeponexit(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPONEXIT);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0002 	orr.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h881d074d8ef94bc6E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h881d074d8ef94bc6E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h881d074d8ef94bc6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
    }

    /// Clear the SLEEPONEXIT bit in the SCR register
    pub fn clear_sleeponexit(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPONEXIT);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0002 	bic.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17hd2c53c35a673b4e9E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17hd2c53c35a673b4e9E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17hd2c53c35a673b4e9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:627
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
        ::asm::dsb();
        unsafe {
            self.aircr.modify(
                |r| {
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:629
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
   6:	9802      	ldr	r0, [sp, #8]
   8:	f400 60a0 	and.w	r0, r0, #1280	; 0x500
   c:	2204      	movs	r2, #4
   e:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:628
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
  12:	4310      	orrs	r0, r2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:631
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
  14:	9100      	str	r1, [sp, #0]
  16:	b003      	add	sp, #12
  18:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E:

00000000 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E>:
_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:728
    /// System Tick interrupt
    SysTick,
}

impl SystemHandler {
    fn index(&self) -> u8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:731
        match *self {
            #[cfg(not(armv6m))]
            SystemHandler::MemoryManagement => 4,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2806      	cmp	r0, #6
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d806      	bhi.n	22 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E+0x22>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0905      	.short	0x0905
  1c:	1915110d 	.word	0x1915110d
  20:	001d      	.short	0x001d
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:744
            #[cfg(not(armv6m))]
            SystemHandler::DebugMonitor => 12,
            SystemHandler::PendSV => 14,
            SystemHandler::SysTick => 15,
        }
    }
  22:	defe      	udf	#254	; 0xfe
  24:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:731
            SystemHandler::MemoryManagement => 4,
  26:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  2a:	e017      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E+0x5c>
  2c:	2005      	movs	r0, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:733
            SystemHandler::BusFault => 5,
  2e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  32:	e013      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E+0x5c>
  34:	2006      	movs	r0, #6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:735
            SystemHandler::UsageFault => 6,
  36:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  3a:	e00f      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E+0x5c>
  3c:	200b      	movs	r0, #11
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:738
            SystemHandler::SVCall => 11,
  3e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  42:	e00b      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E+0x5c>
  44:	200c      	movs	r0, #12
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:740
            SystemHandler::DebugMonitor => 12,
  46:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  4a:	e007      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E+0x5c>
  4c:	200e      	movs	r0, #14
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:741
            SystemHandler::PendSV => 14,
  4e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  52:	e003      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E+0x5c>
  54:	200f      	movs	r0, #15
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:742
            SystemHandler::SysTick => 15,
  56:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  5a:	e7ff      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17hdc043011c7b3dca0E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:744
    }
  5c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  60:	b004      	add	sp, #16
  62:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE:

00000000 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE>:
_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:191
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b0a2      	sub	sp, #136	; 0x88
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9806      	ldr	r0, [sp, #24]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2808      	cmp	r0, #8
  18:	9202      	str	r2, [sp, #8]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9100      	str	r1, [sp, #0]
  1e:	d807      	bhi.n	30 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x30>
  20:	9900      	ldr	r1, [sp, #0]
  22:	e8df f001 	tbb	[pc, r1]
  26:	1706      	.short	0x1706
  28:	5b4a3928 	.word	0x5b4a3928
  2c:	008e7d6c 	.word	0x008e7d6c
  30:	defe      	udf	#254	; 0xfe
  32:	9904      	ldr	r1, [sp, #16]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a807      	add	r0, sp, #28
  3e:	230e      	movs	r3, #14
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  44:	e7ff      	b.n	46 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x46>
  46:	a807      	add	r0, sp, #28
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4c:	f88d 0017 	strb.w	r0, [sp, #23]
  50:	e7ff      	b.n	52 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x52>
  52:	e087      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x164>
  54:	9904      	ldr	r1, [sp, #16]
  56:	f240 0200 	movw	r2, #0
  5a:	f2c0 0200 	movt	r2, #0
  5e:	a80a      	add	r0, sp, #40	; 0x28
  60:	2309      	movs	r3, #9
  62:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  66:	e7ff      	b.n	68 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x68>
  68:	a80a      	add	r0, sp, #40	; 0x28
  6a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  6e:	f88d 0017 	strb.w	r0, [sp, #23]
  72:	e7ff      	b.n	74 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x74>
  74:	e076      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x164>
  76:	9904      	ldr	r1, [sp, #16]
  78:	f240 0200 	movw	r2, #0
  7c:	f2c0 0200 	movt	r2, #0
  80:	a80d      	add	r0, sp, #52	; 0x34
  82:	2310      	movs	r3, #16
  84:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  88:	e7ff      	b.n	8a <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x8a>
  8a:	a80d      	add	r0, sp, #52	; 0x34
  8c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  90:	f88d 0017 	strb.w	r0, [sp, #23]
  94:	e7ff      	b.n	96 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x96>
  96:	e065      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x164>
  98:	9904      	ldr	r1, [sp, #16]
  9a:	f240 0200 	movw	r2, #0
  9e:	f2c0 0200 	movt	r2, #0
  a2:	a810      	add	r0, sp, #64	; 0x40
  a4:	2308      	movs	r3, #8
  a6:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  aa:	e7ff      	b.n	ac <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0xac>
  ac:	a810      	add	r0, sp, #64	; 0x40
  ae:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  b2:	f88d 0017 	strb.w	r0, [sp, #23]
  b6:	e7ff      	b.n	b8 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0xb8>
  b8:	e054      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x164>
  ba:	9904      	ldr	r1, [sp, #16]
  bc:	f240 0200 	movw	r2, #0
  c0:	f2c0 0200 	movt	r2, #0
  c4:	a813      	add	r0, sp, #76	; 0x4c
  c6:	230a      	movs	r3, #10
  c8:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  cc:	e7ff      	b.n	ce <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0xce>
  ce:	a813      	add	r0, sp, #76	; 0x4c
  d0:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  d4:	f88d 0017 	strb.w	r0, [sp, #23]
  d8:	e7ff      	b.n	da <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0xda>
  da:	e043      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x164>
  dc:	9904      	ldr	r1, [sp, #16]
  de:	f240 0200 	movw	r2, #0
  e2:	f2c0 0200 	movt	r2, #0
  e6:	a816      	add	r0, sp, #88	; 0x58
  e8:	2306      	movs	r3, #6
  ea:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  ee:	e7ff      	b.n	f0 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0xf0>
  f0:	a816      	add	r0, sp, #88	; 0x58
  f2:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  f6:	f88d 0017 	strb.w	r0, [sp, #23]
  fa:	e7ff      	b.n	fc <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0xfc>
  fc:	e032      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x164>
  fe:	9904      	ldr	r1, [sp, #16]
 100:	f240 0200 	movw	r2, #0
 104:	f2c0 0200 	movt	r2, #0
 108:	a819      	add	r0, sp, #100	; 0x64
 10a:	230c      	movs	r3, #12
 10c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
 110:	e7ff      	b.n	112 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x112>
 112:	a819      	add	r0, sp, #100	; 0x64
 114:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
 118:	f88d 0017 	strb.w	r0, [sp, #23]
 11c:	e7ff      	b.n	11e <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x11e>
 11e:	e021      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x164>
 120:	9904      	ldr	r1, [sp, #16]
 122:	f240 0200 	movw	r2, #0
 126:	f2c0 0200 	movt	r2, #0
 12a:	a81c      	add	r0, sp, #112	; 0x70
 12c:	2306      	movs	r3, #6
 12e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
 132:	e7ff      	b.n	134 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x134>
 134:	a81c      	add	r0, sp, #112	; 0x70
 136:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
 13a:	f88d 0017 	strb.w	r0, [sp, #23]
 13e:	e7ff      	b.n	140 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x140>
 140:	e010      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x164>
 142:	9904      	ldr	r1, [sp, #16]
 144:	f240 0200 	movw	r2, #0
 148:	f2c0 0200 	movt	r2, #0
 14c:	a81f      	add	r0, sp, #124	; 0x7c
 14e:	2307      	movs	r3, #7
 150:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
 154:	e7ff      	b.n	156 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x156>
 156:	a81f      	add	r0, sp, #124	; 0x7c
 158:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
 15c:	f88d 0017 	strb.w	r0, [sp, #23]
 160:	e7ff      	b.n	162 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x162>
 162:	e7ff      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7bc8c03a99af9bE+0x164>
 164:	f89d 0017 	ldrb.w	r0, [sp, #23]
 168:	b022      	add	sp, #136	; 0x88
 16a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E:

00000000 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E>:
_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	9806      	ldr	r0, [sp, #24]
   e:	9009      	str	r0, [sp, #36]	; 0x24
  10:	9809      	ldr	r0, [sp, #36]	; 0x24
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2800      	cmp	r0, #0
  18:	9205      	str	r2, [sp, #20]
  1a:	9304      	str	r3, [sp, #16]
  1c:	9103      	str	r1, [sp, #12]
  1e:	d009      	beq.n	34 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x34>
  20:	e7ff      	b.n	22 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x22>
  22:	9803      	ldr	r0, [sp, #12]
  24:	2801      	cmp	r0, #1
  26:	d016      	beq.n	56 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x56>
  28:	e7ff      	b.n	2a <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x2a>
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	2802      	cmp	r0, #2
  2e:	d032      	beq.n	96 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x96>
  30:	e7ff      	b.n	32 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x32>
  32:	defe      	udf	#254	; 0xfe
  34:	9907      	ldr	r1, [sp, #28]
  36:	f240 0200 	movw	r2, #0
  3a:	f2c0 0200 	movt	r2, #0
  3e:	a80a      	add	r0, sp, #40	; 0x28
  40:	230a      	movs	r3, #10
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  46:	e7ff      	b.n	48 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x48>
  48:	a80a      	add	r0, sp, #40	; 0x28
  4a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4e:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  52:	e7ff      	b.n	54 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x54>
  54:	e046      	b.n	e4 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0xe4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:261
    Exception(Exception),
  56:	9809      	ldr	r0, [sp, #36]	; 0x24
  58:	3001      	adds	r0, #1
  5a:	900d      	str	r0, [sp, #52]	; 0x34
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  5c:	9907      	ldr	r1, [sp, #28]
  5e:	f240 0200 	movw	r2, #0
  62:	f2c0 0200 	movt	r2, #0
  66:	a80e      	add	r0, sp, #56	; 0x38
  68:	2309      	movs	r3, #9
  6a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  6e:	e7ff      	b.n	70 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x70>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:261
    Exception(Exception),
  70:	980d      	ldr	r0, [sp, #52]	; 0x34
  72:	9011      	str	r0, [sp, #68]	; 0x44
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  74:	f240 0200 	movw	r2, #0
  78:	f2c0 0200 	movt	r2, #0
  7c:	a80e      	add	r0, sp, #56	; 0x38
  7e:	a911      	add	r1, sp, #68	; 0x44
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  84:	9002      	str	r0, [sp, #8]
  86:	e7ff      	b.n	88 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x88>
  88:	a80e      	add	r0, sp, #56	; 0x38
  8a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8e:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  92:	e7ff      	b.n	94 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0x94>
  94:	e026      	b.n	e4 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0xe4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:266
        irqn: u8,
  96:	9809      	ldr	r0, [sp, #36]	; 0x24
  98:	3001      	adds	r0, #1
  9a:	9012      	str	r0, [sp, #72]	; 0x48
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  9c:	9907      	ldr	r1, [sp, #28]
  9e:	f240 0200 	movw	r2, #0
  a2:	f2c0 0200 	movt	r2, #0
  a6:	a813      	add	r0, sp, #76	; 0x4c
  a8:	2309      	movs	r3, #9
  aa:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  ae:	e7ff      	b.n	b0 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0xb0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:266
        irqn: u8,
  b0:	9812      	ldr	r0, [sp, #72]	; 0x48
  b2:	9015      	str	r0, [sp, #84]	; 0x54
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  b4:	f240 0000 	movw	r0, #0
  b8:	f2c0 0000 	movt	r0, #0
  bc:	4669      	mov	r1, sp
  be:	6008      	str	r0, [r1, #0]
  c0:	f240 0100 	movw	r1, #0
  c4:	f2c0 0100 	movt	r1, #0
  c8:	a813      	add	r0, sp, #76	; 0x4c
  ca:	2204      	movs	r2, #4
  cc:	ab15      	add	r3, sp, #84	; 0x54
  ce:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  d2:	9001      	str	r0, [sp, #4]
  d4:	e7ff      	b.n	d6 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0xd6>
  d6:	a813      	add	r0, sp, #76	; 0x4c
  d8:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  dc:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  e0:	e7ff      	b.n	e2 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0xe2>
  e2:	e7ff      	b.n	e4 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8c79d310ad91602E+0xe4>
  e4:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  e8:	b016      	add	sp, #88	; 0x58
  ea:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E:

00000000 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E>:
_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:693
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b09c      	sub	sp, #112	; 0x70
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9806      	ldr	r0, [sp, #24]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2806      	cmp	r0, #6
  18:	9202      	str	r2, [sp, #8]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9100      	str	r1, [sp, #0]
  1e:	d806      	bhi.n	2e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x2e>
  20:	9900      	ldr	r1, [sp, #0]
  22:	e8df f001 	tbb	[pc, r1]
  26:	1605      	.short	0x1605
  28:	5a493827 	.word	0x5a493827
  2c:	006b      	.short	0x006b
  2e:	defe      	udf	#254	; 0xfe
  30:	9904      	ldr	r1, [sp, #16]
  32:	f240 0200 	movw	r2, #0
  36:	f2c0 0200 	movt	r2, #0
  3a:	a807      	add	r0, sp, #28
  3c:	2310      	movs	r3, #16
  3e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  42:	e7ff      	b.n	44 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x44>
  44:	a807      	add	r0, sp, #28
  46:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4a:	f88d 0017 	strb.w	r0, [sp, #23]
  4e:	e7ff      	b.n	50 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x50>
  50:	e065      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x11e>
  52:	9904      	ldr	r1, [sp, #16]
  54:	f240 0200 	movw	r2, #0
  58:	f2c0 0200 	movt	r2, #0
  5c:	a80a      	add	r0, sp, #40	; 0x28
  5e:	2308      	movs	r3, #8
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  64:	e7ff      	b.n	66 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x66>
  66:	a80a      	add	r0, sp, #40	; 0x28
  68:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  6c:	f88d 0017 	strb.w	r0, [sp, #23]
  70:	e7ff      	b.n	72 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x72>
  72:	e054      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x11e>
  74:	9904      	ldr	r1, [sp, #16]
  76:	f240 0200 	movw	r2, #0
  7a:	f2c0 0200 	movt	r2, #0
  7e:	a80d      	add	r0, sp, #52	; 0x34
  80:	230a      	movs	r3, #10
  82:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  86:	e7ff      	b.n	88 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x88>
  88:	a80d      	add	r0, sp, #52	; 0x34
  8a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8e:	f88d 0017 	strb.w	r0, [sp, #23]
  92:	e7ff      	b.n	94 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x94>
  94:	e043      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x11e>
  96:	9904      	ldr	r1, [sp, #16]
  98:	f240 0200 	movw	r2, #0
  9c:	f2c0 0200 	movt	r2, #0
  a0:	a810      	add	r0, sp, #64	; 0x40
  a2:	2306      	movs	r3, #6
  a4:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  a8:	e7ff      	b.n	aa <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0xaa>
  aa:	a810      	add	r0, sp, #64	; 0x40
  ac:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  b0:	f88d 0017 	strb.w	r0, [sp, #23]
  b4:	e7ff      	b.n	b6 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0xb6>
  b6:	e032      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x11e>
  b8:	9904      	ldr	r1, [sp, #16]
  ba:	f240 0200 	movw	r2, #0
  be:	f2c0 0200 	movt	r2, #0
  c2:	a813      	add	r0, sp, #76	; 0x4c
  c4:	230c      	movs	r3, #12
  c6:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  ca:	e7ff      	b.n	cc <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0xcc>
  cc:	a813      	add	r0, sp, #76	; 0x4c
  ce:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  d2:	f88d 0017 	strb.w	r0, [sp, #23]
  d6:	e7ff      	b.n	d8 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0xd8>
  d8:	e021      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x11e>
  da:	9904      	ldr	r1, [sp, #16]
  dc:	f240 0200 	movw	r2, #0
  e0:	f2c0 0200 	movt	r2, #0
  e4:	a816      	add	r0, sp, #88	; 0x58
  e6:	2306      	movs	r3, #6
  e8:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  ec:	e7ff      	b.n	ee <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0xee>
  ee:	a816      	add	r0, sp, #88	; 0x58
  f0:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  f4:	f88d 0017 	strb.w	r0, [sp, #23]
  f8:	e7ff      	b.n	fa <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0xfa>
  fa:	e010      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x11e>
  fc:	9904      	ldr	r1, [sp, #16]
  fe:	f240 0200 	movw	r2, #0
 102:	f2c0 0200 	movt	r2, #0
 106:	a819      	add	r0, sp, #100	; 0x64
 108:	2307      	movs	r3, #7
 10a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
 10e:	e7ff      	b.n	110 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x110>
 110:	a819      	add	r0, sp, #100	; 0x64
 112:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
 116:	f88d 0017 	strb.w	r0, [sp, #23]
 11a:	e7ff      	b.n	11c <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x11c>
 11c:	e7ff      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h5adae99a1aa31c86E+0x11e>
 11e:	f89d 0017 	ldrb.w	r0, [sp, #23]
 122:	b01c      	add	sp, #112	; 0x70
 124:	bd80      	pop	{r7, pc}

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.10
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001cf l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
0000029e l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
000002b0 l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002be l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
00000334 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
000003ee l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
00000426 l       .debug_str	00000000 
00000000 l    d  .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE	00000000 .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2f3168f01db7317dE	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2f3168f01db7317dE
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h95616895e4906983E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h95616895e4906983E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE	00000046 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hf3be74aa812f82b7E
00000000         *UND*	00000000 _ZN4core3mem4swap17h2efbcce51076c2d9E
00000000         *UND*	00000000 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E	0000009a _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E
00000000         *UND*	00000000 _ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h70d0a54fd5c98b2fE
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2f3168f01db7317dE	00000016 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2f3168f01db7317dE
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h95616895e4906983E	00000052 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h95616895e4906983E



Disassembly of section .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE:

00000000 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE>:
_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2786
   0:	b510      	push	{r4, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2787
  10:	9807      	ldr	r0, [sp, #28]
  12:	2100      	movs	r1, #0
  14:	910a      	str	r1, [sp, #40]	; 0x28
  16:	900b      	str	r0, [sp, #44]	; 0x2c
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4621      	mov	r1, r4
  26:	9c06      	ldr	r4, [sp, #24]
  28:	9305      	str	r3, [sp, #20]
  2a:	4623      	mov	r3, r4
  2c:	f8cd c010 	str.w	ip, [sp, #16]
  30:	f8cd e00c 	str.w	lr, [sp, #12]
  34:	f7ff fffe 	bl	0 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE>
  38:	9002      	str	r0, [sp, #8]
  3a:	9101      	str	r1, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2788
  3e:	9802      	ldr	r0, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	b00c      	add	sp, #48	; 0x30
  44:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:170
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
   a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
   e:	9803      	ldr	r0, [sp, #12]
  10:	1d02      	adds	r2, r0, #4
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hf3be74aa812f82b7E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	07c1      	lsls	r1, r0, #31
  22:	2900      	cmp	r1, #0
  24:	d023      	beq.n	6e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x6e>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  28:	9803      	ldr	r0, [sp, #12]
  2a:	2101      	movs	r1, #1
  2c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  30:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE>
  34:	9107      	str	r1, [sp, #28]
  36:	9006      	str	r0, [sp, #24]
  38:	e7ff      	b.n	3a <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x3a>
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	2801      	cmp	r0, #1
  3e:	d10f      	bne.n	60 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x60>
  40:	e7ff      	b.n	42 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x42>
  42:	2000      	movs	r0, #0
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:177
  4c:	9903      	ldr	r1, [sp, #12]
  4e:	a808      	add	r0, sp, #32
  50:	f7ff fffe 	bl	0 <_ZN4core3mem4swap17h2efbcce51076c2d9E>
  54:	e7ff      	b.n	56 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:178
  56:	9808      	ldr	r0, [sp, #32]
  58:	9005      	str	r0, [sp, #20]
  5a:	2001      	movs	r0, #1
  5c:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  5e:	e002      	b.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x66>
  60:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:180
  62:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  64:	e7ff      	b.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  66:	9806      	ldr	r0, [sp, #24]
  68:	2801      	cmp	r0, #1
  6a:	d00b      	beq.n	84 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x84>
  6c:	e014      	b.n	98 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x98>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:183
  70:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  72:	e7ff      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:185
  74:	9804      	ldr	r0, [sp, #16]
  76:	9905      	ldr	r1, [sp, #20]
  78:	b00a      	add	sp, #40	; 0x28
  7a:	bd80      	pop	{r7, pc}
  7c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  7e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  82:	e7f7      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  84:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  88:	07c0      	lsls	r0, r0, #31
  8a:	2800      	cmp	r0, #0
  8c:	d0f6      	beq.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x7c>
  8e:	e7ff      	b.n	90 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x90>
  90:	2000      	movs	r0, #0
  92:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  96:	e7f1      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x7c>
  98:	e7f0      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E+0x7c>

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2f3168f01db7317dE:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2f3168f01db7317dE>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2f3168f01db7317dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h95616895e4906983E:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h95616895e4906983E>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h95616895e4906983E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2737
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2738
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h70d0a54fd5c98b2fE>
  28:	9003      	str	r0, [sp, #12]
  2a:	e7ff      	b.n	2c <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h95616895e4906983E+0x2c>
  2c:	9908      	ldr	r1, [sp, #32]
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE>
  34:	9002      	str	r0, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h95616895e4906983E+0x38>
  38:	9808      	ldr	r0, [sp, #32]
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	1a09      	subs	r1, r1, r0
  3e:	9802      	ldr	r0, [sp, #8]
  40:	f7ff fffe 	bl	0 <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E>
  44:	9001      	str	r0, [sp, #4]
  46:	9100      	str	r1, [sp, #0]
  48:	e7ff      	b.n	4a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h95616895e4906983E+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2739
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9900      	ldr	r1, [sp, #0]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	bdb0      	pop	{r4, r5, r7, pc}

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.11
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
0000026b l       .debug_str	00000000 
000002bc l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
0000033c l       .debug_str	00000000 
00000343 l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000034a l       .debug_str	00000000 
00000355 l       .debug_str	00000000 
00000357 l       .debug_str	00000000 
00000380 l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
00000416 l       .debug_str	00000000 
000004a1 l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
000004e9 l       .debug_str	00000000 
00000529 l       .debug_str	00000000 
00000533 l       .debug_str	00000000 
00000573 l       .debug_str	00000000 
0000057d l       .debug_str	00000000 
000005c2 l       .debug_str	00000000 
000005d0 l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
000005da l       .debug_str	00000000 
000005f7 l       .debug_str	00000000 
00000613 l       .debug_str	00000000 
00000615 l       .debug_str	00000000 
0000061d l       .debug_str	00000000 
0000061f l       .debug_str	00000000 
00000644 l       .debug_str	00000000 
00000648 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE	00000000 .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE
00000000 l    d  .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE	00000000 .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h09f5d3a5c42ca538E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h09f5d3a5c42ca538E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hbdb8a5c5c43236c7E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hbdb8a5c5c43236c7E
00000000 l    d  .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E	00000000 .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h19eeda1e46548b83E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h19eeda1e46548b83E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h1901ec9ded8c463cE	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h1901ec9ded8c463cE
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17haf68558e9a738ba2E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17hc58e0b97fb78427bE
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17he7df5ccc103f8377E
00000000 g     F .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE	0000000e _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE
00000000 g     F .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE	0000000e _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h09f5d3a5c42ca538E	0000000e _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h09f5d3a5c42ca538E
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hbdb8a5c5c43236c7E	0000001a _ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hbdb8a5c5c43236c7E
00000000 g     F .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E	0000001e _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h19eeda1e46548b83E	00000012 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h19eeda1e46548b83E
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h1901ec9ded8c463cE	00000012 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h1901ec9ded8c463cE
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E	0000002c _ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E	0000002c _ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E	0000002c _ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E	00000028 _ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E



Disassembly of section .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE:

00000000 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE>:
_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h370bacef52b9237eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1533
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1536
   6:	9801      	ldr	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1537
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE:

00000000 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE>:
_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5ccb906fa80ea63bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1533
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1536
   6:	9801      	ldr	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cell.rs:1537
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h09f5d3a5c42ca538E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h09f5d3a5c42ca538E>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h09f5d3a5c42ca538E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hbdb8a5c5c43236c7E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hbdb8a5c5c43236c7E>:
_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hbdb8a5c5c43236c7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:539
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:540
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hbdb8a5c5c43236c7E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hbdb8a5c5c43236c7E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:541
  14:	9801      	ldr	r0, [sp, #4]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E:

00000000 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E>:
_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:568
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:569
   8:	9802      	ldr	r0, [sp, #8]
   a:	9101      	str	r1, [sp, #4]
   c:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E>
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:570
  18:	9803      	ldr	r0, [sp, #12]
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h19eeda1e46548b83E:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h19eeda1e46548b83E>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h19eeda1e46548b83E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
    /// As by STM documentation, this flag is not reset on
    /// soft-reset, only on power reset.
    pub fn enable_trace(&mut self) {
        // set bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w | DCB_DEMCR_TRCENA);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h1901ec9ded8c463cE:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h1901ec9ded8c463cE>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h1901ec9ded8c463cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39

    /// Disables TRACE. See `DCB::enable_trace()` for more details
    pub fn disable_trace(&mut self) {
        // unset bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w & !DCB_DEMCR_TRCENA);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E:

00000000 <_ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E>:
_ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:38
    register: UnsafeCell<u32>,
}

impl Stim {
    /// Writes an `u8` payload into the stimulus port
    pub fn write_u8(&mut self, value: u8) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	f88d 1017 	strb.w	r1, [sp, #23]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:39
        unsafe { ptr::write_volatile(self.register.get() as *mut u8, value) }
   e:	9804      	ldr	r0, [sp, #16]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E+0x1c>
  1c:	f89d 1017 	ldrb.w	r1, [sp, #23]
  20:	9801      	ldr	r0, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17haf68558e9a738ba2E>
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E+0x28>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:40
    }
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E:

00000000 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E>:
_ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:43

    /// Writes an `u16` payload into the stimulus port
    pub fn write_u16(&mut self, value: u16) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	f8ad 1016 	strh.w	r1, [sp, #22]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:44
        unsafe { ptr::write_volatile(self.register.get() as *mut u16, value) }
   e:	9804      	ldr	r0, [sp, #16]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E+0x1c>
  1c:	f8bd 1016 	ldrh.w	r1, [sp, #22]
  20:	9801      	ldr	r0, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17he7df5ccc103f8377E>
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E+0x28>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:45
    }
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E:

00000000 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E>:
_ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:48

    /// Writes an `u32` payload into the stimulus port
    pub fn write_u32(&mut self, value: u32) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:49
        unsafe { ptr::write_volatile(self.register.get(), value) }
   c:	9804      	ldr	r0, [sp, #16]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E+0x1a>
  1a:	9905      	ldr	r1, [sp, #20]
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:50
    }
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E:

00000000 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E>:
_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:53

    /// Returns `true` if the stimulus port is ready to accept more data
    pub fn is_fifo_ready(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:54
        unsafe { ptr::read_volatile(self.register.get()) == 1 }
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>
  1a:	9000      	str	r0, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E+0x1e>
  1e:	9800      	ldr	r0, [sp, #0]
  20:	1e41      	subs	r1, r0, #1
  22:	fab1 f181 	clz	r1, r1
  26:	0948      	lsrs	r0, r1, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:55
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.12.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.12
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
000002bd l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
00000317 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
00000398 l       .debug_str	00000000 
0000039d l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
00000432 l       .debug_str	00000000 
00000436 l       .debug_str	00000000 
0000043a l       .debug_str	00000000 
00000443 l       .debug_str	00000000 
00000448 l       .debug_str	00000000 
0000044e l       .debug_str	00000000 
0000045e l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
00000488 l       .debug_str	00000000 
0000048d l       .debug_str	00000000 
000004a6 l       .debug_str	00000000 
000004db l       .debug_str	00000000 
00000508 l       .debug_str	00000000 
0000050c l       .debug_str	00000000 
00000541 l       .debug_str	00000000 
00000559 l       .debug_str	00000000 
0000055e l       .debug_str	00000000 
00000593 l       .debug_str	00000000 
000005ac l       .debug_str	00000000 
000005e6 l       .debug_str	00000000 
000005fe l       .debug_str	00000000 
00000607 l       .debug_str	00000000 
00000611 l       .debug_str	00000000 
00000618 l       .debug_str	00000000 
00000621 l       .debug_str	00000000 
0000065f l       .debug_str	00000000 
00000672 l       .debug_str	00000000 
00000675 l       .debug_str	00000000 
00000677 l       .debug_str	00000000 
0000068b l       .debug_str	00000000 
000006f4 l       .debug_str	00000000 
0000070c l       .debug_str	00000000 
00000712 l       .debug_str	00000000 
0000073b l       .debug_str	00000000 
0000073f l       .debug_str	00000000 
00000768 l       .debug_str	00000000 
0000076c l       .debug_str	00000000 
000007fe l       .debug_str	00000000 
0000080a l       .debug_str	00000000 
0000080e l       .debug_str	00000000 
0000081b l       .debug_str	00000000 
0000081f l       .debug_str	00000000 
0000082a l       .debug_str	00000000 
00000830 l       .debug_str	00000000 
0000083b l       .debug_str	00000000 
00000844 l       .debug_str	00000000 
0000084c l       .debug_str	00000000 
00000857 l       .debug_str	00000000 
00000860 l       .debug_str	00000000 
00000865 l       .debug_str	00000000 
0000086c l       .debug_str	00000000 
00000872 l       .debug_str	00000000 
0000089d l       .debug_str	00000000 
000008bb l       .debug_str	00000000 
000008c4 l       .debug_str	00000000 
000008ce l       .debug_str	00000000 
000008d0 l       .debug_str	00000000 
000008da l       .debug_str	00000000 
000008dc l       .debug_str	00000000 
000008e7 l       .debug_str	00000000 
00000902 l       .debug_str	00000000 
00000927 l       .debug_str	00000000 
0000092f l       .debug_str	00000000 
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h668a9486df73bce9E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h668a9486df73bce9E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17haec00403143b6917E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17haec00403143b6917E
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hf3be74aa812f82b7E	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hf3be74aa812f82b7E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h0fbad5355841f4cbE	00000000 .text._ZN4core3ptr18real_drop_in_place17h0fbad5355841f4cbE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h1dd34c020f7898ebE	00000000 .text._ZN4core3ptr18real_drop_in_place17h1dd34c020f7898ebE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h81932a2a49e8ce38E	00000000 .text._ZN4core3ptr18real_drop_in_place17h81932a2a49e8ce38E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h9eb2e544de40d783E	00000000 .text._ZN4core3ptr18real_drop_in_place17h9eb2e544de40d783E
00000000 l    d  .text._ZN4core3str23from_utf8_unchecked_mut17h3d220642914fa8e1E	00000000 .text._ZN4core3str23from_utf8_unchecked_mut17h3d220642914fa8e1E
00000000 l    d  .text._ZN4core4char7convert18from_u32_unchecked17hf850087779a1072cE	00000000 .text._ZN4core4char7convert18from_u32_unchecked17hf850087779a1072cE
00000000 l    d  .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE	00000000 .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE
00000000 l    d  .text._ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E	00000000 .text._ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E
00000000 l    d  .text._ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E	00000000 .text._ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h4276e765d6b32211E	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h4276e765d6b32211E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h668a9486df73bce9E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h668a9486df73bce9E
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17haec00403143b6917E	0000002e _ZN4core10intrinsics19copy_nonoverlapping17haec00403143b6917E
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hf3be74aa812f82b7E	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hf3be74aa812f82b7E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h0fbad5355841f4cbE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h0fbad5355841f4cbE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h1dd34c020f7898ebE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h1dd34c020f7898ebE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h81932a2a49e8ce38E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h81932a2a49e8ce38E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h9eb2e544de40d783E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h9eb2e544de40d783E
00000000 g     F .text._ZN4core3str23from_utf8_unchecked_mut17h3d220642914fa8e1E	00000016 .hidden _ZN4core3str23from_utf8_unchecked_mut17h3d220642914fa8e1E
00000000 g     F .text._ZN4core4char7convert18from_u32_unchecked17hf850087779a1072cE	00000018 .hidden _ZN4core4char7convert18from_u32_unchecked17hf850087779a1072cE
00000000 g     F .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE	00000016 _ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h4276e765d6b32211E	00000012 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h4276e765d6b32211E
00000000 g     F .text._ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E	0000000a .hidden _ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E
00000000 g     F .text._ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E	0000000a .hidden _ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E
00000000         *UND*	00000000 __aeabi_memcpy
00000000         *UND*	00000000 __aeabi_memcpy4
00000000         *UND*	00000000 __dsb
00000000         *UND*	00000000 __nop



Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE>:
_ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h668a9486df73bce9E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h668a9486df73bce9E>:
_ZN4core10intrinsics19copy_nonoverlapping17h668a9486df73bce9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h668a9486df73bce9E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E>:
_ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b008      	add	sp, #32
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17haec00403143b6917E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17haec00403143b6917E>:
_ZN4core10intrinsics19copy_nonoverlapping17haec00403143b6917E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	0052      	lsls	r2, r2, #1
  18:	9304      	str	r3, [sp, #16]
  1a:	f8cd c00c 	str.w	ip, [sp, #12]
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN4core10intrinsics19copy_nonoverlapping17haec00403143b6917E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  2a:	b008      	add	sp, #32
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hf3be74aa812f82b7E:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hf3be74aa812f82b7E>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hf3be74aa812f82b7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:974
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf38      	it	cc
  1a:	f04f 0c01 	movcc.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h0fbad5355841f4cbE:

00000000 <_ZN4core3ptr18real_drop_in_place17h0fbad5355841f4cbE>:
_ZN4core3ptr18real_drop_in_place17h0fbad5355841f4cbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h1dd34c020f7898ebE:

00000000 <_ZN4core3ptr18real_drop_in_place17h1dd34c020f7898ebE>:
_ZN4core3ptr18real_drop_in_place17h1dd34c020f7898ebE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h81932a2a49e8ce38E:

00000000 <_ZN4core3ptr18real_drop_in_place17h81932a2a49e8ce38E>:
_ZN4core3ptr18real_drop_in_place17h81932a2a49e8ce38E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h9eb2e544de40d783E:

00000000 <_ZN4core3ptr18real_drop_in_place17h9eb2e544de40d783E>:
_ZN4core3ptr18real_drop_in_place17h9eb2e544de40d783E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3str23from_utf8_unchecked_mut17h3d220642914fa8e1E:

00000000 <_ZN4core3str23from_utf8_unchecked_mut17h3d220642914fa8e1E>:
_ZN4core3str23from_utf8_unchecked_mut17h3d220642914fa8e1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:438
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:439
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:440
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core4char7convert18from_u32_unchecked17hf850087779a1072cE:

00000000 <_ZN4core4char7convert18from_u32_unchecked17hf850087779a1072cE>:
_ZN4core4char7convert18from_u32_unchecked17hf850087779a1072cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/convert.rs:101
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/convert.rs:102
   6:	9802      	ldr	r0, [sp, #8]
   8:	9003      	str	r0, [sp, #12]
   a:	9803      	ldr	r0, [sp, #12]
   c:	9101      	str	r1, [sp, #4]
   e:	9000      	str	r0, [sp, #0]
  10:	e7ff      	b.n	12 <_ZN4core4char7convert18from_u32_unchecked17hf850087779a1072cE+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/convert.rs:103
  12:	9800      	ldr	r0, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE:

00000000 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE>:
_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:79
    A: sealed::Alignment,
    T: ?Sized,
{
    type Target = T;

    fn deref(&self) -> &T {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:80
        &self.value
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:81
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E:

00000000 <_ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E>:
_ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:65
    }
}

/// A no-operation. Useful to prevent delay loops from being optimized away.
#[inline]
pub fn nop() {
   0:	b580      	push	{r7, lr}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:76
        () => unsafe {
            extern "C" {
                fn __nop();
            }

            __nop()
   2:	f7ff fffe 	bl	0 <__nop>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3nop17h4eded7cbbc6e4a39E+0x8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:82
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E:

00000000 <_ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E>:
_ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:180
/// can execute until this instruction completes. This instruction completes only when both:
///
///  * any explicit memory access made before this instruction is complete
///  * all cache and branch predictor maintenance operations before this instruction complete
#[inline]
pub fn dsb() {
   0:	b580      	push	{r7, lr}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:191
        () => unsafe {
            extern "C" {
                fn __dsb();
            }

            __dsb()
   2:	f7ff fffe 	bl	0 <__dsb>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3dsb17h55280ef92ab3ce81E+0x8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:198
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h4276e765d6b32211E:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h4276e765d6b32211E>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h4276e765d6b32211E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69

impl DWT {
    /// Enables the cycle counter
    #[cfg(not(armv6m))]
    pub fn enable_cycle_counter(&mut self) {
        unsafe { self.ctrl.modify(|r| r | 1) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.13.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.13
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
0000037a l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
0000049a l       .debug_str	00000000 
0000052a l       .debug_str	00000000 
00000596 l       .debug_str	00000000 
0000059e l       .debug_str	00000000 
000005a0 l       .debug_str	00000000 
000005a5 l       .debug_str	00000000 
000005d0 l       .debug_str	00000000 
000005d2 l       .debug_str	00000000 
000005d8 l       .debug_str	00000000 
000005dd l       .debug_str	00000000 
000005e2 l       .debug_str	00000000 
000005e8 l       .debug_str	00000000 
000005ee l       .debug_str	00000000 
000005f5 l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
00000600 l       .debug_str	00000000 
00000602 l       .debug_str	00000000 
00000607 l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
00000619 l       .debug_str	00000000 
00000623 l       .debug_str	00000000 
00000627 l       .debug_str	00000000 
0000062f l       .debug_str	00000000 
00000637 l       .debug_str	00000000 
0000063e l       .debug_str	00000000 
00000652 l       .debug_str	00000000 
0000065e l       .debug_str	00000000 
00000669 l       .debug_str	00000000 
00000670 l       .debug_str	00000000 
00000676 l       .debug_str	00000000 
0000067a l       .debug_str	00000000 
00000680 l       .debug_str	00000000 
00000686 l       .debug_str	00000000 
00000689 l       .debug_str	00000000 
00000698 l       .debug_str	00000000 
0000069f l       .debug_str	00000000 
000006a3 l       .debug_str	00000000 
000006ac l       .debug_str	00000000 
000006b8 l       .debug_str	00000000 
000006d1 l       .debug_str	00000000 
000006d6 l       .debug_str	00000000 
000006e7 l       .debug_str	00000000 
000006f1 l       .debug_str	00000000 
0000074f l       .debug_str	00000000 
0000075a l       .debug_str	00000000 
00000777 l       .debug_str	00000000 
0000077b l       .debug_str	00000000 
00000783 l       .debug_str	00000000 
0000079a l       .debug_str	00000000 
000007be l       .debug_str	00000000 
000007da l       .debug_str	00000000 
000007df l       .debug_str	00000000 
000007e8 l       .debug_str	00000000 
000007ef l       .debug_str	00000000 
00000808 l       .debug_str	00000000 
00000812 l       .debug_str	00000000 
0000082c l       .debug_str	00000000 
00000840 l       .debug_str	00000000 
00000849 l       .debug_str	00000000 
00000850 l       .debug_str	00000000 
0000085b l       .debug_str	00000000 
00000860 l       .debug_str	00000000 
00000000 l     O .rodata.cst8	00000008 .Lanon.fe45542da543b1adbc5d1dc0625508fd.0
00000000 l     O .rodata.cst4	00000004 .Lanon.fe45542da543b1adbc5d1dc0625508fd.1
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hf8684a0b534daac6E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hf8684a0b534daac6E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17ha006bae0e114e61cE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17ha006bae0e114e61cE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h31b0106c5ab179dbE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h31b0106c5ab179dbE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h50103d5dc8c06448E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h50103d5dc8c06448E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h51442695354011c5E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h51442695354011c5E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h4d35269aab32566eE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h4d35269aab32566eE
00000000 l    d  .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE	00000000 .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE	00000078 _ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h31b0106c5ab179dbE	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h31b0106c5ab179dbE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hf8684a0b534daac6E	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hf8684a0b534daac6E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h50103d5dc8c06448E	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h50103d5dc8c06448E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h4d35269aab32566eE	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h4d35269aab32566eE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h51442695354011c5E	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h51442695354011c5E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17ha006bae0e114e61cE	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17ha006bae0e114e61cE



Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hf8684a0b534daac6E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hf8684a0b534daac6E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hf8684a0b534daac6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
        unsafe { self.cvr.write(0) }
    }

    /// Disables counter
    pub fn disable_counter(&mut self) {
        unsafe { self.csr.modify(|v| v & !SYST_CSR_ENABLE) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0001 	bic.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17ha006bae0e114e61cE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17ha006bae0e114e61cE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17ha006bae0e114e61cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
    }

    /// Disables SysTick interrupt
    pub fn disable_interrupt(&mut self) {
        unsafe { self.csr.modify(|v| v & !SYST_CSR_TICKINT) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0002 	bic.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h31b0106c5ab179dbE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h31b0106c5ab179dbE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h31b0106c5ab179dbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
    /// - Clear current value
    /// - Program Control and Status register"
    ///
    /// The sequence translates to `self.set_reload(x); self.clear_current(); self.enable_counter()`
    pub fn enable_counter(&mut self) {
        unsafe { self.csr.modify(|v| v | SYST_CSR_ENABLE) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h50103d5dc8c06448E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h50103d5dc8c06448E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h50103d5dc8c06448E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
    }

    /// Enables SysTick interrupt
    pub fn enable_interrupt(&mut self) {
        unsafe { self.csr.modify(|v| v | SYST_CSR_TICKINT) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0002 	orr.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h51442695354011c5E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h51442695354011c5E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h51442695354011c5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
    }

    /// Sets clock source
    pub fn set_clock_source(&mut self, clk_source: SystClkSource) {
        match clk_source {
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h4d35269aab32566eE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h4d35269aab32566eE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h4d35269aab32566eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE:

00000000 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE>:
_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:21
#[derive(Clone, Copy, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE+0x2c>
  20:	e7ff      	b.n	22 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE+0x4e>
  28:	e7ff      	b.n	2a <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2304      	movs	r3, #4
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE+0x4c>
  4c:	e010      	b.n	70 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE+0x6e>
  6e:	e7ff      	b.n	70 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h167da71c517664daE+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.14.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.14
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000223 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000280 l       .debug_str	00000000 
0000028c l       .debug_str	00000000 
00000297 l       .debug_str	00000000 
0000029e l       .debug_str	00000000 
000002a4 l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
000002ae l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002b7 l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002da l       .debug_str	00000000 
000002e6 l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000304 l       .debug_str	00000000 
00000315 l       .debug_str	00000000 
0000031f l       .debug_str	00000000 
0000037d l       .debug_str	00000000 
00000388 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
00000408 l       .debug_str	00000000 
0000040d l       .debug_str	00000000 
00000416 l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000436 l       .debug_str	00000000 
00000440 l       .debug_str	00000000 
0000045a l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE	00000000 .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE
00000000 l    d  .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E	00000000 .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17heb4d046d241d78d0E
00000000         *UND*	00000000 _ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17ha7805aa8d849f46cE
00000000 g     F .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE	00000072 .hidden _ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE
00000000 g     F .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E	00000072 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E
00000000         *UND*	00000000 _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u8$GT$3fmt17he275dc913fe9b8e5E
00000000         *UND*	00000000 _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u8$GT$3fmt17h1d24bfddebe6efa8E
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hc8816b6e2fbd78aaE
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hc1bd8b99f165c287E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E



Disassembly of section .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE:

00000000 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE>:
_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x34>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u8$GT$3fmt17he275dc913fe9b8e5E>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x58>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u8$GT$3fmt17h1d24bfddebe6efa8E>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17heb4d046d241d78d0E>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E:

00000000 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E>:
_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x34>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hc8816b6e2fbd78aaE>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x58>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hc1bd8b99f165c287E>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17ha7805aa8d849f46cE>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.15.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.15
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000199 l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
00000286 l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002e9 l       .debug_str	00000000 
000002ee l       .debug_str	00000000 
000002f7 l       .debug_str	00000000 
000002fe l       .debug_str	00000000 
00000317 l       .debug_str	00000000 
00000321 l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003a4 l       .debug_str	00000000 
000003ab l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
000003c6 l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
000003dc l       .debug_str	00000000 
000003df l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
000003ef l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
00000410 l       .debug_str	00000000 
0000041b l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000447 l       .debug_str	00000000 
00000466 l       .debug_str	00000000 
0000048d l       .debug_str	00000000 
00000497 l       .debug_str	00000000 
0000049b l       .debug_str	00000000 
000004e3 l       .debug_str	00000000 
000004eb l       .debug_str	00000000 
00000533 l       .debug_str	00000000 
0000053c l       .debug_str	00000000 
00000591 l       .debug_str	00000000 
0000059b l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
00000607 l       .debug_str	00000000 
0000060e l       .debug_str	00000000 
00000634 l       .debug_str	00000000 
00000640 l       .debug_str	00000000 
00000669 l       .debug_str	00000000 
00000678 l       .debug_str	00000000 
000006a1 l       .debug_str	00000000 
000006ae l       .debug_str	00000000 
000006d7 l       .debug_str	00000000 
000006e3 l       .debug_str	00000000 
000006fd l       .debug_str	00000000 
00000701 l       .debug_str	00000000 
00000705 l       .debug_str	00000000 
00000709 l       .debug_str	00000000 
0000070d l       .debug_str	00000000 
00000713 l       .debug_str	00000000 
0000073c l       .debug_str	00000000 
00000771 l       .debug_str	00000000 
0000079b l       .debug_str	00000000 
000007a8 l       .debug_str	00000000 
000007d2 l       .debug_str	00000000 
000007e0 l       .debug_str	00000000 
0000081f l       .debug_str	00000000 
00000830 l       .debug_str	00000000 
00000836 l       .debug_str	00000000 
00000838 l       .debug_str	00000000 
00000874 l       .debug_str	00000000 
0000088c l       .debug_str	00000000 
00000891 l       .debug_str	00000000 
00000895 l       .debug_str	00000000 
0000089a l       .debug_str	00000000 
0000089c l       .debug_str	00000000 
000008a1 l       .debug_str	00000000 
000008a7 l       .debug_str	00000000 
000008ae l       .debug_str	00000000 
000008b0 l       .debug_str	00000000 
000008b7 l       .debug_str	00000000 
000008b9 l       .debug_str	00000000 
0000090b l       .debug_str	00000000 
00000916 l       .debug_str	00000000 
00000918 l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65d69163f64827d9E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65d69163f64827d9E
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE	00000000 .text._ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h679aa538b45fbb48E	00000000 .text._ZN4core3fmt9Arguments6new_v117h679aa538b45fbb48E
00000000 l    d  .text._ZN4core3mem4swap17h2efbcce51076c2d9E	00000000 .text._ZN4core3mem4swap17h2efbcce51076c2d9E
00000000 l    d  .text._ZN4core3mem7size_of17h033cda7c0b223844E	00000000 .text._ZN4core3mem7size_of17h033cda7c0b223844E
00000000 l    d  .text._ZN4core3mem7size_of17h0a71dfee2755adf1E	00000000 .text._ZN4core3mem7size_of17h0a71dfee2755adf1E
00000000 l    d  .text._ZN4core3mem7size_of17h1b32541a54cc3461E	00000000 .text._ZN4core3mem7size_of17h1b32541a54cc3461E
00000000 l    d  .text._ZN4core3mem7size_of17hd475eb8c4909aec1E	00000000 .text._ZN4core3mem7size_of17hd475eb8c4909aec1E
00000000 l    d  .text._ZN4core3mem8align_of17h757b4c14d07cdff8E	00000000 .text._ZN4core3mem8align_of17h757b4c14d07cdff8E
00000000 l    d  .text._ZN4core3mem8align_of17h911850c9505a36edE	00000000 .text._ZN4core3mem8align_of17h911850c9505a36edE
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE	00000000 .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65d69163f64827d9E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65d69163f64827d9E
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE	00000036 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE	00000032 _ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h679aa538b45fbb48E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h679aa538b45fbb48E
00000000 g     F .text._ZN4core3mem4swap17h2efbcce51076c2d9E	0000001e _ZN4core3mem4swap17h2efbcce51076c2d9E
00000000 g     F .text._ZN4core3mem7size_of17h033cda7c0b223844E	00000012 _ZN4core3mem7size_of17h033cda7c0b223844E
00000000 g     F .text._ZN4core3mem7size_of17h0a71dfee2755adf1E	00000012 _ZN4core3mem7size_of17h0a71dfee2755adf1E
00000000 g     F .text._ZN4core3mem7size_of17h1b32541a54cc3461E	00000012 _ZN4core3mem7size_of17h1b32541a54cc3461E
00000000 g     F .text._ZN4core3mem7size_of17hd475eb8c4909aec1E	00000012 _ZN4core3mem7size_of17hd475eb8c4909aec1E
00000000 g     F .text._ZN4core3mem8align_of17h757b4c14d07cdff8E	00000012 _ZN4core3mem8align_of17h757b4c14d07cdff8E
00000000 g     F .text._ZN4core3mem8align_of17h911850c9505a36edE	00000012 _ZN4core3mem8align_of17h911850c9505a36edE
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E
00000000         *UND*	00000000 _ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE	00000096 _ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E	0000006e _ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E
00000000         *UND*	00000000 _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h22c6c7e64e5cbb6eE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65d69163f64827d9E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65d69163f64827d9E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65d69163f64827d9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he11ea0c72d54a842E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65d69163f64827d9E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:81
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:82
   c:	9805      	ldr	r0, [sp, #20]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17ha17e9d2ecf998b58E>
  16:	9006      	str	r0, [sp, #24]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:83
  1a:	9806      	ldr	r0, [sp, #24]
  1c:	9007      	str	r0, [sp, #28]
  1e:	9804      	ldr	r0, [sp, #16]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9907      	ldr	r1, [sp, #28]
  24:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E>
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0d02d17370bab60eE+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:86
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9900      	ldr	r1, [sp, #0]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE:

00000000 <_ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE>:
_ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h679aa538b45fbb48E:

00000000 <_ZN4core3fmt9Arguments6new_v117h679aa538b45fbb48E>:
_ZN4core3fmt9Arguments6new_v117h679aa538b45fbb48E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN4core3mem4swap17h2efbcce51076c2d9E:

00000000 <_ZN4core3mem4swap17h2efbcce51076c2d9E>:
_ZN4core3mem4swap17h2efbcce51076c2d9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:493
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9002      	str	r0, [sp, #8]
   a:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:495
   c:	9802      	ldr	r0, [sp, #8]
   e:	9903      	ldr	r1, [sp, #12]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E>
  18:	e7ff      	b.n	1a <_ZN4core3mem4swap17h2efbcce51076c2d9E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:497
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem7size_of17h033cda7c0b223844E:

00000000 <_ZN4core3mem7size_of17h033cda7c0b223844E>:
_ZN4core3mem7size_of17h033cda7c0b223844E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h033cda7c0b223844E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17h0a71dfee2755adf1E:

00000000 <_ZN4core3mem7size_of17h0a71dfee2755adf1E>:
_ZN4core3mem7size_of17h0a71dfee2755adf1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h0a71dfee2755adf1E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17h1b32541a54cc3461E:

00000000 <_ZN4core3mem7size_of17h1b32541a54cc3461E>:
_ZN4core3mem7size_of17h1b32541a54cc3461E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h1b32541a54cc3461E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17hd475eb8c4909aec1E:

00000000 <_ZN4core3mem7size_of17hd475eb8c4909aec1E>:
_ZN4core3mem7size_of17hd475eb8c4909aec1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2020      	movs	r0, #32
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17hd475eb8c4909aec1E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem8align_of17h757b4c14d07cdff8E:

00000000 <_ZN4core3mem8align_of17h757b4c14d07cdff8E>:
_ZN4core3mem8align_of17h757b4c14d07cdff8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:327
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:328
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem8align_of17h757b4c14d07cdff8E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:329
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem8align_of17h911850c9505a36edE:

00000000 <_ZN4core3mem8align_of17h911850c9505a36edE>:
_ZN4core3mem8align_of17h911850c9505a36edE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:327
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:328
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem8align_of17h911850c9505a36edE+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:329
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE:

00000000 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE>:
_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:367
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  12:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  16:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  1a:	2001      	movs	r0, #1
  1c:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  20:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  24:	9804      	ldr	r0, [sp, #16]
  26:	2800      	cmp	r0, #0
  28:	9303      	str	r3, [sp, #12]
  2a:	f8cd c008 	str.w	ip, [sp, #8]
  2e:	f8cd e004 	str.w	lr, [sp, #4]
  32:	9000      	str	r0, [sp, #0]
  34:	d00d      	beq.n	52 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x52>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x38>
  38:	9800      	ldr	r0, [sp, #0]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9008      	str	r0, [sp, #32]
  4c:	9808      	ldr	r0, [sp, #32]
  4e:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  50:	e005      	b.n	5e <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x5e>
  52:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:370
  54:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  58:	9806      	ldr	r0, [sp, #24]
  5a:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  5c:	e7ff      	b.n	5e <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x5e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  5e:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d104      	bne.n	72 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x72>
  68:	e7ff      	b.n	6a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x6a>
  6a:	9804      	ldr	r0, [sp, #16]
  6c:	2801      	cmp	r0, #1
  6e:	d007      	beq.n	80 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x80>
  70:	e010      	b.n	94 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x94>
  72:	2000      	movs	r0, #0
  74:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  78:	e7f7      	b.n	6a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x6a>
  7a:	9807      	ldr	r0, [sp, #28]
  7c:	b00a      	add	sp, #40	; 0x28
  7e:	bd80      	pop	{r7, pc}
  80:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  84:	07c0      	lsls	r0, r0, #31
  86:	2800      	cmp	r0, #0
  88:	d0f7      	beq.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x7a>
  8a:	e7ff      	b.n	8c <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x8c>
  8c:	2000      	movs	r0, #0
  8e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  92:	e7f2      	b.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x7a>
  94:	e7f1      	b.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE+0x7a>

Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E:

00000000 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E>:
_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:336
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	f88d 000a 	strb.w	r0, [sp, #10]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
   a:	f88d 000f 	strb.w	r0, [sp, #15]
   e:	2001      	movs	r0, #1
  10:	f88d 000f 	strb.w	r0, [sp, #15]
  14:	f89d 000a 	ldrb.w	r0, [sp, #10]
  18:	07c2      	lsls	r2, r0, #31
  1a:	2a00      	cmp	r2, #0
  1c:	9101      	str	r1, [sp, #4]
  1e:	9000      	str	r0, [sp, #0]
  20:	d005      	beq.n	2e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x2e>
  22:	e7ff      	b.n	24 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x24>
  24:	9800      	ldr	r0, [sp, #0]
  26:	2801      	cmp	r0, #1
  28:	d008      	beq.n	3c <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x3c>
  2a:	e7ff      	b.n	2c <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x2c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  2c:	defe      	udf	#254	; 0xfe
  2e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
  30:	f88d 000f 	strb.w	r0, [sp, #15]
  34:	2001      	movs	r0, #1
  36:	f88d 000b 	strb.w	r0, [sp, #11]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  3a:	e003      	b.n	44 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x44>
  3c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:339
  3e:	f88d 000b 	strb.w	r0, [sp, #11]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  42:	e7ff      	b.n	44 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  44:	f89d 000a 	ldrb.w	r0, [sp, #10]
  48:	07c0      	lsls	r0, r0, #31
  4a:	2800      	cmp	r0, #0
  4c:	d004      	beq.n	58 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x58>
  4e:	e00d      	b.n	6c <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x6c>
  50:	f89d 000b 	ldrb.w	r0, [sp, #11]
  54:	b004      	add	sp, #16
  56:	4770      	bx	lr
  58:	f89d 000f 	ldrb.w	r0, [sp, #15]
  5c:	07c0      	lsls	r0, r0, #31
  5e:	2800      	cmp	r0, #0
  60:	d0f6      	beq.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x50>
  62:	e7ff      	b.n	64 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x64>
  64:	2000      	movs	r0, #0
  66:	f88d 000f 	strb.w	r0, [sp, #15]
  6a:	e7f1      	b.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x50>
  6c:	e7f0      	b.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E+0x50>

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.2
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
00000187 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
00000199 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001cf l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
0000021d l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
00000248 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000252 l       .debug_str	00000000 
00000285 l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002d6 l       .debug_str	00000000 
000002f5 l       .debug_str	00000000 
000002f7 l       .debug_str	00000000 
0000034f l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
0000044c l       .debug_str	00000000 
00000458 l       .debug_str	00000000 
000004b4 l       .debug_str	00000000 
000004be l       .debug_str	00000000 
000004ed l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
0000052b l       .debug_str	00000000 
00000539 l       .debug_str	00000000 
00000568 l       .debug_str	00000000 
00000572 l       .debug_str	00000000 
000005a1 l       .debug_str	00000000 
000005a3 l       .debug_str	00000000 
000005a8 l       .debug_str	00000000 
000005ad l       .debug_str	00000000 
000005b4 l       .debug_str	00000000 
000005c0 l       .debug_str	00000000 
000005c8 l       .debug_str	00000000 
000005cf l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
000005dd l       .debug_str	00000000 
000005e2 l       .debug_str	00000000 
000005e5 l       .debug_str	00000000 
000005ee l       .debug_str	00000000 
000005f5 l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
00000600 l       .debug_str	00000000 
00000606 l       .debug_str	00000000 
00000610 l       .debug_str	00000000 
00000613 l       .debug_str	00000000 
00000619 l       .debug_str	00000000 
00000623 l       .debug_str	00000000 
0000062b l       .debug_str	00000000 
00000631 l       .debug_str	00000000 
00000637 l       .debug_str	00000000 
00000642 l       .debug_str	00000000 
0000064b l       .debug_str	00000000 
0000066e l       .debug_str	00000000 
0000068d l       .debug_str	00000000 
00000692 l       .debug_str	00000000 
000006b9 l       .debug_str	00000000 
000006bf l       .debug_str	00000000 
000006c2 l       .debug_str	00000000 
000006d1 l       .debug_str	00000000 
000006d8 l       .debug_str	00000000 
000006dc l       .debug_str	00000000 
000006e5 l       .debug_str	00000000 
000006ed l       .debug_str	00000000 
000006f5 l       .debug_str	00000000 
00000709 l       .debug_str	00000000 
00000715 l       .debug_str	00000000 
00000721 l       .debug_str	00000000 
0000073a l       .debug_str	00000000 
0000073f l       .debug_str	00000000 
00000750 l       .debug_str	00000000 
0000075a l       .debug_str	00000000 
00000768 l       .debug_str	00000000 
0000076c l       .debug_str	00000000 
00000777 l       .debug_str	00000000 
0000077e l       .debug_str	00000000 
00000784 l       .debug_str	00000000 
00000788 l       .debug_str	00000000 
0000078c l       .debug_str	00000000 
00000794 l       .debug_str	00000000 
000007ab l       .debug_str	00000000 
000007cf l       .debug_str	00000000 
000007eb l       .debug_str	00000000 
000007f5 l       .debug_str	00000000 
0000080f l       .debug_str	00000000 
0000086d l       .debug_str	00000000 
00000878 l       .debug_str	00000000 
00000895 l       .debug_str	00000000 
000008ae l       .debug_str	00000000 
000008b8 l       .debug_str	00000000 
000008d6 l       .debug_str	00000000 
000008d8 l       .debug_str	00000000 
000008dd l       .debug_str	00000000 
000008e3 l       .debug_str	00000000 
000008ee l       .debug_str	00000000 
000008f5 l       .debug_str	00000000 
000008f7 l       .debug_str	00000000 
000008fc l       .debug_str	00000000 
00000902 l       .debug_str	00000000 
00000908 l       .debug_str	00000000 
0000090c l       .debug_str	00000000 
00000919 l       .debug_str	00000000 
00000920 l       .debug_str	00000000 
00000924 l       .debug_str	00000000 
00000929 l       .debug_str	00000000 
00000930 l       .debug_str	00000000 
00000934 l       .debug_str	00000000 
0000093c l       .debug_str	00000000 
00000947 l       .debug_str	00000000 
0000094a l       .debug_str	00000000 
0000094c l       .debug_str	00000000 
00000967 l       .debug_str	00000000 
0000098c l       .debug_str	00000000 
00000992 l       .debug_str	00000000 
00000997 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.6054084d9ad07e1716daffeca979f4bb.0	00000018 .Lanon.6054084d9ad07e1716daffeca979f4bb.0
00000000 l     O .rodata..Lanon.6054084d9ad07e1716daffeca979f4bb.1	00000018 .Lanon.6054084d9ad07e1716daffeca979f4bb.1
00000000 l     O .rodata..Lanon.6054084d9ad07e1716daffeca979f4bb.2	00000018 .Lanon.6054084d9ad07e1716daffeca979f4bb.2
00000000 l     O .rodata..Lanon.6054084d9ad07e1716daffeca979f4bb.3	00000018 .Lanon.6054084d9ad07e1716daffeca979f4bb.3
00000000 l     F .text._ZN8cortex_m3itm11write_words17h2477cd5e285c1981E	000000c0 _ZN8cortex_m3itm11write_words17h2477cd5e285c1981E
00000000 l     O .rodata.str.0	00000054 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN4core3fmt5Write10write_char17h6e3c5ff6e26cfe8eE	00000000 .text._ZN4core3fmt5Write10write_char17h6e3c5ff6e26cfe8eE
00000000 l    d  .text._ZN4core3fmt5Write9write_fmt17h245a0919d4cbd51dE	00000000 .text._ZN4core3fmt5Write9write_fmt17h245a0919d4cbd51dE
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hc76dc1106ef94a2aE	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hc76dc1106ef94a2aE
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17h6ef4c7a809ccd44aE	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17h6ef4c7a809ccd44aE
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h90724f2c957b5122E	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h90724f2c957b5122E
00000000 l    d  .text._ZN8cortex_m3itm11write_words17h2477cd5e285c1981E	00000000 .text._ZN8cortex_m3itm11write_words17h2477cd5e285c1981E
00000000 l    d  .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE	00000000 .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE
00000000 l    d  .text._ZN8cortex_m3itm9write_all17h904795e48d26fb22E	00000000 .text._ZN8cortex_m3itm9write_all17h904795e48d26fb22E
00000000 l    d  .text._ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E	00000000 .text._ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E
00000000 l    d  .text._ZN8cortex_m3itm9write_fmt17h9971b06ae5d63283E	00000000 .text._ZN8cortex_m3itm9write_fmt17h9971b06ae5d63283E
00000000 l    d  .text._ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E	00000000 .text._ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E
00000000 l    d  .rodata..Lanon.6054084d9ad07e1716daffeca979f4bb.0	00000000 .rodata..Lanon.6054084d9ad07e1716daffeca979f4bb.0
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt5Write10write_char17h6e3c5ff6e26cfe8eE	0000004e _ZN4core3fmt5Write10write_char17h6e3c5ff6e26cfe8eE
00000000 g     F .text._ZN4core3fmt5Write9write_fmt17h245a0919d4cbd51dE	00000046 _ZN4core3fmt5Write9write_fmt17h245a0919d4cbd51dE
00000000         *UND*	00000000 _ZN4core3fmt5write17h51826aee11d21b9bE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h1dd34c020f7898ebE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h842247ee362ce15dE
00000000         *UND*	00000000 _ZN4core3ptr4read17h8d3faf75716dc6cbE
00000000         *UND*	00000000 _ZN4core3ptr4read17h9d83256ce1fdac24E
00000000         *UND*	00000000 .hidden _ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8be4594eb9bc93afE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E
00000000         *UND*	00000000 _ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hc76dc1106ef94a2aE	00000028 _ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hc76dc1106ef94a2aE
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17h6ef4c7a809ccd44aE	00000038 _ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17h6ef4c7a809ccd44aE
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h90724f2c957b5122E	00000034 _ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h90724f2c957b5122E
00000000 g     F .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE	00000054 _ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2f3168f01db7317dE
00000000         *UND*	00000000 _ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E
00000000 g     F .text._ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E	00000152 _ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E
00000000 g     F .text._ZN8cortex_m3itm9write_all17h904795e48d26fb22E	0000017c _ZN8cortex_m3itm9write_all17h904795e48d26fb22E
00000000 g     F .text._ZN8cortex_m3itm9write_fmt17h9971b06ae5d63283E	00000044 _ZN8cortex_m3itm9write_fmt17h9971b06ae5d63283E
00000000 g     F .text._ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E	00000048 _ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E



Disassembly of section .text._ZN4core3fmt5Write10write_char17h6e3c5ff6e26cfe8eE:

00000000 <_ZN4core3fmt5Write10write_char17h6e3c5ff6e26cfe8eE>:
_ZN4core3fmt5Write10write_char17h6e3c5ff6e26cfe8eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:169
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9007      	str	r0, [sp, #28]
   a:	9108      	str	r1, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:170
   c:	9807      	ldr	r0, [sp, #28]
   e:	9908      	ldr	r1, [sp, #32]
  10:	f04f 0c00 	mov.w	ip, #0
  14:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  18:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1c:	f04f 0e04 	mov.w	lr, #4
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4661      	mov	r1, ip
  26:	9205      	str	r2, [sp, #20]
  28:	4672      	mov	r2, lr
  2a:	9304      	str	r3, [sp, #16]
  2c:	f7ff fffe 	bl	0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E>
  30:	9003      	str	r0, [sp, #12]
  32:	9102      	str	r1, [sp, #8]
  34:	e7ff      	b.n	36 <_ZN4core3fmt5Write10write_char17h6e3c5ff6e26cfe8eE+0x36>
  36:	9806      	ldr	r0, [sp, #24]
  38:	9903      	ldr	r1, [sp, #12]
  3a:	9a02      	ldr	r2, [sp, #8]
  3c:	f7ff fffe 	bl	0 <_ZN4core3fmt5Write10write_char17h6e3c5ff6e26cfe8eE>
  40:	9001      	str	r0, [sp, #4]
  42:	e7ff      	b.n	44 <_ZN4core3fmt5Write10write_char17h6e3c5ff6e26cfe8eE+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:171
  44:	9801      	ldr	r0, [sp, #4]
  46:	f000 0001 	and.w	r0, r0, #1
  4a:	b00a      	add	sp, #40	; 0x28
  4c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt5Write9write_fmt17h245a0919d4cbd51dE:

00000000 <_ZN4core3fmt5Write9write_fmt17h245a0919d4cbd51dE>:
_ZN4core3fmt5Write9write_fmt17h245a0919d4cbd51dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:194
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b08c      	sub	sp, #48	; 0x30
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9005      	str	r0, [sp, #20]
   c:	a806      	add	r0, sp, #24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:195
   e:	4684      	mov	ip, r0
  10:	e891 41f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, lr}
  14:	e88c 41f0 	stmia.w	ip, {r4, r5, r6, r7, r8, lr}
  18:	f240 0100 	movw	r1, #0
  1c:	f2c0 0100 	movt	r1, #0
  20:	f10d 0c14 	add.w	ip, sp, #20
  24:	9004      	str	r0, [sp, #16]
  26:	4660      	mov	r0, ip
  28:	f8dd c010 	ldr.w	ip, [sp, #16]
  2c:	9203      	str	r2, [sp, #12]
  2e:	4662      	mov	r2, ip
  30:	9302      	str	r3, [sp, #8]
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt5write17h51826aee11d21b9bE>
  36:	9001      	str	r0, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN4core3fmt5Write9write_fmt17h245a0919d4cbd51dE+0x3a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:196
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	f000 0001 	and.w	r0, r0, #1
  40:	b00c      	add	sp, #48	; 0x30
  42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hc76dc1106ef94a2aE:

00000000 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hc76dc1106ef94a2aE>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hc76dc1106ef94a2aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:205
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:206
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hc76dc1106ef94a2aE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hc76dc1106ef94a2aE+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:207
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17h6ef4c7a809ccd44aE:

00000000 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17h6ef4c7a809ccd44aE>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17h6ef4c7a809ccd44aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:209
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	b08b      	sub	sp, #44	; 0x2c
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:210
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	f10d 0c14 	add.w	ip, sp, #20
  14:	46e6      	mov	lr, ip
  16:	e891 03f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, r9}
  1a:	e88e 03f0 	stmia.w	lr, {r4, r5, r6, r7, r8, r9}
  1e:	4661      	mov	r1, ip
  20:	9203      	str	r2, [sp, #12]
  22:	9302      	str	r3, [sp, #8]
  24:	f7ff fffe 	bl	0 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17h6ef4c7a809ccd44aE>
  28:	9001      	str	r0, [sp, #4]
  2a:	e7ff      	b.n	2c <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17h6ef4c7a809ccd44aE+0x2c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:211
  2c:	9801      	ldr	r0, [sp, #4]
  2e:	f000 0001 	and.w	r0, r0, #1
  32:	b00b      	add	sp, #44	; 0x2c
  34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h90724f2c957b5122E:

00000000 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h90724f2c957b5122E>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h90724f2c957b5122E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:201
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:202
  10:	9805      	ldr	r0, [sp, #20]
  12:	6800      	ldr	r0, [r0, #0]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9a07      	ldr	r2, [sp, #28]
  18:	9304      	str	r3, [sp, #16]
  1a:	f8cd c00c 	str.w	ip, [sp, #12]
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	f7ff fffe 	bl	0 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h90724f2c957b5122E>
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17h90724f2c957b5122E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:203
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	b008      	add	sp, #32
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3itm11write_words17h2477cd5e285c1981E:

00000000 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E>:
_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:12
use aligned::{Aligned, A4};

use peripheral::itm::Stim;

// NOTE assumes that `bytes` is 32-bit aligned
unsafe fn write_words(stim: &mut Stim, bytes: &[u32]) {
   0:	b580      	push	{r7, lr}
   2:	b098      	sub	sp, #96	; 0x60
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900c      	str	r0, [sp, #48]	; 0x30
   c:	910d      	str	r1, [sp, #52]	; 0x34
   e:	920e      	str	r2, [sp, #56]	; 0x38
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:13
    let mut p = bytes.as_ptr();
  10:	980d      	ldr	r0, [sp, #52]	; 0x34
  12:	990e      	ldr	r1, [sp, #56]	; 0x38
  14:	930b      	str	r3, [sp, #44]	; 0x2c
  16:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
  1a:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
  1e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E>
  22:	900f      	str	r0, [sp, #60]	; 0x3c
  24:	e7ff      	b.n	26 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x26>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  26:	980d      	ldr	r0, [sp, #52]	; 0x34
  28:	990e      	ldr	r1, [sp, #56]	; 0x38
  2a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8be4594eb9bc93afE>
  2e:	9008      	str	r0, [sp, #32]
  30:	e7ff      	b.n	32 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x32>
  32:	2000      	movs	r0, #0
  34:	9010      	str	r0, [sp, #64]	; 0x40
  36:	9808      	ldr	r0, [sp, #32]
  38:	9011      	str	r0, [sp, #68]	; 0x44
  3a:	9810      	ldr	r0, [sp, #64]	; 0x40
  3c:	9911      	ldr	r1, [sp, #68]	; 0x44
  3e:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2f3168f01db7317dE>
  42:	9007      	str	r0, [sp, #28]
  44:	9106      	str	r1, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9012      	str	r0, [sp, #72]	; 0x48
  4c:	9906      	ldr	r1, [sp, #24]
  4e:	9113      	str	r1, [sp, #76]	; 0x4c
  50:	e7ff      	b.n	52 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x52>
  52:	a812      	add	r0, sp, #72	; 0x48
  54:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h26b7e689e7e1c830E>
  58:	9116      	str	r1, [sp, #88]	; 0x58
  5a:	9015      	str	r0, [sp, #84]	; 0x54
  5c:	e7ff      	b.n	5e <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x5e>
  5e:	9815      	ldr	r0, [sp, #84]	; 0x54
  60:	2800      	cmp	r0, #0
  62:	9005      	str	r0, [sp, #20]
  64:	d00a      	beq.n	7c <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x7c>
  66:	e7ff      	b.n	68 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x68>
  68:	9805      	ldr	r0, [sp, #20]
  6a:	2801      	cmp	r0, #1
  6c:	d001      	beq.n	72 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x72>
  6e:	e7ff      	b.n	70 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x70>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:19
        while !stim.is_fifo_ready() {}
        stim.write_u32(ptr::read(p));
        p = p.offset(1);
    }
}
  70:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  72:	9816      	ldr	r0, [sp, #88]	; 0x58
  74:	9017      	str	r0, [sp, #92]	; 0x5c
  76:	9817      	ldr	r0, [sp, #92]	; 0x5c
  78:	9014      	str	r0, [sp, #80]	; 0x50
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  7a:	e001      	b.n	80 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x80>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:19
}
  7c:	b018      	add	sp, #96	; 0x60
  7e:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  80:	980c      	ldr	r0, [sp, #48]	; 0x30
  82:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E>
  86:	9004      	str	r0, [sp, #16]
  88:	e007      	b.n	9a <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x9a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:16
        stim.write_u32(ptr::read(p));
  8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  8e:	9003      	str	r0, [sp, #12]
  90:	4608      	mov	r0, r1
  92:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17h9d83256ce1fdac24E>
  96:	9002      	str	r0, [sp, #8]
  98:	e004      	b.n	a4 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0xa4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  9a:	9804      	ldr	r0, [sp, #16]
  9c:	07c1      	lsls	r1, r0, #31
  9e:	2900      	cmp	r1, #0
  a0:	d0ee      	beq.n	80 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x80>
  a2:	e7f2      	b.n	8a <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x8a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:16
        stim.write_u32(ptr::read(p));
  a4:	9803      	ldr	r0, [sp, #12]
  a6:	9902      	ldr	r1, [sp, #8]
  a8:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hf06b3f0f5ccd6d79E>
  ac:	e7ff      	b.n	ae <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0xae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:17
        p = p.offset(1);
  ae:	980f      	ldr	r0, [sp, #60]	; 0x3c
  b0:	2101      	movs	r1, #1
  b2:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h842247ee362ce15dE>
  b6:	9001      	str	r0, [sp, #4]
  b8:	e7ff      	b.n	ba <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0xba>
  ba:	9801      	ldr	r0, [sp, #4]
  bc:	900f      	str	r0, [sp, #60]	; 0x3c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  be:	e7c8      	b.n	52 <_ZN8cortex_m3itm11write_words17h2477cd5e285c1981E+0x52>

Disassembly of section .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE:

00000000 <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE>:
_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:24

struct Port<'p>(&'p mut Stim);

impl<'p> fmt::Write for Port<'p> {
    fn write_str(&mut self, s: &str) -> fmt::Result {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:25
        write_all(self.0, s.as_bytes());
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	9908      	ldr	r1, [sp, #32]
  16:	9a09      	ldr	r2, [sp, #36]	; 0x24
  18:	910c      	str	r1, [sp, #48]	; 0x30
  1a:	920d      	str	r2, [sp, #52]	; 0x34
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  1c:	990c      	ldr	r1, [sp, #48]	; 0x30
  1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  20:	910e      	str	r1, [sp, #56]	; 0x38
  22:	920f      	str	r2, [sp, #60]	; 0x3c
  24:	990e      	ldr	r1, [sp, #56]	; 0x38
  26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:25
  28:	9306      	str	r3, [sp, #24]
  2a:	f8cd c014 	str.w	ip, [sp, #20]
  2e:	f8cd e010 	str.w	lr, [sp, #16]
  32:	9003      	str	r0, [sp, #12]
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	9902      	ldr	r1, [sp, #8]
  3e:	9a01      	ldr	r2, [sp, #4]
  40:	f7ff fffe 	bl	0 <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE>
  44:	e7ff      	b.n	46 <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17h0ee0175b09549f7cE+0x46>
  46:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:26
        Ok(())
  48:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:27
    }
  4c:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
  50:	b010      	add	sp, #64	; 0x40
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3itm9write_all17h904795e48d26fb22E:

00000000 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E>:
_ZN8cortex_m3itm9write_all17h904795e48d26fb22E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:31
}

/// Writes a `buffer` to the ITM `port`
pub fn write_all(port: &mut Stim, buffer: &[u8]) {
   0:	b580      	push	{r7, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9013      	str	r0, [sp, #76]	; 0x4c
   c:	9114      	str	r1, [sp, #80]	; 0x50
   e:	9215      	str	r2, [sp, #84]	; 0x54
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:33
    unsafe {
        let mut len = buffer.len();
  10:	9814      	ldr	r0, [sp, #80]	; 0x50
  12:	9915      	ldr	r1, [sp, #84]	; 0x54
  14:	9312      	str	r3, [sp, #72]	; 0x48
  16:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  1a:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  1e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE>
  22:	9016      	str	r0, [sp, #88]	; 0x58
  24:	e7ff      	b.n	26 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x26>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:34
        let mut ptr = buffer.as_ptr();
  26:	9814      	ldr	r0, [sp, #80]	; 0x50
  28:	9915      	ldr	r1, [sp, #84]	; 0x54
  2a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E>
  2e:	9017      	str	r0, [sp, #92]	; 0x5c
  30:	e7ff      	b.n	32 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:36

        if len == 0 {
  32:	9816      	ldr	r0, [sp, #88]	; 0x58
  34:	2800      	cmp	r0, #0
  36:	d104      	bne.n	42 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x42>
  38:	e7ff      	b.n	3a <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x3a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:37
            return;
  3a:	e001      	b.n	40 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x40>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:73
            }
        }

        write_aligned(port, mem::transmute(slice::from_raw_parts(ptr, len)));
    }
}
  3c:	b01a      	add	sp, #104	; 0x68
  3e:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:37
            return;
  40:	e7fc      	b.n	3c <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x3c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:41
        if ptr as usize % 2 == 1 {
  42:	9817      	ldr	r0, [sp, #92]	; 0x5c
  44:	900f      	str	r0, [sp, #60]	; 0x3c
  46:	e7ff      	b.n	48 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x48>
  48:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4a:	07c1      	lsls	r1, r0, #31
  4c:	2900      	cmp	r1, #0
  4e:	d021      	beq.n	94 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x94>
  50:	e7ff      	b.n	52 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x52>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:42
            while !port.is_fifo_ready() {}
  52:	9813      	ldr	r0, [sp, #76]	; 0x4c
  54:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E>
  58:	900e      	str	r0, [sp, #56]	; 0x38
  5a:	e005      	b.n	68 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x68>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:43
            port.write_u8(*ptr);
  5c:	9813      	ldr	r0, [sp, #76]	; 0x4c
  5e:	9917      	ldr	r1, [sp, #92]	; 0x5c
  60:	7809      	ldrb	r1, [r1, #0]
  62:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E>
  66:	e004      	b.n	72 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:42
            while !port.is_fifo_ready() {}
  68:	980e      	ldr	r0, [sp, #56]	; 0x38
  6a:	07c1      	lsls	r1, r0, #31
  6c:	2900      	cmp	r1, #0
  6e:	d0f0      	beq.n	52 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x52>
  70:	e7f4      	b.n	5c <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:46
            ptr = ptr.offset(1);
  72:	9817      	ldr	r0, [sp, #92]	; 0x5c
  74:	2101      	movs	r1, #1
  76:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E>
  7a:	900d      	str	r0, [sp, #52]	; 0x34
  7c:	e7ff      	b.n	7e <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x7e>
  7e:	980d      	ldr	r0, [sp, #52]	; 0x34
  80:	9017      	str	r0, [sp, #92]	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:47
            len -= 1;
  82:	9916      	ldr	r1, [sp, #88]	; 0x58
  84:	1e4a      	subs	r2, r1, #1
  86:	2901      	cmp	r1, #1
  88:	920c      	str	r2, [sp, #48]	; 0x30
  8a:	d369      	bcc.n	160 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x160>
  8c:	e7ff      	b.n	8e <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x8e>
  8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  90:	9016      	str	r0, [sp, #88]	; 0x58
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:41
        if ptr as usize % 2 == 1 {
  92:	e7ff      	b.n	94 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x94>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:51
        if ptr as usize % 4 == 2 {
  94:	9817      	ldr	r0, [sp, #92]	; 0x5c
  96:	900b      	str	r0, [sp, #44]	; 0x2c
  98:	e7ff      	b.n	9a <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x9a>
  9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  9c:	f000 0103 	and.w	r1, r0, #3
  a0:	2902      	cmp	r1, #2
  a2:	d142      	bne.n	12a <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x12a>
  a4:	e7ff      	b.n	a6 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0xa6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:52
            if len > 1 {
  a6:	9816      	ldr	r0, [sp, #88]	; 0x58
  a8:	2802      	cmp	r0, #2
  aa:	d328      	bcc.n	fe <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0xfe>
  ac:	e7ff      	b.n	ae <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0xae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:54
                while !port.is_fifo_ready() {}
  ae:	9813      	ldr	r0, [sp, #76]	; 0x4c
  b0:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E>
  b4:	900a      	str	r0, [sp, #40]	; 0x28
  b6:	e007      	b.n	c8 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0xc8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:55
                port.write_u16(ptr::read(ptr as *const u16));
  b8:	9813      	ldr	r0, [sp, #76]	; 0x4c
  ba:	9917      	ldr	r1, [sp, #92]	; 0x5c
  bc:	9009      	str	r0, [sp, #36]	; 0x24
  be:	4608      	mov	r0, r1
  c0:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17h8d3faf75716dc6cbE>
  c4:	9008      	str	r0, [sp, #32]
  c6:	e004      	b.n	d2 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0xd2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:54
                while !port.is_fifo_ready() {}
  c8:	980a      	ldr	r0, [sp, #40]	; 0x28
  ca:	07c1      	lsls	r1, r0, #31
  cc:	2900      	cmp	r1, #0
  ce:	d0ee      	beq.n	ae <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0xae>
  d0:	e7f2      	b.n	b8 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0xb8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:55
                port.write_u16(ptr::read(ptr as *const u16));
  d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  d4:	9908      	ldr	r1, [sp, #32]
  d6:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E>
  da:	e7ff      	b.n	dc <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0xdc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:58
                ptr = ptr.offset(2);
  dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
  de:	2102      	movs	r1, #2
  e0:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E>
  e4:	9007      	str	r0, [sp, #28]
  e6:	e7ff      	b.n	e8 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0xe8>
  e8:	9807      	ldr	r0, [sp, #28]
  ea:	9017      	str	r0, [sp, #92]	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:59
                len -= 2;
  ec:	9916      	ldr	r1, [sp, #88]	; 0x58
  ee:	1e8a      	subs	r2, r1, #2
  f0:	2902      	cmp	r1, #2
  f2:	9206      	str	r2, [sp, #24]
  f4:	d33b      	bcc.n	16e <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x16e>
  f6:	e7ff      	b.n	f8 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0xf8>
  f8:	9806      	ldr	r0, [sp, #24]
  fa:	9016      	str	r0, [sp, #88]	; 0x58
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:51
        if ptr as usize % 4 == 2 {
  fc:	e015      	b.n	12a <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x12a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:61
                if len == 1 {
  fe:	9816      	ldr	r0, [sp, #88]	; 0x58
 100:	2801      	cmp	r0, #1
 102:	d111      	bne.n	128 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x128>
 104:	e7ff      	b.n	106 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x106>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:63
                    while !port.is_fifo_ready() {}
 106:	9813      	ldr	r0, [sp, #76]	; 0x4c
 108:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E>
 10c:	9005      	str	r0, [sp, #20]
 10e:	e005      	b.n	11c <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x11c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:64
                    port.write_u8(*ptr);
 110:	9813      	ldr	r0, [sp, #76]	; 0x4c
 112:	9917      	ldr	r1, [sp, #92]	; 0x5c
 114:	7809      	ldrb	r1, [r1, #0]
 116:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E>
 11a:	e004      	b.n	126 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x126>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:63
                    while !port.is_fifo_ready() {}
 11c:	9805      	ldr	r0, [sp, #20]
 11e:	07c1      	lsls	r1, r0, #31
 120:	2900      	cmp	r1, #0
 122:	d0f0      	beq.n	106 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x106>
 124:	e7f4      	b.n	110 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x110>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:61
                if len == 1 {
 126:	e7ff      	b.n	128 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x128>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:67
                return;
 128:	e78a      	b.n	40 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x40>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:71
        write_aligned(port, mem::transmute(slice::from_raw_parts(ptr, len)));
 12a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 12c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 12e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 130:	9004      	str	r0, [sp, #16]
 132:	4608      	mov	r0, r1
 134:	4611      	mov	r1, r2
 136:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E>
 13a:	9003      	str	r0, [sp, #12]
 13c:	9102      	str	r1, [sp, #8]
 13e:	e7ff      	b.n	140 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x140>
 140:	9803      	ldr	r0, [sp, #12]
 142:	9018      	str	r0, [sp, #96]	; 0x60
 144:	9902      	ldr	r1, [sp, #8]
 146:	9119      	str	r1, [sp, #100]	; 0x64
 148:	9918      	ldr	r1, [sp, #96]	; 0x60
 14a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 14c:	9101      	str	r1, [sp, #4]
 14e:	9200      	str	r2, [sp, #0]
 150:	e7ff      	b.n	152 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x152>
 152:	9804      	ldr	r0, [sp, #16]
 154:	9901      	ldr	r1, [sp, #4]
 156:	9a00      	ldr	r2, [sp, #0]
 158:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E>
 15c:	e7ff      	b.n	15e <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x15e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:73
}
 15e:	e76d      	b.n	3c <_ZN8cortex_m3itm9write_all17h904795e48d26fb22E+0x3c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:47
            len -= 1;
 160:	f240 0000 	movw	r0, #0
 164:	f2c0 0000 	movt	r0, #0
 168:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 16c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:59
                len -= 2;
 16e:	f240 0000 	movw	r0, #0
 172:	f2c0 0000 	movt	r0, #0
 176:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 17a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E:

00000000 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E>:
_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:89
/// itm::write_aligned(&itm.stim[0], &buffer);
///
/// // Or equivalently
/// itm::write_aligned(&itm.stim[0], &Aligned(*b"Hello, world!\n"));
/// ```
pub fn write_aligned(port: &mut Stim, buffer: &Aligned<A4, [u8]>) {
   0:	b580      	push	{r7, lr}
   2:	b09e      	sub	sp, #120	; 0x78
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9017      	str	r0, [sp, #92]	; 0x5c
   c:	9118      	str	r1, [sp, #96]	; 0x60
   e:	9219      	str	r2, [sp, #100]	; 0x64
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:91
    unsafe {
        let len = buffer.len();
  10:	9818      	ldr	r0, [sp, #96]	; 0x60
  12:	9919      	ldr	r1, [sp, #100]	; 0x64
  14:	9316      	str	r3, [sp, #88]	; 0x58
  16:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
  1a:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
  1e:	f7ff fffe 	bl	0 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE>
  22:	9013      	str	r0, [sp, #76]	; 0x4c
  24:	9112      	str	r1, [sp, #72]	; 0x48
  26:	e7ff      	b.n	28 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x28>
  28:	9813      	ldr	r0, [sp, #76]	; 0x4c
  2a:	9912      	ldr	r1, [sp, #72]	; 0x48
  2c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE>
  30:	901a      	str	r0, [sp, #104]	; 0x68
  32:	e7ff      	b.n	34 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x34>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:93

        if len == 0 {
  34:	981a      	ldr	r0, [sp, #104]	; 0x68
  36:	2800      	cmp	r0, #0
  38:	d103      	bne.n	42 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x42>
  3a:	e7ff      	b.n	3c <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x3c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:94
            return;
  3c:	e7ff      	b.n	3e <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x3e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:122
        if left == 1 {
            while !port.is_fifo_ready() {}
            port.write_u8(*ptr);
        }
    }
}
  3e:	b01e      	add	sp, #120	; 0x78
  40:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:97
        let split = len & !0b11;
  42:	981a      	ldr	r0, [sp, #104]	; 0x68
  44:	f020 0003 	bic.w	r0, r0, #3
  48:	901b      	str	r0, [sp, #108]	; 0x6c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:99
            port,
  4a:	9817      	ldr	r0, [sp, #92]	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:100
            slice::from_raw_parts(buffer.as_ptr() as *const u32, split >> 2),
  4c:	9918      	ldr	r1, [sp, #96]	; 0x60
  4e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  50:	9011      	str	r0, [sp, #68]	; 0x44
  52:	4608      	mov	r0, r1
  54:	4611      	mov	r1, r2
  56:	f7ff fffe 	bl	0 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE>
  5a:	9010      	str	r0, [sp, #64]	; 0x40
  5c:	910f      	str	r1, [sp, #60]	; 0x3c
  5e:	e7ff      	b.n	60 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x60>
  60:	9810      	ldr	r0, [sp, #64]	; 0x40
  62:	990f      	ldr	r1, [sp, #60]	; 0x3c
  64:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E>
  68:	900e      	str	r0, [sp, #56]	; 0x38
  6a:	e7ff      	b.n	6c <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x6c>
  6c:	980e      	ldr	r0, [sp, #56]	; 0x38
  6e:	991b      	ldr	r1, [sp, #108]	; 0x6c
  70:	0889      	lsrs	r1, r1, #2
  72:	900d      	str	r0, [sp, #52]	; 0x34
  74:	910c      	str	r1, [sp, #48]	; 0x30
  76:	e7ff      	b.n	78 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x78>
  78:	980d      	ldr	r0, [sp, #52]	; 0x34
  7a:	990c      	ldr	r1, [sp, #48]	; 0x30
  7c:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E>
  80:	900b      	str	r0, [sp, #44]	; 0x2c
  82:	910a      	str	r1, [sp, #40]	; 0x28
  84:	e7ff      	b.n	86 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x86>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:98
        write_words(
  86:	9811      	ldr	r0, [sp, #68]	; 0x44
  88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  8c:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E>
  90:	e7ff      	b.n	92 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x92>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:104
        let mut left = len & 0b11;
  92:	981a      	ldr	r0, [sp, #104]	; 0x68
  94:	f000 0003 	and.w	r0, r0, #3
  98:	901c      	str	r0, [sp, #112]	; 0x70
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:105
        let mut ptr = buffer.as_ptr().offset(split as isize);
  9a:	9818      	ldr	r0, [sp, #96]	; 0x60
  9c:	9919      	ldr	r1, [sp, #100]	; 0x64
  9e:	f7ff fffe 	bl	0 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h095b7cbe2f7912bcE>
  a2:	9009      	str	r0, [sp, #36]	; 0x24
  a4:	9108      	str	r1, [sp, #32]
  a6:	e7ff      	b.n	a8 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0xa8>
  a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  aa:	9908      	ldr	r1, [sp, #32]
  ac:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E>
  b0:	9007      	str	r0, [sp, #28]
  b2:	e7ff      	b.n	b4 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0xb4>
  b4:	991b      	ldr	r1, [sp, #108]	; 0x6c
  b6:	9807      	ldr	r0, [sp, #28]
  b8:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E>
  bc:	901d      	str	r0, [sp, #116]	; 0x74
  be:	e7ff      	b.n	c0 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0xc0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:108
        if left > 1 {
  c0:	981c      	ldr	r0, [sp, #112]	; 0x70
  c2:	2802      	cmp	r0, #2
  c4:	d328      	bcc.n	118 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x118>
  c6:	e7ff      	b.n	c8 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0xc8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:109
            while !port.is_fifo_ready() {}
  c8:	9817      	ldr	r0, [sp, #92]	; 0x5c
  ca:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E>
  ce:	9006      	str	r0, [sp, #24]
  d0:	e007      	b.n	e2 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0xe2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:110
            port.write_u16(ptr::read(ptr as *const u16));
  d2:	9817      	ldr	r0, [sp, #92]	; 0x5c
  d4:	991d      	ldr	r1, [sp, #116]	; 0x74
  d6:	9005      	str	r0, [sp, #20]
  d8:	4608      	mov	r0, r1
  da:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17h8d3faf75716dc6cbE>
  de:	9004      	str	r0, [sp, #16]
  e0:	e004      	b.n	ec <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0xec>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:109
            while !port.is_fifo_ready() {}
  e2:	9806      	ldr	r0, [sp, #24]
  e4:	07c1      	lsls	r1, r0, #31
  e6:	2900      	cmp	r1, #0
  e8:	d0ee      	beq.n	c8 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0xc8>
  ea:	e7f2      	b.n	d2 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0xd2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:110
            port.write_u16(ptr::read(ptr as *const u16));
  ec:	9805      	ldr	r0, [sp, #20]
  ee:	9904      	ldr	r1, [sp, #16]
  f0:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617ha46123526f61a190E>
  f4:	e7ff      	b.n	f6 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0xf6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:112
            ptr = ptr.offset(2);
  f6:	981d      	ldr	r0, [sp, #116]	; 0x74
  f8:	2102      	movs	r1, #2
  fa:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E>
  fe:	9003      	str	r0, [sp, #12]
 100:	e7ff      	b.n	102 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x102>
 102:	9803      	ldr	r0, [sp, #12]
 104:	901d      	str	r0, [sp, #116]	; 0x74
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:113
            left -= 2;
 106:	991c      	ldr	r1, [sp, #112]	; 0x70
 108:	1e8a      	subs	r2, r1, #2
 10a:	2902      	cmp	r1, #2
 10c:	9202      	str	r2, [sp, #8]
 10e:	d319      	bcc.n	144 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x144>
 110:	e7ff      	b.n	112 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x112>
 112:	9802      	ldr	r0, [sp, #8]
 114:	901c      	str	r0, [sp, #112]	; 0x70
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:108
        if left > 1 {
 116:	e7ff      	b.n	118 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x118>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:117
        if left == 1 {
 118:	981c      	ldr	r0, [sp, #112]	; 0x70
 11a:	2801      	cmp	r0, #1
 11c:	d111      	bne.n	142 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x142>
 11e:	e7ff      	b.n	120 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x120>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:118
            while !port.is_fifo_ready() {}
 120:	9817      	ldr	r0, [sp, #92]	; 0x5c
 122:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h0910e77457109ed6E>
 126:	9001      	str	r0, [sp, #4]
 128:	e005      	b.n	136 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x136>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:119
            port.write_u8(*ptr);
 12a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 12c:	991d      	ldr	r1, [sp, #116]	; 0x74
 12e:	7809      	ldrb	r1, [r1, #0]
 130:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817h63c3aec10ac6d931E>
 134:	e004      	b.n	140 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x140>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:118
            while !port.is_fifo_ready() {}
 136:	9801      	ldr	r0, [sp, #4]
 138:	07c1      	lsls	r1, r0, #31
 13a:	2900      	cmp	r1, #0
 13c:	d0f0      	beq.n	120 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x120>
 13e:	e7f4      	b.n	12a <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x12a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:117
        if left == 1 {
 140:	e7ff      	b.n	142 <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x142>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:122
}
 142:	e77c      	b.n	3e <_ZN8cortex_m3itm13write_aligned17hf9bf3a4356c9a142E+0x3e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:113
            left -= 2;
 144:	f240 0000 	movw	r0, #0
 148:	f2c0 0000 	movt	r0, #0
 14c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 150:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m3itm9write_fmt17h9971b06ae5d63283E:

00000000 <_ZN8cortex_m3itm9write_fmt17h9971b06ae5d63283E>:
_ZN8cortex_m3itm9write_fmt17h9971b06ae5d63283E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:125

/// Writes `fmt::Arguments` to the ITM `port`
pub fn write_fmt(port: &mut Stim, args: fmt::Arguments) {
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b08e      	sub	sp, #56	; 0x38
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9006      	str	r0, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:128
    use core::fmt::Write;

    Port(port).write_fmt(args).ok();
   c:	9806      	ldr	r0, [sp, #24]
   e:	9007      	str	r0, [sp, #28]
  10:	a808      	add	r0, sp, #32
  12:	4684      	mov	ip, r0
  14:	e891 41f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, lr}
  18:	e88c 41f0 	stmia.w	ip, {r4, r5, r6, r7, r8, lr}
  1c:	a907      	add	r1, sp, #28
  1e:	9005      	str	r0, [sp, #20]
  20:	4608      	mov	r0, r1
  22:	9905      	ldr	r1, [sp, #20]
  24:	9204      	str	r2, [sp, #16]
  26:	9303      	str	r3, [sp, #12]
  28:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm9write_fmt17h9971b06ae5d63283E>
  2c:	9002      	str	r0, [sp, #8]
  2e:	e7ff      	b.n	30 <_ZN8cortex_m3itm9write_fmt17h9971b06ae5d63283E+0x30>
  30:	9802      	ldr	r0, [sp, #8]
  32:	f000 0001 	and.w	r0, r0, #1
  36:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde2b6c8b7dc482f4E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m3itm9write_fmt17h9971b06ae5d63283E+0x3e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:129
}
  3e:	b00e      	add	sp, #56	; 0x38
  40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text._ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E:

00000000 <_ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E>:
_ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:132

/// Writes a string to the ITM `port`
pub fn write_str(port: &mut Stim, string: &str) {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:133
    write_all(port, string.as_bytes())
  10:	9807      	ldr	r0, [sp, #28]
  12:	9908      	ldr	r1, [sp, #32]
  14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  16:	910a      	str	r1, [sp, #40]	; 0x28
  18:	920b      	str	r2, [sp, #44]	; 0x2c
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  1a:	990a      	ldr	r1, [sp, #40]	; 0x28
  1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  1e:	910c      	str	r1, [sp, #48]	; 0x30
  20:	920d      	str	r2, [sp, #52]	; 0x34
  22:	990c      	ldr	r1, [sp, #48]	; 0x30
  24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
_ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:133
  26:	9306      	str	r3, [sp, #24]
  28:	f8cd c014 	str.w	ip, [sp, #20]
  2c:	f8cd e010 	str.w	lr, [sp, #16]
  30:	9003      	str	r0, [sp, #12]
  32:	9102      	str	r1, [sp, #8]
  34:	9201      	str	r2, [sp, #4]
  36:	e7ff      	b.n	38 <_ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E+0x38>
  38:	9803      	ldr	r0, [sp, #12]
  3a:	9902      	ldr	r1, [sp, #8]
  3c:	9a01      	ldr	r2, [sp, #4]
  3e:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E>
  42:	e7ff      	b.n	44 <_ZN8cortex_m3itm9write_str17hf086a14eaf2d5e30E+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:134
}
  44:	b00e      	add	sp, #56	; 0x38
  46:	bd80      	pop	{r7, pc}

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.3
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a4 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000232 l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
000002b7 l       .debug_str	00000000 
000002bc l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
00000311 l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
0000035f l       .debug_str	00000000 
0000036f l       .debug_str	00000000 
000003ae l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
000003f4 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
0000043c l       .debug_str	00000000 
00000446 l       .debug_str	00000000 
0000048c l       .debug_str	00000000 
0000049a l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000569 l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
000005d1 l       .debug_str	00000000 
00000639 l       .debug_str	00000000 
0000069e l       .debug_str	00000000 
00000705 l       .debug_str	00000000 
00000769 l       .debug_str	00000000 
0000076e l       .debug_str	00000000 
00000794 l       .debug_str	00000000 
000007b8 l       .debug_str	00000000 
000007dc l       .debug_str	00000000 
000007ff l       .debug_str	00000000 
00000801 l       .debug_str	00000000 
00000807 l       .debug_str	00000000 
0000080c l       .debug_str	00000000 
00000811 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
0000081d l       .debug_str	00000000 
00000824 l       .debug_str	00000000 
00000829 l       .debug_str	00000000 
0000082f l       .debug_str	00000000 
00000831 l       .debug_str	00000000 
00000836 l       .debug_str	00000000 
0000083a l       .debug_str	00000000 
00000848 l       .debug_str	00000000 
00000852 l       .debug_str	00000000 
00000856 l       .debug_str	00000000 
0000085e l       .debug_str	00000000 
00000866 l       .debug_str	00000000 
0000087a l       .debug_str	00000000 
00000886 l       .debug_str	00000000 
00000891 l       .debug_str	00000000 
00000898 l       .debug_str	00000000 
0000089e l       .debug_str	00000000 
000008a2 l       .debug_str	00000000 
000008a8 l       .debug_str	00000000 
000008ae l       .debug_str	00000000 
000008b1 l       .debug_str	00000000 
000008c0 l       .debug_str	00000000 
000008c7 l       .debug_str	00000000 
000008cb l       .debug_str	00000000 
000008d4 l       .debug_str	00000000 
000008e0 l       .debug_str	00000000 
000008f9 l       .debug_str	00000000 
000008fe l       .debug_str	00000000 
0000090f l       .debug_str	00000000 
00000919 l       .debug_str	00000000 
00000977 l       .debug_str	00000000 
00000982 l       .debug_str	00000000 
0000099f l       .debug_str	00000000 
000009a3 l       .debug_str	00000000 
000009ab l       .debug_str	00000000 
000009c2 l       .debug_str	00000000 
000009e6 l       .debug_str	00000000 
00000a02 l       .debug_str	00000000 
00000a07 l       .debug_str	00000000 
00000a10 l       .debug_str	00000000 
00000a17 l       .debug_str	00000000 
00000a30 l       .debug_str	00000000 
00000a3a l       .debug_str	00000000 
00000a54 l       .debug_str	00000000 
00000a5f l       .debug_str	00000000 
00000a73 l       .debug_str	00000000 
00000a7c l       .debug_str	00000000 
00000a87 l       .debug_str	00000000 
00000a93 l       .debug_str	00000000 
00000a99 l       .debug_str	00000000 
00000aa3 l       .debug_str	00000000 
00000aa9 l       .debug_str	00000000 
00000ab4 l       .debug_str	00000000 
00000abb l       .debug_str	00000000 
00000ac6 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.18bd3364b58a0004ae83345129b70841.0	00000001 .Lanon.18bd3364b58a0004ae83345129b70841.0
00000000 l     O .rodata..Lanon.18bd3364b58a0004ae83345129b70841.1	00000001 .Lanon.18bd3364b58a0004ae83345129b70841.1
00000000 l     O .rodata..Lanon.18bd3364b58a0004ae83345129b70841.10	00000006 .Lanon.18bd3364b58a0004ae83345129b70841.10
00000000 l     O .rodata..Lanon.18bd3364b58a0004ae83345129b70841.2	00000007 .Lanon.18bd3364b58a0004ae83345129b70841.2
00000000 l     O .rodata.cst4	00000004 .Lanon.18bd3364b58a0004ae83345129b70841.3
00000000 l     O .rodata..Lanon.18bd3364b58a0004ae83345129b70841.4	00000010 .Lanon.18bd3364b58a0004ae83345129b70841.4
00000000 l     O .rodata..Lanon.18bd3364b58a0004ae83345129b70841.5	0000000c .Lanon.18bd3364b58a0004ae83345129b70841.5
00000000 l     O .rodata..Lanon.18bd3364b58a0004ae83345129b70841.6	0000000a .Lanon.18bd3364b58a0004ae83345129b70841.6
00000000 l     O .rodata..Lanon.18bd3364b58a0004ae83345129b70841.7	00000003 .Lanon.18bd3364b58a0004ae83345129b70841.7
00000000 l     O .rodata..Lanon.18bd3364b58a0004ae83345129b70841.8	00000003 .Lanon.18bd3364b58a0004ae83345129b70841.8
00000000 l     O .rodata..Lanon.18bd3364b58a0004ae83345129b70841.9	00000009 .Lanon.18bd3364b58a0004ae83345129b70841.9
00000000 l     F .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E	00000068 _ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E
00000000 l     F .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E	00000068 _ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E
00000000 l     F .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE	00000068 _ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE
00000000 l    d  .text._ZN8cortex_m8register7control7Control4bits17h0f71866c844cd084E	00000000 .text._ZN8cortex_m8register7control7Control4bits17h0f71866c844cd084E
00000000 l    d  .text._ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E	00000000 .text._ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E
00000000 l    d  .text._ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E	00000000 .text._ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E
00000000 l    d  .text._ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE	00000000 .text._ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE
00000000 l    d  .text._ZN8cortex_m8register7control5Npriv13is_privileged17ha937f710568a0e96E	00000000 .text._ZN8cortex_m8register7control5Npriv13is_privileged17ha937f710568a0e96E
00000000 l    d  .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h5cdcf40c35d7901fE	00000000 .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h5cdcf40c35d7901fE
00000000 l    d  .text._ZN8cortex_m8register7control5Spsel6is_msp17h6a0220c5a977fd19E	00000000 .text._ZN8cortex_m8register7control5Spsel6is_msp17h6a0220c5a977fd19E
00000000 l    d  .text._ZN8cortex_m8register7control5Spsel6is_psp17hc548db11dae122f9E	00000000 .text._ZN8cortex_m8register7control5Spsel6is_psp17hc548db11dae122f9E
00000000 l    d  .text._ZN8cortex_m8register7control4Fpca9is_active17h0516d1ff989a9b3eE	00000000 .text._ZN8cortex_m8register7control4Fpca9is_active17h0516d1ff989a9b3eE
00000000 l    d  .text._ZN8cortex_m8register7control4Fpca13is_not_active17hbba0919c2a4cde6fE	00000000 .text._ZN8cortex_m8register7control4Fpca13is_not_active17hbba0919c2a4cde6fE
00000000 l    d  .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hd404bb42769c761fE	00000000 .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hd404bb42769c761fE
00000000 l    d  .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E	00000000 .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E
00000000 l    d  .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E	00000000 .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E
00000000 l    d  .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE	00000000 .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE
00000000 l    d  .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE	00000000 .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE
00000000 l    d  .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E	00000000 .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E
00000000 l    d  .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E	00000000 .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E
00000000 l    d  .rodata..Lanon.18bd3364b58a0004ae83345129b70841.4	00000000 .rodata..Lanon.18bd3364b58a0004ae83345129b70841.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65d69163f64827d9E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h9eb2e544de40d783E
00000000 g     F .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E	00000078 _ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E
00000000 g     F .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E	00000078 _ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E
00000000 g     F .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE	00000078 _ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE
00000000 g     F .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hd404bb42769c761fE	00000072 _ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hd404bb42769c761fE
00000000 g     F .text._ZN8cortex_m8register7control4Fpca13is_not_active17hbba0919c2a4cde6fE	00000028 _ZN8cortex_m8register7control4Fpca13is_not_active17hbba0919c2a4cde6fE
00000000 g     F .text._ZN8cortex_m8register7control4Fpca9is_active17h0516d1ff989a9b3eE	00000028 _ZN8cortex_m8register7control4Fpca9is_active17h0516d1ff989a9b3eE
00000000 g     F .text._ZN8cortex_m8register7control5Npriv13is_privileged17ha937f710568a0e96E	00000028 _ZN8cortex_m8register7control5Npriv13is_privileged17ha937f710568a0e96E
00000000 g     F .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h5cdcf40c35d7901fE	00000028 _ZN8cortex_m8register7control5Npriv15is_unprivileged17h5cdcf40c35d7901fE
00000000 g     F .text._ZN8cortex_m8register7control5Spsel6is_msp17h6a0220c5a977fd19E	00000028 _ZN8cortex_m8register7control5Spsel6is_msp17h6a0220c5a977fd19E
00000000 g     F .text._ZN8cortex_m8register7control5Spsel6is_psp17hc548db11dae122f9E	00000028 _ZN8cortex_m8register7control5Spsel6is_psp17hc548db11dae122f9E
00000000 g     F .text._ZN8cortex_m8register7control7Control4bits17h0f71866c844cd084E	00000010 _ZN8cortex_m8register7control7Control4bits17h0f71866c844cd084E
00000000 g     F .text._ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE	0000003a _ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE
00000000 g     F .text._ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E	0000003a _ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E
00000000 g     F .text._ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E	0000003a _ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E



Disassembly of section .text._ZN8cortex_m8register7control7Control4bits17h0f71866c844cd084E:

00000000 <_ZN8cortex_m8register7control7Control4bits17h0f71866c844cd084E>:
_ZN8cortex_m8register7control7Control4bits17h0f71866c844cd084E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:11
    bits: u32,
}

impl Control {
    /// Returns the contents of the register as raw bits
    pub fn bits(&self) -> u32 {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:12
        self.bits
   6:	9801      	ldr	r0, [sp, #4]
   8:	6800      	ldr	r0, [r0, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:13
    }
   a:	9100      	str	r1, [sp, #0]
   c:	b002      	add	sp, #8
   e:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E:

00000000 <_ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E>:
_ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:16

    /// Thread mode privilege level
    pub fn npriv(&self) -> Npriv {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <_ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0101 	and.w	r1, r0, #1
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2801      	cmp	r0, #1
  1e:	d104      	bne.n	2a <_ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E+0x2a>
  20:	e7ff      	b.n	22 <_ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E+0x22>
  22:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:18
            Npriv::Unprivileged
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
  28:	e003      	b.n	32 <_ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E+0x32>
  2a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:20
        } else {
            Npriv::Privileged
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
  30:	e7ff      	b.n	32 <_ZN8cortex_m8register7control7Control5npriv17hf6f3937695fde7d2E+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:22
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E:

00000000 <_ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E>:
_ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:25

    /// Currently active stack pointer
    pub fn spsel(&self) -> Spsel {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <_ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0102 	and.w	r1, r0, #2
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2802      	cmp	r0, #2
  1e:	d104      	bne.n	2a <_ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E+0x2a>
  20:	e7ff      	b.n	22 <_ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E+0x22>
  22:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:27
            Spsel::Psp
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
  28:	e003      	b.n	32 <_ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E+0x32>
  2a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:29
        } else {
            Spsel::Msp
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
  30:	e7ff      	b.n	32 <_ZN8cortex_m8register7control7Control5spsel17h637d00371178f145E+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:31
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE:

00000000 <_ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE>:
_ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:34

    /// Whether context floating-point is currently active
    pub fn fpca(&self) -> Fpca {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <_ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0104 	and.w	r1, r0, #4
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2804      	cmp	r0, #4
  1e:	d104      	bne.n	2a <_ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE+0x2a>
  20:	e7ff      	b.n	22 <_ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE+0x22>
  22:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:36
            Fpca::Active
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
  28:	e003      	b.n	32 <_ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE+0x32>
  2a:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:38
        } else {
            Fpca::NotActive
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
  30:	e7ff      	b.n	32 <_ZN8cortex_m8register7control7Control4fpca17h825636c4ac6469fdE+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:40
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control5Npriv13is_privileged17ha937f710568a0e96E:

00000000 <_ZN8cortex_m8register7control5Npriv13is_privileged17ha937f710568a0e96E>:
_ZN8cortex_m8register7control5Npriv13is_privileged17ha937f710568a0e96E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:54
    Unprivileged,
}

impl Npriv {
    /// Is in privileged thread mode?
    pub fn is_privileged(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:55
        *self == Npriv::Privileged
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Npriv13is_privileged17ha937f710568a0e96E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Npriv13is_privileged17ha937f710568a0e96E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:56
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17h5cdcf40c35d7901fE:

00000000 <_ZN8cortex_m8register7control5Npriv15is_unprivileged17h5cdcf40c35d7901fE>:
_ZN8cortex_m8register7control5Npriv15is_unprivileged17h5cdcf40c35d7901fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:59

    /// Is in unprivileged thread mode?
    pub fn is_unprivileged(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:60
        *self == Npriv::Unprivileged
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Npriv15is_unprivileged17h5cdcf40c35d7901fE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Npriv15is_unprivileged17h5cdcf40c35d7901fE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:61
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Spsel6is_msp17h6a0220c5a977fd19E:

00000000 <_ZN8cortex_m8register7control5Spsel6is_msp17h6a0220c5a977fd19E>:
_ZN8cortex_m8register7control5Spsel6is_msp17h6a0220c5a977fd19E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:75
    Psp,
}

impl Spsel {
    /// Is MSP the current stack pointer?
    pub fn is_msp(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:76
        *self == Spsel::Msp
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Spsel6is_msp17h6a0220c5a977fd19E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Spsel6is_msp17h6a0220c5a977fd19E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:77
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Spsel6is_psp17hc548db11dae122f9E:

00000000 <_ZN8cortex_m8register7control5Spsel6is_psp17hc548db11dae122f9E>:
_ZN8cortex_m8register7control5Spsel6is_psp17hc548db11dae122f9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:80

    /// Is PSP the current stack pointer?
    pub fn is_psp(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:81
        *self == Spsel::Psp
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Spsel6is_psp17hc548db11dae122f9E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Spsel6is_psp17hc548db11dae122f9E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:82
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control4Fpca9is_active17h0516d1ff989a9b3eE:

00000000 <_ZN8cortex_m8register7control4Fpca9is_active17h0516d1ff989a9b3eE>:
_ZN8cortex_m8register7control4Fpca9is_active17h0516d1ff989a9b3eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:96
    NotActive,
}

impl Fpca {
    /// Is a floating-point context active?
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:97
        *self == Fpca::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control4Fpca9is_active17h0516d1ff989a9b3eE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control4Fpca9is_active17h0516d1ff989a9b3eE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:98
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control4Fpca13is_not_active17hbba0919c2a4cde6fE:

00000000 <_ZN8cortex_m8register7control4Fpca13is_not_active17hbba0919c2a4cde6fE>:
_ZN8cortex_m8register7control4Fpca13is_not_active17hbba0919c2a4cde6fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:101

    /// Is a floating-point context not active?
    pub fn is_not_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:102
        *self == Fpca::NotActive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control4Fpca13is_not_active17hbba0919c2a4cde6fE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control4Fpca13is_not_active17hbba0919c2a4cde6fE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:103
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hd404bb42769c761fE:

00000000 <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hd404bb42769c761fE>:
_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hd404bb42769c761fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:6
    bits: u32,
   c:	9806      	ldr	r0, [sp, #24]
   e:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
  10:	9907      	ldr	r1, [sp, #28]
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1e:	f04f 0e07 	mov.w	lr, #7
  22:	9005      	str	r0, [sp, #20]
  24:	4660      	mov	r0, ip
  26:	f8dd c014 	ldr.w	ip, [sp, #20]
  2a:	9204      	str	r2, [sp, #16]
  2c:	4662      	mov	r2, ip
  2e:	9303      	str	r3, [sp, #12]
  30:	4673      	mov	r3, lr
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  36:	e7ff      	b.n	38 <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hd404bb42769c761fE+0x38>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:6
    bits: u32,
  38:	9808      	ldr	r0, [sp, #32]
  3a:	900b      	str	r0, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	4669      	mov	r1, sp
  46:	6008      	str	r0, [r1, #0]
  48:	f240 0100 	movw	r1, #0
  4c:	f2c0 0100 	movt	r1, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	2204      	movs	r2, #4
  54:	ab0b      	add	r3, sp, #44	; 0x2c
  56:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  5a:	9002      	str	r0, [sp, #8]
  5c:	e7ff      	b.n	5e <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hd404bb42769c761fE+0x5e>
  5e:	a809      	add	r0, sp, #36	; 0x24
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  64:	9001      	str	r0, [sp, #4]
  66:	e7ff      	b.n	68 <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hd404bb42769c761fE+0x68>
  68:	9801      	ldr	r0, [sp, #4]
  6a:	f000 0001 	and.w	r0, r0, #1
  6e:	b00c      	add	sp, #48	; 0x30
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E:

00000000 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E>:
_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:44
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E+0x58>
  46:	e7ff      	b.n	48 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17h19805f33dbdecf72E+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E:

00000000 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E>:
_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:44
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E+0x2c>
  20:	e7ff      	b.n	22 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E+0x4e>
  28:	e7ff      	b.n	2a <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	230a      	movs	r3, #10
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E+0x4c>
  4c:	e010      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	230c      	movs	r3, #12
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E+0x6e>
  6e:	e7ff      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17hd0f136742d78d7b4E+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE:

00000000 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE>:
_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:65
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE+0x58>
  46:	e7ff      	b.n	48 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h27e694fbcd681c9aE+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE:

00000000 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE>:
_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:65
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE+0x2c>
  20:	e7ff      	b.n	22 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE+0x4e>
  28:	e7ff      	b.n	2a <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2303      	movs	r3, #3
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE+0x4c>
  4c:	e010      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2303      	movs	r3, #3
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE+0x6e>
  6e:	e7ff      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17hca34e2429d300b3cE+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E:

00000000 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E>:
_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:86
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E+0x58>
  46:	e7ff      	b.n	48 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h0445cd0bfadb21a0E+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E:

00000000 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E>:
_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:86
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E+0x2c>
  20:	e7ff      	b.n	22 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E+0x4e>
  28:	e7ff      	b.n	2a <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E+0x4c>
  4c:	e010      	b.n	70 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2309      	movs	r3, #9
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E+0x6e>
  6e:	e7ff      	b.n	70 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h43382b7ffa6700d6E+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.4
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001df l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.3	00000018 .Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.3
00000000 l     O .rodata..Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.5	00000010 .Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.5
00000000 l     F .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E	0000004c _ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E
00000000 l    d  .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E	00000000 .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E
00000000 l    d  .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E	00000000 .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E
00000000 l    d  .rodata..Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.0	00000000 .rodata..Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.0
00000000 l    d  .rodata..Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.1	00000000 .rodata..Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.1
00000000 l    d  .rodata..Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.2	00000000 .rodata..Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.2
00000000 l    d  .rodata..Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.4	00000000 .rodata..Lanon.625cb1c99ed0f2e3e22e2b1f0cff6b4b.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7160b6abac7a3a12E
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hc1bd8b99f165c287E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h679aa538b45fbb48E
00000000         *UND*	00000000 .hidden _ZN4core3str23from_utf8_unchecked_mut17h3d220642914fa8e1E
00000000         *UND*	00000000 .hidden _ZN4core4char7convert18from_u32_unchecked17hf850087779a1072cE
00000000 g     F .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E	0000033a .hidden _ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17he6df1eebe45d4cd1E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E



Disassembly of section .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E:

00000000 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E>:
_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:436
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0c2      	sub	sp, #264	; 0x108
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9027      	str	r0, [sp, #156]	; 0x9c
   c:	9128      	str	r1, [sp, #160]	; 0xa0
   e:	9229      	str	r2, [sp, #164]	; 0xa4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:437
  10:	9827      	ldr	r0, [sp, #156]	; 0x9c
  12:	902a      	str	r0, [sp, #168]	; 0xa8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:440
  14:	982a      	ldr	r0, [sp, #168]	; 0xa8
  16:	2880      	cmp	r0, #128	; 0x80
  18:	9326      	str	r3, [sp, #152]	; 0x98
  1a:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  1e:	f8cd e090 	str.w	lr, [sp, #144]	; 0x90
  22:	d304      	bcc.n	2e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x2e>
  24:	e7ff      	b.n	26 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x26>
  26:	2000      	movs	r0, #0
  28:	f88d 00b1 	strb.w	r0, [sp, #177]	; 0xb1
  2c:	e005      	b.n	3a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x3a>
  2e:	9828      	ldr	r0, [sp, #160]	; 0xa0
  30:	9929      	ldr	r1, [sp, #164]	; 0xa4
  32:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E>
  36:	9023      	str	r0, [sp, #140]	; 0x8c
  38:	e005      	b.n	46 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x46>
  3a:	f89d 00b1 	ldrb.w	r0, [sp, #177]	; 0xb1
  3e:	07c0      	lsls	r0, r0, #31
  40:	2800      	cmp	r0, #0
  42:	d106      	bne.n	52 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x52>
  44:	e017      	b.n	76 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x76>
  46:	2001      	movs	r0, #1
  48:	9923      	ldr	r1, [sp, #140]	; 0x8c
  4a:	4388      	bics	r0, r1
  4c:	f88d 00b1 	strb.w	r0, [sp, #177]	; 0xb1
  50:	e7f3      	b.n	3a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x3a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:441
  52:	982a      	ldr	r0, [sp, #168]	; 0xa8
  54:	9928      	ldr	r1, [sp, #160]	; 0xa0
  56:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  58:	2300      	movs	r3, #0
  5a:	9022      	str	r0, [sp, #136]	; 0x88
  5c:	4608      	mov	r0, r1
  5e:	4611      	mov	r1, r2
  60:	461a      	mov	r2, r3
  62:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
  66:	9021      	str	r0, [sp, #132]	; 0x84
  68:	e7ff      	b.n	6a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x6a>
  6a:	9822      	ldr	r0, [sp, #136]	; 0x88
  6c:	9921      	ldr	r1, [sp, #132]	; 0x84
  6e:	7008      	strb	r0, [r1, #0]
  70:	2201      	movs	r2, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:442
  72:	922b      	str	r2, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:440
  74:	e14c      	b.n	310 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x310>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:443
  76:	982a      	ldr	r0, [sp, #168]	; 0xa8
  78:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
  7c:	d304      	bcc.n	88 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x88>
  7e:	e7ff      	b.n	80 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x80>
  80:	2000      	movs	r0, #0
  82:	f88d 00b2 	strb.w	r0, [sp, #178]	; 0xb2
  86:	e005      	b.n	94 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x94>
  88:	9828      	ldr	r0, [sp, #160]	; 0xa0
  8a:	9929      	ldr	r1, [sp, #164]	; 0xa4
  8c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE>
  90:	9020      	str	r0, [sp, #128]	; 0x80
  92:	e005      	b.n	a0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0xa0>
  94:	f89d 00b2 	ldrb.w	r0, [sp, #178]	; 0xb2
  98:	07c0      	lsls	r0, r0, #31
  9a:	2800      	cmp	r0, #0
  9c:	d108      	bne.n	b0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0xb0>
  9e:	e02e      	b.n	fe <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0xfe>
  a0:	2000      	movs	r0, #0
  a2:	9920      	ldr	r1, [sp, #128]	; 0x80
  a4:	2901      	cmp	r1, #1
  a6:	bf88      	it	hi
  a8:	2001      	movhi	r0, #1
  aa:	f88d 00b2 	strb.w	r0, [sp, #178]	; 0xb2
  ae:	e7f1      	b.n	94 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x94>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:444
  b0:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b2:	f3c0 1084 	ubfx	r0, r0, #6, #5
  b6:	9928      	ldr	r1, [sp, #160]	; 0xa0
  b8:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  ba:	2300      	movs	r3, #0
  bc:	901f      	str	r0, [sp, #124]	; 0x7c
  be:	4608      	mov	r0, r1
  c0:	4611      	mov	r1, r2
  c2:	461a      	mov	r2, r3
  c4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
  c8:	901e      	str	r0, [sp, #120]	; 0x78
  ca:	e7ff      	b.n	cc <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0xcc>
  cc:	981f      	ldr	r0, [sp, #124]	; 0x7c
  ce:	f040 01c0 	orr.w	r1, r0, #192	; 0xc0
  d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  d4:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:445
  d6:	992a      	ldr	r1, [sp, #168]	; 0xa8
  d8:	f001 013f 	and.w	r1, r1, #63	; 0x3f
  dc:	9828      	ldr	r0, [sp, #160]	; 0xa0
  de:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  e0:	2201      	movs	r2, #1
  e2:	911d      	str	r1, [sp, #116]	; 0x74
  e4:	4619      	mov	r1, r3
  e6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
  ea:	901c      	str	r0, [sp, #112]	; 0x70
  ec:	e7ff      	b.n	ee <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0xee>
  ee:	981d      	ldr	r0, [sp, #116]	; 0x74
  f0:	f040 0180 	orr.w	r1, r0, #128	; 0x80
  f4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  f6:	7011      	strb	r1, [r2, #0]
  f8:	2102      	movs	r1, #2
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:446
  fa:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:443
  fc:	e107      	b.n	30e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x30e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:447
  fe:	982a      	ldr	r0, [sp, #168]	; 0xa8
 100:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 104:	d304      	bcc.n	110 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x110>
 106:	e7ff      	b.n	108 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x108>
 108:	2000      	movs	r0, #0
 10a:	f88d 00b3 	strb.w	r0, [sp, #179]	; 0xb3
 10e:	e005      	b.n	11c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x11c>
 110:	9828      	ldr	r0, [sp, #160]	; 0xa0
 112:	9929      	ldr	r1, [sp, #164]	; 0xa4
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE>
 118:	901b      	str	r0, [sp, #108]	; 0x6c
 11a:	e005      	b.n	128 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x128>
 11c:	f89d 00b3 	ldrb.w	r0, [sp, #179]	; 0xb3
 120:	07c0      	lsls	r0, r0, #31
 122:	2800      	cmp	r0, #0
 124:	d108      	bne.n	138 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x138>
 126:	e03f      	b.n	1a8 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x1a8>
 128:	2000      	movs	r0, #0
 12a:	991b      	ldr	r1, [sp, #108]	; 0x6c
 12c:	2902      	cmp	r1, #2
 12e:	bf88      	it	hi
 130:	2001      	movhi	r0, #1
 132:	f88d 00b3 	strb.w	r0, [sp, #179]	; 0xb3
 136:	e7f1      	b.n	11c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x11c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:448
 138:	982a      	ldr	r0, [sp, #168]	; 0xa8
 13a:	f3c0 3003 	ubfx	r0, r0, #12, #4
 13e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 140:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 142:	2300      	movs	r3, #0
 144:	901a      	str	r0, [sp, #104]	; 0x68
 146:	4608      	mov	r0, r1
 148:	4611      	mov	r1, r2
 14a:	461a      	mov	r2, r3
 14c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
 150:	9019      	str	r0, [sp, #100]	; 0x64
 152:	e7ff      	b.n	154 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x154>
 154:	981a      	ldr	r0, [sp, #104]	; 0x68
 156:	f040 01e0 	orr.w	r1, r0, #224	; 0xe0
 15a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 15c:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:449
 15e:	992a      	ldr	r1, [sp, #168]	; 0xa8
 160:	f3c1 1185 	ubfx	r1, r1, #6, #6
 164:	9828      	ldr	r0, [sp, #160]	; 0xa0
 166:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 168:	2201      	movs	r2, #1
 16a:	9118      	str	r1, [sp, #96]	; 0x60
 16c:	4619      	mov	r1, r3
 16e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
 172:	9017      	str	r0, [sp, #92]	; 0x5c
 174:	e7ff      	b.n	176 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x176>
 176:	9818      	ldr	r0, [sp, #96]	; 0x60
 178:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 17c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 17e:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:450
 180:	992a      	ldr	r1, [sp, #168]	; 0xa8
 182:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 186:	9828      	ldr	r0, [sp, #160]	; 0xa0
 188:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 18a:	2202      	movs	r2, #2
 18c:	9116      	str	r1, [sp, #88]	; 0x58
 18e:	4619      	mov	r1, r3
 190:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
 194:	9015      	str	r0, [sp, #84]	; 0x54
 196:	e7ff      	b.n	198 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x198>
 198:	9816      	ldr	r0, [sp, #88]	; 0x58
 19a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 19e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 1a0:	7011      	strb	r1, [r2, #0]
 1a2:	2103      	movs	r1, #3
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:451
 1a4:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:447
 1a6:	e0b1      	b.n	30c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x30c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:452
 1a8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1aa:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1ac:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE>
 1b0:	9014      	str	r0, [sp, #80]	; 0x50
 1b2:	e7ff      	b.n	1b4 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x1b4>
 1b4:	9814      	ldr	r0, [sp, #80]	; 0x50
 1b6:	2804      	cmp	r0, #4
 1b8:	d349      	bcc.n	24e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x24e>
 1ba:	e7ff      	b.n	1bc <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x1bc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:453
 1bc:	982a      	ldr	r0, [sp, #168]	; 0xa8
 1be:	f3c0 4082 	ubfx	r0, r0, #18, #3
 1c2:	9928      	ldr	r1, [sp, #160]	; 0xa0
 1c4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 1c6:	2300      	movs	r3, #0
 1c8:	9013      	str	r0, [sp, #76]	; 0x4c
 1ca:	4608      	mov	r0, r1
 1cc:	4611      	mov	r1, r2
 1ce:	461a      	mov	r2, r3
 1d0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
 1d4:	9012      	str	r0, [sp, #72]	; 0x48
 1d6:	e7ff      	b.n	1d8 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x1d8>
 1d8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 1da:	f040 01f0 	orr.w	r1, r0, #240	; 0xf0
 1de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 1e0:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:454
 1e2:	992a      	ldr	r1, [sp, #168]	; 0xa8
 1e4:	f3c1 3105 	ubfx	r1, r1, #12, #6
 1e8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1ea:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1ec:	2201      	movs	r2, #1
 1ee:	9111      	str	r1, [sp, #68]	; 0x44
 1f0:	4619      	mov	r1, r3
 1f2:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
 1f6:	9010      	str	r0, [sp, #64]	; 0x40
 1f8:	e7ff      	b.n	1fa <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x1fa>
 1fa:	9811      	ldr	r0, [sp, #68]	; 0x44
 1fc:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 200:	9a10      	ldr	r2, [sp, #64]	; 0x40
 202:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:455
 204:	992a      	ldr	r1, [sp, #168]	; 0xa8
 206:	f3c1 1185 	ubfx	r1, r1, #6, #6
 20a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 20c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 20e:	2202      	movs	r2, #2
 210:	910f      	str	r1, [sp, #60]	; 0x3c
 212:	4619      	mov	r1, r3
 214:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
 218:	900e      	str	r0, [sp, #56]	; 0x38
 21a:	e7ff      	b.n	21c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x21c>
 21c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 21e:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 222:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 224:	7011      	strb	r1, [r2, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:456
 226:	992a      	ldr	r1, [sp, #168]	; 0xa8
 228:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 22c:	9828      	ldr	r0, [sp, #160]	; 0xa0
 22e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 230:	2203      	movs	r2, #3
 232:	910d      	str	r1, [sp, #52]	; 0x34
 234:	4619      	mov	r1, r3
 236:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
 23a:	900c      	str	r0, [sp, #48]	; 0x30
 23c:	e7ff      	b.n	23e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x23e>
 23e:	980d      	ldr	r0, [sp, #52]	; 0x34
 240:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 244:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 246:	7011      	strb	r1, [r2, #0]
 248:	2104      	movs	r1, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:457
 24a:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:447
 24c:	e05e      	b.n	30c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x30c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:460
 24e:	982a      	ldr	r0, [sp, #168]	; 0xa8
 250:	f7ff fffe 	bl	0 <_ZN4core4char7convert18from_u32_unchecked17hf850087779a1072cE>
 254:	900b      	str	r0, [sp, #44]	; 0x2c
 256:	e7ff      	b.n	258 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x258>
 258:	980b      	ldr	r0, [sp, #44]	; 0x2c
 25a:	f7ff fffe 	bl	0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E>
 25e:	903c      	str	r0, [sp, #240]	; 0xf0
 260:	e7ff      	b.n	262 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x262>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:462
 262:	9828      	ldr	r0, [sp, #160]	; 0xa0
 264:	9929      	ldr	r1, [sp, #164]	; 0xa4
 266:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE>
 26a:	903d      	str	r0, [sp, #244]	; 0xf4
 26c:	e7ff      	b.n	26e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x26e>
 26e:	a83c      	add	r0, sp, #240	; 0xf0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:459
 270:	9039      	str	r0, [sp, #228]	; 0xe4
 272:	a82a      	add	r0, sp, #168	; 0xa8
 274:	903a      	str	r0, [sp, #232]	; 0xe8
 276:	a83d      	add	r0, sp, #244	; 0xf4
 278:	903b      	str	r0, [sp, #236]	; 0xec
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/lib.rs:1
//! Low level access to Cortex-M processors
 27a:	9839      	ldr	r0, [sp, #228]	; 0xe4
 27c:	903e      	str	r0, [sp, #248]	; 0xf8
 27e:	983a      	ldr	r0, [sp, #232]	; 0xe8
 280:	903f      	str	r0, [sp, #252]	; 0xfc
 282:	983b      	ldr	r0, [sp, #236]	; 0xec
 284:	9040      	str	r0, [sp, #256]	; 0x100
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:460
 286:	983e      	ldr	r0, [sp, #248]	; 0xf8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 288:	f240 0100 	movw	r1, #0
 28c:	f2c0 0100 	movt	r1, #0
 290:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E>
 294:	900a      	str	r0, [sp, #40]	; 0x28
 296:	9109      	str	r1, [sp, #36]	; 0x24
 298:	e7ff      	b.n	29a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x29a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:461
 29a:	983f      	ldr	r0, [sp, #252]	; 0xfc
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 29c:	f240 0100 	movw	r1, #0
 2a0:	f2c0 0100 	movt	r1, #0
 2a4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h3c6721baf6e6906bE>
 2a8:	9008      	str	r0, [sp, #32]
 2aa:	9107      	str	r1, [sp, #28]
 2ac:	e7ff      	b.n	2ae <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x2ae>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:462
 2ae:	9840      	ldr	r0, [sp, #256]	; 0x100
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 2b0:	f240 0100 	movw	r1, #0
 2b4:	f2c0 0100 	movt	r1, #0
 2b8:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E>
 2bc:	9006      	str	r0, [sp, #24]
 2be:	9105      	str	r1, [sp, #20]
 2c0:	e7ff      	b.n	2c2 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x2c2>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:459
 2c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 2c4:	9033      	str	r0, [sp, #204]	; 0xcc
 2c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 2c8:	9134      	str	r1, [sp, #208]	; 0xd0
 2ca:	9a08      	ldr	r2, [sp, #32]
 2cc:	9235      	str	r2, [sp, #212]	; 0xd4
 2ce:	9b07      	ldr	r3, [sp, #28]
 2d0:	9336      	str	r3, [sp, #216]	; 0xd8
 2d2:	f8dd c018 	ldr.w	ip, [sp, #24]
 2d6:	f8cd c0dc 	str.w	ip, [sp, #220]	; 0xdc
 2da:	f8dd e014 	ldr.w	lr, [sp, #20]
 2de:	f8cd e0e0 	str.w	lr, [sp, #224]	; 0xe0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
 2e2:	466c      	mov	r4, sp
 2e4:	2503      	movs	r5, #3
 2e6:	6025      	str	r5, [r4, #0]
 2e8:	f240 0100 	movw	r1, #0
 2ec:	f2c0 0100 	movt	r1, #0
 2f0:	a82d      	add	r0, sp, #180	; 0xb4
 2f2:	ab33      	add	r3, sp, #204	; 0xcc
 2f4:	462a      	mov	r2, r5
 2f6:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h679aa538b45fbb48E>
 2fa:	e7ff      	b.n	2 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x2>
 2fc:	f240 0100 	movw	r1, #0
 300:	f2c0 0100 	movt	r1, #0
 304:	a82d      	add	r0, sp, #180	; 0xb4
 306:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 30a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:443
 30c:	e7ff      	b.n	30e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x30e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:440
 30e:	e7ff      	b.n	310 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x310>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:464
 310:	9828      	ldr	r0, [sp, #160]	; 0xa0
 312:	9929      	ldr	r1, [sp, #164]	; 0xa4
 314:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 316:	9241      	str	r2, [sp, #260]	; 0x104
 318:	9a41      	ldr	r2, [sp, #260]	; 0x104
 31a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17he6df1eebe45d4cd1E>
 31e:	9004      	str	r0, [sp, #16]
 320:	9103      	str	r1, [sp, #12]
 322:	e7ff      	b.n	324 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x324>
 324:	9804      	ldr	r0, [sp, #16]
 326:	9903      	ldr	r1, [sp, #12]
 328:	f7ff fffe 	bl	0 <_ZN4core3str23from_utf8_unchecked_mut17h3d220642914fa8e1E>
 32c:	9002      	str	r0, [sp, #8]
 32e:	9101      	str	r1, [sp, #4]
 330:	e7ff      	b.n	332 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817h5b3603ccf0fc15c5E+0x332>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:466
 332:	9802      	ldr	r0, [sp, #8]
 334:	9901      	ldr	r1, [sp, #4]
 336:	b042      	add	sp, #264	; 0x108
 338:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E:

00000000 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E>:
_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:359
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:360
   6:	9801      	ldr	r0, [sp, #4]
   8:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:361
   a:	9803      	ldr	r0, [sp, #12]
   c:	287f      	cmp	r0, #127	; 0x7f
   e:	9100      	str	r1, [sp, #0]
  10:	d803      	bhi.n	1a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x1a>
  12:	e7ff      	b.n	14 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x14>
  14:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:362
  16:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:361
  18:	e015      	b.n	46 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x46>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:363
  1a:	9803      	ldr	r0, [sp, #12]
  1c:	2100      	movs	r1, #0
  1e:	ebb1 2fd0 	cmp.w	r1, r0, lsr #11
  22:	d103      	bne.n	2c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x2c>
  24:	e7ff      	b.n	26 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x26>
  26:	2002      	movs	r0, #2
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:364
  28:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:363
  2a:	e00b      	b.n	44 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:365
  2c:	f8bd 000e 	ldrh.w	r0, [sp, #14]
  30:	2800      	cmp	r0, #0
  32:	d103      	bne.n	3c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x3c>
  34:	e7ff      	b.n	36 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x36>
  36:	2003      	movs	r0, #3
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:366
  38:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:365
  3a:	e002      	b.n	42 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x42>
  3c:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:368
  3e:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:365
  40:	e7ff      	b.n	42 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x42>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:363
  42:	e7ff      	b.n	44 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:361
  44:	e7ff      	b.n	46 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h8cdb8bff2cea8537E+0x46>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/char/methods.rs:370
  46:	9802      	ldr	r0, [sp, #8]
  48:	b004      	add	sp, #16
  4a:	4770      	bx	lr

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.5
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000016d l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
00000252 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
000002a0 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
0000031c l       .debug_str	00000000 
00000353 l       .debug_str	00000000 
00000384 l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
00000420 l       .debug_str	00000000 
00000462 l       .debug_str	00000000 
000004a5 l       .debug_str	00000000 
000004e6 l       .debug_str	00000000 
00000520 l       .debug_str	00000000 
00000572 l       .debug_str	00000000 
000005e5 l       .debug_str	00000000 
00000625 l       .debug_str	00000000 
0000065f l       .debug_str	00000000 
000006b2 l       .debug_str	00000000 
000006b8 l       .debug_str	00000000 
000006cc l       .debug_str	00000000 
000006df l       .debug_str	00000000 
0000071d l       .debug_str	00000000 
0000072b l       .debug_str	00000000 
0000076e l       .debug_str	00000000 
00000780 l       .debug_str	00000000 
0000078b l       .debug_str	00000000 
000007ae l       .debug_str	00000000 
00000821 l       .debug_str	00000000 
00000832 l       .debug_str	00000000 
0000083d l       .debug_str	00000000 
00000861 l       .debug_str	00000000 
000008a5 l       .debug_str	00000000 
000008b8 l       .debug_str	00000000 
000008fc l       .debug_str	00000000 
0000090e l       .debug_str	00000000 
00000913 l       .debug_str	00000000 
00000917 l       .debug_str	00000000 
00000929 l       .debug_str	00000000 
0000093a l       .debug_str	00000000 
00000978 l       .debug_str	00000000 
00000984 l       .debug_str	00000000 
000009c7 l       .debug_str	00000000 
000009d7 l       .debug_str	00000000 
000009e0 l       .debug_str	00000000 
00000a01 l       .debug_str	00000000 
00000a74 l       .debug_str	00000000 
00000a83 l       .debug_str	00000000 
00000a8c l       .debug_str	00000000 
00000aae l       .debug_str	00000000 
00000af2 l       .debug_str	00000000 
00000b03 l       .debug_str	00000000 
00000b47 l       .debug_str	00000000 
00000b57 l       .debug_str	00000000 
00000b5b l       .debug_str	00000000 
00000b6d l       .debug_str	00000000 
00000b7e l       .debug_str	00000000 
00000bbc l       .debug_str	00000000 
00000bc8 l       .debug_str	00000000 
00000c0b l       .debug_str	00000000 
00000c1b l       .debug_str	00000000 
00000c24 l       .debug_str	00000000 
00000c45 l       .debug_str	00000000 
00000cb8 l       .debug_str	00000000 
00000cc7 l       .debug_str	00000000 
00000cd0 l       .debug_str	00000000 
00000cf2 l       .debug_str	00000000 
00000d36 l       .debug_str	00000000 
00000d47 l       .debug_str	00000000 
00000d8b l       .debug_str	00000000 
00000d9b l       .debug_str	00000000 
00000dcb l       .debug_str	00000000 
00000dde l       .debug_str	00000000 
00000de1 l       .debug_str	00000000 
00000e11 l       .debug_str	00000000 
00000e23 l       .debug_str	00000000 
00000e54 l       .debug_str	00000000 
00000e67 l       .debug_str	00000000 
00000e98 l       .debug_str	00000000 
00000eac l       .debug_str	00000000 
00000edd l       .debug_str	00000000 
00000ef1 l       .debug_str	00000000 
00000f27 l       .debug_str	00000000 
00000f42 l       .debug_str	00000000 
00000f7c l       .debug_str	00000000 
00000f9b l       .debug_str	00000000 
00000fd7 l       .debug_str	00000000 
0000101d l       .debug_str	00000000 
00001025 l       .debug_str	00000000 
0000102d l       .debug_str	00000000 
00001076 l       .debug_str	00000000 
00001081 l       .debug_str	00000000 
000010cc l       .debug_str	00000000 
000010d6 l       .debug_str	00000000 
00001121 l       .debug_str	00000000 
0000112d l       .debug_str	00000000 
00001138 l       .debug_str	00000000 
0000115e l       .debug_str	00000000 
0000116a l       .debug_str	00000000 
00001190 l       .debug_str	00000000 
0000119a l       .debug_str	00000000 
000011c0 l       .debug_str	00000000 
000011ca l       .debug_str	00000000 
000011f1 l       .debug_str	00000000 
000011fe l       .debug_str	00000000 
00001202 l       .debug_str	00000000 
00001206 l       .debug_str	00000000 
00001208 l       .debug_str	00000000 
0000120a l       .debug_str	00000000 
00001210 l       .debug_str	00000000 
00001214 l       .debug_str	00000000 
00001216 l       .debug_str	00000000 
00001221 l       .debug_str	00000000 
00001223 l       .debug_str	00000000 
00001225 l       .debug_str	00000000 
00001229 l       .debug_str	00000000 
0000122f l       .debug_str	00000000 
0000123c l       .debug_str	00000000 
00001240 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E	00000106 _ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E
00000000 l    d  .text._ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE	00000000 .text._ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE
00000000 l    d  .text._ZN4core3ptr13read_volatile17ha609d44067d8cf98E	00000000 .text._ZN4core3ptr13read_volatile17ha609d44067d8cf98E
00000000 l    d  .text._ZN4core3ptr14write_volatile17haf68558e9a738ba2E	00000000 .text._ZN4core3ptr14write_volatile17haf68558e9a738ba2E
00000000 l    d  .text._ZN4core3ptr14write_volatile17hc58e0b97fb78427bE	00000000 .text._ZN4core3ptr14write_volatile17hc58e0b97fb78427bE
00000000 l    d  .text._ZN4core3ptr14write_volatile17he7df5ccc103f8377E	00000000 .text._ZN4core3ptr14write_volatile17he7df5ccc103f8377E
00000000 l    d  .text._ZN4core3ptr19swap_nonoverlapping17h88a7438752039411E	00000000 .text._ZN4core3ptr19swap_nonoverlapping17h88a7438752039411E
00000000 l    d  .text._ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E	00000000 .text._ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E
00000000 l    d  .text._ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E	00000000 .text._ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h3f10df16483a64d3E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h3f10df16483a64d3E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h842247ee362ce15dE	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h842247ee362ce15dE
00000000 l    d  .text._ZN4core3ptr4read17h63dbce8b7feab694E	00000000 .text._ZN4core3ptr4read17h63dbce8b7feab694E
00000000 l    d  .text._ZN4core3ptr4read17h8d3faf75716dc6cbE	00000000 .text._ZN4core3ptr4read17h8d3faf75716dc6cbE
00000000 l    d  .text._ZN4core3ptr4read17h9d83256ce1fdac24E	00000000 .text._ZN4core3ptr4read17h9d83256ce1fdac24E
00000000 l    d  .text._ZN4core3ptr5write17h436dae5d3430eadaE	00000000 .text._ZN4core3ptr5write17h436dae5d3430eadaE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h668a9486df73bce9E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17haec00403143b6917E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h033cda7c0b223844E
00000000         *UND*	00000000 _ZN4core3mem7size_of17hd475eb8c4909aec1E
00000000 g     F .text._ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE	0000001a _ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE
00000000 g     F .text._ZN4core3ptr13read_volatile17ha609d44067d8cf98E	0000001e _ZN4core3ptr13read_volatile17ha609d44067d8cf98E
00000000 g     F .text._ZN4core3ptr14write_volatile17haf68558e9a738ba2E	0000001e _ZN4core3ptr14write_volatile17haf68558e9a738ba2E
00000000 g     F .text._ZN4core3ptr14write_volatile17hc58e0b97fb78427bE	0000001a _ZN4core3ptr14write_volatile17hc58e0b97fb78427bE
00000000 g     F .text._ZN4core3ptr14write_volatile17he7df5ccc103f8377E	0000001e _ZN4core3ptr14write_volatile17he7df5ccc103f8377E
00000000 g     F .text._ZN4core3ptr19swap_nonoverlapping17h88a7438752039411E	00000042 _ZN4core3ptr19swap_nonoverlapping17h88a7438752039411E
00000000 g     F .text._ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E	00000054 _ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h3f10df16483a64d3E	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h3f10df16483a64d3E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h842247ee362ce15dE	00000024 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h842247ee362ce15dE
00000000 g     F .text._ZN4core3ptr4read17h63dbce8b7feab694E	00000042 _ZN4core3ptr4read17h63dbce8b7feab694E
00000000 g     F .text._ZN4core3ptr4read17h8d3faf75716dc6cbE	00000050 _ZN4core3ptr4read17h8d3faf75716dc6cbE
00000000 g     F .text._ZN4core3ptr4read17h9d83256ce1fdac24E	00000042 _ZN4core3ptr4read17h9d83256ce1fdac24E
00000000 g     F .text._ZN4core3ptr5write17h436dae5d3430eadaE	00000018 _ZN4core3ptr5write17h436dae5d3430eadaE



Disassembly of section .text._ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE:

00000000 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE>:
_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:870
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:871
   6:	9802      	ldr	r0, [sp, #8]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9003      	str	r0, [sp, #12]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9101      	str	r1, [sp, #4]
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3ptr13read_volatile17h4ad98894a8cb77ecE+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:872
  14:	9800      	ldr	r0, [sp, #0]
  16:	b004      	add	sp, #16
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr13read_volatile17ha609d44067d8cf98E:

00000000 <_ZN4core3ptr13read_volatile17ha609d44067d8cf98E>:
_ZN4core3ptr13read_volatile17ha609d44067d8cf98E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:870
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:871
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	f88d 000f 	strb.w	r0, [sp, #15]
   e:	f89d 000f 	ldrb.w	r0, [sp, #15]
  12:	9101      	str	r1, [sp, #4]
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3ptr13read_volatile17ha609d44067d8cf98E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:872
  18:	9800      	ldr	r0, [sp, #0]
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17haf68558e9a738ba2E:

00000000 <_ZN4core3ptr14write_volatile17haf68558e9a738ba2E>:
_ZN4core3ptr14write_volatile17haf68558e9a738ba2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:938
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:939
   c:	9802      	ldr	r0, [sp, #8]
   e:	f89d 100f 	ldrb.w	r1, [sp, #15]
  12:	7001      	strb	r1, [r0, #0]
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN4core3ptr14write_volatile17haf68558e9a738ba2E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:940
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17hc58e0b97fb78427bE:

00000000 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE>:
_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:938
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:939
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3ptr14write_volatile17hc58e0b97fb78427bE+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:940
  16:	b004      	add	sp, #16
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17he7df5ccc103f8377E:

00000000 <_ZN4core3ptr14write_volatile17he7df5ccc103f8377E>:
_ZN4core3ptr14write_volatile17he7df5ccc103f8377E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:938
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f8ad 100e 	strh.w	r1, [sp, #14]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:939
   c:	9802      	ldr	r0, [sp, #8]
   e:	f8bd 100e 	ldrh.w	r1, [sp, #14]
  12:	8001      	strh	r1, [r0, #0]
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN4core3ptr14write_volatile17he7df5ccc103f8377E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:940
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr19swap_nonoverlapping17h88a7438752039411E:

00000000 <_ZN4core3ptr19swap_nonoverlapping17h88a7438752039411E>:
_ZN4core3ptr19swap_nonoverlapping17h88a7438752039411E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:349
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:350
  10:	9804      	ldr	r0, [sp, #16]
  12:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:351
  14:	9805      	ldr	r0, [sp, #20]
  16:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:352
  18:	9303      	str	r3, [sp, #12]
  1a:	f8cd c008 	str.w	ip, [sp, #8]
  1e:	f8cd e004 	str.w	lr, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h033cda7c0b223844E>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core3ptr19swap_nonoverlapping17h88a7438752039411E+0x2a>
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	4348      	muls	r0, r1
  30:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:353
  32:	9807      	ldr	r0, [sp, #28]
  34:	9908      	ldr	r1, [sp, #32]
  36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  38:	f7ff fffe 	bl	0 <_ZN4core3ptr19swap_nonoverlapping17h88a7438752039411E>
  3c:	e7ff      	b.n	3e <_ZN4core3ptr19swap_nonoverlapping17h88a7438752039411E+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:354
  3e:	b00a      	add	sp, #40	; 0x28
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E:

00000000 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E>:
_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:357
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h033cda7c0b223844E>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E+0x18>
  18:	9800      	ldr	r0, [sp, #0]
  1a:	281f      	cmp	r0, #31
  1c:	d811      	bhi.n	42 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E+0x42>
  1e:	e7ff      	b.n	20 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E+0x20>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:361
  20:	9803      	ldr	r0, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E>
  26:	9005      	str	r0, [sp, #20]
  28:	e7ff      	b.n	2a <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:362
  2a:	9804      	ldr	r0, [sp, #16]
  2c:	9903      	ldr	r1, [sp, #12]
  2e:	2201      	movs	r2, #1
  30:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE>
  34:	e7ff      	b.n	36 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:363
  36:	9804      	ldr	r0, [sp, #16]
  38:	9905      	ldr	r1, [sp, #20]
  3a:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  40:	e006      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:365
  42:	9803      	ldr	r0, [sp, #12]
  44:	9904      	ldr	r1, [sp, #16]
  46:	2201      	movs	r2, #1
  48:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E>
  4c:	e7ff      	b.n	4e <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E+0x4e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  4e:	e7ff      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17h03c9acbc217f02f2E+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:367
  50:	b006      	add	sp, #24
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E:

00000000 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E>:
_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:370
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b0ac      	sub	sp, #176	; 0xb0
   6:	466c      	mov	r4, sp
   8:	f36f 0404 	bfc	r4, #0, #5
   c:	46a5      	mov	sp, r4
   e:	4613      	mov	r3, r2
  10:	468c      	mov	ip, r1
  12:	4686      	mov	lr, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	910c      	str	r1, [sp, #48]	; 0x30
  18:	920d      	str	r2, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:381
  1a:	930a      	str	r3, [sp, #40]	; 0x28
  1c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  20:	f8cd e020 	str.w	lr, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17hd475eb8c4909aec1E>
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	e7ff      	b.n	2c <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x2c>
  2c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:386
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  30:	e7ff      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x32>
  32:	980f      	ldr	r0, [sp, #60]	; 0x3c
  34:	990e      	ldr	r1, [sp, #56]	; 0x38
  36:	4408      	add	r0, r1
  38:	990d      	ldr	r1, [sp, #52]	; 0x34
  3a:	4288      	cmp	r0, r1
  3c:	d905      	bls.n	4a <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x4a>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  40:	980f      	ldr	r0, [sp, #60]	; 0x3c
  42:	990d      	ldr	r1, [sp, #52]	; 0x34
  44:	4288      	cmp	r0, r1
  46:	d32d      	bcc.n	a4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0xa4>
  48:	e059      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:390
  4a:	e7ff      	b.n	4c <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x4c>
  4c:	a810      	add	r0, sp, #64	; 0x40
  4e:	9028      	str	r0, [sp, #160]	; 0xa0
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h184c752085be8fbaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  50:	9828      	ldr	r0, [sp, #160]	; 0xa0
  52:	9029      	str	r0, [sp, #164]	; 0xa4
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h967c6e6a158a4e7fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  54:	9829      	ldr	r0, [sp, #164]	; 0xa4
_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:391
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:392
  5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E>
  66:	901a      	str	r0, [sp, #104]	; 0x68
  68:	e7ff      	b.n	6a <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:393
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  6e:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E>
  72:	901b      	str	r0, [sp, #108]	; 0x6c
  74:	e7ff      	b.n	76 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:397
  76:	981a      	ldr	r0, [sp, #104]	; 0x68
  78:	9919      	ldr	r1, [sp, #100]	; 0x64
  7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  7c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E>
  80:	e7ff      	b.n	82 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:398
  82:	981b      	ldr	r0, [sp, #108]	; 0x6c
  84:	991a      	ldr	r1, [sp, #104]	; 0x68
  86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  88:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E>
  8c:	e7ff      	b.n	8e <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:399
  8e:	9819      	ldr	r0, [sp, #100]	; 0x64
  90:	991b      	ldr	r1, [sp, #108]	; 0x6c
  92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  94:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E>
  98:	e7ff      	b.n	9a <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:400
  9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  9e:	4408      	add	r0, r1
  a0:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  a2:	e7c6      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:405
  a4:	e7ff      	b.n	a6 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0xa6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:406
  a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  aa:	1a40      	subs	r0, r0, r1
  ac:	9024      	str	r0, [sp, #144]	; 0x90
  ae:	a81c      	add	r0, sp, #112	; 0x70
  b0:	902a      	str	r0, [sp, #168]	; 0xa8
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17hc796e5e5cc46332fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  b2:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b4:	902b      	str	r0, [sp, #172]	; 0xac
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h2a6f3133af1a8c3eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  b6:	982b      	ldr	r0, [sp, #172]	; 0xac
_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:408
  b8:	9006      	str	r0, [sp, #24]
  ba:	e7ff      	b.n	bc <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9025      	str	r0, [sp, #148]	; 0x94
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:409
  c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c4:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E>
  c8:	9026      	str	r0, [sp, #152]	; 0x98
  ca:	e7ff      	b.n	cc <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0xcc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:410
  cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d0:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E>
  d4:	9027      	str	r0, [sp, #156]	; 0x9c
  d6:	e7ff      	b.n	d8 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0xd8>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:412
  d8:	9826      	ldr	r0, [sp, #152]	; 0x98
  da:	9925      	ldr	r1, [sp, #148]	; 0x94
  dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  de:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E>
  e2:	e7ff      	b.n	e4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0xe4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:413
  e4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  e6:	9926      	ldr	r1, [sp, #152]	; 0x98
  e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  ea:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E>
  ee:	e7ff      	b.n	f0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0xf0>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:414
  f0:	9825      	ldr	r0, [sp, #148]	; 0x94
  f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  f6:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h9bd7dc572c08fcd3E>
  fa:	e7ff      	b.n	fc <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0xfc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  fc:	e7ff      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h84333f39df73cac2E+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:416
  fe:	f1a7 0408 	sub.w	r4, r7, #8
 102:	46a5      	mov	sp, r4
 104:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1938
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1941
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1942
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h3f10df16483a64d3E:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h3f10df16483a64d3E>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h3f10df16483a64d3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1702
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1703
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h3f10df16483a64d3E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1704
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h6dddc8ee47b93f02E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1078
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h842247ee362ce15dE:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h842247ee362ce15dE>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h842247ee362ce15dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  12:	9005      	str	r0, [sp, #20]
  14:	9805      	ldr	r0, [sp, #20]
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	9000      	str	r0, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h842247ee362ce15dE+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1078
  1e:	9800      	ldr	r0, [sp, #0]
  20:	b006      	add	sp, #24
  22:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr4read17h63dbce8b7feab694E:

00000000 <_ZN4core3ptr4read17h63dbce8b7feab694E>:
_ZN4core3ptr4read17h63dbce8b7feab694E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17hd6aaff573a9268d7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17h63dbce8b7feab694E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <_ZN4core3ptr4read17h63dbce8b7feab694E+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17hc7301216cae0b371E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h673f7ff7e8be6afaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17h63dbce8b7feab694E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <_ZN4core3ptr4read17h63dbce8b7feab694E+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h2a358879919ea0eeE>
  2c:	e7ff      	b.n	2e <_ZN4core3ptr4read17h63dbce8b7feab694E+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17h8cba51c8d978815fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17he3549db4b9cf3dadE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17h63dbce8b7feab694E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <_ZN4core3ptr4read17h63dbce8b7feab694E+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4read17h8d3faf75716dc6cbE:

00000000 <_ZN4core3ptr4read17h8d3faf75716dc6cbE>:
_ZN4core3ptr4read17h8d3faf75716dc6cbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h238c8a899f2162c3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	f8bd 001a 	ldrh.w	r0, [sp, #26]
_ZN4core3ptr4read17h8d3faf75716dc6cbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   c:	f8ad 0018 	strh.w	r0, [sp, #24]
  10:	9104      	str	r1, [sp, #16]
  12:	e7ff      	b.n	14 <_ZN4core3ptr4read17h8d3faf75716dc6cbE+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  14:	9805      	ldr	r0, [sp, #20]
  16:	a906      	add	r1, sp, #24
  18:	9108      	str	r1, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h1b1425b3939a50e8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  1a:	9908      	ldr	r1, [sp, #32]
  1c:	9109      	str	r1, [sp, #36]	; 0x24
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h5388457d3e85e3fcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1e:	9909      	ldr	r1, [sp, #36]	; 0x24
_ZN4core3ptr4read17h8d3faf75716dc6cbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  20:	9003      	str	r0, [sp, #12]
  22:	9102      	str	r1, [sp, #8]
  24:	e7ff      	b.n	26 <_ZN4core3ptr4read17h8d3faf75716dc6cbE+0x26>
  26:	2201      	movs	r2, #1
  28:	9803      	ldr	r0, [sp, #12]
  2a:	9902      	ldr	r1, [sp, #8]
  2c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17haec00403143b6917E>
  30:	e7ff      	b.n	32 <_ZN4core3ptr4read17h8d3faf75716dc6cbE+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  32:	f8bd 0018 	ldrh.w	r0, [sp, #24]
  36:	f8ad 001c 	strh.w	r0, [sp, #28]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17hc6c7a3819473ff31E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  3a:	f8bd 001c 	ldrh.w	r0, [sp, #28]
  3e:	f8ad 001e 	strh.w	r0, [sp, #30]
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17hca461afef5d60cebE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  42:	f8bd 001e 	ldrh.w	r0, [sp, #30]
_ZN4core3ptr4read17h8d3faf75716dc6cbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  46:	9001      	str	r0, [sp, #4]
  48:	e7ff      	b.n	4a <_ZN4core3ptr4read17h8d3faf75716dc6cbE+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4read17h9d83256ce1fdac24E:

00000000 <_ZN4core3ptr4read17h9d83256ce1fdac24E>:
_ZN4core3ptr4read17h9d83256ce1fdac24E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h791c624d686321ffE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17h9d83256ce1fdac24E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <_ZN4core3ptr4read17h9d83256ce1fdac24E+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h7fb4a480ff40d99fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h8384162a9a9b1d71E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17h9d83256ce1fdac24E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <_ZN4core3ptr4read17h9d83256ce1fdac24E+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h668a9486df73bce9E>
  2c:	e7ff      	b.n	2e <_ZN4core3ptr4read17h9d83256ce1fdac24E+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17h5d11fd8cb1a29a81E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17ha1d2839538a3bfa7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17h9d83256ce1fdac24E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <_ZN4core3ptr4read17h9d83256ce1fdac24E+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr5write17h436dae5d3430eadaE:

00000000 <_ZN4core3ptr5write17h436dae5d3430eadaE>:
_ZN4core3ptr5write17h436dae5d3430eadaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:733
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:734
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:735
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.6
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
000002d6 l       .debug_str	00000000 
000002f2 l       .debug_str	00000000 
000002fa l       .debug_str	00000000 
000002fe l       .debug_str	00000000 
00000304 l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000370 l       .debug_str	00000000 
000003a7 l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
000003f5 l       .debug_str	00000000 
0000043b l       .debug_str	00000000 
00000444 l       .debug_str	00000000 
0000048d l       .debug_str	00000000 
00000499 l       .debug_str	00000000 
000004e2 l       .debug_str	00000000 
000004ed l       .debug_str	00000000 
00000538 l       .debug_str	00000000 
00000545 l       .debug_str	00000000 
0000054a l       .debug_str	00000000 
000005bb l       .debug_str	00000000 
000005d1 l       .debug_str	00000000 
000005d6 l       .debug_str	00000000 
000005da l       .debug_str	00000000 
000005df l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.0	00000018 .Lanon.2b0a0b9899e7c9bade5478172d31962e.0
00000000 l     O .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.3	00000018 .Lanon.2b0a0b9899e7c9bade5478172d31962e.3
00000000 l     O .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.5	00000018 .Lanon.2b0a0b9899e7c9bade5478172d31962e.5
00000000 l     O .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.6	00000018 .Lanon.2b0a0b9899e7c9bade5478172d31962e.6
00000000 l     O .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.7	00000018 .Lanon.2b0a0b9899e7c9bade5478172d31962e.7
00000000 l     O .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.8	00000018 .Lanon.2b0a0b9899e7c9bade5478172d31962e.8
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000039 str.1
00000000 l    d  .text._ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E	00000000 .text._ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E
00000000 l    d  .text._ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E	00000000 .text._ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E
00000000 l    d  .text._ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E	00000000 .text._ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h70d0a54fd5c98b2fE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h70d0a54fd5c98b2fE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17he6df1eebe45d4cd1E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17he6df1eebe45d4cd1E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8be4594eb9bc93afE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8be4594eb9bc93afE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E
00000000 l    d  .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h74881f8a0e311652E	00000000 .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h74881f8a0e311652E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.1	00000000 .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.1
00000000 l    d  .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.2	00000000 .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.2
00000000 l    d  .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.4	00000000 .rodata..Lanon.2b0a0b9899e7c9bade5478172d31962e.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE
00000000         *UND*	00000000 _ZN4core3mem7size_of17h0a71dfee2755adf1E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h1b32541a54cc3461E
00000000         *UND*	00000000 _ZN4core3mem8align_of17h757b4c14d07cdff8E
00000000         *UND*	00000000 _ZN4core3mem8align_of17h911850c9505a36edE
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E
00000000         *UND*	00000000 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE
00000000 g     F .text._ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E	000000aa _ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E
00000000 g     F .text._ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E	000000aa _ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E
00000000 g     F .text._ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E	000000aa _ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h70d0a54fd5c98b2fE	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h70d0a54fd5c98b2fE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E	0000002e _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17he6df1eebe45d4cd1E	00000032 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17he6df1eebe45d4cd1E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE	0000001c _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8be4594eb9bc93afE	0000001c _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8be4594eb9bc93afE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E	00000028 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h74881f8a0e311652E	00000038 _ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h74881f8a0e311652E



Disassembly of section .text._ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E:

00000000 <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E>:
_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5112
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x4e>
  16:	e7ff      	b.n	18 <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN4core3mem8align_of17h757b4c14d07cdff8E>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x9c>
  2a:	e7ff      	b.n	2c <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x4c>
  3c:	e7ff      	b.n	3e <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x84>
  54:	e7ff      	b.n	56 <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5114
  56:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h1b32541a54cc3461E>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x82>
  72:	e7ff      	b.n	74 <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <_ZN4core5slice14from_raw_parts17h6bb4b6a245a8b0f9E+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5116
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5117
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E:

00000000 <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E>:
_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5112
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x4e>
  16:	e7ff      	b.n	18 <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN4core3mem8align_of17h911850c9505a36edE>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x9c>
  2a:	e7ff      	b.n	2c <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x4c>
  3c:	e7ff      	b.n	3e <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x84>
  54:	e7ff      	b.n	56 <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5114
  56:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h0a71dfee2755adf1E>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x82>
  72:	e7ff      	b.n	74 <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <_ZN4core5slice14from_raw_parts17hc4e7cabab77bd841E+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5116
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5117
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E:

00000000 <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E>:
_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5133
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x4e>
  16:	e7ff      	b.n	18 <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5134
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN4core3mem8align_of17h757b4c14d07cdff8E>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x9c>
  2a:	e7ff      	b.n	2c <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x4c>
  3c:	e7ff      	b.n	3e <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x84>
  54:	e7ff      	b.n	56 <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5135
  56:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h1b32541a54cc3461E>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x82>
  72:	e7ff      	b.n	74 <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <_ZN4core5slice18from_raw_parts_mut17h15b406adb0435ae3E+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5137
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5138
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5134
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h70d0a54fd5c98b2fE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h70d0a54fd5c98b2fE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h70d0a54fd5c98b2fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:412
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:413
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:414
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:351
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:354
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hcdd9c27171ee8a28E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:355
  28:	9801      	ldr	r0, [sp, #4]
  2a:	b008      	add	sp, #32
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17he6df1eebe45d4cd1E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17he6df1eebe45d4cd1E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17he6df1eebe45d4cd1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:351
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:354
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h17945b0d4b41cdfdE>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17he6df1eebe45d4cd1E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:355
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h6a317c88447ca6aeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:79
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:81
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:83
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8be4594eb9bc93afE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8be4594eb9bc93afE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8be4594eb9bc93afE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:79
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:81
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:83
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:385
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:386
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:387
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h89f7fe55d515b976E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:385
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:386
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:387
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:96
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:97
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h3b639841e1ff95c2E+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	fab0 f180 	clz	r1, r0
  22:	0948      	lsrs	r0, r1, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:98
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h74881f8a0e311652E:

00000000 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h74881f8a0e311652E>:
_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h74881f8a0e311652E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2688
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2689
  10:	9806      	ldr	r0, [sp, #24]
  12:	9907      	ldr	r1, [sp, #28]
  14:	9304      	str	r3, [sp, #16]
  16:	f8cd c00c 	str.w	ip, [sp, #12]
  1a:	f8cd e008 	str.w	lr, [sp, #8]
  1e:	f7ff fffe 	bl	0 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h74881f8a0e311652E>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h74881f8a0e311652E+0x26>
  26:	9905      	ldr	r1, [sp, #20]
  28:	9801      	ldr	r0, [sp, #4]
  2a:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h037b57a4cc295a1cE>
  2e:	9000      	str	r0, [sp, #0]
  30:	e7ff      	b.n	32 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h74881f8a0e311652E+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2690
  32:	9800      	ldr	r0, [sp, #0]
  34:	b008      	add	sp, #32
  36:	bd80      	pop	{r7, pc}

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.7
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
0000026b l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
00000284 l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
000002ed l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
000003a4 l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003ae l       .debug_str	00000000 
000003b2 l       .debug_str	00000000 
000003b4 l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003bc l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E	00000050 _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h9230d704acf11355E	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h9230d704acf11355E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17he85df8660f4f341cE	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17he85df8660f4f341cE
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h458683f7f1d7dd74E	00000006 _ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h458683f7f1d7dd74E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h9230d704acf11355E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h9230d704acf11355E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17he85df8660f4f341cE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17he85df8660f4f341cE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h458683f7f1d7dd74E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h458683f7f1d7dd74E
00000000 l    d  .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hb4402e3b076fb351E	00000000 .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hb4402e3b076fb351E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E	00000050 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E	0000003a .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E
00000000 g     F .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hb4402e3b076fb351E	00000012 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hb4402e3b076fb351E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2678
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2679
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2680
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17ha9eaac16af0b6b09E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2681
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2722
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2723
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2724
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17hbc719594866646d6E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2725
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2999
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3000
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E>
  18:	9003      	str	r0, [sp, #12]
  1a:	9102      	str	r1, [sp, #8]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E+0x1e>
  1e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h58f84913bfca8b4eE>
  30:	9000      	str	r0, [sp, #0]
  32:	e7ff      	b.n	34 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h1457b8b50b3de311E+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3001
  34:	9800      	ldr	r0, [sp, #0]
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h9230d704acf11355E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h9230d704acf11355E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h9230d704acf11355E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3348
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3349
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1840      	adds	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h9230d704acf11355E+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3350
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3351
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17he85df8660f4f341cE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17he85df8660f4f341cE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17he85df8660f4f341cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3403
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3404
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	fba0 0101 	umull	r0, r1, r0, r1
  12:	2900      	cmp	r1, #0
  14:	bf18      	it	ne
  16:	2101      	movne	r1, #1
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17he85df8660f4f341cE+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3405
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3406
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h458683f7f1d7dd74E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h458683f7f1d7dd74E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h458683f7f1d7dd74E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2327
   0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   4:	4770      	bx	lr

Disassembly of section .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hb4402e3b076fb351E:

00000000 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hb4402e3b076fb351E>:
_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hb4402e3b076fb351E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5107
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5108
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:5109
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.8
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000276 l       .debug_str	00000000 
00000279 l       .debug_str	00000000 
000002e0 l       .debug_str	00000000 
000002e5 l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
00000311 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000321 l       .debug_str	00000000 
0000032c l       .debug_str	00000000 
0000032e l       .debug_str	00000000 
00000334 l       .debug_str	00000000 
00000338 l       .debug_str	00000000 
0000033d l       .debug_str	00000000 
00000342 l       .debug_str	00000000 
00000348 l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000355 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
00000360 l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
0000036b l       .debug_str	00000000 
00000379 l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
0000038f l       .debug_str	00000000 
00000397 l       .debug_str	00000000 
0000039e l       .debug_str	00000000 
000003b2 l       .debug_str	00000000 
000003be l       .debug_str	00000000 
000003c9 l       .debug_str	00000000 
000003d0 l       .debug_str	00000000 
000003d6 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003e0 l       .debug_str	00000000 
000003e6 l       .debug_str	00000000 
000003e9 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
0000040c l       .debug_str	00000000 
00000418 l       .debug_str	00000000 
00000431 l       .debug_str	00000000 
00000436 l       .debug_str	00000000 
00000447 l       .debug_str	00000000 
00000451 l       .debug_str	00000000 
000004af l       .debug_str	00000000 
000004ba l       .debug_str	00000000 
000004d7 l       .debug_str	00000000 
000004db l       .debug_str	00000000 
000004e3 l       .debug_str	00000000 
000004fa l       .debug_str	00000000 
0000051e l       .debug_str	00000000 
0000053a l       .debug_str	00000000 
0000053f l       .debug_str	00000000 
00000548 l       .debug_str	00000000 
0000054f l       .debug_str	00000000 
00000568 l       .debug_str	00000000 
00000572 l       .debug_str	00000000 
0000058c l       .debug_str	00000000 
000005a0 l       .debug_str	00000000 
000005a9 l       .debug_str	00000000 
000005b0 l       .debug_str	00000000 
000005bb l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.2944318df5588018ae643d753d916d31.0	00000001 .Lanon.2944318df5588018ae643d753d916d31.0
00000000 l     O .rodata..Lanon.2944318df5588018ae643d753d916d31.1	00000001 .Lanon.2944318df5588018ae643d753d916d31.1
00000000 l     O .rodata.cst8	00000008 .Lanon.2944318df5588018ae643d753d916d31.2
00000000 l     O .rodata..Lanon.2944318df5588018ae643d753d916d31.3	00000006 .Lanon.2944318df5588018ae643d753d916d31.3
00000000 l     F .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E	00000068 _ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E
00000000 l    d  .text._ZN8cortex_m8register7primask7Primask9is_active17h7029e644ee3ff991E	00000000 .text._ZN8cortex_m8register7primask7Primask9is_active17h7029e644ee3ff991E
00000000 l    d  .text._ZN8cortex_m8register7primask7Primask11is_inactive17hd7d9bcbab8a9d1fdE	00000000 .text._ZN8cortex_m8register7primask7Primask11is_inactive17hd7d9bcbab8a9d1fdE
00000000 l    d  .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E	00000000 .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E
00000000 l    d  .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE	00000000 .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE	00000078 _ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE
00000000 g     F .text._ZN8cortex_m8register7primask7Primask11is_inactive17hd7d9bcbab8a9d1fdE	00000028 _ZN8cortex_m8register7primask7Primask11is_inactive17hd7d9bcbab8a9d1fdE
00000000 g     F .text._ZN8cortex_m8register7primask7Primask9is_active17h7029e644ee3ff991E	00000028 _ZN8cortex_m8register7primask7Primask9is_active17h7029e644ee3ff991E



Disassembly of section .text._ZN8cortex_m8register7primask7Primask9is_active17h7029e644ee3ff991E:

00000000 <_ZN8cortex_m8register7primask7Primask9is_active17h7029e644ee3ff991E>:
_ZN8cortex_m8register7primask7Primask9is_active17h7029e644ee3ff991E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:14
    Inactive,
}

impl Primask {
    /// All exceptions with configurable priority are active
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:15
        *self == Primask::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7primask7Primask9is_active17h7029e644ee3ff991E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7primask7Primask9is_active17h7029e644ee3ff991E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:16
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7primask7Primask11is_inactive17hd7d9bcbab8a9d1fdE:

00000000 <_ZN8cortex_m8register7primask7Primask11is_inactive17hd7d9bcbab8a9d1fdE>:
_ZN8cortex_m8register7primask7Primask11is_inactive17hd7d9bcbab8a9d1fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:19

    /// All exceptions with configurable priority are inactive
    pub fn is_inactive(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:20
        *self == Primask::Inactive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7primask7Primask11is_inactive17hd7d9bcbab8a9d1fdE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7primask7Primask11is_inactive17hd7d9bcbab8a9d1fdE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:21
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E:

00000000 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E>:
_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:4
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E+0x58>
  46:	e7ff      	b.n	48 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3ff97937cbc6b141E+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE:

00000000 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE>:
_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:4
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE+0x2c>
  20:	e7ff      	b.n	22 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE+0x4e>
  28:	e7ff      	b.n	2a <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE+0x4c>
  4c:	e010      	b.n	70 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE+0x6e>
  6e:	e7ff      	b.n	70 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0f4ed6731194c0fE+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-acba4008e7eccbf9.cortex_m.6s844wua-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.6s844wua-cgu.9
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
00000286 l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
000002f4 l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
00000323 l       .debug_str	00000000 
00000329 l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
00000339 l       .debug_str	00000000 
00000344 l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
00000350 l       .debug_str	00000000 
00000355 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
00000360 l       .debug_str	00000000 
00000366 l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
0000037a l       .debug_str	00000000 
0000037f l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
0000039b l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003a7 l       .debug_str	00000000 
000003af l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
000003d6 l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
000003ee l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
00000401 l       .debug_str	00000000 
00000410 l       .debug_str	00000000 
00000417 l       .debug_str	00000000 
0000041b l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000430 l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
0000044e l       .debug_str	00000000 
0000045f l       .debug_str	00000000 
00000469 l       .debug_str	00000000 
000004c7 l       .debug_str	00000000 
000004d2 l       .debug_str	00000000 
000004ef l       .debug_str	00000000 
000004f3 l       .debug_str	00000000 
000004fb l       .debug_str	00000000 
00000512 l       .debug_str	00000000 
00000536 l       .debug_str	00000000 
00000552 l       .debug_str	00000000 
00000557 l       .debug_str	00000000 
00000560 l       .debug_str	00000000 
00000567 l       .debug_str	00000000 
00000580 l       .debug_str	00000000 
0000058a l       .debug_str	00000000 
000005a4 l       .debug_str	00000000 
000005b8 l       .debug_str	00000000 
000005c1 l       .debug_str	00000000 
000005c8 l       .debug_str	00000000 
000005d3 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.6485052d852450ae9b332eb9e0d96a72.0	00000001 .Lanon.6485052d852450ae9b332eb9e0d96a72.0
00000000 l     O .rodata..Lanon.6485052d852450ae9b332eb9e0d96a72.1	00000001 .Lanon.6485052d852450ae9b332eb9e0d96a72.1
00000000 l     O .rodata.cst8	00000008 .Lanon.6485052d852450ae9b332eb9e0d96a72.2
00000000 l     O .rodata..Lanon.6485052d852450ae9b332eb9e0d96a72.3	00000006 .Lanon.6485052d852450ae9b332eb9e0d96a72.3
00000000 l     F .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE	00000068 _ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE
00000000 l    d  .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h010bf8fd52092e05E	00000000 .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h010bf8fd52092e05E
00000000 l    d  .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h7de24387e99de3bdE	00000000 .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h7de24387e99de3bdE
00000000 l    d  .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE	00000000 .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE
00000000 l    d  .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE	00000000 .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE	00000078 _ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE
00000000 g     F .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h7de24387e99de3bdE	00000028 _ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h7de24387e99de3bdE
00000000 g     F .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h010bf8fd52092e05E	00000028 _ZN8cortex_m8register9faultmask9Faultmask9is_active17h010bf8fd52092e05E



Disassembly of section .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h010bf8fd52092e05E:

00000000 <_ZN8cortex_m8register9faultmask9Faultmask9is_active17h010bf8fd52092e05E>:
_ZN8cortex_m8register9faultmask9Faultmask9is_active17h010bf8fd52092e05E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:14
    Inactive,
}

impl Faultmask {
    /// All exceptions are active
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:15
        *self == Faultmask::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register9faultmask9Faultmask9is_active17h010bf8fd52092e05E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register9faultmask9Faultmask9is_active17h010bf8fd52092e05E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:16
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h7de24387e99de3bdE:

00000000 <_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h7de24387e99de3bdE>:
_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h7de24387e99de3bdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:19

    /// All exceptions, except for NMI, are inactive
    pub fn is_inactive(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:20
        *self == Faultmask::Inactive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h7de24387e99de3bdE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h7de24387e99de3bdE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:21
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE:

00000000 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE>:
_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:4
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE+0x58>
  46:	e7ff      	b.n	48 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc72e58a169b5b83eE+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE:

00000000 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE>:
_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:4
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE+0x2c>
  20:	e7ff      	b.n	22 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE+0x4e>
  28:	e7ff      	b.n	2a <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  3e:	e7ff      	b.n	40 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE+0x4c>
  4c:	e010      	b.n	70 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  60:	e7ff      	b.n	62 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE+0x6e>
  6e:	e7ff      	b.n	70 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4d0f6adcd5e70eE+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.0
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001b7 l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
0000022b l       .debug_str	00000000 
00000273 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002a7 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002b1 l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
00000358 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000364 l       .debug_str	00000000 
0000036a l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
0000037f l       .debug_str	00000000 
00000384 l       .debug_str	00000000 
00000392 l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003c2 l       .debug_str	00000000 
00000409 l       .debug_str	00000000 
00000416 l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
000004c8 l       .debug_str	00000000 
00000538 l       .debug_str	00000000 
00000544 l       .debug_str	00000000 
000005a4 l       .debug_str	00000000 
000005ac l       .debug_str	00000000 
000005bd l       .debug_str	00000000 
00000622 l       .debug_str	00000000 
00000652 l       .debug_str	00000000 
0000065b l       .debug_str	00000000 
00000697 l       .debug_str	00000000 
000006ab l       .debug_str	00000000 
000006ad l       .debug_str	00000000 
000006e8 l       .debug_str	00000000 
0000072e l       .debug_str	00000000 
0000074c l       .debug_str	00000000 
0000077c l       .debug_str	00000000 
00000785 l       .debug_str	00000000 
0000078e l       .debug_str	00000000 
00000798 l       .debug_str	00000000 
0000079f l       .debug_str	00000000 
000007a5 l       .debug_str	00000000 
000007df l       .debug_str	00000000 
000007f1 l       .debug_str	00000000 
0000081f l       .debug_str	00000000 
00000826 l       .debug_str	00000000 
0000082b l       .debug_str	00000000 
0000082f l       .debug_str	00000000 
0000083b l       .debug_str	00000000 
00000845 l       .debug_str	00000000 
0000084c l       .debug_str	00000000 
00000851 l       .debug_str	00000000 
00000856 l       .debug_str	00000000 
00000861 l       .debug_str	00000000 
0000086b l       .debug_str	00000000 
0000088e l       .debug_str	00000000 
000008e3 l       .debug_str	00000000 
000008e6 l       .debug_str	00000000 
000008eb l       .debug_str	00000000 
0000094b l       .debug_str	00000000 
00000957 l       .debug_str	00000000 
00000973 l       .debug_str	00000000 
000009c3 l       .debug_str	00000000 
00000a26 l       .debug_str	00000000 
00000a8d l       .debug_str	00000000 
00000a92 l       .debug_str	00000000 
00000ab9 l       .debug_str	00000000 
00000abb l       .debug_str	00000000 
00000ac1 l       .debug_str	00000000 
00000ac6 l       .debug_str	00000000 
00000acb l       .debug_str	00000000 
00000ad1 l       .debug_str	00000000 
00000ad7 l       .debug_str	00000000 
00000ae5 l       .debug_str	00000000 
00000aef l       .debug_str	00000000 
00000af3 l       .debug_str	00000000 
00000afb l       .debug_str	00000000 
00000b03 l       .debug_str	00000000 
00000b0f l       .debug_str	00000000 
00000b1a l       .debug_str	00000000 
00000b21 l       .debug_str	00000000 
00000b27 l       .debug_str	00000000 
00000b2b l       .debug_str	00000000 
00000b31 l       .debug_str	00000000 
00000b37 l       .debug_str	00000000 
00000b3a l       .debug_str	00000000 
00000b49 l       .debug_str	00000000 
00000b50 l       .debug_str	00000000 
00000b5c l       .debug_str	00000000 
00000b75 l       .debug_str	00000000 
00000b7a l       .debug_str	00000000 
00000b8b l       .debug_str	00000000 
00000b95 l       .debug_str	00000000 
00000bf3 l       .debug_str	00000000 
00000bfe l       .debug_str	00000000 
00000c1b l       .debug_str	00000000 
00000c23 l       .debug_str	00000000 
00000c3a l       .debug_str	00000000 
00000c5e l       .debug_str	00000000 
00000c7a l       .debug_str	00000000 
00000c7f l       .debug_str	00000000 
00000c98 l       .debug_str	00000000 
00000ca2 l       .debug_str	00000000 
00000cbc l       .debug_str	00000000 
00000cc9 l       .debug_str	00000000 
00000ccb l       .debug_str	00000000 
00000ccd l       .debug_str	00000000 
00000cd1 l       .debug_str	00000000 
00000cd5 l       .debug_str	00000000 
00000cdb l       .debug_str	00000000 
00000ce0 l       .debug_str	00000000 
00000ce9 l       .debug_str	00000000 
00000cf1 l       .debug_str	00000000 
00000d02 l       .debug_str	00000000 
00000d0b l       .debug_str	00000000 
00000d0d l       .debug_str	00000000 
00000d31 l       .debug_str	00000000 
00000d3b l       .debug_str	00000000 
00000d63 l       .debug_str	00000000 
00000d6c l       .debug_str	00000000 
00000d6e l       .debug_str	00000000 
00000dd8 l       .debug_str	00000000 
00000e21 l       .debug_str	00000000 
00000e28 l       .debug_str	00000000 
00000e2c l       .debug_str	00000000 
00000e31 l       .debug_str	00000000 
00000e33 l       .debug_str	00000000 
00000e55 l       .debug_str	00000000 
00000e5a l       .debug_str	00000000 
00000e5e l       .debug_str	00000000 
00000e64 l       .debug_str	00000000 
00000e6c l       .debug_str	00000000 
00000e72 l       .debug_str	00000000 
00000e7d l       .debug_str	00000000 
00000e91 l       .debug_str	00000000 
00000e9a l       .debug_str	00000000 
00000ea5 l       .debug_str	00000000 
00000eb1 l       .debug_str	00000000 
00000eba l       .debug_str	00000000 
00000ec1 l       .debug_str	00000000 
00000ecc l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.0	00000018 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.0
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.10	00000018 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.10
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.11	00000018 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.11
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.12	00000015 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.12
00000000 l     O .rodata.cst4	00000004 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.13
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.14	00000010 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.14
00000000 l     O .rodata.cst16	00000010 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.15
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.16	0000000b .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.16
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.17	00000010 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.17
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.2	00000008 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.2
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.3	00000000 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.3
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.4	00000001 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.4
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.5	00000023 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.5
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.6	0000002b .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.6
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.8	00000008 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.8
00000000 l     O .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.9	00000018 .Lanon.8f5a81c9a1365ddbe14c06a7e095416d.9
00000000 l     F .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h64ff5282e3a9acbcE	0000002e _ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h64ff5282e3a9acbcE
00000000 l     F .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17h9f8a2cf4e5b7cfabE	00000022 _ZN9cstr_core21FromBytesWithNulError12interior_nul17h9f8a2cf4e5b7cfabE
00000000 l     F .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hc614a31d111205e7E	00000016 _ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hc614a31d111205e7E
00000000 l     F .text._ZN9cstr_core4CStr17to_bytes_with_nul17ha8350f400302e02aE	00000016 _ZN9cstr_core4CStr17to_bytes_with_nul17ha8350f400302e02aE
00000000 l     F .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17hbc3e7ec62e192b4eE	00000016 _ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17hbc3e7ec62e192b4eE
00000000 l     F .text._ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E	00000064 _ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E
00000000 l     F .text._ZN9cstr_core6strlen17hf4d12c8438cc08c6E	0000004e _ZN9cstr_core6strlen17hf4d12c8438cc08c6E
00000000 l     O .rodata.str.0	00000055 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h34a931187310575eE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h34a931187310575eE
00000000 l    d  .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E	00000000 .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E
00000000 l    d  .text._ZN9cstr_core6strlen17hf4d12c8438cc08c6E	00000000 .text._ZN9cstr_core6strlen17hf4d12c8438cc08c6E
00000000 l    d  .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17h9f8a2cf4e5b7cfabE	00000000 .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17h9f8a2cf4e5b7cfabE
00000000 l    d  .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hc614a31d111205e7E	00000000 .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hc614a31d111205e7E
00000000 l    d  .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE	00000000 .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE
00000000 l    d  .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h64ff5282e3a9acbcE	00000000 .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h64ff5282e3a9acbcE
00000000 l    d  .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h3c2fd8d119652873E	00000000 .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h3c2fd8d119652873E
00000000 l    d  .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE	00000000 .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE
00000000 l    d  .text._ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E	00000000 .text._ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E
00000000 l    d  .text._ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E	00000000 .text._ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E
00000000 l    d  .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17hbc3e7ec62e192b4eE	00000000 .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17hbc3e7ec62e192b4eE
00000000 l    d  .text._ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E	00000000 .text._ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E
00000000 l    d  .text._ZN9cstr_core4CStr17to_bytes_with_nul17ha8350f400302e02aE	00000000 .text._ZN9cstr_core4CStr17to_bytes_with_nul17ha8350f400302e02aE
00000000 l    d  .text._ZN9cstr_core4CStr6to_str17h982f51aed0d8bc58E	00000000 .text._ZN9cstr_core4CStr6to_str17h982f51aed0d8bc58E
00000000 l    d  .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E	00000000 .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E
00000000 l    d  .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E	00000000 .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E
00000000 l    d  .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE	00000000 .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE
00000000 l    d  .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h656b7c23afb4e323E	00000000 .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h656b7c23afb4e323E
00000000 l    d  .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E	00000000 .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.1	00000000 .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.1
00000000 l    d  .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.7	00000000 .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.7
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.14	00000000 .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.14
00000000 l    d  .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.17	00000000 .rodata..Lanon.8f5a81c9a1365ddbe14c06a7e095416d.17
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h34a931187310575eE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h34a931187310575eE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7160b6abac7a3a12E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9write_fmt17h5196b6ebbbf1f100E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9write_str17hc5ae27b32f81ec5eE
00000000 g     F .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E	00000026 _ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h365aeeca9dfd5931E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17ha9b3253a7e12f704E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hba37ddb32d8cee0fE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE
00000000         *UND*	00000000 _ZN4core3str9from_utf817hd7172c09534810eaE
00000000         *UND*	00000000 _ZN4core4iter6traits8iterator8Iterator8flat_map17hb8372432451b9b5aE
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17heb54197faf2e1d43E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E
00000000         *UND*	00000000 _ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE
00000000         *UND*	00000000 _ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE
00000000         *UND*	00000000 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE
00000000         *UND*	00000000 _ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000         *UND*	00000000 _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E
00000000 g     F .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE	00000052 _ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE
00000000 g     F .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE	000001b0 _ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE
00000000 g     F .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E	00000056 _ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E
00000000         *UND*	00000000 _ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17hf153f08ea9d8f018E
00000000 g     F .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E	00000052 _ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E
00000000 g     F .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h3c2fd8d119652873E	0000002a _ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h3c2fd8d119652873E
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4a26b4f574a50e36E
00000000 g     F .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h656b7c23afb4e323E	00000072 _ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h656b7c23afb4e323E
00000000         *UND*	00000000 .hidden _ZN6memchr6memchr17h8b8b377cf3ade804E
00000000 g     F .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE	00000174 _ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE
00000000         *UND*	00000000 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E
00000000         *UND*	00000000 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE
00000000 g     F .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E	00000094 _ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E
00000000 g     F .text._ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E	000000c0 _ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E
00000000 g     F .text._ZN9cstr_core4CStr6to_str17h982f51aed0d8bc58E	00000036 _ZN9cstr_core4CStr6to_str17h982f51aed0d8bc58E
00000000 g     F .text._ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E	0000005c _ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E
00000000         *UND*	00000000 .hidden _ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h34a931187310575eE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h34a931187310575eE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h34a931187310575eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h34a931187310575eE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h34a931187310575eE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E:

00000000 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E>:
_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/function.rs:278
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9104      	str	r1, [sp, #16]
   c:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/function.rs:279
   e:	9904      	ldr	r1, [sp, #16]
  10:	9a05      	ldr	r2, [sp, #20]
  12:	9303      	str	r3, [sp, #12]
  14:	f8cd c008 	str.w	ip, [sp, #8]
  18:	f8cd e004 	str.w	lr, [sp, #4]
  1c:	f7ff fffe 	bl	0 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E>
  20:	e7ff      	b.n	22 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/function.rs:280
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core6strlen17hf4d12c8438cc08c6E:

00000000 <_ZN9cstr_core6strlen17hf4d12c8438cc08c6E>:
_ZN9cstr_core6strlen17hf4d12c8438cc08c6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:47

/// Re-export c_char
pub use cty::c_char;

#[inline]
unsafe fn strlen(p: *const c_char) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
   8:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:48
    let mut n = 0;
   a:	9005      	str	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
   c:	9103      	str	r1, [sp, #12]
   e:	e7ff      	b.n	10 <_ZN9cstr_core6strlen17hf4d12c8438cc08c6E+0x10>
  10:	9804      	ldr	r0, [sp, #16]
  12:	9905      	ldr	r1, [sp, #20]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
  18:	9002      	str	r0, [sp, #8]
  1a:	e002      	b.n	22 <_ZN9cstr_core6strlen17hf4d12c8438cc08c6E+0x22>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:52
        n += 1;
    }
    n
  1c:	9805      	ldr	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:53
}
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
  22:	9802      	ldr	r0, [sp, #8]
  24:	7801      	ldrb	r1, [r0, #0]
  26:	2900      	cmp	r1, #0
  28:	d0f8      	beq.n	1c <_ZN9cstr_core6strlen17hf4d12c8438cc08c6E+0x1c>
  2a:	e7ff      	b.n	2c <_ZN9cstr_core6strlen17hf4d12c8438cc08c6E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:50
        n += 1;
  2c:	9805      	ldr	r0, [sp, #20]
  2e:	1c41      	adds	r1, r0, #1
  30:	460a      	mov	r2, r1
  32:	4281      	cmp	r1, r0
  34:	9201      	str	r2, [sp, #4]
  36:	d303      	bcc.n	40 <_ZN9cstr_core6strlen17hf4d12c8438cc08c6E+0x40>
  38:	e7ff      	b.n	3a <_ZN9cstr_core6strlen17hf4d12c8438cc08c6E+0x3a>
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	9005      	str	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
  3e:	e7e7      	b.n	10 <_ZN9cstr_core6strlen17hf4d12c8438cc08c6E+0x10>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:50
        n += 1;
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17h9f8a2cf4e5b7cfabE:

00000000 <_ZN9cstr_core21FromBytesWithNulError12interior_nul17h9f8a2cf4e5b7cfabE>:
_ZN9cstr_core21FromBytesWithNulError12interior_nul17h9f8a2cf4e5b7cfabE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:332
    InteriorNul(usize),
    NotNulTerminated,
}

impl FromBytesWithNulError {
    fn interior_nul(pos: usize) -> FromBytesWithNulError {
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:334
        FromBytesWithNulError {
            kind: FromBytesWithNulErrorKind::InteriorNul(pos),
   6:	9801      	ldr	r0, [sp, #4]
   8:	9005      	str	r0, [sp, #20]
   a:	2000      	movs	r0, #0
   c:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:333
        FromBytesWithNulError {
   e:	9804      	ldr	r0, [sp, #16]
  10:	9a05      	ldr	r2, [sp, #20]
  12:	9002      	str	r0, [sp, #8]
  14:	9203      	str	r2, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:336
        }
    }
  16:	9802      	ldr	r0, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9100      	str	r1, [sp, #0]
  1c:	4611      	mov	r1, r2
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hc614a31d111205e7E:

00000000 <_ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hc614a31d111205e7E>:
_ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hc614a31d111205e7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:337
    fn not_nul_terminated() -> FromBytesWithNulError {
   0:	b084      	sub	sp, #16
   2:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:339
        FromBytesWithNulError {
            kind: FromBytesWithNulErrorKind::NotNulTerminated,
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:338
        FromBytesWithNulError {
   6:	9802      	ldr	r0, [sp, #8]
   8:	9903      	ldr	r1, [sp, #12]
   a:	9000      	str	r0, [sp, #0]
   c:	9101      	str	r1, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:341
        }
    }
   e:	9800      	ldr	r0, [sp, #0]
  10:	9901      	ldr	r1, [sp, #4]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE:

00000000 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE>:
_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:670
        s.into_bytes()
    }
}

impl fmt::Debug for CStr {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0c6      	sub	sp, #280	; 0x118
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9010      	str	r0, [sp, #64]	; 0x40
   c:	9111      	str	r1, [sp, #68]	; 0x44
   e:	9212      	str	r2, [sp, #72]	; 0x48
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:671
        write!(f, "\"")?;
  10:	9812      	ldr	r0, [sp, #72]	; 0x48
  12:	4669      	mov	r1, sp
  14:	2200      	movs	r2, #0
  16:	600a      	str	r2, [r1, #0]
  18:	f240 0100 	movw	r1, #0
  1c:	f2c0 0100 	movt	r1, #0
  20:	f240 0200 	movw	r2, #0
  24:	f2c0 0200 	movt	r2, #0
  28:	ac14      	add	r4, sp, #80	; 0x50
  2a:	2501      	movs	r5, #1
  2c:	900f      	str	r0, [sp, #60]	; 0x3c
  2e:	4620      	mov	r0, r4
  30:	920e      	str	r2, [sp, #56]	; 0x38
  32:	462a      	mov	r2, r5
  34:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  36:	930d      	str	r3, [sp, #52]	; 0x34
  38:	4623      	mov	r3, r4
  3a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  3e:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE>
  46:	e7ff      	b.n	48 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x48>
  48:	a914      	add	r1, sp, #80	; 0x50
  4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h5196b6ebbbf1f100E>
  50:	900a      	str	r0, [sp, #40]	; 0x28
  52:	e7ff      	b.n	54 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x54>
  54:	980a      	ldr	r0, [sp, #40]	; 0x28
  56:	f000 0001 	and.w	r0, r0, #1
  5a:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE>
  5e:	f88d 004f 	strb.w	r0, [sp, #79]	; 0x4f
  62:	e7ff      	b.n	64 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x64>
  64:	f89d 004f 	ldrb.w	r0, [sp, #79]	; 0x4f
  68:	07c1      	lsls	r1, r0, #31
  6a:	2900      	cmp	r1, #0
  6c:	9009      	str	r0, [sp, #36]	; 0x24
  6e:	d012      	beq.n	96 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x96>
  70:	e7ff      	b.n	72 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x72>
  72:	9809      	ldr	r0, [sp, #36]	; 0x24
  74:	2801      	cmp	r0, #1
  76:	d001      	beq.n	7c <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x7c>
  78:	e7ff      	b.n	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x7a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
            .flat_map(|&b| ascii::escape_default(b))
        {
            f.write_char(byte as char)?;
        }
        write!(f, "\"")
    }
  7a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:671
        write!(f, "\"")?;
  7c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E>
  80:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E+0x2>
  82:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E>
  86:	f88d 004e 	strb.w	r0, [sp, #78]	; 0x4e
  8a:	e7ff      	b.n	8c <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x8c>
  8c:	e7ff      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x8e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
    }
  8e:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
  92:	b046      	add	sp, #280	; 0x118
  94:	bdb0      	pop	{r4, r5, r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:672
        for byte in self.to_bytes()
  96:	9810      	ldr	r0, [sp, #64]	; 0x40
  98:	9911      	ldr	r1, [sp, #68]	; 0x44
  9a:	f7ff fffe 	bl	0 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE>
  9e:	9008      	str	r0, [sp, #32]
  a0:	9107      	str	r1, [sp, #28]
  a2:	e7ff      	b.n	a4 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0xa4>
  a4:	9808      	ldr	r0, [sp, #32]
  a6:	9907      	ldr	r1, [sp, #28]
  a8:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE>
  ac:	9006      	str	r0, [sp, #24]
  ae:	9105      	str	r1, [sp, #20]
  b0:	e7ff      	b.n	b2 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0xb2>
  b2:	a826      	add	r0, sp, #152	; 0x98
  b4:	9906      	ldr	r1, [sp, #24]
  b6:	9a05      	ldr	r2, [sp, #20]
  b8:	f7ff fffe 	bl	0 <_ZN4core4iter6traits8iterator8Iterator8flat_map17hb8372432451b9b5aE>
  bc:	e7ff      	b.n	be <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0xbe>
  be:	a81c      	add	r0, sp, #112	; 0x70
  c0:	a926      	add	r1, sp, #152	; 0x98
  c2:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4a26b4f574a50e36E>
  c6:	e7ff      	b.n	c8 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0xc8>
  c8:	a81c      	add	r0, sp, #112	; 0x70
  ca:	a931      	add	r1, sp, #196	; 0xc4
  cc:	e8b0 501c 	ldmia.w	r0!, {r2, r3, r4, ip, lr}
  d0:	e8a1 501c 	stmia.w	r1!, {r2, r3, r4, ip, lr}
  d4:	e890 501c 	ldmia.w	r0, {r2, r3, r4, ip, lr}
  d8:	e881 501c 	stmia.w	r1, {r2, r3, r4, ip, lr}
  dc:	e7ff      	b.n	de <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0xde>
  de:	a831      	add	r0, sp, #196	; 0xc4
  e0:	f7ff fffe 	bl	0 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE>
  e4:	f88d 10f1 	strb.w	r1, [sp, #241]	; 0xf1
  e8:	f88d 00f0 	strb.w	r0, [sp, #240]	; 0xf0
  ec:	e7ff      	b.n	ee <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0xee>
  ee:	f89d 00f0 	ldrb.w	r0, [sp, #240]	; 0xf0
  f2:	07c1      	lsls	r1, r0, #31
  f4:	2900      	cmp	r1, #0
  f6:	9004      	str	r0, [sp, #16]
  f8:	d017      	beq.n	12a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x12a>
  fa:	e7ff      	b.n	fc <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0xfc>
  fc:	9804      	ldr	r0, [sp, #16]
  fe:	2801      	cmp	r0, #1
 100:	d1bb      	bne.n	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x7a>
 102:	e7ff      	b.n	104 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x104>
 104:	f89d 00f1 	ldrb.w	r0, [sp, #241]	; 0xf1
 108:	f88d 00f5 	strb.w	r0, [sp, #245]	; 0xf5
 10c:	f89d 00f5 	ldrb.w	r0, [sp, #245]	; 0xf5
 110:	f88d 00ef 	strb.w	r0, [sp, #239]	; 0xef
 114:	f89d 00ef 	ldrb.w	r0, [sp, #239]	; 0xef
 118:	f88d 00f6 	strb.w	r0, [sp, #246]	; 0xf6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 11c:	9812      	ldr	r0, [sp, #72]	; 0x48
 11e:	f89d 10f6 	ldrb.w	r1, [sp, #246]	; 0xf6
 122:	f7ff fffe 	bl	0 <_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17hf153f08ea9d8f018E>
 126:	9003      	str	r0, [sp, #12]
 128:	e003      	b.n	132 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x132>
 12a:	a831      	add	r0, sp, #196	; 0xc4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
 12c:	f7ff fffe 	bl	0 <_ZN4core3ptr18real_drop_in_place17h365aeeca9dfd5931E>
 130:	e021      	b.n	176 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x176>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 132:	9803      	ldr	r0, [sp, #12]
 134:	f000 0001 	and.w	r0, r0, #1
 138:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE>
 13c:	f88d 00f7 	strb.w	r0, [sp, #247]	; 0xf7
 140:	e7ff      	b.n	142 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x142>
 142:	f89d 00f7 	ldrb.w	r0, [sp, #247]	; 0xf7
 146:	07c1      	lsls	r1, r0, #31
 148:	2900      	cmp	r1, #0
 14a:	9002      	str	r0, [sp, #8]
 14c:	d012      	beq.n	174 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x174>
 14e:	e7ff      	b.n	150 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x150>
 150:	9802      	ldr	r0, [sp, #8]
 152:	2801      	cmp	r0, #1
 154:	f47f af91 	bne.w	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x7a>
 158:	e7ff      	b.n	2 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E+0x2>
 15a:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E>
 15e:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E+0x2>
 160:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E>
 164:	f88d 004e 	strb.w	r0, [sp, #78]	; 0x4e
 168:	e7ff      	b.n	16a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x16a>
 16a:	a831      	add	r0, sp, #196	; 0xc4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
 16c:	f7ff fffe 	bl	0 <_ZN4core3ptr18real_drop_in_place17h365aeeca9dfd5931E>
 170:	e7ff      	b.n	172 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x172>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 172:	e78c      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x8e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:672
        for byte in self.to_bytes()
 174:	e7b3      	b.n	de <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0xde>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:678
        write!(f, "\"")
 176:	9812      	ldr	r0, [sp, #72]	; 0x48
 178:	4669      	mov	r1, sp
 17a:	2200      	movs	r2, #0
 17c:	600a      	str	r2, [r1, #0]
 17e:	f240 0100 	movw	r1, #0
 182:	f2c0 0100 	movt	r1, #0
 186:	f240 0300 	movw	r3, #0
 18a:	f2c0 0300 	movt	r3, #0
 18e:	aa40      	add	r2, sp, #256	; 0x100
 190:	f04f 0c01 	mov.w	ip, #1
 194:	9001      	str	r0, [sp, #4]
 196:	4610      	mov	r0, r2
 198:	4662      	mov	r2, ip
 19a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE>
 19e:	e7ff      	b.n	1a0 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x1a0>
 1a0:	a940      	add	r1, sp, #256	; 0x100
 1a2:	9801      	ldr	r0, [sp, #4]
 1a4:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h5196b6ebbbf1f100E>
 1a8:	f88d 004e 	strb.w	r0, [sp, #78]	; 0x4e
 1ac:	e7ff      	b.n	1ae <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x1ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
    }
 1ae:	e76e      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h7239ef23affb6e3fE+0x8e>

Disassembly of section .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h64ff5282e3a9acbcE:

00000000 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h64ff5282e3a9acbcE>:
_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h64ff5282e3a9acbcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
   e:	9904      	ldr	r1, [sp, #16]
  10:	7809      	ldrb	r1, [r1, #0]
  12:	f88d 1017 	strb.w	r1, [sp, #23]
  16:	f89d 1017 	ldrb.w	r1, [sp, #23]
  1a:	9302      	str	r3, [sp, #8]
  1c:	f8cd c004 	str.w	ip, [sp, #4]
  20:	f8cd e000 	str.w	lr, [sp]
  24:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE>
  28:	e7ff      	b.n	2a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h64ff5282e3a9acbcE+0x2a>
  2a:	b006      	add	sp, #24
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h3c2fd8d119652873E:

00000000 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h3c2fd8d119652873E>:
_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h3c2fd8d119652873E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:683
}

impl<'a> Default for &'a CStr {
    fn default() -> &'a CStr {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:685
        const SLICE: &'static [c_char] = &[0];
        unsafe { CStr::from_ptr(SLICE.as_ptr()) }
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	2101      	movs	r1, #1
   e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  12:	9003      	str	r0, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h3c2fd8d119652873E+0x16>
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h3c2fd8d119652873E>
  1c:	9002      	str	r0, [sp, #8]
  1e:	9101      	str	r1, [sp, #4]
  20:	e7ff      	b.n	22 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h3c2fd8d119652873E+0x22>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:686
    }
  22:	9802      	ldr	r0, [sp, #8]
  24:	9901      	ldr	r1, [sp, #4]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE:

00000000 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE>:
_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:820
        write!(f, "nul byte found in provided data at position: {}", self.0)
    }
}

impl fmt::Display for FromBytesWithNulError {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
   0:	b580      	push	{r7, lr}
   2:	b0a6      	sub	sp, #152	; 0x98
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900f      	str	r0, [sp, #60]	; 0x3c
   a:	9110      	str	r1, [sp, #64]	; 0x40
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:822
        match self.kind {
            FromBytesWithNulErrorKind::InteriorNul(..) => {
   c:	980f      	ldr	r0, [sp, #60]	; 0x3c
   e:	6800      	ldr	r0, [r0, #0]
  10:	2800      	cmp	r0, #0
  12:	920e      	str	r2, [sp, #56]	; 0x38
  14:	930d      	str	r3, [sp, #52]	; 0x34
  16:	900c      	str	r0, [sp, #48]	; 0x30
  18:	d005      	beq.n	26 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x26>
  1a:	e7ff      	b.n	1c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x1c>
  1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  1e:	2801      	cmp	r0, #1
  20:	d02c      	beq.n	7c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x7c>
  22:	e7ff      	b.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
        }
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
            write!(f, " at byte pos {}", pos)?;
        }
        Ok(())
    }
  24:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:823
                f.write_str("data provided contains an interior nul byte")?
  26:	9810      	ldr	r0, [sp, #64]	; 0x40
  28:	f240 0100 	movw	r1, #0
  2c:	f2c0 0100 	movt	r1, #0
  30:	222b      	movs	r2, #43	; 0x2b
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_str17hc5ae27b32f81ec5eE>
  36:	900b      	str	r0, [sp, #44]	; 0x2c
  38:	e7ff      	b.n	3a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x3a>
  3a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  3c:	f000 0001 	and.w	r0, r0, #1
  40:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE>
  44:	f88d 004b 	strb.w	r0, [sp, #75]	; 0x4b
  48:	e7ff      	b.n	4a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x4a>
  4a:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
  4e:	07c1      	lsls	r1, r0, #31
  50:	2900      	cmp	r1, #0
  52:	900a      	str	r0, [sp, #40]	; 0x28
  54:	d011      	beq.n	7a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x7a>
  56:	e7ff      	b.n	58 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x58>
  58:	980a      	ldr	r0, [sp, #40]	; 0x28
  5a:	2801      	cmp	r0, #1
  5c:	d1e2      	bne.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x24>
  5e:	e7ff      	b.n	60 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x60>
  60:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E>
  64:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E+0x2>
  66:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E>
  6a:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  6e:	e7ff      	b.n	70 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x70>
  70:	e7ff      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
    }
  72:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  76:	b026      	add	sp, #152	; 0x98
  78:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:821
        match self.kind {
  7a:	e026      	b.n	ca <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0xca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:826
                f.write_str("data provided is not nul terminated")?
  7c:	9810      	ldr	r0, [sp, #64]	; 0x40
  7e:	f240 0100 	movw	r1, #0
  82:	f2c0 0100 	movt	r1, #0
  86:	2223      	movs	r2, #35	; 0x23
  88:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_str17hc5ae27b32f81ec5eE>
  8c:	9009      	str	r0, [sp, #36]	; 0x24
  8e:	e7ff      	b.n	90 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x90>
  90:	9809      	ldr	r0, [sp, #36]	; 0x24
  92:	f000 0001 	and.w	r0, r0, #1
  96:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE>
  9a:	f88d 0053 	strb.w	r0, [sp, #83]	; 0x53
  9e:	e7ff      	b.n	a0 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0xa0>
  a0:	f89d 0053 	ldrb.w	r0, [sp, #83]	; 0x53
  a4:	07c1      	lsls	r1, r0, #31
  a6:	2900      	cmp	r1, #0
  a8:	9008      	str	r0, [sp, #32]
  aa:	d00d      	beq.n	c8 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0xc8>
  ac:	e7ff      	b.n	ae <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0xae>
  ae:	9808      	ldr	r0, [sp, #32]
  b0:	2801      	cmp	r0, #1
  b2:	d1b7      	bne.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x24>
  b4:	e7ff      	b.n	b6 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0xb6>
  b6:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E>
  ba:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E+0x2>
  bc:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E>
  c0:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  c4:	e7ff      	b.n	c6 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0xc6>
  c6:	e7d4      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:821
        match self.kind {
  c8:	e7ff      	b.n	ca <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0xca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:829
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
  ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
  cc:	6800      	ldr	r0, [r0, #0]
  ce:	2800      	cmp	r0, #0
  d0:	d14c      	bne.n	16c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x16c>
  d2:	e7ff      	b.n	d4 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0xd4>
  d4:	980f      	ldr	r0, [sp, #60]	; 0x3c
  d6:	6840      	ldr	r0, [r0, #4]
  d8:	9017      	str	r0, [sp, #92]	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:830
            write!(f, " at byte pos {}", pos)?;
  da:	9810      	ldr	r0, [sp, #64]	; 0x40
  dc:	a917      	add	r1, sp, #92	; 0x5c
  de:	9121      	str	r1, [sp, #132]	; 0x84
  e0:	9921      	ldr	r1, [sp, #132]	; 0x84
  e2:	9122      	str	r1, [sp, #136]	; 0x88
  e4:	9922      	ldr	r1, [sp, #136]	; 0x88
  e6:	f240 0200 	movw	r2, #0
  ea:	f2c0 0200 	movt	r2, #0
  ee:	9007      	str	r0, [sp, #28]
  f0:	4608      	mov	r0, r1
  f2:	4611      	mov	r1, r2
  f4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E>
  f8:	9006      	str	r0, [sp, #24]
  fa:	9105      	str	r1, [sp, #20]
  fc:	e7ff      	b.n	fe <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0xfe>
  fe:	9806      	ldr	r0, [sp, #24]
 100:	901f      	str	r0, [sp, #124]	; 0x7c
 102:	9905      	ldr	r1, [sp, #20]
 104:	9120      	str	r1, [sp, #128]	; 0x80
 106:	466a      	mov	r2, sp
 108:	2301      	movs	r3, #1
 10a:	6013      	str	r3, [r2, #0]
 10c:	f240 0100 	movw	r1, #0
 110:	f2c0 0100 	movt	r1, #0
 114:	a819      	add	r0, sp, #100	; 0x64
 116:	aa1f      	add	r2, sp, #124	; 0x7c
 118:	9204      	str	r2, [sp, #16]
 11a:	461a      	mov	r2, r3
 11c:	9b04      	ldr	r3, [sp, #16]
 11e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE>
 122:	e7ff      	b.n	124 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x124>
 124:	a919      	add	r1, sp, #100	; 0x64
 126:	9807      	ldr	r0, [sp, #28]
 128:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h5196b6ebbbf1f100E>
 12c:	9003      	str	r0, [sp, #12]
 12e:	e7ff      	b.n	130 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x130>
 130:	9803      	ldr	r0, [sp, #12]
 132:	f000 0001 	and.w	r0, r0, #1
 136:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE>
 13a:	f88d 0063 	strb.w	r0, [sp, #99]	; 0x63
 13e:	e7ff      	b.n	140 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x140>
 140:	f89d 0063 	ldrb.w	r0, [sp, #99]	; 0x63
 144:	07c1      	lsls	r1, r0, #31
 146:	2900      	cmp	r1, #0
 148:	9002      	str	r0, [sp, #8]
 14a:	d00e      	beq.n	16a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x16a>
 14c:	e7ff      	b.n	14e <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x14e>
 14e:	9802      	ldr	r0, [sp, #8]
 150:	2801      	cmp	r0, #1
 152:	f47f af67 	bne.w	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x24>
 156:	e7ff      	b.n	2 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E+0x2>
 158:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E>
 15c:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E+0x2>
 15e:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E>
 162:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
 166:	e7ff      	b.n	168 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x168>
 168:	e783      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:829
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
 16a:	e7ff      	b.n	16c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x16c>
 16c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:832
        Ok(())
 16e:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
    }
 172:	e77e      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17hec09d5b8e28559ffE+0x72>

Disassembly of section .text._ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E:

00000000 <_ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E>:
_ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:895
    ///     let slice = CStr::from_ptr(my_string());
    ///     println!("string returned: {}", slice.to_str().unwrap());
    /// }
    /// # }
    /// ```
    pub unsafe fn from_ptr<'a>(ptr: *const c_char) -> &'a CStr {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9007      	str	r0, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:896
        let len = strlen(ptr);
   8:	9807      	ldr	r0, [sp, #28]
   a:	9106      	str	r1, [sp, #24]
   c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E>
  10:	9008      	str	r0, [sp, #32]
  12:	e7ff      	b.n	14 <_ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E+0x14>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:897
        let ptr = ptr as *const u8;
  14:	9807      	ldr	r0, [sp, #28]
  16:	9009      	str	r0, [sp, #36]	; 0x24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:898
        CStr::from_bytes_with_nul_unchecked(slice::from_raw_parts(ptr, len as usize + 1))
  18:	9809      	ldr	r0, [sp, #36]	; 0x24
  1a:	9908      	ldr	r1, [sp, #32]
  1c:	1c4a      	adds	r2, r1, #1
  1e:	4613      	mov	r3, r2
  20:	428a      	cmp	r2, r1
  22:	9005      	str	r0, [sp, #20]
  24:	9304      	str	r3, [sp, #16]
  26:	d312      	bcc.n	4e <_ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E+0x4e>
  28:	e7ff      	b.n	2a <_ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E+0x2a>
  2a:	9805      	ldr	r0, [sp, #20]
  2c:	9904      	ldr	r1, [sp, #16]
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E>
  32:	9003      	str	r0, [sp, #12]
  34:	9102      	str	r1, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E+0x38>
  38:	9803      	ldr	r0, [sp, #12]
  3a:	9902      	ldr	r1, [sp, #8]
  3c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E>
  40:	9001      	str	r0, [sp, #4]
  42:	9100      	str	r1, [sp, #0]
  44:	e7ff      	b.n	46 <_ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E+0x46>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:899
    }
  46:	9801      	ldr	r0, [sp, #4]
  48:	9900      	ldr	r1, [sp, #0]
  4a:	b00a      	add	sp, #40	; 0x28
  4c:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:898
        CStr::from_bytes_with_nul_unchecked(slice::from_raw_parts(ptr, len as usize + 1))
  4e:	f240 0000 	movw	r0, #0
  52:	f2c0 0000 	movt	r0, #0
  56:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  5a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E:

00000000 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E>:
_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:933
    /// use cstr_core::CStr;
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"he\0llo\0");
    /// assert!(c_str.is_err());
    /// ```
    pub fn from_bytes_with_nul(bytes: &[u8]) -> Result<&CStr, FromBytesWithNulError> {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	910b      	str	r1, [sp, #44]	; 0x2c
   a:	920c      	str	r2, [sp, #48]	; 0x30
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:934
        let nul_pos = memchr::memchr(0, bytes);
   c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  10:	f04f 0e00 	mov.w	lr, #0
  14:	900a      	str	r0, [sp, #40]	; 0x28
  16:	4670      	mov	r0, lr
  18:	9309      	str	r3, [sp, #36]	; 0x24
  1a:	f8cd c020 	str.w	ip, [sp, #32]
  1e:	f7ff fffe 	bl	0 <_ZN6memchr6memchr17h8b8b377cf3ade804E>
  22:	910e      	str	r1, [sp, #56]	; 0x38
  24:	900d      	str	r0, [sp, #52]	; 0x34
  26:	e7ff      	b.n	28 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x28>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  28:	980d      	ldr	r0, [sp, #52]	; 0x34
  2a:	2801      	cmp	r0, #1
  2c:	d133      	bne.n	96 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x96>
  2e:	e7ff      	b.n	30 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x30>
  30:	980e      	ldr	r0, [sp, #56]	; 0x38
  32:	900f      	str	r0, [sp, #60]	; 0x3c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:936
            if nul_pos + 1 != bytes.len() {
  34:	980f      	ldr	r0, [sp, #60]	; 0x3c
  36:	1c41      	adds	r1, r0, #1
  38:	460a      	mov	r2, r1
  3a:	4281      	cmp	r1, r0
  3c:	9207      	str	r2, [sp, #28]
  3e:	d338      	bcc.n	b2 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0xb2>
  40:	e7ff      	b.n	42 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x42>
  42:	980b      	ldr	r0, [sp, #44]	; 0x2c
  44:	990c      	ldr	r1, [sp, #48]	; 0x30
  46:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  4a:	9006      	str	r0, [sp, #24]
  4c:	e7ff      	b.n	4e <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x4e>
  4e:	9807      	ldr	r0, [sp, #28]
  50:	9906      	ldr	r1, [sp, #24]
  52:	4288      	cmp	r0, r1
  54:	d010      	beq.n	78 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x78>
  56:	e7ff      	b.n	58 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x58>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:937
                return Err(FromBytesWithNulError::interior_nul(nul_pos));
  58:	980f      	ldr	r0, [sp, #60]	; 0x3c
  5a:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E>
  5e:	9005      	str	r0, [sp, #20]
  60:	9104      	str	r1, [sp, #16]
  62:	e7ff      	b.n	64 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x64>
  64:	9805      	ldr	r0, [sp, #20]
  66:	990a      	ldr	r1, [sp, #40]	; 0x28
  68:	6048      	str	r0, [r1, #4]
  6a:	9a04      	ldr	r2, [sp, #16]
  6c:	608a      	str	r2, [r1, #8]
  6e:	2301      	movs	r3, #1
  70:	600b      	str	r3, [r1, #0]
  72:	e7ff      	b.n	74 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x74>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:943
            }
            Ok(unsafe { CStr::from_bytes_with_nul_unchecked(bytes) })
        } else {
            Err(FromBytesWithNulError::not_nul_terminated())
        }
    }
  74:	b010      	add	sp, #64	; 0x40
  76:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:939
            Ok(unsafe { CStr::from_bytes_with_nul_unchecked(bytes) })
  78:	980b      	ldr	r0, [sp, #44]	; 0x2c
  7a:	990c      	ldr	r1, [sp, #48]	; 0x30
  7c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E>
  80:	9003      	str	r0, [sp, #12]
  82:	9102      	str	r1, [sp, #8]
  84:	e7ff      	b.n	86 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x86>
  86:	9803      	ldr	r0, [sp, #12]
  88:	990a      	ldr	r1, [sp, #40]	; 0x28
  8a:	6048      	str	r0, [r1, #4]
  8c:	9a02      	ldr	r2, [sp, #8]
  8e:	608a      	str	r2, [r1, #8]
  90:	2300      	movs	r3, #0
  92:	600b      	str	r3, [r1, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  94:	e00c      	b.n	b0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0xb0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:941
            Err(FromBytesWithNulError::not_nul_terminated())
  96:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E>
  9a:	9001      	str	r0, [sp, #4]
  9c:	9100      	str	r1, [sp, #0]
  9e:	e7ff      	b.n	a0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0xa0>
  a0:	9801      	ldr	r0, [sp, #4]
  a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  a4:	6048      	str	r0, [r1, #4]
  a6:	9a00      	ldr	r2, [sp, #0]
  a8:	608a      	str	r2, [r1, #8]
  aa:	2301      	movs	r3, #1
  ac:	600b      	str	r3, [r1, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  ae:	e7ff      	b.n	b0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0xb0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:943
    }
  b0:	e7e0      	b.n	74 <_ZN9cstr_core4CStr19from_bytes_with_nul17h8c7f0fc3d6d32cb8E+0x74>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:936
            if nul_pos + 1 != bytes.len() {
  b2:	f240 0000 	movw	r0, #0
  b6:	f2c0 0000 	movt	r0, #0
  ba:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  be:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17hbc3e7ec62e192b4eE:

00000000 <_ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17hbc3e7ec62e192b4eE>:
_ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17hbc3e7ec62e192b4eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:963
    ///     let cstr = CStr::from_bytes_with_nul_unchecked(cstring.to_bytes_with_nul());
    ///     assert_eq!(cstr, &*cstring);
    /// }
    /// ```
    #[inline]
    pub unsafe fn from_bytes_with_nul_unchecked(bytes: &[u8]) -> &CStr {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:964
        &*(bytes as *const [u8] as *const CStr)
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:965
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E:

00000000 <_ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E>:
_ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1031
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes(), b"foo");
    /// ```
    #[inline]
    pub fn to_bytes(&self) -> &[u8] {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1032
        let bytes = self.to_bytes_with_nul();
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E>
  18:	910c      	str	r1, [sp, #48]	; 0x30
  1a:	900b      	str	r0, [sp, #44]	; 0x2c
  1c:	e7ff      	b.n	1e <_ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  1e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  20:	990c      	ldr	r1, [sp, #48]	; 0x30
  22:	9006      	str	r0, [sp, #24]
  24:	9105      	str	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  2a:	9004      	str	r0, [sp, #16]
  2c:	e7ff      	b.n	2e <_ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E+0x2e>
  2e:	9804      	ldr	r0, [sp, #16]
  30:	1e41      	subs	r1, r0, #1
  32:	2801      	cmp	r0, #1
  34:	9103      	str	r1, [sp, #12]
  36:	d30e      	bcc.n	56 <_ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E+0x56>
  38:	e7ff      	b.n	3a <_ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	900d      	str	r0, [sp, #52]	; 0x34
  3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40:	9806      	ldr	r0, [sp, #24]
  42:	9905      	ldr	r1, [sp, #20]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE>
  48:	9002      	str	r0, [sp, #8]
  4a:	9101      	str	r1, [sp, #4]
  4c:	e7ff      	b.n	4e <_ZN9cstr_core4CStr8to_bytes17h957c4f0de5f79766E+0x4e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1034
    }
  4e:	9802      	ldr	r0, [sp, #8]
  50:	9901      	ldr	r1, [sp, #4]
  52:	b00e      	add	sp, #56	; 0x38
  54:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  56:	f240 0000 	movw	r0, #0
  5a:	f2c0 0000 	movt	r0, #0
  5e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  62:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr17to_bytes_with_nul17ha8350f400302e02aE:

00000000 <_ZN9cstr_core4CStr17to_bytes_with_nul17ha8350f400302e02aE>:
_ZN9cstr_core4CStr17to_bytes_with_nul17ha8350f400302e02aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1056
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes_with_nul(), b"foo\0");
    /// ```
    #[inline]
    pub fn to_bytes_with_nul(&self) -> &[u8] {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1057
        unsafe { &*(&self.inner as *const [c_char] as *const [u8]) }
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1058
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr6to_str17h982f51aed0d8bc58E:

00000000 <_ZN9cstr_core4CStr6to_str17h982f51aed0d8bc58E>:
_ZN9cstr_core4CStr6to_str17h982f51aed0d8bc58E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1080
    /// use cstr_core::CStr;
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_str(), Ok("foo"));
    /// ```
    pub fn to_str(&self) -> Result<&str, Utf8Error> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9106      	str	r1, [sp, #24]
   a:	9207      	str	r2, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1085
        // NB: When CStr is changed to perform the length check in .to_bytes()
        // instead of in from_ptr(), it may be worth considering if this should
        // be rewritten to do the UTF-8 check inline with the length calculation
        // instead of doing it afterwards.
        str::from_utf8(self.to_bytes())
   c:	9906      	ldr	r1, [sp, #24]
   e:	9a07      	ldr	r2, [sp, #28]
  10:	9005      	str	r0, [sp, #20]
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr6to_str17h982f51aed0d8bc58E>
  20:	9002      	str	r0, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN9cstr_core4CStr6to_str17h982f51aed0d8bc58E+0x26>
  26:	9805      	ldr	r0, [sp, #20]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core3str9from_utf817hd7172c09534810eaE>
  30:	e7ff      	b.n	32 <_ZN9cstr_core4CStr6to_str17h982f51aed0d8bc58E+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1086
    }
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E:

00000000 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E>:
_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1156
        }
    }
}

impl PartialEq for CStr {
    fn eq(&self, other: &CStr) -> bool {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1157
        self.to_bytes().eq(other.to_bytes())
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f8cd e020 	str.w	lr, [sp, #32]
  20:	9407      	str	r4, [sp, #28]
  22:	9506      	str	r5, [sp, #24]
  24:	f7ff fffe 	bl	0 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E>
  28:	9005      	str	r0, [sp, #20]
  2a:	9104      	str	r1, [sp, #16]
  2c:	e7ff      	b.n	2e <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E+0x2e>
  2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  30:	990d      	ldr	r1, [sp, #52]	; 0x34
  32:	f7ff fffe 	bl	0 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E>
  36:	9003      	str	r0, [sp, #12]
  38:	9102      	str	r1, [sp, #8]
  3a:	e7ff      	b.n	3c <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E+0x3c>
  3c:	9805      	ldr	r0, [sp, #20]
  3e:	9904      	ldr	r1, [sp, #16]
  40:	9a03      	ldr	r2, [sp, #12]
  42:	9b02      	ldr	r3, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf803ce963e6043b6E+0x4c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1158
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	f000 0001 	and.w	r0, r0, #1
  52:	b00e      	add	sp, #56	; 0x38
  54:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E:

00000000 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E>:
_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1162
}
impl Eq for CStr {}
impl PartialOrd for CStr {
    fn partial_cmp(&self, other: &CStr) -> Option<Ordering> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1163
        self.to_bytes().partial_cmp(&other.to_bytes())
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E>
  28:	9003      	str	r0, [sp, #12]
  2a:	9102      	str	r1, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E+0x2e>
  2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  32:	f7ff fffe 	bl	0 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E>
  36:	910d      	str	r1, [sp, #52]	; 0x34
  38:	900c      	str	r0, [sp, #48]	; 0x30
  3a:	e7ff      	b.n	3c <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E+0x3c>
  3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40:	9803      	ldr	r0, [sp, #12]
  42:	9902      	ldr	r1, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17hfc2354084a73a8c7E+0x4c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1164
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	b00e      	add	sp, #56	; 0x38
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE:

00000000 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE>:
_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1167
}
impl Ord for CStr {
    fn cmp(&self, other: &CStr) -> Ordering {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1168
        self.to_bytes().cmp(&other.to_bytes())
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE>
  28:	9003      	str	r0, [sp, #12]
  2a:	9102      	str	r1, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE+0x2e>
  2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  32:	f7ff fffe 	bl	0 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE>
  36:	910d      	str	r1, [sp, #52]	; 0x34
  38:	900c      	str	r0, [sp, #48]	; 0x30
  3a:	e7ff      	b.n	3c <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE+0x3c>
  3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40:	9803      	ldr	r0, [sp, #12]
  42:	9902      	ldr	r1, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h16c85cc48e534d1aE+0x4c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1169
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	b00e      	add	sp, #56	; 0x38
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h656b7c23afb4e323E:

00000000 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h656b7c23afb4e323E>:
_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h656b7c23afb4e323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:322
    kind: FromBytesWithNulErrorKind,
   c:	9806      	ldr	r0, [sp, #24]
   e:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
  10:	9907      	ldr	r1, [sp, #28]
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1e:	f04f 0e15 	mov.w	lr, #21
  22:	9005      	str	r0, [sp, #20]
  24:	4660      	mov	r0, ip
  26:	f8dd c014 	ldr.w	ip, [sp, #20]
  2a:	9204      	str	r2, [sp, #16]
  2c:	4662      	mov	r2, ip
  2e:	9303      	str	r3, [sp, #12]
  30:	4673      	mov	r3, lr
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  36:	e7ff      	b.n	38 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h656b7c23afb4e323E+0x38>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:322
    kind: FromBytesWithNulErrorKind,
  38:	9808      	ldr	r0, [sp, #32]
  3a:	900b      	str	r0, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	4669      	mov	r1, sp
  46:	6008      	str	r0, [r1, #0]
  48:	f240 0100 	movw	r1, #0
  4c:	f2c0 0100 	movt	r1, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	2204      	movs	r2, #4
  54:	ab0b      	add	r3, sp, #44	; 0x2c
  56:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  5a:	9002      	str	r0, [sp, #8]
  5c:	e7ff      	b.n	5e <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h656b7c23afb4e323E+0x5e>
  5e:	a809      	add	r0, sp, #36	; 0x24
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  64:	9001      	str	r0, [sp, #4]
  66:	e7ff      	b.n	68 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h656b7c23afb4e323E+0x68>
  68:	9801      	ldr	r0, [sp, #4]
  6a:	f000 0001 	and.w	r0, r0, #1
  6e:	b00c      	add	sp, #48	; 0x30
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E:

00000000 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E>:
_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	9203      	str	r2, [sp, #12]
  18:	9302      	str	r3, [sp, #8]
  1a:	9001      	str	r0, [sp, #4]
  1c:	d005      	beq.n	2a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x2a>
  1e:	e7ff      	b.n	20 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	2801      	cmp	r0, #1
  24:	d021      	beq.n	6a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x6a>
  26:	e7ff      	b.n	28 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x28>
  28:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:327
    InteriorNul(usize),
  2a:	9807      	ldr	r0, [sp, #28]
  2c:	3004      	adds	r0, #4
  2e:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
  30:	9905      	ldr	r1, [sp, #20]
  32:	f240 0200 	movw	r2, #0
  36:	f2c0 0200 	movt	r2, #0
  3a:	a809      	add	r0, sp, #36	; 0x24
  3c:	230b      	movs	r3, #11
  3e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  42:	e7ff      	b.n	44 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:327
    InteriorNul(usize),
  44:	9808      	ldr	r0, [sp, #32]
  46:	900c      	str	r0, [sp, #48]	; 0x30
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
  48:	f240 0200 	movw	r2, #0
  4c:	f2c0 0200 	movt	r2, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	a90c      	add	r1, sp, #48	; 0x30
  54:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  58:	9000      	str	r0, [sp, #0]
  5a:	e7ff      	b.n	5c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x5c>
  5c:	a809      	add	r0, sp, #36	; 0x24
  5e:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  62:	f88d 001b 	strb.w	r0, [sp, #27]
  66:	e7ff      	b.n	68 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x68>
  68:	e010      	b.n	8c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x8c>
  6a:	9905      	ldr	r1, [sp, #20]
  6c:	f240 0200 	movw	r2, #0
  70:	f2c0 0200 	movt	r2, #0
  74:	a80d      	add	r0, sp, #52	; 0x34
  76:	2310      	movs	r3, #16
  78:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  7c:	e7ff      	b.n	7e <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x7e>
  7e:	a80d      	add	r0, sp, #52	; 0x34
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  84:	f88d 001b 	strb.w	r0, [sp, #27]
  88:	e7ff      	b.n	8a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x8a>
  8a:	e7ff      	b.n	8c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h061898fcee6e6e16E+0x8c>
  8c:	f89d 001b 	ldrb.w	r0, [sp, #27]
  90:	b010      	add	sp, #64	; 0x40
  92:	bd80      	pop	{r7, pc}

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.1
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001eb l       .debug_str	00000000 
00000223 l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
000002ab l       .debug_str	00000000 
0000031e l       .debug_str	00000000 
00000355 l       .debug_str	00000000 
00000386 l       .debug_str	00000000 
000003d0 l       .debug_str	00000000 
000003df l       .debug_str	00000000 
00000422 l       .debug_str	00000000 
00000464 l       .debug_str	00000000 
000004a7 l       .debug_str	00000000 
000004e8 l       .debug_str	00000000 
00000522 l       .debug_str	00000000 
00000574 l       .debug_str	00000000 
000005e7 l       .debug_str	00000000 
00000627 l       .debug_str	00000000 
00000661 l       .debug_str	00000000 
000006b4 l       .debug_str	00000000 
000006ba l       .debug_str	00000000 
000006ce l       .debug_str	00000000 
000006e1 l       .debug_str	00000000 
0000071f l       .debug_str	00000000 
0000072d l       .debug_str	00000000 
00000770 l       .debug_str	00000000 
00000782 l       .debug_str	00000000 
0000078d l       .debug_str	00000000 
000007b0 l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
00000834 l       .debug_str	00000000 
0000083f l       .debug_str	00000000 
00000863 l       .debug_str	00000000 
000008a7 l       .debug_str	00000000 
000008ba l       .debug_str	00000000 
000008fe l       .debug_str	00000000 
00000910 l       .debug_str	00000000 
00000915 l       .debug_str	00000000 
0000094b l       .debug_str	00000000 
00000966 l       .debug_str	00000000 
000009a0 l       .debug_str	00000000 
000009bf l       .debug_str	00000000 
000009fb l       .debug_str	00000000 
000009fe l       .debug_str	00000000 
00000a44 l       .debug_str	00000000 
00000a4c l       .debug_str	00000000 
00000a54 l       .debug_str	00000000 
00000a9d l       .debug_str	00000000 
00000aa8 l       .debug_str	00000000 
00000afa l       .debug_str	00000000 
00000b0b l       .debug_str	00000000 
00000b15 l       .debug_str	00000000 
00000b6a l       .debug_str	00000000 
00000b7e l       .debug_str	00000000 
00000bca l       .debug_str	00000000 
00000bd6 l       .debug_str	00000000 
00000bdb l       .debug_str	00000000 
00000c01 l       .debug_str	00000000 
00000c0a l       .debug_str	00000000 
00000c30 l       .debug_str	00000000 
00000c3c l       .debug_str	00000000 
00000c63 l       .debug_str	00000000 
00000c70 l       .debug_str	00000000 
00000c72 l       .debug_str	00000000 
00000c74 l       .debug_str	00000000 
00000c7a l       .debug_str	00000000 
00000c7e l       .debug_str	00000000 
00000c80 l       .debug_str	00000000 
00000c8b l       .debug_str	00000000 
00000c8d l       .debug_str	00000000 
00000c8f l       .debug_str	00000000 
00000c93 l       .debug_str	00000000 
00000c99 l       .debug_str	00000000 
00000c9d l       .debug_str	00000000 
00000caa l       .debug_str	00000000 
00000cae l       .debug_str	00000000 
00000000 l     F .text._ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE	00000106 _ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE
00000000 l    d  .text._ZN4core3ptr19swap_nonoverlapping17h014c5484bf66d128E	00000000 .text._ZN4core3ptr19swap_nonoverlapping17h014c5484bf66d128E
00000000 l    d  .text._ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE	00000000 .text._ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE
00000000 l    d  .text._ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE	00000000 .text._ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h6ffa065584cfb9d5E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h6ffa065584cfb9d5E
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hdb3e26740b1db73bE	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hdb3e26740b1db73bE
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h5acf7a5bff6ec171E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h5acf7a5bff6ec171E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E
00000000 l    d  .text._ZN4core3ptr4null17h5ee8031d556c04d3E	00000000 .text._ZN4core3ptr4null17h5ee8031d556c04d3E
00000000 l    d  .text._ZN4core3ptr4read17h1ad9be0274a44d45E	00000000 .text._ZN4core3ptr4read17h1ad9be0274a44d45E
00000000 l    d  .text._ZN4core3ptr5write17ha5d876f164d5dfaaE	00000000 .text._ZN4core3ptr5write17ha5d876f164d5dfaaE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h4460a2c934b85046E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h8fd193cc5e1eb1e4E
00000000 g     F .text._ZN4core3ptr19swap_nonoverlapping17h014c5484bf66d128E	00000042 _ZN4core3ptr19swap_nonoverlapping17h014c5484bf66d128E
00000000 g     F .text._ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE	00000054 _ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h6ffa065584cfb9d5E	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h6ffa065584cfb9d5E
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hdb3e26740b1db73bE	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hdb3e26740b1db73bE
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h5acf7a5bff6ec171E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h5acf7a5bff6ec171E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E	00000026 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E
00000000 g     F .text._ZN4core3ptr4null17h5ee8031d556c04d3E	00000004 _ZN4core3ptr4null17h5ee8031d556c04d3E
00000000 g     F .text._ZN4core3ptr4read17h1ad9be0274a44d45E	00000042 _ZN4core3ptr4read17h1ad9be0274a44d45E
00000000 g     F .text._ZN4core3ptr5write17ha5d876f164d5dfaaE	00000018 _ZN4core3ptr5write17ha5d876f164d5dfaaE



Disassembly of section .text._ZN4core3ptr19swap_nonoverlapping17h014c5484bf66d128E:

00000000 <_ZN4core3ptr19swap_nonoverlapping17h014c5484bf66d128E>:
_ZN4core3ptr19swap_nonoverlapping17h014c5484bf66d128E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:349
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:350
  10:	9804      	ldr	r0, [sp, #16]
  12:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:351
  14:	9805      	ldr	r0, [sp, #20]
  16:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:352
  18:	9303      	str	r3, [sp, #12]
  1a:	f8cd c008 	str.w	ip, [sp, #8]
  1e:	f8cd e004 	str.w	lr, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h4460a2c934b85046E>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core3ptr19swap_nonoverlapping17h014c5484bf66d128E+0x2a>
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	4348      	muls	r0, r1
  30:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:353
  32:	9807      	ldr	r0, [sp, #28]
  34:	9908      	ldr	r1, [sp, #32]
  36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  38:	f7ff fffe 	bl	0 <_ZN4core3ptr19swap_nonoverlapping17h014c5484bf66d128E>
  3c:	e7ff      	b.n	3e <_ZN4core3ptr19swap_nonoverlapping17h014c5484bf66d128E+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:354
  3e:	b00a      	add	sp, #40	; 0x28
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE:

00000000 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE>:
_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:357
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h4460a2c934b85046E>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE+0x18>
  18:	9800      	ldr	r0, [sp, #0]
  1a:	281f      	cmp	r0, #31
  1c:	d811      	bhi.n	42 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE+0x42>
  1e:	e7ff      	b.n	20 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE+0x20>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:361
  20:	9803      	ldr	r0, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE>
  26:	9005      	str	r0, [sp, #20]
  28:	e7ff      	b.n	2a <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:362
  2a:	9804      	ldr	r0, [sp, #16]
  2c:	9903      	ldr	r1, [sp, #12]
  2e:	2201      	movs	r2, #1
  30:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE>
  34:	e7ff      	b.n	36 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:363
  36:	9804      	ldr	r0, [sp, #16]
  38:	9905      	ldr	r1, [sp, #20]
  3a:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  40:	e006      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:365
  42:	9803      	ldr	r0, [sp, #12]
  44:	9904      	ldr	r1, [sp, #16]
  46:	2201      	movs	r2, #1
  48:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE>
  4c:	e7ff      	b.n	4e <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE+0x4e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:360
  4e:	e7ff      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:367
  50:	b006      	add	sp, #24
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE:

00000000 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE>:
_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:370
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b0ac      	sub	sp, #176	; 0xb0
   6:	466c      	mov	r4, sp
   8:	f36f 0404 	bfc	r4, #0, #5
   c:	46a5      	mov	sp, r4
   e:	4613      	mov	r3, r2
  10:	468c      	mov	ip, r1
  12:	4686      	mov	lr, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	910c      	str	r1, [sp, #48]	; 0x30
  18:	920d      	str	r2, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:381
  1a:	930a      	str	r3, [sp, #40]	; 0x28
  1c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  20:	f8cd e020 	str.w	lr, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h8fd193cc5e1eb1e4E>
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	e7ff      	b.n	2c <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x2c>
  2c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:386
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  30:	e7ff      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x32>
  32:	980f      	ldr	r0, [sp, #60]	; 0x3c
  34:	990e      	ldr	r1, [sp, #56]	; 0x38
  36:	4408      	add	r0, r1
  38:	990d      	ldr	r1, [sp, #52]	; 0x34
  3a:	4288      	cmp	r0, r1
  3c:	d905      	bls.n	4a <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x4a>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  40:	980f      	ldr	r0, [sp, #60]	; 0x3c
  42:	990d      	ldr	r1, [sp, #52]	; 0x34
  44:	4288      	cmp	r0, r1
  46:	d32d      	bcc.n	a4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0xa4>
  48:	e059      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:390
  4a:	e7ff      	b.n	4c <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x4c>
  4c:	a810      	add	r0, sp, #64	; 0x40
  4e:	9028      	str	r0, [sp, #160]	; 0xa0
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h16e5a0602265d4c2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  50:	9828      	ldr	r0, [sp, #160]	; 0xa0
  52:	9029      	str	r0, [sp, #164]	; 0xa4
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hbd1d207486a23668E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  54:	9829      	ldr	r0, [sp, #164]	; 0xa4
_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:391
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:392
  5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE>
  66:	901a      	str	r0, [sp, #104]	; 0x68
  68:	e7ff      	b.n	6a <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:393
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  6e:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE>
  72:	901b      	str	r0, [sp, #108]	; 0x6c
  74:	e7ff      	b.n	76 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:397
  76:	981a      	ldr	r0, [sp, #104]	; 0x68
  78:	9919      	ldr	r1, [sp, #100]	; 0x64
  7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  7c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E>
  80:	e7ff      	b.n	82 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:398
  82:	981b      	ldr	r0, [sp, #108]	; 0x6c
  84:	991a      	ldr	r1, [sp, #104]	; 0x68
  86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  88:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E>
  8c:	e7ff      	b.n	8e <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:399
  8e:	9819      	ldr	r0, [sp, #100]	; 0x64
  90:	991b      	ldr	r1, [sp, #108]	; 0x6c
  92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  94:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E>
  98:	e7ff      	b.n	9a <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:400
  9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  9e:	4408      	add	r0, r1
  a0:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:387
  a2:	e7c6      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:405
  a4:	e7ff      	b.n	a6 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0xa6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:406
  a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  aa:	1a40      	subs	r0, r0, r1
  ac:	9024      	str	r0, [sp, #144]	; 0x90
  ae:	a81c      	add	r0, sp, #112	; 0x70
  b0:	902a      	str	r0, [sp, #168]	; 0xa8
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h8e64756b9d1afebdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  b2:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b4:	902b      	str	r0, [sp, #172]	; 0xac
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hf2ab100e81516433E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  b6:	982b      	ldr	r0, [sp, #172]	; 0xac
_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:408
  b8:	9006      	str	r0, [sp, #24]
  ba:	e7ff      	b.n	bc <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9025      	str	r0, [sp, #148]	; 0x94
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:409
  c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c4:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE>
  c8:	9026      	str	r0, [sp, #152]	; 0x98
  ca:	e7ff      	b.n	cc <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0xcc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:410
  cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d0:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE>
  d4:	9027      	str	r0, [sp, #156]	; 0x9c
  d6:	e7ff      	b.n	d8 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0xd8>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:412
  d8:	9826      	ldr	r0, [sp, #152]	; 0x98
  da:	9925      	ldr	r1, [sp, #148]	; 0x94
  dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  de:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E>
  e2:	e7ff      	b.n	e4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0xe4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:413
  e4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  e6:	9926      	ldr	r1, [sp, #152]	; 0x98
  e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  ea:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E>
  ee:	e7ff      	b.n	f0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0xf0>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:414
  f0:	9825      	ldr	r0, [sp, #148]	; 0x94
  f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  f6:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E>
  fa:	e7ff      	b.n	fc <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0xfc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:403
  fc:	e7ff      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h27f7e8f356e5e63aE+0xfe>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:416
  fe:	f1a7 0408 	sub.w	r4, r7, #8
 102:	46a5      	mov	sp, r4
 104:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h6ffa065584cfb9d5E:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h6ffa065584cfb9d5E>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h6ffa065584cfb9d5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1938
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1941
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h6ffa065584cfb9d5E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h6ffa065584cfb9d5E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1942
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hdb3e26740b1db73bE:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hdb3e26740b1db73bE>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hdb3e26740b1db73bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1702
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1703
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hdb3e26740b1db73bE+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1704
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1392
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1395
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1396
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h5acf7a5bff6ec171E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h5acf7a5bff6ec171E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h5acf7a5bff6ec171E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1120
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1122
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h5acf7a5bff6ec171E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1124
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:962
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:965
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E>
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	9900      	ldr	r1, [sp, #0]
  1a:	1a42      	subs	r2, r0, r1
  1c:	fab2 f282 	clz	r2, r2
  20:	0950      	lsrs	r0, r2, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:966
  22:	b004      	add	sp, #16
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4null17h5ee8031d556c04d3E:

00000000 <_ZN4core3ptr4null17h5ee8031d556c04d3E>:
_ZN4core3ptr4null17h5ee8031d556c04d3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:214
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr4read17h1ad9be0274a44d45E:

00000000 <_ZN4core3ptr4read17h1ad9be0274a44d45E>:
_ZN4core3ptr4read17h1ad9be0274a44d45E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:572
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h11808f21bb1c959bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1121
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17h1ad9be0274a44d45E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:573
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <_ZN4core3ptr4read17h1ad9be0274a44d45E+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17hba5af641e80dab6cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1252
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17had7cd5e84d077ef7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:887
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17h1ad9be0274a44d45E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:574
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <_ZN4core3ptr4read17h1ad9be0274a44d45E+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE>
  2c:	e7ff      	b.n	2e <_ZN4core3ptr4read17h1ad9be0274a44d45E+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17h5ea2a4da30b58921E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:1294
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17h5a95299d20978278E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:828
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17h1ad9be0274a44d45E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:575
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <_ZN4core3ptr4read17h1ad9be0274a44d45E+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:576
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr5write17ha5d876f164d5dfaaE:

00000000 <_ZN4core3ptr5write17ha5d876f164d5dfaaE>:
_ZN4core3ptr5write17ha5d876f164d5dfaaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:733
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:734
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:735
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.10
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000246 l       .debug_str	00000000 
0000024c l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
0000026d l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
00000279 l       .debug_str	00000000 
00000290 l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002d0 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002e5 l       .debug_str	00000000 
000002fe l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
00000380 l       .debug_str	00000000 
0000038b l       .debug_str	00000000 
00000392 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003a1 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
000003be l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
000003c6 l       .debug_str	00000000 
000003cf l       .debug_str	00000000 
000003d6 l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003df l       .debug_str	00000000 
000003e9 l       .debug_str	00000000 
000003f1 l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
0000040b l       .debug_str	00000000 
0000042e l       .debug_str	00000000 
0000044d l       .debug_str	00000000 
00000474 l       .debug_str	00000000 
0000047e l       .debug_str	00000000 
00000486 l       .debug_str	00000000 
0000048f l       .debug_str	00000000 
000004c0 l       .debug_str	00000000 
000004cb l       .debug_str	00000000 
000004fd l       .debug_str	00000000 
00000504 l       .debug_str	00000000 
0000050a l       .debug_str	00000000 
0000055b l       .debug_str	00000000 
00000572 l       .debug_str	00000000 
00000574 l       .debug_str	00000000 
0000057b l       .debug_str	00000000 
0000057d l       .debug_str	00000000 
000005d1 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E	00000000 .text._ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE	00000000 .text._ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E	00000032 _ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E	00000006 _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E



Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E:

00000000 <_ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E>:
_ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h4b2de1979fd6dde0E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE:

00000000 <_ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE>:
_ZN4core3fmt9Arguments6new_v117h98db9d5cfa3b8f3fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h9aa44c94dc3757f6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b081      	sub	sp, #4
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.11
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
000002e1 l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000309 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE	00000064 _ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E	00000010 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE	00000012 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE



Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE:

00000000 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE>:
_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:336
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
   8:	f88d 0017 	strb.w	r0, [sp, #23]
   c:	2001      	movs	r0, #1
   e:	f88d 0017 	strb.w	r0, [sp, #23]
  12:	2800      	cmp	r0, #0
  14:	9100      	str	r1, [sp, #0]
  16:	d105      	bne.n	24 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x24>
  18:	e7ff      	b.n	1a <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x1a>
  1a:	2000      	movs	r0, #0
  1c:	2800      	cmp	r0, #0
  1e:	d10b      	bne.n	38 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x38>
  20:	e7ff      	b.n	22 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  22:	defe      	udf	#254	; 0xfe
  24:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:338
  26:	f88d 0017 	strb.w	r0, [sp, #23]
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9004      	str	r0, [sp, #16]
  2e:	9804      	ldr	r0, [sp, #16]
  30:	9003      	str	r0, [sp, #12]
  32:	2001      	movs	r0, #1
  34:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  36:	e002      	b.n	3e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x3e>
  38:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:339
  3a:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:337
  3c:	e7ff      	b.n	3e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x3e>
  3e:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:341
  40:	2800      	cmp	r0, #0
  42:	d104      	bne.n	4e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x4e>
  44:	e00d      	b.n	62 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x62>
  46:	9802      	ldr	r0, [sp, #8]
  48:	9903      	ldr	r1, [sp, #12]
  4a:	b006      	add	sp, #24
  4c:	4770      	bx	lr
  4e:	f89d 0017 	ldrb.w	r0, [sp, #23]
  52:	07c0      	lsls	r0, r0, #31
  54:	2800      	cmp	r0, #0
  56:	d0f6      	beq.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x46>
  58:	e7ff      	b.n	5a <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x5a>
  5a:	2000      	movs	r0, #0
  5c:	f88d 0017 	strb.w	r0, [sp, #23]
  60:	e7f1      	b.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x46>
  62:	e7f0      	b.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE+0x46>

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E:

00000000 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h43290d848d588610E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1292
   0:	b081      	sub	sp, #4
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1293
   4:	f88d 0003 	strb.w	r0, [sp, #3]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1294
   8:	f89d 0003 	ldrb.w	r0, [sp, #3]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE:

00000000 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h2ccd35330b30bebdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1282
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1283
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:1284
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.12.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.12
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cc l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000273 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
0000028f l       .debug_str	00000000 
00000293 l       .debug_str	00000000 
000002a0 l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002b9 l       .debug_str	00000000 
000002c7 l       .debug_str	00000000 
000002cc l       .debug_str	00000000 
000002d0 l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003eb l       .debug_str	00000000 
00000467 l       .debug_str	00000000 
00000473 l       .debug_str	00000000 
00000484 l       .debug_str	00000000 
0000049e l       .debug_str	00000000 
000004c4 l       .debug_str	00000000 
000004f9 l       .debug_str	00000000 
00000533 l       .debug_str	00000000 
0000053a l       .debug_str	00000000 
0000056f l       .debug_str	00000000 
0000058a l       .debug_str	00000000 
000005f1 l       .debug_str	00000000 
000005f6 l       .debug_str	00000000 
000005fc l       .debug_str	00000000 
00000600 l       .debug_str	00000000 
0000060d l       .debug_str	00000000 
00000611 l       .debug_str	00000000 
0000061c l       .debug_str	00000000 
00000622 l       .debug_str	00000000 
0000068f l       .debug_str	00000000 
000006ba l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.c7a6e0d94d88140a712fc1168a2c7463.0	00000018 .Lanon.c7a6e0d94d88140a712fc1168a2c7463.0
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE	00000000 .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h365aeeca9dfd5931E	00000000 .text._ZN4core3ptr18real_drop_in_place17h365aeeca9dfd5931E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17ha9b3253a7e12f704E	00000000 .text._ZN4core3ptr18real_drop_in_place17ha9b3253a7e12f704E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hba37ddb32d8cee0fE	00000000 .text._ZN4core3ptr18real_drop_in_place17hba37ddb32d8cee0fE
00000000 l    d  .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h7a9bc7cc8bcb50e6E	00000000 .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h7a9bc7cc8bcb50e6E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE	00000034 .hidden _ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h365aeeca9dfd5931E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h365aeeca9dfd5931E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17ha9b3253a7e12f704E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17ha9b3253a7e12f704E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hba37ddb32d8cee0fE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hba37ddb32d8cee0fE
00000000 g     F .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h7a9bc7cc8bcb50e6E	00000010 .hidden _ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h7a9bc7cc8bcb50e6E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000         *UND*	00000000 __aeabi_memcpy4



Disassembly of section .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE:

00000000 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE>:
_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ops/arith.rs:198
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	eba0 0c01 	sub.w	ip, r0, r1
  12:	4288      	cmp	r0, r1
  14:	9203      	str	r2, [sp, #12]
  16:	9302      	str	r3, [sp, #8]
  18:	f8cd c004 	str.w	ip, [sp, #4]
  1c:	d303      	bcc.n	26 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE+0x26>
  1e:	e7ff      	b.n	20 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  32:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE>:
_ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h5ad89c63c2a72e5aE+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h365aeeca9dfd5931E:

00000000 <_ZN4core3ptr18real_drop_in_place17h365aeeca9dfd5931E>:
_ZN4core3ptr18real_drop_in_place17h365aeeca9dfd5931E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17ha9b3253a7e12f704E:

00000000 <_ZN4core3ptr18real_drop_in_place17ha9b3253a7e12f704E>:
_ZN4core3ptr18real_drop_in_place17ha9b3253a7e12f704E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hba37ddb32d8cee0fE:

00000000 <_ZN4core3ptr18real_drop_in_place17hba37ddb32d8cee0fE>:
_ZN4core3ptr18real_drop_in_place17hba37ddb32d8cee0fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h7a9bc7cc8bcb50e6E:

00000000 <_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h7a9bc7cc8bcb50e6E>:
_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h7a9bc7cc8bcb50e6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/clone.rs:167
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/clone.rs:168
   6:	9801      	ldr	r0, [sp, #4]
   8:	6800      	ldr	r0, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/clone.rs:169
   a:	9100      	str	r1, [sp, #0]
   c:	b002      	add	sp, #8
   e:	4770      	bx	lr

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.13.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.13
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000204 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
0000023c l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
000002be l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
00000309 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000312 l       .debug_str	00000000 
00000317 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000343 l       .debug_str	00000000 
00000348 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h3b1fc3bf2e726812E	00000000 .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h3b1fc3bf2e726812E
00000000 l    d  .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE	00000000 .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h3b1fc3bf2e726812E	0000001e _ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h3b1fc3bf2e726812E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E
00000000         *UND*	00000000 _ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E
00000000 g     F .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE	00000028 _ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE



Disassembly of section .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h3b1fc3bf2e726812E:

00000000 <_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h3b1fc3bf2e726812E>:
_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h3b1fc3bf2e726812E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:555
   0:	b087      	sub	sp, #28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:556
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9005      	str	r0, [sp, #20]
  10:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:557
  12:	9805      	ldr	r0, [sp, #20]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9201      	str	r2, [sp, #4]
  18:	9300      	str	r3, [sp, #0]
  1a:	b007      	add	sp, #28
  1c:	4770      	bx	lr

Disassembly of section .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE:

00000000 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE>:
_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:574
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:575
   8:	9903      	ldr	r1, [sp, #12]
   a:	9002      	str	r0, [sp, #8]
   c:	4608      	mov	r0, r1
   e:	9201      	str	r2, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE+0x18>
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	9900      	ldr	r1, [sp, #0]
  1e:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E>
  22:	e7ff      	b.n	24 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/mod.rs:576
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.14.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.14
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
0000024e l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
00000261 l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3mem11size_of_val17hf961c1fef3a9f278E	00000000 .text._ZN4core3mem11size_of_val17hf961c1fef3a9f278E
00000000 l    d  .text._ZN4core3mem4swap17ha8f4c81bfddeab05E	00000000 .text._ZN4core3mem4swap17ha8f4c81bfddeab05E
00000000 l    d  .text._ZN4core3mem7size_of17h4460a2c934b85046E	00000000 .text._ZN4core3mem7size_of17h4460a2c934b85046E
00000000 l    d  .text._ZN4core3mem7size_of17h8fd193cc5e1eb1e4E	00000000 .text._ZN4core3mem7size_of17h8fd193cc5e1eb1e4E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3mem11size_of_val17hf961c1fef3a9f278E	0000001e _ZN4core3mem11size_of_val17hf961c1fef3a9f278E
00000000 g     F .text._ZN4core3mem4swap17ha8f4c81bfddeab05E	0000001e _ZN4core3mem4swap17ha8f4c81bfddeab05E
00000000 g     F .text._ZN4core3mem7size_of17h4460a2c934b85046E	00000012 _ZN4core3mem7size_of17h4460a2c934b85046E
00000000 g     F .text._ZN4core3mem7size_of17h8fd193cc5e1eb1e4E	00000012 _ZN4core3mem7size_of17h8fd193cc5e1eb1e4E
00000000         *UND*	00000000 _ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE



Disassembly of section .text._ZN4core3mem11size_of_val17hf961c1fef3a9f278E:

00000000 <_ZN4core3mem11size_of_val17hf961c1fef3a9f278E>:
_ZN4core3mem11size_of_val17hf961c1fef3a9f278E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:261
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:262
   a:	9804      	ldr	r0, [sp, #16]
   c:	9005      	str	r0, [sp, #20]
   e:	9805      	ldr	r0, [sp, #20]
  10:	9202      	str	r2, [sp, #8]
  12:	9301      	str	r3, [sp, #4]
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3mem11size_of_val17hf961c1fef3a9f278E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:263
  18:	9800      	ldr	r0, [sp, #0]
  1a:	b006      	add	sp, #24
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem4swap17ha8f4c81bfddeab05E:

00000000 <_ZN4core3mem4swap17ha8f4c81bfddeab05E>:
_ZN4core3mem4swap17ha8f4c81bfddeab05E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:493
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9002      	str	r0, [sp, #8]
   a:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:495
   c:	9802      	ldr	r0, [sp, #8]
   e:	9903      	ldr	r1, [sp, #12]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h3588e21d670ab8bbE>
  18:	e7ff      	b.n	1a <_ZN4core3mem4swap17ha8f4c81bfddeab05E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:497
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem7size_of17h4460a2c934b85046E:

00000000 <_ZN4core3mem7size_of17h4460a2c934b85046E>:
_ZN4core3mem7size_of17h4460a2c934b85046E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h4460a2c934b85046E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17h8fd193cc5e1eb1e4E:

00000000 <_ZN4core3mem7size_of17h8fd193cc5e1eb1e4E>:
_ZN4core3mem7size_of17h8fd193cc5e1eb1e4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2020      	movs	r0, #32
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h8fd193cc5e1eb1e4E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.15.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.15
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
000002d0 l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000321 l       .debug_str	00000000 
00000323 l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
0000032e l       .debug_str	00000000 
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4ecadc25a2a110cdE	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4ecadc25a2a110cdE
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hdcff3ada65593be0E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hdcff3ada65593be0E
00000000 l    d  .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE	00000000 .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE
00000000 l    d  .text._ZN6memchr6memchr17h8b8b377cf3ade804E	00000000 .text._ZN6memchr6memchr17h8b8b377cf3ade804E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h1ae2618086440b77E
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4ecadc25a2a110cdE	0000000e _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4ecadc25a2a110cdE
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hdcff3ada65593be0E	0000001a _ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hdcff3ada65593be0E
00000000 g     F .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE	0000001e _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE
00000000 g     F .text._ZN6memchr6memchr17h8b8b377cf3ade804E	00000064 .hidden _ZN6memchr6memchr17h8b8b377cf3ade804E
00000000         *UND*	00000000 _ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E



Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4ecadc25a2a110cdE:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4ecadc25a2a110cdE>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4ecadc25a2a110cdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:547
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hdcff3ada65593be0E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hdcff3ada65593be0E>:
_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hdcff3ada65593be0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:539
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:540
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hdcff3ada65593be0E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17hdcff3ada65593be0E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:541
  14:	9801      	ldr	r0, [sp, #4]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE:

00000000 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE>:
_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:568
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:569
   8:	9802      	ldr	r0, [sp, #8]
   a:	9101      	str	r1, [sp, #4]
   c:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE>
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/convert.rs:570
  18:	9803      	ldr	r0, [sp, #12]
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr6memchr17h8b8b377cf3ade804E:

00000000 <_ZN6memchr6memchr17h8b8b377cf3ade804E>:
_ZN6memchr6memchr17h8b8b377cf3ade804E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:131
///
/// let haystack = b"the quick brown fox";
/// assert_eq!(memchr(b'k', haystack), Some(8));
/// ```
#[inline]
pub fn memchr(needle: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 0013 	strb.w	r0, [sp, #19]
   e:	9105      	str	r1, [sp, #20]
  10:	9206      	str	r2, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    #[inline(always)]
    fn imp(n1: u8, haystack: &[u8]) -> Option<usize> {
        fallback::memchr(n1, haystack)
    }

    if haystack.is_empty() {
  12:	9805      	ldr	r0, [sp, #20]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9303      	str	r3, [sp, #12]
  18:	f8cd c008 	str.w	ip, [sp, #8]
  1c:	f8cd e004 	str.w	lr, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h1ae2618086440b77E>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <_ZN6memchr6memchr17h8b8b377cf3ade804E+0x28>
  28:	9800      	ldr	r0, [sp, #0]
  2a:	07c1      	lsls	r1, r0, #31
  2c:	2900      	cmp	r1, #0
  2e:	d003      	beq.n	38 <_ZN6memchr6memchr17h8b8b377cf3ade804E+0x38>
  30:	e7ff      	b.n	32 <_ZN6memchr6memchr17h8b8b377cf3ade804E+0x32>
  32:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:157
        None
  34:	9007      	str	r0, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    if haystack.is_empty() {
  36:	e011      	b.n	5c <_ZN6memchr6memchr17h8b8b377cf3ade804E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:159
    } else {
        imp(needle, haystack)
  38:	f89d 0013 	ldrb.w	r0, [sp, #19]
  3c:	9905      	ldr	r1, [sp, #20]
  3e:	9a06      	ldr	r2, [sp, #24]
  40:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  44:	910a      	str	r1, [sp, #40]	; 0x28
  46:	920b      	str	r2, [sp, #44]	; 0x2c
_ZN6memchr6memchr3imp17h94e51a8b3c94dfaaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:153
        fallback::memchr(n1, haystack)
  48:	990a      	ldr	r1, [sp, #40]	; 0x28
  4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4c:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  50:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
_ZN6memchr6memchr17h8b8b377cf3ade804E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:159
        imp(needle, haystack)
  54:	9108      	str	r1, [sp, #32]
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN6memchr6memchr17h8b8b377cf3ade804E+0x5a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    if haystack.is_empty() {
  5a:	e7ff      	b.n	5c <_ZN6memchr6memchr17h8b8b377cf3ade804E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:161
    }
}
  5c:	9807      	ldr	r0, [sp, #28]
  5e:	9908      	ldr	r1, [sp, #32]
  60:	b00c      	add	sp, #48	; 0x30
  62:	bd80      	pop	{r7, pc}

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.2
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
00000242 l       .debug_str	00000000 
00000256 l       .debug_str	00000000 
00000264 l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
000002af l       .debug_str	00000000 
000002f2 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000323 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000369 l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003c9 l       .debug_str	00000000 
000003d0 l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003de l       .debug_str	00000000 
000003e2 l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
00000413 l       .debug_str	00000000 
0000047d l       .debug_str	00000000 
000004c6 l       .debug_str	00000000 
0000050d l       .debug_str	00000000 
00000516 l       .debug_str	00000000 
00000561 l       .debug_str	00000000 
0000056e l       .debug_str	00000000 
00000573 l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
000005dc l       .debug_str	00000000 
0000064d l       .debug_str	00000000 
0000065d l       .debug_str	00000000 
00000679 l       .debug_str	00000000 
00000688 l       .debug_str	00000000 
000006fd l       .debug_str	00000000 
00000728 l       .debug_str	00000000 
00000731 l       .debug_str	00000000 
00000738 l       .debug_str	00000000 
0000073e l       .debug_str	00000000 
00000740 l       .debug_str	00000000 
000007b9 l       .debug_str	00000000 
000007c3 l       .debug_str	00000000 
00000825 l       .debug_str	00000000 
0000082d l       .debug_str	00000000 
00000891 l       .debug_str	00000000 
0000089b l       .debug_str	00000000 
0000090b l       .debug_str	00000000 
0000091f l       .debug_str	00000000 
00000993 l       .debug_str	00000000 
0000099c l       .debug_str	00000000 
000009a8 l       .debug_str	00000000 
000009ae l       .debug_str	00000000 
000009b4 l       .debug_str	00000000 
000009ba l       .debug_str	00000000 
000009be l       .debug_str	00000000 
00000000 l     F .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E	000000be _ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E
00000000 l    d  .text._ZN4core4iter6traits8iterator8Iterator3map17ha3f10682d3934e2bE	00000000 .text._ZN4core4iter6traits8iterator8Iterator3map17ha3f10682d3934e2bE
00000000 l    d  .text._ZN4core4iter6traits8iterator8Iterator8flat_map17hb8372432451b9b5aE	00000000 .text._ZN4core4iter6traits8iterator8Iterator8flat_map17hb8372432451b9b5aE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h1ae2618086440b77E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h1ae2618086440b77E
00000000 l    d  .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE	00000000 .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE
00000000 l    d  .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE	00000000 .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE
00000000 l    d  .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE	00000000 .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE
00000000 l    d  .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE	00000000 .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE
00000000 l    d  .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E	00000000 .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E
00000000 l    d  .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E	00000000 .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E
00000000 l    d  .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hf3cd920e4c8ebd23E	00000000 .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hf3cd920e4c8ebd23E
00000000 l    d  .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E	00000000 .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h712e05003a54163dE
00000000         *UND*	00000000 _ZN4core3cmp3min17heda3017be1234825E
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE
00000000         *UND*	00000000 _ZN4core3mem11size_of_val17hf961c1fef3a9f278E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h72d2cdbf76441d9dE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h5acf7a5bff6ec171E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E
00000000 g     F .text._ZN4core4iter6traits8iterator8Iterator3map17ha3f10682d3934e2bE	00000026 _ZN4core4iter6traits8iterator8Iterator3map17ha3f10682d3934e2bE
00000000 g     F .text._ZN4core4iter6traits8iterator8Iterator8flat_map17hb8372432451b9b5aE	00000026 _ZN4core4iter6traits8iterator8Iterator8flat_map17hb8372432451b9b5aE
00000000         *UND*	00000000 _ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h3b1fc3bf2e726812E
00000000         *UND*	00000000 _ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE	00000090 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h1ae2618086440b77E	00000028 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h1ae2618086440b77E
00000000 g     F .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE	00000036 _ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE
00000000 g     F .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE	00000036 _ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE
00000000 g     F .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE	00000032 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE
00000000 g     F .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE	0000003a _ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE
00000000 g     F .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E	000000bc _ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E
00000000 g     F .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hf3cd920e4c8ebd23E	0000003e _ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hf3cd920e4c8ebd23E
00000000 g     F .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E	000000a0 _ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E
00000000         *UND*	00000000 memcmp



Disassembly of section .text._ZN4core4iter6traits8iterator8Iterator3map17ha3f10682d3934e2bE:

00000000 <_ZN4core4iter6traits8iterator8Iterator3map17ha3f10682d3934e2bE>:
_ZN4core4iter6traits8iterator8Iterator3map17ha3f10682d3934e2bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:558
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:561
   c:	9805      	ldr	r0, [sp, #20]
   e:	9906      	ldr	r1, [sp, #24]
  10:	9204      	str	r2, [sp, #16]
  12:	9303      	str	r3, [sp, #12]
  14:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h3b1fc3bf2e726812E>
  18:	9002      	str	r0, [sp, #8]
  1a:	9101      	str	r1, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter6traits8iterator8Iterator3map17ha3f10682d3934e2bE+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:562
  1e:	9802      	ldr	r0, [sp, #8]
  20:	9901      	ldr	r1, [sp, #4]
  22:	b008      	add	sp, #32
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter6traits8iterator8Iterator8flat_map17hb8372432451b9b5aE:

00000000 <_ZN4core4iter6traits8iterator8Iterator8flat_map17hb8372432451b9b5aE>:
_ZN4core4iter6traits8iterator8Iterator8flat_map17hb8372432451b9b5aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:1095
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:1098
   e:	9903      	ldr	r1, [sp, #12]
  10:	9a04      	ldr	r2, [sp, #16]
  12:	9302      	str	r3, [sp, #8]
  14:	f8cd c004 	str.w	ip, [sp, #4]
  18:	f8cd e000 	str.w	lr, [sp]
  1c:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E>
  20:	e7ff      	b.n	22 <_ZN4core4iter6traits8iterator8Iterator8flat_map17hb8372432451b9b5aE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/iterator.rs:1099
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:535
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:537
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  18:	900d      	str	r0, [sp, #52]	; 0x34
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:538
  1c:	980d      	ldr	r0, [sp, #52]	; 0x34
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E>
  22:	9006      	str	r0, [sp, #24]
  24:	e7ff      	b.n	26 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x26>
  26:	e7ff      	b.n	28 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:540
  28:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h72d2cdbf76441d9dE>
  2c:	9005      	str	r0, [sp, #20]
  2e:	e7ff      	b.n	30 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x30>
  30:	9805      	ldr	r0, [sp, #20]
  32:	2800      	cmp	r0, #0
  34:	d113      	bne.n	5e <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x5e>
  36:	e7ff      	b.n	38 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:541
  38:	980d      	ldr	r0, [sp, #52]	; 0x34
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  3e:	9004      	str	r0, [sp, #16]
  40:	4608      	mov	r0, r1
  42:	4611      	mov	r1, r2
  44:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  48:	9003      	str	r0, [sp, #12]
  4a:	e7ff      	b.n	4c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x4c>
  4c:	9804      	ldr	r0, [sp, #16]
  4e:	9903      	ldr	r1, [sp, #12]
  50:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hadc1ef12124867e9E>
  54:	9002      	str	r0, [sp, #8]
  56:	e7ff      	b.n	58 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x58>
  58:	9802      	ldr	r0, [sp, #8]
  5a:	900e      	str	r0, [sp, #56]	; 0x38
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:540
  5c:	e010      	b.n	80 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x80>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:543
  5e:	980d      	ldr	r0, [sp, #52]	; 0x34
  60:	9909      	ldr	r1, [sp, #36]	; 0x24
  62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  64:	9001      	str	r0, [sp, #4]
  66:	4608      	mov	r0, r1
  68:	4611      	mov	r1, r2
  6a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  6e:	9000      	str	r0, [sp, #0]
  70:	e7ff      	b.n	72 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x72>
  72:	9801      	ldr	r0, [sp, #4]
  74:	9900      	ldr	r1, [sp, #0]
  76:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE>
  7a:	900e      	str	r0, [sp, #56]	; 0x38
  7c:	e7ff      	b.n	7e <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x7e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:540
  7e:	e7ff      	b.n	80 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hcca7b35fb5fcc5fcE+0x80>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:547
  80:	980d      	ldr	r0, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:548
  82:	990e      	ldr	r1, [sp, #56]	; 0x38
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:546
  84:	900b      	str	r0, [sp, #44]	; 0x2c
  86:	910c      	str	r1, [sp, #48]	; 0x30
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:552
  88:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8a:	990c      	ldr	r1, [sp, #48]	; 0x30
  8c:	b010      	add	sp, #64	; 0x40
  8e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h1ae2618086440b77E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h1ae2618086440b77E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h1ae2618086440b77E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:96
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:97
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h1ae2618086440b77E+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	fab0 f180 	clz	r1, r0
  22:	0948      	lsrs	r0, r1, #5
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:98
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE:

00000000 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE>:
_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5197
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5198
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hd190107926a4c04bE+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5199
  30:	9801      	ldr	r0, [sp, #4]
  32:	b00a      	add	sp, #40	; 0x28
  34:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE:

00000000 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE>:
_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5205
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5206
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf130cc5f8a33ecfaE+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5207
  30:	9801      	ldr	r0, [sp, #4]
  32:	b00a      	add	sp, #40	; 0x28
  34:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE:

00000000 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE>:
_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2551
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2552
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h712e05003a54163dE>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2553
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE:

00000000 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE>:
_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5182
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5183
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h697eca921449201cE+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5184
  30:	9801      	ldr	r0, [sp, #4]
  32:	f000 0001 	and.w	r0, r0, #1
  36:	b00a      	add	sp, #40	; 0x28
  38:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E:

00000000 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E>:
_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5324
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5326
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f8cd e020 	str.w	lr, [sp, #32]
  20:	9407      	str	r4, [sp, #28]
  22:	9506      	str	r5, [sp, #24]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  28:	9005      	str	r0, [sp, #20]
  2a:	e7ff      	b.n	2c <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x2c>
  2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  2e:	990d      	ldr	r1, [sp, #52]	; 0x34
  30:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  34:	9004      	str	r0, [sp, #16]
  36:	e7ff      	b.n	38 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5327
  38:	980a      	ldr	r0, [sp, #40]	; 0x28
  3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  40:	9003      	str	r0, [sp, #12]
  42:	e7ff      	b.n	44 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x44>
  44:	980c      	ldr	r0, [sp, #48]	; 0x30
  46:	990d      	ldr	r1, [sp, #52]	; 0x34
  48:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  4c:	9002      	str	r0, [sp, #8]
  4e:	e7ff      	b.n	50 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x50>
  50:	9803      	ldr	r0, [sp, #12]
  52:	9902      	ldr	r1, [sp, #8]
  54:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17heda3017be1234825E>
  58:	9001      	str	r0, [sp, #4]
  5a:	e7ff      	b.n	5c <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x5c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5326
  5c:	9805      	ldr	r0, [sp, #20]
  5e:	9904      	ldr	r1, [sp, #16]
  60:	9a01      	ldr	r2, [sp, #4]
  62:	f7ff fffe 	bl	0 <memcmp>
  66:	900f      	str	r0, [sp, #60]	; 0x3c
  68:	e7ff      	b.n	6a <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5329
  6a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  6c:	2800      	cmp	r0, #0
  6e:	d114      	bne.n	9a <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x9a>
  70:	e7ff      	b.n	72 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x72>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5330
  72:	980a      	ldr	r0, [sp, #40]	; 0x28
  74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  76:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  7a:	9010      	str	r0, [sp, #64]	; 0x40
  7c:	e7ff      	b.n	7e <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x7e>
  7e:	980c      	ldr	r0, [sp, #48]	; 0x30
  80:	990d      	ldr	r1, [sp, #52]	; 0x34
  82:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  86:	9011      	str	r0, [sp, #68]	; 0x44
  88:	e7ff      	b.n	8a <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x8a>
  8a:	a810      	add	r0, sp, #64	; 0x40
  8c:	a911      	add	r1, sp, #68	; 0x44
  8e:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE>
  92:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
  96:	e7ff      	b.n	98 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0x98>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5329
  98:	e00d      	b.n	b6 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0xb6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5331
  9a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  9c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  a0:	dc04      	bgt.n	ac <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0xac>
  a2:	e7ff      	b.n	a4 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0xa4>
  a4:	20ff      	movs	r0, #255	; 0xff
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5332
  a6:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5331
  aa:	e003      	b.n	b4 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0xb4>
  ac:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5334
  ae:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5331
  b2:	e7ff      	b.n	b4 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0xb4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5329
  b4:	e7ff      	b.n	b6 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h991ba98adac78281E+0xb6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5336
  b6:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
  ba:	b012      	add	sp, #72	; 0x48
  bc:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E:

00000000 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E>:
_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5241
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900c      	str	r0, [sp, #48]	; 0x30
   e:	910d      	str	r1, [sp, #52]	; 0x34
  10:	920e      	str	r2, [sp, #56]	; 0x38
  12:	930f      	str	r3, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5242
  14:	980c      	ldr	r0, [sp, #48]	; 0x30
  16:	990d      	ldr	r1, [sp, #52]	; 0x34
  18:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  1c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
  20:	9409      	str	r4, [sp, #36]	; 0x24
  22:	9508      	str	r5, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  28:	9007      	str	r0, [sp, #28]
  2a:	e7ff      	b.n	2c <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x2c>
  2c:	980e      	ldr	r0, [sp, #56]	; 0x38
  2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  30:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  34:	9006      	str	r0, [sp, #24]
  36:	e7ff      	b.n	38 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x38>
  38:	9807      	ldr	r0, [sp, #28]
  3a:	9906      	ldr	r1, [sp, #24]
  3c:	4288      	cmp	r0, r1
  3e:	d008      	beq.n	52 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x52>
  40:	e7ff      	b.n	42 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x42>
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5243
  44:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  48:	e7ff      	b.n	4a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5253
  4a:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
  4e:	b012      	add	sp, #72	; 0x48
  50:	bdb0      	pop	{r4, r5, r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5245
  52:	980c      	ldr	r0, [sp, #48]	; 0x30
  54:	990d      	ldr	r1, [sp, #52]	; 0x34
  56:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  5a:	9005      	str	r0, [sp, #20]
  5c:	e7ff      	b.n	5e <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x5e>
  5e:	980e      	ldr	r0, [sp, #56]	; 0x38
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  66:	9004      	str	r0, [sp, #16]
  68:	e7ff      	b.n	6a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x6a>
  6a:	9805      	ldr	r0, [sp, #20]
  6c:	9904      	ldr	r1, [sp, #16]
  6e:	4288      	cmp	r0, r1
  70:	d104      	bne.n	7c <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x7c>
  72:	e7ff      	b.n	74 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x74>
  74:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5246
  76:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  7a:	e7e6      	b.n	4a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5249
  7c:	980c      	ldr	r0, [sp, #48]	; 0x30
  7e:	990d      	ldr	r1, [sp, #52]	; 0x34
  80:	f7ff fffe 	bl	0 <_ZN4core3mem11size_of_val17hf961c1fef3a9f278E>
  84:	9011      	str	r0, [sp, #68]	; 0x44
  86:	e7ff      	b.n	88 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x88>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5250
  88:	980c      	ldr	r0, [sp, #48]	; 0x30
  8a:	990d      	ldr	r1, [sp, #52]	; 0x34
  8c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  90:	9003      	str	r0, [sp, #12]
  92:	e7ff      	b.n	94 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x94>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5251
  94:	980e      	ldr	r0, [sp, #56]	; 0x38
  96:	990f      	ldr	r1, [sp, #60]	; 0x3c
  98:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  9c:	9002      	str	r0, [sp, #8]
  9e:	e7ff      	b.n	a0 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0xa0>
  a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5250
  a2:	9803      	ldr	r0, [sp, #12]
  a4:	9902      	ldr	r1, [sp, #8]
  a6:	f7ff fffe 	bl	0 <memcmp>
  aa:	9001      	str	r0, [sp, #4]
  ac:	e7ff      	b.n	ae <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0xae>
  ae:	9801      	ldr	r0, [sp, #4]
  b0:	fab0 f180 	clz	r1, r0
  b4:	0949      	lsrs	r1, r1, #5
  b6:	f88d 1043 	strb.w	r1, [sp, #67]	; 0x43
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5253
  ba:	e7c6      	b.n	4a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17h4b106c5d6803c111E+0x4a>

Disassembly of section .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hf3cd920e4c8ebd23E:

00000000 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hf3cd920e4c8ebd23E>:
_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hf3cd920e4c8ebd23E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5287
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9005      	str	r0, [sp, #20]
   e:	9106      	str	r1, [sp, #24]
  10:	9207      	str	r2, [sp, #28]
  12:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5288
  14:	9805      	ldr	r0, [sp, #20]
  16:	9906      	ldr	r1, [sp, #24]
  18:	9a07      	ldr	r2, [sp, #28]
  1a:	9b08      	ldr	r3, [sp, #32]
  1c:	f8cd c010 	str.w	ip, [sp, #16]
  20:	f8cd e00c 	str.w	lr, [sp, #12]
  24:	9402      	str	r4, [sp, #8]
  26:	9501      	str	r5, [sp, #4]
  28:	f7ff fffe 	bl	0 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hf3cd920e4c8ebd23E>
  2c:	9000      	str	r0, [sp, #0]
  2e:	e7ff      	b.n	30 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hf3cd920e4c8ebd23E+0x30>
  30:	9800      	ldr	r0, [sp, #0]
  32:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5289
  36:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  3a:	b00a      	add	sp, #40	; 0x28
  3c:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E:

00000000 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E>:
_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3079
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3082
   8:	9806      	ldr	r0, [sp, #24]
   a:	6800      	ldr	r0, [r0, #0]
   c:	9105      	str	r1, [sp, #20]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E>
  12:	9004      	str	r0, [sp, #16]
  14:	e7ff      	b.n	16 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x16>
  16:	e7ff      	b.n	18 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3083
  18:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h72d2cdbf76441d9dE>
  1c:	9003      	str	r0, [sp, #12]
  1e:	e7ff      	b.n	20 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x20>
  20:	9803      	ldr	r0, [sp, #12]
  22:	2800      	cmp	r0, #0
  24:	d008      	beq.n	38 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x38>
  26:	e7ff      	b.n	28 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3084
  28:	9806      	ldr	r0, [sp, #24]
  2a:	6840      	ldr	r0, [r0, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h467b8f843c353b10E>
  30:	9002      	str	r0, [sp, #8]
  32:	e7ff      	b.n	34 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x34>
  34:	e7ff      	b.n	36 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3083
  36:	e7ff      	b.n	38 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2996
  38:	9806      	ldr	r0, [sp, #24]
  3a:	6801      	ldr	r1, [r0, #0]
  3c:	6840      	ldr	r0, [r0, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3086
  3e:	4281      	cmp	r1, r0
  40:	d103      	bne.n	4a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x4a>
  42:	e7ff      	b.n	44 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x44>
  44:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3087
  46:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3086
  48:	e027      	b.n	9a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3089
  4a:	9806      	ldr	r0, [sp, #24]
  4c:	9008      	str	r0, [sp, #32]
  4e:	2001      	movs	r0, #1
  50:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core5slice13Iter$LT$T$GT$14post_inc_start17h08863af1673c4b02E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3035
  52:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h72d2cdbf76441d9dE>
  56:	2800      	cmp	r0, #0
  58:	d10c      	bne.n	74 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x74>
  5a:	e7ff      	b.n	5c <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x5c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3037
  5c:	9808      	ldr	r0, [sp, #32]
  5e:	6840      	ldr	r0, [r0, #4]
  60:	9909      	ldr	r1, [sp, #36]	; 0x24
  62:	4249      	negs	r1, r1
  64:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h5acf7a5bff6ec171E>
  68:	9908      	ldr	r1, [sp, #32]
  6a:	6048      	str	r0, [r1, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3038
  6c:	9808      	ldr	r0, [sp, #32]
  6e:	6800      	ldr	r0, [r0, #0]
  70:	900a      	str	r0, [sp, #40]	; 0x28
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3035
  72:	e00c      	b.n	8e <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3040
  74:	9808      	ldr	r0, [sp, #32]
  76:	6800      	ldr	r0, [r0, #0]
  78:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3041
  7a:	9808      	ldr	r0, [sp, #32]
  7c:	6800      	ldr	r0, [r0, #0]
  7e:	9909      	ldr	r1, [sp, #36]	; 0x24
  80:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
  84:	9908      	ldr	r1, [sp, #32]
  86:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3042
  88:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8a:	900a      	str	r0, [sp, #40]	; 0x28
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3035
  8c:	e7ff      	b.n	8e <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x8e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3044
  8e:	980a      	ldr	r0, [sp, #40]	; 0x28
_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3089
  90:	9001      	str	r0, [sp, #4]
  92:	e7ff      	b.n	94 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x94>
  94:	9801      	ldr	r0, [sp, #4]
  96:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3086
  98:	e7ff      	b.n	9a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h0c5dead140a6c4c4E+0x9a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:3092
  9a:	9807      	ldr	r0, [sp, #28]
  9c:	b00c      	add	sp, #48	; 0x30
  9e:	bd80      	pop	{r7, pc}

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.3
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
00000187 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
0000030e l       .debug_str	00000000 
00000315 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
0000031c l       .debug_str	00000000 
00000321 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
000003c7 l       .debug_str	00000000 
000003d3 l       .debug_str	00000000 
00000451 l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
0000045f l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
00000496 l       .debug_str	00000000 
00000524 l       .debug_str	00000000 
000005d0 l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
000005d7 l       .debug_str	00000000 
000005db l       .debug_str	00000000 
000005dd l       .debug_str	00000000 
00000602 l       .debug_str	00000000 
00000604 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.cd4b713ca48719e100c540ac8846ca3d.0	00000018 .Lanon.cd4b713ca48719e100c540ac8846ca3d.0
00000000 l     O .rodata..Lanon.cd4b713ca48719e100c540ac8846ca3d.1	00000018 .Lanon.cd4b713ca48719e100c540ac8846ca3d.1
00000000 l     O .rodata..Lanon.cd4b713ca48719e100c540ac8846ca3d.2	00000018 .Lanon.cd4b713ca48719e100c540ac8846ca3d.2
00000000 l     O .rodata..Lanon.cd4b713ca48719e100c540ac8846ca3d.3	00000010 .Lanon.cd4b713ca48719e100c540ac8846ca3d.3
00000000 l     O .rodata..Lanon.cd4b713ca48719e100c540ac8846ca3d.4	00000010 .Lanon.cd4b713ca48719e100c540ac8846ca3d.4
00000000 l     F .text._ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE	00000094 _ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE
00000000 l     O .rodata.str.0	00000055 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h29801857c7dc7fe4E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h29801857c7dc7fe4E
00000000 l    d  .text._ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE	00000000 .text._ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE
00000000 l    d  .text._ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE	00000000 .text._ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hfeec3c22e8b3b85dE	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hfeec3c22e8b3b85dE
00000000 l    d  .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h25bcb32c8a027d02E	00000000 .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h25bcb32c8a027d02E
00000000 l    d  .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E	00000000 .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h25bcb32c8a027d02E	00000036 _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h25bcb32c8a027d02E
00000000 g     F .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E	00000038 .hidden _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE
00000000         *UND*	00000000 _ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h29801857c7dc7fe4E	00000024 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h29801857c7dc7fe4E
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE	00000036 _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE	00000038 .hidden _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hfeec3c22e8b3b85dE	0000001a _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hfeec3c22e8b3b85dE
00000000 g     F .text._ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE	000001ac .hidden _ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE



Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h29801857c7dc7fe4E:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h29801857c7dc7fe4E>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h29801857c7dc7fe4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   8:	f8d1 c000 	ldr.w	ip, [r1]
   c:	f8d1 e004 	ldr.w	lr, [r1, #4]
  10:	6889      	ldr	r1, [r1, #8]
  12:	6081      	str	r1, [r0, #8]
  14:	f8c0 e004 	str.w	lr, [r0, #4]
  18:	f8c0 c000 	str.w	ip, [r0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
  1c:	9201      	str	r2, [sp, #4]
  1e:	9300      	str	r3, [sp, #0]
  20:	b002      	add	sp, #8
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE:

00000000 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE>:
_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:126
    /// assert_eq!(b'\\', escaped.next().unwrap());
    /// assert_eq!(b'x', escaped.next().unwrap());
    /// assert_eq!(b'9', escaped.next().unwrap());
    /// assert_eq!(b'd', escaped.next().unwrap());
    /// ```
    pub fn escape_default(c: u8) -> EscapeDefault {
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	460a      	mov	r2, r1
   6:	f88d 101b 	strb.w	r1, [sp, #27]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:128
        let (data, len) = match c {
            b'\t' => ([b'\\', b't', 0, 0], 2),
   a:	f89d 101b 	ldrb.w	r1, [sp, #27]
   e:	460b      	mov	r3, r1
  10:	2909      	cmp	r1, #9
  12:	9205      	str	r2, [sp, #20]
  14:	9004      	str	r0, [sp, #16]
  16:	9303      	str	r3, [sp, #12]
  18:	d038      	beq.n	8c <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x8c>
  1a:	e7ff      	b.n	1c <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x1c>
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	b2c1      	uxtb	r1, r0
  20:	290a      	cmp	r1, #10
  22:	d053      	beq.n	cc <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0xcc>
  24:	e7ff      	b.n	26 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	b2c1      	uxtb	r1, r0
  2a:	290d      	cmp	r1, #13
  2c:	d03e      	beq.n	ac <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0xac>
  2e:	e7ff      	b.n	30 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x30>
  30:	9803      	ldr	r0, [sp, #12]
  32:	b2c1      	uxtb	r1, r0
  34:	2922      	cmp	r1, #34	; 0x22
  36:	d078      	beq.n	12a <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x12a>
  38:	e7ff      	b.n	3a <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	b2c1      	uxtb	r1, r0
  3e:	2927      	cmp	r1, #39	; 0x27
  40:	d063      	beq.n	10a <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x10a>
  42:	e7ff      	b.n	44 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x44>
  44:	9803      	ldr	r0, [sp, #12]
  46:	b2c1      	uxtb	r1, r0
  48:	295c      	cmp	r1, #92	; 0x5c
  4a:	d04f      	beq.n	ec <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0xec>
  4c:	e014      	b.n	78 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x78>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:134
            b'\r' => ([b'\\', b'r', 0, 0], 2),
            b'\n' => ([b'\\', b'n', 0, 0], 2),
            b'\\' => ([b'\\', b'\\', 0, 0], 2),
            b'\'' => ([b'\\', b'\'', 0, 0], 2),
            b'"' => ([b'\\', b'"', 0, 0], 2),
            b'\x20'...b'\x7e' => ([c, 0, 0, 0], 1),
  4e:	f89d 001b 	ldrb.w	r0, [sp, #27]
  52:	f88d 0044 	strb.w	r0, [sp, #68]	; 0x44
  56:	2000      	movs	r0, #0
  58:	f88d 0045 	strb.w	r0, [sp, #69]	; 0x45
  5c:	f88d 0046 	strb.w	r0, [sp, #70]	; 0x46
  60:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  64:	9811      	ldr	r0, [sp, #68]	; 0x44
  66:	9009      	str	r0, [sp, #36]	; 0x24
  68:	2001      	movs	r0, #1
  6a:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  6c:	e08b      	b.n	186 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:135
            _ => ([b'\\', b'x', hexify(c >> 4), hexify(c & 0xf)], 4),
  6e:	f89d 001b 	ldrb.w	r0, [sp, #27]
  72:	0900      	lsrs	r0, r0, #4
  74:	9002      	str	r0, [sp, #8]
  76:	e068      	b.n	14a <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x14a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:134
            b'\x20'...b'\x7e' => ([c, 0, 0, 0], 1),
  78:	f89d 001b 	ldrb.w	r0, [sp, #27]
  7c:	2820      	cmp	r0, #32
  7e:	d3f6      	bcc.n	6e <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x6e>
  80:	e7ff      	b.n	82 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x82>
  82:	f89d 001b 	ldrb.w	r0, [sp, #27]
  86:	287f      	cmp	r0, #127	; 0x7f
  88:	d3e1      	bcc.n	4e <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x4e>
  8a:	e7f0      	b.n	6e <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x6e>
  8c:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:128
            b'\t' => ([b'\\', b't', 0, 0], 2),
  8e:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
  92:	2074      	movs	r0, #116	; 0x74
  94:	f88d 002d 	strb.w	r0, [sp, #45]	; 0x2d
  98:	2000      	movs	r0, #0
  9a:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  9e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
  a4:	9009      	str	r0, [sp, #36]	; 0x24
  a6:	2002      	movs	r0, #2
  a8:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  aa:	e06c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x186>
  ac:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:129
            b'\r' => ([b'\\', b'r', 0, 0], 2),
  ae:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
  b2:	2072      	movs	r0, #114	; 0x72
  b4:	f88d 0031 	strb.w	r0, [sp, #49]	; 0x31
  b8:	2000      	movs	r0, #0
  ba:	f88d 0032 	strb.w	r0, [sp, #50]	; 0x32
  be:	f88d 0033 	strb.w	r0, [sp, #51]	; 0x33
  c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  c4:	9009      	str	r0, [sp, #36]	; 0x24
  c6:	2002      	movs	r0, #2
  c8:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  ca:	e05c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x186>
  cc:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:130
            b'\n' => ([b'\\', b'n', 0, 0], 2),
  ce:	f88d 0034 	strb.w	r0, [sp, #52]	; 0x34
  d2:	206e      	movs	r0, #110	; 0x6e
  d4:	f88d 0035 	strb.w	r0, [sp, #53]	; 0x35
  d8:	2000      	movs	r0, #0
  da:	f88d 0036 	strb.w	r0, [sp, #54]	; 0x36
  de:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  e2:	980d      	ldr	r0, [sp, #52]	; 0x34
  e4:	9009      	str	r0, [sp, #36]	; 0x24
  e6:	2002      	movs	r0, #2
  e8:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  ea:	e04c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x186>
  ec:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:131
            b'\\' => ([b'\\', b'\\', 0, 0], 2),
  ee:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
  f2:	f88d 0039 	strb.w	r0, [sp, #57]	; 0x39
  f6:	2000      	movs	r0, #0
  f8:	f88d 003a 	strb.w	r0, [sp, #58]	; 0x3a
  fc:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
 100:	980e      	ldr	r0, [sp, #56]	; 0x38
 102:	9009      	str	r0, [sp, #36]	; 0x24
 104:	2002      	movs	r0, #2
 106:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 108:	e03d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x186>
 10a:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:132
            b'\'' => ([b'\\', b'\'', 0, 0], 2),
 10c:	f88d 003c 	strb.w	r0, [sp, #60]	; 0x3c
 110:	2027      	movs	r0, #39	; 0x27
 112:	f88d 003d 	strb.w	r0, [sp, #61]	; 0x3d
 116:	2000      	movs	r0, #0
 118:	f88d 003e 	strb.w	r0, [sp, #62]	; 0x3e
 11c:	f88d 003f 	strb.w	r0, [sp, #63]	; 0x3f
 120:	980f      	ldr	r0, [sp, #60]	; 0x3c
 122:	9009      	str	r0, [sp, #36]	; 0x24
 124:	2002      	movs	r0, #2
 126:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 128:	e02d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x186>
 12a:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:133
            b'"' => ([b'\\', b'"', 0, 0], 2),
 12c:	f88d 0040 	strb.w	r0, [sp, #64]	; 0x40
 130:	2022      	movs	r0, #34	; 0x22
 132:	f88d 0041 	strb.w	r0, [sp, #65]	; 0x41
 136:	2000      	movs	r0, #0
 138:	f88d 0042 	strb.w	r0, [sp, #66]	; 0x42
 13c:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 140:	9810      	ldr	r0, [sp, #64]	; 0x40
 142:	9009      	str	r0, [sp, #36]	; 0x24
 144:	2002      	movs	r0, #2
 146:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 148:	e01d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:135
            _ => ([b'\\', b'x', hexify(c >> 4), hexify(c & 0xf)], 4),
 14a:	9802      	ldr	r0, [sp, #8]
 14c:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE>
 150:	9001      	str	r0, [sp, #4]
 152:	e7ff      	b.n	154 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x154>
 154:	f89d 001b 	ldrb.w	r0, [sp, #27]
 158:	f000 000f 	and.w	r0, r0, #15
 15c:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE>
 160:	9000      	str	r0, [sp, #0]
 162:	e7ff      	b.n	164 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x164>
 164:	205c      	movs	r0, #92	; 0x5c
 166:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 16a:	2078      	movs	r0, #120	; 0x78
 16c:	f88d 0049 	strb.w	r0, [sp, #73]	; 0x49
 170:	9801      	ldr	r0, [sp, #4]
 172:	f88d 004a 	strb.w	r0, [sp, #74]	; 0x4a
 176:	9900      	ldr	r1, [sp, #0]
 178:	f88d 104b 	strb.w	r1, [sp, #75]	; 0x4b
 17c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 17e:	9209      	str	r2, [sp, #36]	; 0x24
 180:	2204      	movs	r2, #4
 182:	920a      	str	r2, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 184:	e7ff      	b.n	186 <_ZN9cstr_core5ascii14escape_default17had87536ad1a3ab5bE+0x186>
 186:	9809      	ldr	r0, [sp, #36]	; 0x24
 188:	9007      	str	r0, [sp, #28]
 18a:	980a      	ldr	r0, [sp, #40]	; 0x28
 18c:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:139
        };

        return EscapeDefault {
            range: (0..len),
 18e:	9808      	ldr	r0, [sp, #32]
 190:	2100      	movs	r1, #0
 192:	9113      	str	r1, [sp, #76]	; 0x4c
 194:	9014      	str	r0, [sp, #80]	; 0x50
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:140
            data: data,
 196:	9807      	ldr	r0, [sp, #28]
 198:	9015      	str	r0, [sp, #84]	; 0x54
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:138
        return EscapeDefault {
 19a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 19c:	9914      	ldr	r1, [sp, #80]	; 0x50
 19e:	9a04      	ldr	r2, [sp, #16]
 1a0:	6010      	str	r0, [r2, #0]
 1a2:	6051      	str	r1, [r2, #4]
 1a4:	9815      	ldr	r0, [sp, #84]	; 0x54
 1a6:	6090      	str	r0, [r2, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:149
            match b {
                0...9 => b'0' + b,
                _ => b'a' + b - 10,
            }
        }
    }
 1a8:	b016      	add	sp, #88	; 0x58
 1aa:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE:

00000000 <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE>:
_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:143
        fn hexify(b: u8) -> u8 {
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	f88d 0016 	strb.w	r0, [sp, #22]
   8:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:145
                0...9 => b'0' + b,
   a:	2800      	cmp	r0, #0
   c:	9104      	str	r1, [sp, #16]
   e:	d109      	bne.n	24 <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x24>
  10:	e011      	b.n	36 <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x36>
  12:	f89d 0016 	ldrb.w	r0, [sp, #22]
  16:	3030      	adds	r0, #48	; 0x30
  18:	b2c1      	uxtb	r1, r0
  1a:	4602      	mov	r2, r0
  1c:	4281      	cmp	r1, r0
  1e:	9203      	str	r2, [sp, #12]
  20:	d123      	bne.n	6a <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x6a>
  22:	e004      	b.n	2e <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x2e>
  24:	f89d 0016 	ldrb.w	r0, [sp, #22]
  28:	280a      	cmp	r0, #10
  2a:	d3f2      	bcc.n	12 <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x12>
  2c:	e003      	b.n	36 <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x36>
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f88d 0017 	strb.w	r0, [sp, #23]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:144
            match b {
  34:	e015      	b.n	62 <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x62>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:146
                _ => b'a' + b - 10,
  36:	f89d 0016 	ldrb.w	r0, [sp, #22]
  3a:	3061      	adds	r0, #97	; 0x61
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9202      	str	r2, [sp, #8]
  44:	d118      	bne.n	78 <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x78>
  46:	e7ff      	b.n	48 <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x48>
  48:	9802      	ldr	r0, [sp, #8]
  4a:	b2c1      	uxtb	r1, r0
  4c:	390a      	subs	r1, #10
  4e:	b2ca      	uxtb	r2, r1
  50:	460b      	mov	r3, r1
  52:	428a      	cmp	r2, r1
  54:	9301      	str	r3, [sp, #4]
  56:	d116      	bne.n	86 <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x86>
  58:	e7ff      	b.n	5a <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x5a>
  5a:	9801      	ldr	r0, [sp, #4]
  5c:	f88d 0017 	strb.w	r0, [sp, #23]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:144
            match b {
  60:	e7ff      	b.n	62 <_ZN9cstr_core5ascii14escape_default6hexify17h81e2c002ff5bfd7dE+0x62>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:148
        }
  62:	f89d 0017 	ldrb.w	r0, [sp, #23]
  66:	b006      	add	sp, #24
  68:	4770      	bx	lr
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:145
                0...9 => b'0' + b,
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  76:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:146
                _ => b'a' + b - 10,
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  84:	defe      	udf	#254	; 0xfe
  86:	f240 0000 	movw	r0, #0
  8a:	f2c0 0000 	movt	r0, #0
  8e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  92:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:153

    impl Iterator for EscapeDefault {
        type Item = u8;
        fn next(&mut self) -> Option<u8> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:154
            self.range.next().map(|i| self.data[i])
   8:	9806      	ldr	r0, [sp, #24]
   a:	9105      	str	r1, [sp, #20]
   c:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E>
  10:	9004      	str	r0, [sp, #16]
  12:	9103      	str	r1, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE+0x16>
  16:	a806      	add	r0, sp, #24
  18:	9007      	str	r0, [sp, #28]
  1a:	9a07      	ldr	r2, [sp, #28]
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE+0x2a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:155
        }
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	9901      	ldr	r1, [sp, #4]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:154
            self.range.next().map(|i| self.data[i])
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9805      	ldr	r0, [sp, #20]
   c:	2803      	cmp	r0, #3
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d807      	bhi.n	26 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE+0x26>
  16:	e7ff      	b.n	18 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE+0x18>
  18:	9804      	ldr	r0, [sp, #16]
  1a:	6800      	ldr	r0, [r0, #0]
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	4408      	add	r0, r1
  20:	7a00      	ldrb	r0, [r0, #8]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	2204      	movs	r2, #4
  30:	9901      	ldr	r1, [sp, #4]
  32:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  36:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hfeec3c22e8b3b85dE:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hfeec3c22e8b3b85dE>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hfeec3c22e8b3b85dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:156
        fn size_hint(&self) -> (usize, Option<usize>) {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:157
            self.range.size_hint()
   a:	9903      	ldr	r1, [sp, #12]
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE>
  14:	e7ff      	b.n	16 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hfeec3c22e8b3b85dE+0x16>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:158
        }
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h25bcb32c8a027d02E:

00000000 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h25bcb32c8a027d02E>:
_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h25bcb32c8a027d02E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:161
    }
    impl DoubleEndedIterator for EscapeDefault {
        fn next_back(&mut self) -> Option<u8> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:162
            self.range.next_back().map(|i| self.data[i])
   8:	9806      	ldr	r0, [sp, #24]
   a:	9105      	str	r1, [sp, #20]
   c:	f7ff fffe 	bl	0 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E>
  10:	9004      	str	r0, [sp, #16]
  12:	9103      	str	r1, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h25bcb32c8a027d02E+0x16>
  16:	a806      	add	r0, sp, #24
  18:	9007      	str	r0, [sp, #28]
  1a:	9a07      	ldr	r2, [sp, #28]
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h25bcb32c8a027d02E+0x2a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:163
        }
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	9901      	ldr	r1, [sp, #4]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E:

00000000 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E>:
_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:162
            self.range.next_back().map(|i| self.data[i])
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9805      	ldr	r0, [sp, #20]
   c:	2803      	cmp	r0, #3
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d807      	bhi.n	26 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E+0x26>
  16:	e7ff      	b.n	18 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E+0x18>
  18:	9804      	ldr	r0, [sp, #16]
  1a:	6800      	ldr	r0, [r0, #0]
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	4408      	add	r0, r1
  20:	7a00      	ldrb	r0, [r0, #8]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	2204      	movs	r2, #4
  30:	9901      	ldr	r1, [sp, #4]
  32:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
  36:	defe      	udf	#254	; 0xfe

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.4
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
0000022f l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
00000280 l       .debug_str	00000000 
0000028b l       .debug_str	00000000 
00000298 l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000340 l       .debug_str	00000000 
0000037c l       .debug_str	00000000 
000003a4 l       .debug_str	00000000 
000003e2 l       .debug_str	00000000 
0000041c l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
00000423 l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E	00000000 .text._ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E	00000000 .text._ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E
00000000         *UND*	00000000 _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hc88dc1dd3f6e8d15E
00000000         *UND*	00000000 _ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE	000000b4 _ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E	000000b4 _ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E	000000b4 _ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E	00000036 _ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E	000000a4 _ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E
00000000         *UND*	00000000 .hidden _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE



Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE>:
_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:414
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  12:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  16:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  1a:	2001      	movs	r0, #1
  1c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  20:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  24:	9805      	ldr	r0, [sp, #20]
  26:	2800      	cmp	r0, #0
  28:	9304      	str	r3, [sp, #16]
  2a:	f8cd c00c 	str.w	ip, [sp, #12]
  2e:	f8cd e008 	str.w	lr, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	d01b      	beq.n	6e <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x6e>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x38>
  38:	9801      	ldr	r0, [sp, #4]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  48:	9906      	ldr	r1, [sp, #24]
  4a:	9109      	str	r1, [sp, #36]	; 0x24
  4c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  50:	9807      	ldr	r0, [sp, #28]
  52:	9909      	ldr	r1, [sp, #36]	; 0x24
  54:	910a      	str	r1, [sp, #40]	; 0x28
  56:	990a      	ldr	r1, [sp, #40]	; 0x28
  58:	f7ff fffe 	bl	0 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17hd96f47bbb1122699E>
  5c:	9000      	str	r0, [sp, #0]
  5e:	e7ff      	b.n	60 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  66:	2101      	movs	r1, #1
  68:	f88d 1020 	strb.w	r1, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  6c:	e003      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x76>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:417
  70:	f88d 0020 	strb.w	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  74:	e7ff      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  76:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  7a:	07c0      	lsls	r0, r0, #31
  7c:	2800      	cmp	r0, #0
  7e:	d104      	bne.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x8a>
  80:	e7ff      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x82>
  82:	9805      	ldr	r0, [sp, #20]
  84:	2801      	cmp	r0, #1
  86:	d00a      	beq.n	9e <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x9e>
  88:	e013      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0xb2>
  8a:	2000      	movs	r0, #0
  8c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  90:	e7f7      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x82>
  92:	f89d 0020 	ldrb.w	r0, [sp, #32]
  96:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f4      	beq.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x92>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7ef      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x92>
  b2:	e7ee      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h09af797f1b43ccfdE+0x92>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E>:
_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:414
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9104      	str	r1, [sp, #16]
   a:	9205      	str	r2, [sp, #20]
   c:	2100      	movs	r1, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
   e:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  12:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  16:	2101      	movs	r1, #1
  18:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  1c:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  20:	9904      	ldr	r1, [sp, #16]
  22:	2900      	cmp	r1, #0
  24:	460a      	mov	r2, r1
  26:	bf18      	it	ne
  28:	2201      	movne	r2, #1
  2a:	2900      	cmp	r1, #0
  2c:	9303      	str	r3, [sp, #12]
  2e:	f8cd c008 	str.w	ip, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	9200      	str	r2, [sp, #0]
  36:	d01e      	beq.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x76>
  38:	e7ff      	b.n	3a <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x3a>
  3a:	9800      	ldr	r0, [sp, #0]
  3c:	2801      	cmp	r0, #1
  3e:	d001      	beq.n	44 <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x44>
  40:	e7ff      	b.n	42 <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x42>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  42:	defe      	udf	#254	; 0xfe
  44:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  46:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	9106      	str	r1, [sp, #24]
  4e:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  52:	9905      	ldr	r1, [sp, #20]
  54:	9806      	ldr	r0, [sp, #24]
  56:	900a      	str	r0, [sp, #40]	; 0x28
  58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  5a:	a807      	add	r0, sp, #28
  5c:	f7ff fffe 	bl	0 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha721d5b45604d9b5E>
  60:	e7ff      	b.n	62 <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x62>
  62:	9807      	ldr	r0, [sp, #28]
  64:	9908      	ldr	r1, [sp, #32]
  66:	9a09      	ldr	r2, [sp, #36]	; 0x24
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	60da      	str	r2, [r3, #12]
  6c:	6099      	str	r1, [r3, #8]
  6e:	6058      	str	r0, [r3, #4]
  70:	2001      	movs	r0, #1
  72:	6018      	str	r0, [r3, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  74:	e003      	b.n	7e <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x7e>
  76:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:417
  78:	9901      	ldr	r1, [sp, #4]
  7a:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  7c:	e7ff      	b.n	7e <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x7e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  7e:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  82:	07c0      	lsls	r0, r0, #31
  84:	2800      	cmp	r0, #0
  86:	d104      	bne.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x92>
  88:	e7ff      	b.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x8a>
  8a:	9804      	ldr	r0, [sp, #16]
  8c:	2800      	cmp	r0, #0
  8e:	d106      	bne.n	9e <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x9e>
  90:	e00f      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0xb2>
  92:	2000      	movs	r0, #0
  94:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  98:	e7f7      	b.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x8a>
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f8      	beq.n	9a <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x9a>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7f3      	b.n	9a <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x9a>
  b2:	e7f2      	b.n	9a <_ZN4core6option15Option$LT$T$GT$3map17h5b27ab6dcf390a76E+0x9a>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E>:
_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:414
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  12:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  16:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  1a:	2001      	movs	r0, #1
  1c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  20:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  24:	9805      	ldr	r0, [sp, #20]
  26:	2800      	cmp	r0, #0
  28:	9304      	str	r3, [sp, #16]
  2a:	f8cd c00c 	str.w	ip, [sp, #12]
  2e:	f8cd e008 	str.w	lr, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	d01b      	beq.n	6e <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x6e>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x38>
  38:	9801      	ldr	r0, [sp, #4]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:416
  44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  48:	9906      	ldr	r1, [sp, #24]
  4a:	9109      	str	r1, [sp, #36]	; 0x24
  4c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  50:	9807      	ldr	r0, [sp, #28]
  52:	9909      	ldr	r1, [sp, #36]	; 0x24
  54:	910a      	str	r1, [sp, #40]	; 0x28
  56:	990a      	ldr	r1, [sp, #40]	; 0x28
  58:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h64d0f88a041481edE>
  5c:	9000      	str	r0, [sp, #0]
  5e:	e7ff      	b.n	60 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  66:	2101      	movs	r1, #1
  68:	f88d 1020 	strb.w	r1, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  6c:	e003      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x76>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:417
  70:	f88d 0020 	strb.w	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:415
  74:	e7ff      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x76>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:419
  76:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  7a:	07c0      	lsls	r0, r0, #31
  7c:	2800      	cmp	r0, #0
  7e:	d104      	bne.n	8a <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x8a>
  80:	e7ff      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x82>
  82:	9805      	ldr	r0, [sp, #20]
  84:	2801      	cmp	r0, #1
  86:	d00a      	beq.n	9e <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x9e>
  88:	e013      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0xb2>
  8a:	2000      	movs	r0, #0
  8c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  90:	e7f7      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x82>
  92:	f89d 0020 	ldrb.w	r0, [sp, #32]
  96:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f4      	beq.n	92 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x92>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7ef      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x92>
  b2:	e7ee      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17hfa2b2996dc1926e2E+0x92>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E:

00000000 <_ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E>:
_ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:258
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:260
   6:	9802      	ldr	r0, [sp, #8]
   8:	6800      	ldr	r0, [r0, #0]
   a:	2800      	cmp	r0, #0
   c:	9101      	str	r1, [sp, #4]
   e:	9000      	str	r0, [sp, #0]
  10:	d00b      	beq.n	2a <_ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E+0x2a>
  12:	e7ff      	b.n	14 <_ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	2801      	cmp	r0, #1
  18:	d001      	beq.n	1e <_ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E+0x1e>
  1a:	e7ff      	b.n	1c <_ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:263
  1c:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:260
  1e:	9802      	ldr	r0, [sp, #8]
  20:	3004      	adds	r0, #4
  22:	9004      	str	r0, [sp, #16]
  24:	9804      	ldr	r0, [sp, #16]
  26:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:259
  28:	e002      	b.n	30 <_ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E+0x30>
  2a:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:261
  2c:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:259
  2e:	e7ff      	b.n	30 <_ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:263
  30:	9803      	ldr	r0, [sp, #12]
  32:	b005      	add	sp, #20
  34:	4770      	bx	lr

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E:

00000000 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E>:
_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:622
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:624
   a:	f88d 001f 	strb.w	r0, [sp, #31]
   e:	f88d 001e 	strb.w	r0, [sp, #30]
  12:	2001      	movs	r0, #1
  14:	f88d 001f 	strb.w	r0, [sp, #31]
  18:	f88d 001e 	strb.w	r0, [sp, #30]
  1c:	9802      	ldr	r0, [sp, #8]
  1e:	2800      	cmp	r0, #0
  20:	4602      	mov	r2, r0
  22:	bf18      	it	ne
  24:	2201      	movne	r2, #1
  26:	2800      	cmp	r0, #0
  28:	9101      	str	r1, [sp, #4]
  2a:	9200      	str	r2, [sp, #0]
  2c:	d017      	beq.n	5e <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x5e>
  2e:	e7ff      	b.n	30 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x30>
  30:	9800      	ldr	r0, [sp, #0]
  32:	2801      	cmp	r0, #1
  34:	d001      	beq.n	3a <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x3a>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x38>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:627
  38:	defe      	udf	#254	; 0xfe
  3a:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:624
  3c:	f88d 001f 	strb.w	r0, [sp, #31]
  40:	9902      	ldr	r1, [sp, #8]
  42:	9105      	str	r1, [sp, #20]
  44:	f88d 001e 	strb.w	r0, [sp, #30]
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9006      	str	r0, [sp, #24]
  4c:	9806      	ldr	r0, [sp, #24]
  4e:	f7ff fffe 	bl	0 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hc88dc1dd3f6e8d15E>
  52:	f88d 1011 	strb.w	r1, [sp, #17]
  56:	f88d 0010 	strb.w	r0, [sp, #16]
  5a:	e7ff      	b.n	5c <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x5c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:623
  5c:	e003      	b.n	66 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x66>
  5e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:625
  60:	f88d 0010 	strb.w	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:623
  64:	e7ff      	b.n	66 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:627
  66:	f89d 001e 	ldrb.w	r0, [sp, #30]
  6a:	07c0      	lsls	r0, r0, #31
  6c:	2800      	cmp	r0, #0
  6e:	d104      	bne.n	7a <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x7a>
  70:	e7ff      	b.n	72 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x72>
  72:	9802      	ldr	r0, [sp, #8]
  74:	2800      	cmp	r0, #0
  76:	d10a      	bne.n	8e <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x8e>
  78:	e013      	b.n	a2 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0xa2>
  7a:	2000      	movs	r0, #0
  7c:	f88d 001e 	strb.w	r0, [sp, #30]
  80:	e7f7      	b.n	72 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x72>
  82:	f89d 0010 	ldrb.w	r0, [sp, #16]
  86:	f89d 1011 	ldrb.w	r1, [sp, #17]
  8a:	b008      	add	sp, #32
  8c:	bd80      	pop	{r7, pc}
  8e:	f89d 001f 	ldrb.w	r0, [sp, #31]
  92:	07c0      	lsls	r0, r0, #31
  94:	2800      	cmp	r0, #0
  96:	d0f4      	beq.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x82>
  98:	e7ff      	b.n	9a <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x9a>
  9a:	2000      	movs	r0, #0
  9c:	f88d 001f 	strb.w	r0, [sp, #31]
  a0:	e7ef      	b.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x82>
  a2:	e7ee      	b.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E+0x82>

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.5
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001be l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
00000286 l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
00000335 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
00000414 l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000434 l       .debug_str	00000000 
0000043a l       .debug_str	00000000 
00000447 l       .debug_str	00000000 
0000046b l       .debug_str	00000000 
0000046d l       .debug_str	00000000 
0000048d l       .debug_str	00000000 
00000000 l    d  .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h712e05003a54163dE	00000000 .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h712e05003a54163dE
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE
00000000 l    d  .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E	00000000 .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h712e05003a54163dE	00000046 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h712e05003a54163dE
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17he2858c87a2d75c37E
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hb8be14c337085988E
00000000         *UND*	00000000 _ZN4core3mem4swap17ha8f4c81bfddeab05E
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E	0000009a _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE	00000066 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE
00000000 g     F .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E	0000005a _ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E
00000000         *UND*	00000000 .hidden _ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h7a9bc7cc8bcb50e6E
00000000         *UND*	00000000 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE



Disassembly of section .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h712e05003a54163dE:

00000000 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h712e05003a54163dE>:
_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h712e05003a54163dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2791
   0:	b510      	push	{r4, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2792
  10:	9807      	ldr	r0, [sp, #28]
  12:	2100      	movs	r1, #0
  14:	910a      	str	r1, [sp, #40]	; 0x28
  16:	900b      	str	r0, [sp, #44]	; 0x2c
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4621      	mov	r1, r4
  26:	9c06      	ldr	r4, [sp, #24]
  28:	9305      	str	r3, [sp, #20]
  2a:	4623      	mov	r3, r4
  2c:	f8cd c010 	str.w	ip, [sp, #16]
  30:	f8cd e00c 	str.w	lr, [sp, #12]
  34:	f7ff fffe 	bl	0 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE>
  38:	9002      	str	r0, [sp, #8]
  3a:	9101      	str	r1, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h712e05003a54163dE+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2793
  3e:	9802      	ldr	r0, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	b00c      	add	sp, #48	; 0x30
  44:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:170
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
   a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
   e:	9803      	ldr	r0, [sp, #12]
  10:	1d02      	adds	r2, r0, #4
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hb8be14c337085988E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	07c1      	lsls	r1, r0, #31
  22:	2900      	cmp	r1, #0
  24:	d023      	beq.n	6e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x6e>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  28:	9803      	ldr	r0, [sp, #12]
  2a:	2101      	movs	r1, #1
  2c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  30:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE>
  34:	9107      	str	r1, [sp, #28]
  36:	9006      	str	r0, [sp, #24]
  38:	e7ff      	b.n	3a <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x3a>
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	2801      	cmp	r0, #1
  3e:	d10f      	bne.n	60 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x60>
  40:	e7ff      	b.n	42 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x42>
  42:	2000      	movs	r0, #0
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:177
  4c:	9903      	ldr	r1, [sp, #12]
  4e:	a808      	add	r0, sp, #32
  50:	f7ff fffe 	bl	0 <_ZN4core3mem4swap17ha8f4c81bfddeab05E>
  54:	e7ff      	b.n	56 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:178
  56:	9808      	ldr	r0, [sp, #32]
  58:	9005      	str	r0, [sp, #20]
  5a:	2001      	movs	r0, #1
  5c:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  5e:	e002      	b.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x66>
  60:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:180
  62:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:176
  64:	e7ff      	b.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  66:	9806      	ldr	r0, [sp, #24]
  68:	2801      	cmp	r0, #1
  6a:	d00b      	beq.n	84 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x84>
  6c:	e014      	b.n	98 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x98>
  6e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:183
  70:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  72:	e7ff      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:185
  74:	9804      	ldr	r0, [sp, #16]
  76:	9905      	ldr	r1, [sp, #20]
  78:	b00a      	add	sp, #40	; 0x28
  7a:	bd80      	pop	{r7, pc}
  7c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  7e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:171
  82:	e7f7      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:182
  84:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  88:	07c0      	lsls	r0, r0, #31
  8a:	2800      	cmp	r0, #0
  8c:	d0f6      	beq.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x7c>
  8e:	e7ff      	b.n	90 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x90>
  90:	2000      	movs	r0, #0
  92:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  96:	e7f1      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x7c>
  98:	e7f0      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h492952288a718d74E+0x7c>

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:188
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:189
   8:	9904      	ldr	r1, [sp, #16]
   a:	1d0b      	adds	r3, r1, #4
   c:	9003      	str	r0, [sp, #12]
   e:	4608      	mov	r0, r1
  10:	4619      	mov	r1, r3
  12:	9202      	str	r2, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE>
  18:	9106      	str	r1, [sp, #24]
  1a:	9005      	str	r0, [sp, #20]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:190
  1e:	9805      	ldr	r0, [sp, #20]
  20:	2800      	cmp	r0, #0
  22:	9001      	str	r0, [sp, #4]
  24:	d012      	beq.n	4c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE+0x4c>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d001      	beq.n	32 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE+0x32>
  2e:	e7ff      	b.n	30 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE+0x30>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:193
  30:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:190
  32:	9806      	ldr	r0, [sp, #24]
  34:	9007      	str	r0, [sp, #28]
  36:	9807      	ldr	r0, [sp, #28]
  38:	9009      	str	r0, [sp, #36]	; 0x24
  3a:	2101      	movs	r1, #1
  3c:	9108      	str	r1, [sp, #32]
  3e:	9903      	ldr	r1, [sp, #12]
  40:	6008      	str	r0, [r1, #0]
  42:	9808      	ldr	r0, [sp, #32]
  44:	9a09      	ldr	r2, [sp, #36]	; 0x24
  46:	6048      	str	r0, [r1, #4]
  48:	608a      	str	r2, [r1, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:189
  4a:	e00a      	b.n	62 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE+0x62>
  4c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:191
  4e:	900a      	str	r0, [sp, #40]	; 0x28
  50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  54:	9903      	ldr	r1, [sp, #12]
  56:	6008      	str	r0, [r1, #0]
  58:	980a      	ldr	r0, [sp, #40]	; 0x28
  5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  5c:	6048      	str	r0, [r1, #4]
  5e:	608a      	str	r2, [r1, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:189
  60:	e7ff      	b.n	62 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h790ef71c78f4e0acE+0x62>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:193
  62:	b00c      	add	sp, #48	; 0x30
  64:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E:

00000000 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E>:
_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:241
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:242
   8:	9804      	ldr	r0, [sp, #16]
   a:	1d02      	adds	r2, r0, #4
   c:	9103      	str	r1, [sp, #12]
   e:	4611      	mov	r1, r2
  10:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hb8be14c337085988E>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	07c1      	lsls	r1, r0, #31
  1c:	2900      	cmp	r1, #0
  1e:	d00c      	beq.n	3a <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E+0x3a>
  20:	e7ff      	b.n	22 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:243
  22:	9804      	ldr	r0, [sp, #16]
  24:	3004      	adds	r0, #4
  26:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17he2858c87a2d75c37E>
  2a:	9001      	str	r0, [sp, #4]
  2c:	e7ff      	b.n	2e <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E+0x2e>
  2e:	e00b      	b.n	48 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:244
  30:	9807      	ldr	r0, [sp, #28]
  32:	9006      	str	r0, [sp, #24]
  34:	2001      	movs	r0, #1
  36:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:242
  38:	e002      	b.n	40 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E+0x40>
  3a:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:246
  3c:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:242
  3e:	e7ff      	b.n	40 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:248
  40:	9805      	ldr	r0, [sp, #20]
  42:	9906      	ldr	r1, [sp, #24]
  44:	b008      	add	sp, #32
  46:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:243
  48:	9804      	ldr	r0, [sp, #16]
  4a:	9901      	ldr	r1, [sp, #4]
  4c:	6041      	str	r1, [r0, #4]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:244
  4e:	9804      	ldr	r0, [sp, #16]
  50:	3004      	adds	r0, #4
  52:	f7ff fffe 	bl	0 <_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h7a9bc7cc8bcb50e6E>
  56:	9007      	str	r0, [sp, #28]
  58:	e7ea      	b.n	30 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h591c0c7ed091da70E+0x30>

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.6
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b7 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
000002ab l       .debug_str	00000000 
000002f4 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
00000478 l       .debug_str	00000000 
000004d8 l       .debug_str	00000000 
0000058a l       .debug_str	00000000 
000005f1 l       .debug_str	00000000 
00000642 l       .debug_str	00000000 
00000685 l       .debug_str	00000000 
000006d8 l       .debug_str	00000000 
00000737 l       .debug_str	00000000 
0000079a l       .debug_str	00000000 
0000080d l       .debug_str	00000000 
00000812 l       .debug_str	00000000 
0000087f l       .debug_str	00000000 
0000090d l       .debug_str	00000000 
00000932 l       .debug_str	00000000 
00000936 l       .debug_str	00000000 
00000000 l    d  .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE	00000000 .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE
00000000 l    d  .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E	00000000 .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E
00000000 l    d  .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hc88dc1dd3f6e8d15E	00000000 .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hc88dc1dd3f6e8d15E
00000000 l    d  .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E	00000000 .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E
00000000 l    d  .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h61afe272954d0727E	00000000 .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h61afe272954d0727E
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4a26b4f574a50e36E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4a26b4f574a50e36E
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE	00000022 _ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE
00000000 g     F .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E	000000fe _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E
00000000 g     F .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hc88dc1dd3f6e8d15E	00000022 _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hc88dc1dd3f6e8d15E
00000000         *UND*	00000000 _ZN4core4iter6traits8iterator8Iterator3map17ha3f10682d3934e2bE
00000000 g     F .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E	0000004a _ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E
00000000 g     F .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h61afe272954d0727E	0000004a _ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h61afe272954d0727E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h29801857c7dc7fe4E
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4a26b4f574a50e36E	00000020 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4a26b4f574a50e36E
00000000         *UND*	00000000 _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE
00000000         *UND*	00000000 _ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE



Disassembly of section .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE:

00000000 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE>:
_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:49
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE>
  10:	9001      	str	r0, [sp, #4]
  12:	9100      	str	r1, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h6da7bbd3a64085dfE+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	f000 0001 	and.w	r0, r0, #1
  1c:	9900      	ldr	r1, [sp, #0]
  1e:	b004      	add	sp, #16
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E:

00000000 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E>:
_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:214
   0:	b580      	push	{r7, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9102      	str	r1, [sp, #8]
   a:	e7ff      	b.n	c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:216
   c:	9803      	ldr	r0, [sp, #12]
   e:	6880      	ldr	r0, [r0, #8]
  10:	2801      	cmp	r0, #1
  12:	d12a      	bne.n	6a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x6a>
  14:	e7ff      	b.n	16 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x16>
  16:	9803      	ldr	r0, [sp, #12]
  18:	300c      	adds	r0, #12
  1a:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:217
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE>
  22:	f88d 1019 	strb.w	r1, [sp, #25]
  26:	f88d 0018 	strb.w	r0, [sp, #24]
  2a:	e7ff      	b.n	2c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x2c>
  2c:	f89d 0018 	ldrb.w	r0, [sp, #24]
  30:	07c0      	lsls	r0, r0, #31
  32:	2800      	cmp	r0, #0
  34:	d017      	beq.n	66 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x66>
  36:	e7ff      	b.n	38 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x38>
  38:	f89d 0018 	ldrb.w	r0, [sp, #24]
  3c:	f89d 1019 	ldrb.w	r1, [sp, #25]
  40:	f88d 001c 	strb.w	r0, [sp, #28]
  44:	f88d 101d 	strb.w	r1, [sp, #29]
  48:	f89d 001c 	ldrb.w	r0, [sp, #28]
  4c:	f89d 101d 	ldrb.w	r1, [sp, #29]
  50:	f88d 0010 	strb.w	r0, [sp, #16]
  54:	f88d 1011 	strb.w	r1, [sp, #17]
  58:	e7ff      	b.n	5a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x5a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:224
  5a:	f89d 0010 	ldrb.w	r0, [sp, #16]
  5e:	f89d 1011 	ldrb.w	r1, [sp, #17]
  62:	b01a      	add	sp, #104	; 0x68
  64:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:218
  66:	e7ff      	b.n	68 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:216
  68:	e7ff      	b.n	6a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:219
  6a:	9903      	ldr	r1, [sp, #12]
  6c:	a808      	add	r0, sp, #32
  6e:	f7ff fffe 	bl	0 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h871f62ec2cb9379dE>
  72:	e7ff      	b.n	74 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
  74:	9808      	ldr	r0, [sp, #32]
  76:	2800      	cmp	r0, #0
  78:	9001      	str	r0, [sp, #4]
  7a:	d005      	beq.n	88 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x88>
  7c:	e7ff      	b.n	7e <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x7e>
  7e:	9801      	ldr	r0, [sp, #4]
  80:	2801      	cmp	r0, #1
  82:	d011      	beq.n	a8 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0xa8>
  84:	e7ff      	b.n	86 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x86>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:224
  86:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
  88:	9803      	ldr	r0, [sp, #12]
  8a:	3018      	adds	r0, #24
  8c:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$6as_mut17h67bb361b91fc8218E>
  90:	9000      	str	r0, [sp, #0]
  92:	e7ff      	b.n	94 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x94>
  94:	9800      	ldr	r0, [sp, #0]
  96:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$8and_then17hfe9718773d264108E>
  9a:	f88d 1011 	strb.w	r1, [sp, #17]
  9e:	f88d 0010 	strb.w	r0, [sp, #16]
  a2:	e7ff      	b.n	a4 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0xa4>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:223
  a4:	e7ff      	b.n	a6 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0xa6>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
  a6:	e7d8      	b.n	5a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0x5a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:221
  a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  ae:	920f      	str	r2, [sp, #60]	; 0x3c
  b0:	910e      	str	r1, [sp, #56]	; 0x38
  b2:	900d      	str	r0, [sp, #52]	; 0x34
  b4:	980d      	ldr	r0, [sp, #52]	; 0x34
  b6:	990e      	ldr	r1, [sp, #56]	; 0x38
  b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  ba:	9219      	str	r2, [sp, #100]	; 0x64
  bc:	9118      	str	r1, [sp, #96]	; 0x60
  be:	9017      	str	r0, [sp, #92]	; 0x5c
  c0:	a814      	add	r0, sp, #80	; 0x50
  c2:	a917      	add	r1, sp, #92	; 0x5c
  c4:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h29801857c7dc7fe4E>
  c8:	e7ff      	b.n	ca <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0xca>
  ca:	9814      	ldr	r0, [sp, #80]	; 0x50
  cc:	9915      	ldr	r1, [sp, #84]	; 0x54
  ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
  d0:	9213      	str	r2, [sp, #76]	; 0x4c
  d2:	9112      	str	r1, [sp, #72]	; 0x48
  d4:	9011      	str	r0, [sp, #68]	; 0x44
  d6:	2001      	movs	r0, #1
  d8:	9010      	str	r0, [sp, #64]	; 0x40
  da:	e7ff      	b.n	dc <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0xdc>
  dc:	9803      	ldr	r0, [sp, #12]
  de:	9910      	ldr	r1, [sp, #64]	; 0x40
  e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  e4:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
  e8:	f8c0 c014 	str.w	ip, [r0, #20]
  ec:	6103      	str	r3, [r0, #16]
  ee:	60c2      	str	r2, [r0, #12]
  f0:	6081      	str	r1, [r0, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:223
  f2:	9808      	ldr	r0, [sp, #32]
  f4:	2801      	cmp	r0, #1
  f6:	d101      	bne.n	fc <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0xfc>
  f8:	e7ff      	b.n	fa <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0xfa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:215
  fa:	e787      	b.n	c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:223
  fc:	e7fd      	b.n	fa <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5744009ee8b23d45E+0xfa>

Disassembly of section .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hc88dc1dd3f6e8d15E:

00000000 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hc88dc1dd3f6e8d15E>:
_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hc88dc1dd3f6e8d15E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:220
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
   8:	9805      	ldr	r0, [sp, #20]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h1615eb49b2f5edccE>
  10:	9002      	str	r0, [sp, #8]
  12:	9101      	str	r1, [sp, #4]
  14:	e7ff      	b.n	16 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17hc88dc1dd3f6e8d15E+0x16>
  16:	9802      	ldr	r0, [sp, #8]
  18:	f000 0001 	and.w	r0, r0, #1
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E:

00000000 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E>:
_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:21
   0:	b510      	push	{r4, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9105      	str	r1, [sp, #20]
   a:	9206      	str	r2, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:22
   c:	9905      	ldr	r1, [sp, #20]
   e:	9a06      	ldr	r2, [sp, #24]
  10:	9004      	str	r0, [sp, #16]
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	9303      	str	r3, [sp, #12]
  18:	f8cd c008 	str.w	ip, [sp, #8]
  1c:	f7ff fffe 	bl	0 <_ZN4core4iter6traits8iterator8Iterator3map17ha3f10682d3934e2bE>
  20:	9001      	str	r0, [sp, #4]
  22:	9100      	str	r1, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E+0x26>
  26:	a808      	add	r0, sp, #32
  28:	9901      	ldr	r1, [sp, #4]
  2a:	9a00      	ldr	r2, [sp, #0]
  2c:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E>
  30:	e7ff      	b.n	32 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17hf79cb4b8fd0abc68E+0x32>
  32:	a808      	add	r0, sp, #32
  34:	9904      	ldr	r1, [sp, #16]
  36:	e8b0 501c 	ldmia.w	r0!, {r2, r3, r4, ip, lr}
  3a:	e8a1 501c 	stmia.w	r1!, {r2, r3, r4, ip, lr}
  3e:	e890 501c 	ldmia.w	r0, {r2, r3, r4, ip, lr}
  42:	e881 501c 	stmia.w	r1, {r2, r3, r4, ip, lr}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:23
  46:	b012      	add	sp, #72	; 0x48
  48:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h61afe272954d0727E:

00000000 <_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h61afe272954d0727E>:
_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h61afe272954d0727E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:202
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08d      	sub	sp, #52	; 0x34
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:203
   e:	9903      	ldr	r1, [sp, #12]
  10:	9a04      	ldr	r2, [sp, #16]
  12:	2400      	movs	r4, #0
  14:	9405      	str	r4, [sp, #20]
  16:	9409      	str	r4, [sp, #36]	; 0x24
  18:	6001      	str	r1, [r0, #0]
  1a:	6042      	str	r2, [r0, #4]
  1c:	9905      	ldr	r1, [sp, #20]
  1e:	9a06      	ldr	r2, [sp, #24]
  20:	9c07      	ldr	r4, [sp, #28]
  22:	9d08      	ldr	r5, [sp, #32]
  24:	6145      	str	r5, [r0, #20]
  26:	6104      	str	r4, [r0, #16]
  28:	60c2      	str	r2, [r0, #12]
  2a:	6081      	str	r1, [r0, #8]
  2c:	9909      	ldr	r1, [sp, #36]	; 0x24
  2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  30:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  34:	6245      	str	r5, [r0, #36]	; 0x24
  36:	6204      	str	r4, [r0, #32]
  38:	61c2      	str	r2, [r0, #28]
  3a:	6181      	str	r1, [r0, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/adapters/flatten.rs:204
  3c:	9302      	str	r3, [sp, #8]
  3e:	f8cd c004 	str.w	ip, [sp, #4]
  42:	f8cd e000 	str.w	lr, [sp]
  46:	b00d      	add	sp, #52	; 0x34
  48:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4a26b4f574a50e36E:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4a26b4f574a50e36E>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h4a26b4f574a50e36E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:245
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:246
   8:	e8b1 5070 	ldmia.w	r1!, {r4, r5, r6, ip, lr}
   c:	e8a0 5070 	stmia.w	r0!, {r4, r5, r6, ip, lr}
  10:	e891 5070 	ldmia.w	r1, {r4, r5, r6, ip, lr}
  14:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/traits/collect.rs:247
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	b002      	add	sp, #8
  1e:	bd70      	pop	{r4, r5, r6, pc}

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.7
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f3 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hda6b44627f3b21f9E	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hda6b44627f3b21f9E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hda6b44627f3b21f9E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hda6b44627f3b21f9E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E	00000050 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2678
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2679
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2680
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2681
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hda6b44627f3b21f9E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hda6b44627f3b21f9E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hda6b44627f3b21f9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3348
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3349
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1840      	adds	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17hda6b44627f3b21f9E+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3350
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3351
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.8
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
00000242 l       .debug_str	00000000 
0000024c l       .debug_str	00000000 
00000252 l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
00000264 l       .debug_str	00000000 
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17he2858c87a2d75c37E	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17he2858c87a2d75c37E
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE	00000050 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17he2858c87a2d75c37E	00000020 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17he2858c87a2d75c37E
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE	00000036 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E
00000000         *UND*	00000000 _ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE
00000000         *UND*	00000000 _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE



Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:71
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:72
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	6809      	ldr	r1, [r1, #0]
  14:	4288      	cmp	r0, r1
  16:	9203      	str	r2, [sp, #12]
  18:	9302      	str	r3, [sp, #8]
  1a:	d210      	bcs.n	3e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE+0x3e>
  1c:	e7ff      	b.n	1e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE+0x1e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:73
  1e:	9805      	ldr	r0, [sp, #20]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9904      	ldr	r1, [sp, #16]
  24:	6809      	ldr	r1, [r1, #0]
  26:	1a40      	subs	r0, r0, r1
  28:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE+0x30>
  30:	9801      	ldr	r0, [sp, #4]
  32:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h565531d7f8b048bcE>
  36:	9107      	str	r1, [sp, #28]
  38:	9006      	str	r0, [sp, #24]
  3a:	e7ff      	b.n	3c <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:72
  3c:	e004      	b.n	48 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE+0x48>
  3e:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:75
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:72
  46:	e7ff      	b.n	48 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h001267375cb8a02fE+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:77
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b008      	add	sp, #32
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17he2858c87a2d75c37E:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17he2858c87a2d75c37E>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17he2858c87a2d75c37E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:58
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:59
   8:	9803      	ldr	r0, [sp, #12]
   a:	6800      	ldr	r0, [r0, #0]
   c:	2201      	movs	r2, #1
   e:	9102      	str	r1, [sp, #8]
  10:	4611      	mov	r1, r2
  12:	f7ff fffe 	bl	0 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h8055a75d2b0509abE>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17he2858c87a2d75c37E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:60
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	b004      	add	sp, #16
  1e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:81
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:82
   c:	9805      	ldr	r0, [sp, #20]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h77f2a053de5f9c4dE>
  16:	9006      	str	r0, [sp, #24]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:83
  1a:	9806      	ldr	r0, [sp, #24]
  1c:	9007      	str	r0, [sp, #28]
  1e:	9804      	ldr	r0, [sp, #16]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9907      	ldr	r1, [sp, #28]
  24:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hf2ae547088a6a568E>
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17hf2bc22e692f3b1dcE+0x2e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/iter/range.rs:86
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9900      	ldr	r1, [sp, #0]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

cstr_core-c008c493868b1efa.cstr_core.2hg53rdj-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.2hg53rdj-cgu.9
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE	00000000 .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hb8be14c337085988E	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hb8be14c337085988E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE	0000004c .hidden _ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hb8be14c337085988E	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hb8be14c337085988E



Disassembly of section .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE:

00000000 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE>:
_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:986
   0:	b085      	sub	sp, #20
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:987
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	4288      	cmp	r0, r1
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	d104      	bne.n	24 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE+0x24>
  1a:	e7ff      	b.n	1c <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE+0x1c>
  1c:	2000      	movs	r0, #0
  1e:	f88d 0013 	strb.w	r0, [sp, #19]
  22:	e00f      	b.n	44 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:988
  24:	9802      	ldr	r0, [sp, #8]
  26:	6800      	ldr	r0, [r0, #0]
  28:	9903      	ldr	r1, [sp, #12]
  2a:	6809      	ldr	r1, [r1, #0]
  2c:	4288      	cmp	r0, r1
  2e:	d204      	bcs.n	3a <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE+0x3a>
  30:	e7ff      	b.n	32 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE+0x32>
  32:	20ff      	movs	r0, #255	; 0xff
  34:	f88d 0013 	strb.w	r0, [sp, #19]
  38:	e003      	b.n	42 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE+0x42>
  3a:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:989
  3c:	f88d 0013 	strb.w	r0, [sp, #19]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:988
  40:	e7ff      	b.n	42 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE+0x42>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:987
  42:	e7ff      	b.n	44 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h454876812acc371bE+0x44>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:990
  44:	f89d 0013 	ldrb.w	r0, [sp, #19]
  48:	b005      	add	sp, #20
  4a:	4770      	bx	lr

Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hb8be14c337085988E:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hb8be14c337085988E>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17hb8be14c337085988E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:974
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf38      	it	cc
  1a:	f04f 0c01 	movcc.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

cty-9176620ed438e631.cty.bg6zzane-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cty.bg6zzane-cgu.0



cty-a560b95f9f2e5b51.cty.5ksoomk4-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cty.5ksoomk4-cgu.0



generic_array-63d359d2d0f556f3.generic_array.b338bl1y-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.b338bl1y-cgu.0
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.27e2811ea03e3b87cb932db447d9cc05.2	00000010 .Lanon.27e2811ea03e3b87cb932db447d9cc05.2
00000000 l     O .rodata..Lanon.27e2811ea03e3b87cb932db447d9cc05.4	00000010 .Lanon.27e2811ea03e3b87cb932db447d9cc05.4
00000000 l    d  .text._ZN13generic_array21from_iter_length_fail17hbbaff6da994b50efE	00000000 .text._ZN13generic_array21from_iter_length_fail17hbbaff6da994b50efE
00000000 l    d  .rodata..Lanon.27e2811ea03e3b87cb932db447d9cc05.0	00000000 .rodata..Lanon.27e2811ea03e3b87cb932db447d9cc05.0
00000000 l    d  .rodata..Lanon.27e2811ea03e3b87cb932db447d9cc05.1	00000000 .rodata..Lanon.27e2811ea03e3b87cb932db447d9cc05.1
00000000 l    d  .rodata..Lanon.27e2811ea03e3b87cb932db447d9cc05.3	00000000 .rodata..Lanon.27e2811ea03e3b87cb932db447d9cc05.3
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN13generic_array21from_iter_length_fail17hbbaff6da994b50efE	00000084 _ZN13generic_array21from_iter_length_fail17hbbaff6da994b50efE
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7160b6abac7a3a12E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117hab3ccebbb558c1fdE
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E



Disassembly of section .text._ZN13generic_array21from_iter_length_fail17hbbaff6da994b50efE:

00000000 <_ZN13generic_array21from_iter_length_fail17hbbaff6da994b50efE>:
_ZN13generic_array21from_iter_length_fail17hbbaff6da994b50efE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/generic-array-0.12.0/src/lib.rs:319
    }
}

#[inline(never)]
#[cold]
fn from_iter_length_fail(length: usize, expected: usize) -> ! {
   0:	b098      	sub	sp, #96	; 0x60
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9008      	str	r0, [sp, #32]
   8:	9109      	str	r1, [sp, #36]	; 0x24
   a:	a808      	add	r0, sp, #32
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/generic-array-0.12.0/src/lib.rs:320
    panic!(
   c:	9014      	str	r0, [sp, #80]	; 0x50
   e:	a809      	add	r0, sp, #36	; 0x24
  10:	9015      	str	r0, [sp, #84]	; 0x54
  12:	9814      	ldr	r0, [sp, #80]	; 0x50
  14:	9016      	str	r0, [sp, #88]	; 0x58
  16:	9815      	ldr	r0, [sp, #84]	; 0x54
  18:	9017      	str	r0, [sp, #92]	; 0x5c
  1a:	9816      	ldr	r0, [sp, #88]	; 0x58
  1c:	f240 0100 	movw	r1, #0
  20:	f2c0 0100 	movt	r1, #0
  24:	9207      	str	r2, [sp, #28]
  26:	9306      	str	r3, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E>
  2c:	9005      	str	r0, [sp, #20]
  2e:	9104      	str	r1, [sp, #16]
  30:	e7ff      	b.n	32 <_ZN13generic_array21from_iter_length_fail17hbbaff6da994b50efE+0x32>
  32:	9817      	ldr	r0, [sp, #92]	; 0x5c
  34:	f240 0100 	movw	r1, #0
  38:	f2c0 0100 	movt	r1, #0
  3c:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E>
  40:	9003      	str	r0, [sp, #12]
  42:	9102      	str	r1, [sp, #8]
  44:	e7ff      	b.n	46 <_ZN13generic_array21from_iter_length_fail17hbbaff6da994b50efE+0x46>
  46:	9805      	ldr	r0, [sp, #20]
  48:	9010      	str	r0, [sp, #64]	; 0x40
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	9111      	str	r1, [sp, #68]	; 0x44
  4e:	9a03      	ldr	r2, [sp, #12]
  50:	9212      	str	r2, [sp, #72]	; 0x48
  52:	9b02      	ldr	r3, [sp, #8]
  54:	9313      	str	r3, [sp, #76]	; 0x4c
  56:	46ec      	mov	ip, sp
  58:	f04f 0e02 	mov.w	lr, #2
  5c:	f8cc e000 	str.w	lr, [ip]
  60:	f240 0100 	movw	r1, #0
  64:	f2c0 0100 	movt	r1, #0
  68:	a80a      	add	r0, sp, #40	; 0x28
  6a:	ab10      	add	r3, sp, #64	; 0x40
  6c:	4672      	mov	r2, lr
  6e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117hab3ccebbb558c1fdE>
  72:	e7ff      	b.n	2 <_ZN13generic_array21from_iter_length_fail17hbbaff6da994b50efE+0x2>
  74:	f240 0100 	movw	r1, #0
  78:	f2c0 0100 	movt	r1, #0
  7c:	a80a      	add	r0, sp, #40	; 0x28
  7e:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
  82:	defe      	udf	#254	; 0xfe

generic_array-63d359d2d0f556f3.generic_array.b338bl1y-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.b338bl1y-cgu.1
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
00000000 l     O .rodata.cst16	00000010 .Lanon.7ee8e5c370ad419dbff335429e954aa9.0
00000010 l     O .rodata.cst16	00000010 .Lanon.7ee8e5c370ad419dbff335429e954aa9.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     O .rodata._ZN13generic_array3hex11LOWER_CHARS17h9f24cf2e96180c95E	00000008 _ZN13generic_array3hex11LOWER_CHARS17h9f24cf2e96180c95E
00000000 g     O .rodata._ZN13generic_array3hex11UPPER_CHARS17h235ee98654dc66c5E	00000008 _ZN13generic_array3hex11UPPER_CHARS17h235ee98654dc66c5E



generic_array-63d359d2d0f556f3.generic_array.b338bl1y-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.b338bl1y-cgu.2
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f3 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000219 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000256 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
0000029a l       .debug_str	00000000 
000002be l       .debug_str	00000000 
000002da l       .debug_str	00000000 
000002df l       .debug_str	00000000 
000002e8 l       .debug_str	00000000 
000002ef l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
00000312 l       .debug_str	00000000 
0000032c l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003a6 l       .debug_str	00000000 
000003ab l       .debug_str	00000000 
000003b7 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003cd l       .debug_str	00000000 
000003d0 l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003e0 l       .debug_str	00000000 
000003e3 l       .debug_str	00000000 
000003e9 l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
00000401 l       .debug_str	00000000 
0000040c l       .debug_str	00000000 
00000415 l       .debug_str	00000000 
00000438 l       .debug_str	00000000 
00000457 l       .debug_str	00000000 
0000047e l       .debug_str	00000000 
00000488 l       .debug_str	00000000 
000004b9 l       .debug_str	00000000 
000004c4 l       .debug_str	00000000 
000004f6 l       .debug_str	00000000 
000004fd l       .debug_str	00000000 
000004ff l       .debug_str	00000000 
00000506 l       .debug_str	00000000 
00000508 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E	00000000 .text._ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117hab3ccebbb558c1fdE	00000000 .text._ZN4core3fmt9Arguments6new_v117hab3ccebbb558c1fdE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E	00000032 _ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117hab3ccebbb558c1fdE	0000004c .hidden _ZN4core3fmt9Arguments6new_v117hab3ccebbb558c1fdE



Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E:

00000000 <_ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E>:
_ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h4a4e3e217e571645E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117hab3ccebbb558c1fdE:

00000000 <_ZN4core3fmt9Arguments6new_v117hab3ccebbb558c1fdE>:
_ZN4core3fmt9Arguments6new_v117hab3ccebbb558c1fdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.0
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E
00000000         *UND*	00000000 __aeabi_memcpy



Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E>:
_ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1411
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1412
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E+0x28>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/intrinsics.rs:1413
  28:	b008      	add	sp, #32
  2a:	bd80      	pop	{r7, pc}

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.1
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E	00000000 .text._ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E
00000000 l    d  .text._ZN4core3cmp3min17heda3017be1234825E	00000000 .text._ZN4core3cmp3min17heda3017be1234825E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E	00000080 _ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E
00000000 g     F .text._ZN4core3cmp3min17heda3017be1234825E	00000022 _ZN4core3cmp3min17heda3017be1234825E
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17hb8d7d8038d5b37deE



Disassembly of section .text._ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E:

00000000 <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E>:
_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:566
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:568
   e:	f88d 001f 	strb.w	r0, [sp, #31]
  12:	f88d 001e 	strb.w	r0, [sp, #30]
  16:	2001      	movs	r0, #1
  18:	f88d 001f 	strb.w	r0, [sp, #31]
  1c:	f88d 001e 	strb.w	r0, [sp, #30]
  20:	a804      	add	r0, sp, #16
  22:	a905      	add	r1, sp, #20
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17hb8d7d8038d5b37deE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x30>
  30:	9801      	ldr	r0, [sp, #4]
  32:	07c1      	lsls	r1, r0, #31
  34:	2900      	cmp	r1, #0
  36:	d006      	beq.n	46 <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x46>
  38:	e7ff      	b.n	3a <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x3a>
  3a:	2000      	movs	r0, #0
  3c:	f88d 001f 	strb.w	r0, [sp, #31]
  40:	9804      	ldr	r0, [sp, #16]
  42:	9006      	str	r0, [sp, #24]
  44:	e005      	b.n	52 <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x52>
  46:	2000      	movs	r0, #0
  48:	f88d 001e 	strb.w	r0, [sp, #30]
  4c:	9805      	ldr	r0, [sp, #20]
  4e:	9006      	str	r0, [sp, #24]
  50:	e7ff      	b.n	52 <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x52>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:569
  52:	f89d 001e 	ldrb.w	r0, [sp, #30]
  56:	07c0      	lsls	r0, r0, #31
  58:	2800      	cmp	r0, #0
  5a:	d109      	bne.n	70 <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x70>
  5c:	e7ff      	b.n	5e <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x5e>
  5e:	f89d 001f 	ldrb.w	r0, [sp, #31]
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d107      	bne.n	78 <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x78>
  68:	e7ff      	b.n	6a <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x6a>
  6a:	9806      	ldr	r0, [sp, #24]
  6c:	b008      	add	sp, #32
  6e:	bd80      	pop	{r7, pc}
  70:	2000      	movs	r0, #0
  72:	f88d 001e 	strb.w	r0, [sp, #30]
  76:	e7f2      	b.n	5e <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x5e>
  78:	2000      	movs	r0, #0
  7a:	f88d 001f 	strb.w	r0, [sp, #31]
  7e:	e7f4      	b.n	6a <_ZN4core3cmp3Ord3min17ha90dde2a4c3521f1E+0x6a>

Disassembly of section .text._ZN4core3cmp3min17heda3017be1234825E:

00000000 <_ZN4core3cmp3min17heda3017be1234825E>:
_ZN4core3cmp3min17heda3017be1234825E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:861
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:862
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17heda3017be1234825E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3cmp3min17heda3017be1234825E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:863
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.10
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000198 l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE



Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1294
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1297
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1298
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:1078
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.11
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
0000029f l       .debug_str	00000000 
000002cc l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002da l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.ec6232cee161edccae39641560484346.0	00000018 .Lanon.ec6232cee161edccae39641560484346.0
00000000 l     O .rodata..Lanon.ec6232cee161edccae39641560484346.3	00000018 .Lanon.ec6232cee161edccae39641560484346.3
00000000 l     O .rodata..Lanon.ec6232cee161edccae39641560484346.5	00000018 .Lanon.ec6232cee161edccae39641560484346.5
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000039 str.1
00000000 l    d  .text._ZN4core5slice14from_raw_parts17heb54197faf2e1d43E	00000000 .text._ZN4core5slice14from_raw_parts17heb54197faf2e1d43E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E
00000000 l    d  .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E	00000000 .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.ec6232cee161edccae39641560484346.1	00000000 .rodata..Lanon.ec6232cee161edccae39641560484346.1
00000000 l    d  .rodata..Lanon.ec6232cee161edccae39641560484346.2	00000000 .rodata..Lanon.ec6232cee161edccae39641560484346.2
00000000 l    d  .rodata..Lanon.ec6232cee161edccae39641560484346.4	00000000 .rodata..Lanon.ec6232cee161edccae39641560484346.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h72d2cdbf76441d9dE
00000000         *UND*	00000000 _ZN4core3mem8align_of17ha0442691d11a4186E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE
00000000 g     F .text._ZN4core5slice14from_raw_parts17heb54197faf2e1d43E	000000aa _ZN4core5slice14from_raw_parts17heb54197faf2e1d43E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E	0000001c _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E
00000000 g     F .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E	00000032 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E



Disassembly of section .text._ZN4core5slice14from_raw_parts17heb54197faf2e1d43E:

00000000 <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E>:
_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5112
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d11b      	bne.n	4e <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x4e>
  16:	e7ff      	b.n	18 <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  18:	9806      	ldr	r0, [sp, #24]
  1a:	9003      	str	r0, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN4core3mem8align_of17ha0442691d11a4186E>
  20:	9002      	str	r0, [sp, #8]
  22:	e7ff      	b.n	24 <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x24>
  24:	9802      	ldr	r0, [sp, #8]
  26:	2800      	cmp	r0, #0
  28:	d038      	beq.n	9c <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x9c>
  2a:	e7ff      	b.n	2c <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x2c>
  2c:	9803      	ldr	r0, [sp, #12]
  2e:	9902      	ldr	r1, [sp, #8]
  30:	fbb0 f2f1 	udiv	r2, r0, r1
  34:	fb02 0211 	mls	r2, r2, r1, r0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  38:	2a00      	cmp	r2, #0
  3a:	d007      	beq.n	4c <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x4c>
  3c:	e7ff      	b.n	3e <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x3e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  3e:	f240 0000 	movw	r0, #0
  42:	f2c0 0000 	movt	r0, #0
  46:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  4c:	e7ff      	b.n	4e <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x4e>
  4e:	2001      	movs	r0, #1
  50:	2800      	cmp	r0, #0
  52:	d117      	bne.n	84 <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x84>
  54:	e7ff      	b.n	56 <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5114
  56:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h72d2cdbf76441d9dE>
  5a:	9001      	str	r0, [sp, #4]
  5c:	e7ff      	b.n	5e <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x5e>
  5e:	9907      	ldr	r1, [sp, #28]
  60:	9801      	ldr	r0, [sp, #4]
  62:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE>
  66:	9000      	str	r0, [sp, #0]
  68:	e7ff      	b.n	6a <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  6a:	9800      	ldr	r0, [sp, #0]
  6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  70:	dc07      	bgt.n	82 <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x82>
  72:	e7ff      	b.n	74 <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x74>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:12
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  80:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:184
  82:	e7ff      	b.n	84 <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E+0x84>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5116
  84:	9806      	ldr	r0, [sp, #24]
  86:	9907      	ldr	r1, [sp, #28]
  88:	900a      	str	r0, [sp, #40]	; 0x28
  8a:	910b      	str	r1, [sp, #44]	; 0x2c
  8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  90:	9008      	str	r0, [sp, #32]
  92:	9109      	str	r1, [sp, #36]	; 0x24
  94:	9808      	ldr	r0, [sp, #32]
  96:	9909      	ldr	r1, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5117
  98:	b00c      	add	sp, #48	; 0x30
  9a:	bd80      	pop	{r7, pc}
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:5113
  9c:	f240 0000 	movw	r0, #0
  a0:	f2c0 0000 	movt	r0, #0
  a4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  a8:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:79
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:81
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:83
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:385
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:386
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:387
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E:

00000000 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E>:
_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2551
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2552
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2553
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.2
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000193 l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000212 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
00000242 l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
0000027c l       .debug_str	00000000 
00000293 l       .debug_str	00000000 
000002b7 l       .debug_str	00000000 
000002d3 l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002e1 l       .debug_str	00000000 
000002e8 l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
0000038e l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003a4 l       .debug_str	00000000 
000003b0 l       .debug_str	00000000 
000003b8 l       .debug_str	00000000 
000003c1 l       .debug_str	00000000 
000003c6 l       .debug_str	00000000 
000003c9 l       .debug_str	00000000 
000003d2 l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003dc l       .debug_str	00000000 
000003e2 l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
000003f4 l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
00000405 l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
00000431 l       .debug_str	00000000 
00000450 l       .debug_str	00000000 
00000477 l       .debug_str	00000000 
00000481 l       .debug_str	00000000 
000004c9 l       .debug_str	00000000 
000004d4 l       .debug_str	00000000 
000004db l       .debug_str	00000000 
0000050c l       .debug_str	00000000 
00000518 l       .debug_str	00000000 
0000054a l       .debug_str	00000000 
00000551 l       .debug_str	00000000 
00000556 l       .debug_str	00000000 
0000055e l       .debug_str	00000000 
00000560 l       .debug_str	00000000 
00000562 l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E	00000000 .text._ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E	00000000 .text._ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E	00000032 _ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E:

00000000 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>:
_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E:

00000000 <_ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E>:
_ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.3
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001c4 l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
00000242 l       .debug_str	00000000 
00000246 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
00000286 l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002ca l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
00000363 l       .debug_str	00000000 
0000039b l       .debug_str	00000000 
000003a4 l       .debug_str	00000000 
000003d3 l       .debug_str	00000000 
00000420 l       .debug_str	00000000 
0000042c l       .debug_str	00000000 
0000045c l       .debug_str	00000000 
000004aa l       .debug_str	00000000 
000004da l       .debug_str	00000000 
00000528 l       .debug_str	00000000 
00000558 l       .debug_str	00000000 
000005a6 l       .debug_str	00000000 
000005d7 l       .debug_str	00000000 
00000626 l       .debug_str	00000000 
00000657 l       .debug_str	00000000 
000006a6 l       .debug_str	00000000 
000006d6 l       .debug_str	00000000 
000006de l       .debug_str	00000000 
0000070e l       .debug_str	00000000 
00000716 l       .debug_str	00000000 
00000754 l       .debug_str	00000000 
00000769 l       .debug_str	00000000 
00000795 l       .debug_str	00000000 
00000799 l       .debug_str	00000000 
0000079c l       .debug_str	00000000 
000007a5 l       .debug_str	00000000 
000007ae l       .debug_str	00000000 
000007b5 l       .debug_str	00000000 
000007bb l       .debug_str	00000000 
000007bf l       .debug_str	00000000 
000007c9 l       .debug_str	00000000 
000007cf l       .debug_str	00000000 
000007d5 l       .debug_str	00000000 
000007de l       .debug_str	00000000 
000007e5 l       .debug_str	00000000 
000007ef l       .debug_str	00000000 
000007f4 l       .debug_str	00000000 
000007fc l       .debug_str	00000000 
00000801 l       .debug_str	00000000 
00000803 l       .debug_str	00000000 
00000807 l       .debug_str	00000000 
0000080b l       .debug_str	00000000 
00000810 l       .debug_str	00000000 
00000813 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
0000081b l       .debug_str	00000000 
0000081f l       .debug_str	00000000 
00000822 l       .debug_str	00000000 
00000826 l       .debug_str	00000000 
0000082a l       .debug_str	00000000 
0000082e l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.0	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.0
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.1	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.1
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.12	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.12
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.13	00000010 .Lanon.5f806ccb0efdad466814f990fc5a6efd.13
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.14	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.14
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.15	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.15
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.16	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.16
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.17	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.17
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.18	00000010 .Lanon.5f806ccb0efdad466814f990fc5a6efd.18
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.19	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.19
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.2	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.2
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.20	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.20
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.21	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.21
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.22	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.22
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.23	00000010 .Lanon.5f806ccb0efdad466814f990fc5a6efd.23
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.24	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.24
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.26	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.26
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.27	00000010 .Lanon.5f806ccb0efdad466814f990fc5a6efd.27
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.28	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.28
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.29	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.29
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.30	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.30
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.31	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.31
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.32	00000010 .Lanon.5f806ccb0efdad466814f990fc5a6efd.32
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.33	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.33
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.34	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.34
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.35	00000010 .Lanon.5f806ccb0efdad466814f990fc5a6efd.35
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.37	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.37
00000000 l     O .rodata.cst32	00000020 .Lanon.5f806ccb0efdad466814f990fc5a6efd.38
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.39	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.39
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.40	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.40
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.41	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.41
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.43	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.43
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.44	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.44
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.46	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.46
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.47	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.47
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.5	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.5
00000000 l     O .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.7	00000018 .Lanon.5f806ccb0efdad466814f990fc5a6efd.7
00000000 l     O .rodata.cst4	00000004 .Lanon.5f806ccb0efdad466814f990fc5a6efd.8
00000000 l     F .text._ZN6memchr8fallback20read_unaligned_usize17ha0af3fa7ab5e4e2dE	00000024 _ZN6memchr8fallback20read_unaligned_usize17ha0af3fa7ab5e4e2dE
00000000 l     F .text._ZN6memchr8fallback3sub17hea3b146ad8f312acE	00000052 _ZN6memchr8fallback3sub17hea3b146ad8f312acE
00000000 l     F .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17hb95b687c8cb7b51bE	00000026 _ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17hb95b687c8cb7b51bE
00000000 l     F .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE	00000048 _ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE
00000000 l     F .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE	00000074 _ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE
00000000 l     F .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h5bcb4091acf71e1dE	00000026 _ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h5bcb4091acf71e1dE
00000000 l     F .text._ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE	00000046 _ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE
00000000 l     F .text._ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E	00000056 _ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E
00000000 l     F .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E	00000048 _ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E
00000000 l     F .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE	00000074 _ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE
00000000 l     O .rodata.str.0	00000057 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E	00000000 .text._ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E
00000000 l    d  .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17hb95b687c8cb7b51bE	00000000 .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17hb95b687c8cb7b51bE
00000000 l    d  .text._ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE	00000000 .text._ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE
00000000 l    d  .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE	00000000 .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE
00000000 l    d  .text._ZN6memchr8fallback7memchr317h185c3e4ecb105386E	00000000 .text._ZN6memchr8fallback7memchr317h185c3e4ecb105386E
00000000 l    d  .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE	00000000 .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE
00000000 l    d  .text._ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E	00000000 .text._ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E
00000000 l    d  .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h5bcb4091acf71e1dE	00000000 .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h5bcb4091acf71e1dE
00000000 l    d  .text._ZN6memchr8fallback8memrchr217h2421a658863ff7a4E	00000000 .text._ZN6memchr8fallback8memrchr217h2421a658863ff7a4E
00000000 l    d  .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E	00000000 .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E
00000000 l    d  .text._ZN6memchr8fallback8memrchr317he886109270308762E	00000000 .text._ZN6memchr8fallback8memrchr317he886109270308762E
00000000 l    d  .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE	00000000 .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE
00000000 l    d  .text._ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE	00000000 .text._ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE
00000000 l    d  .text._ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E	00000000 .text._ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E
00000000 l    d  .text._ZN6memchr8fallback20read_unaligned_usize17ha0af3fa7ab5e4e2dE	00000000 .text._ZN6memchr8fallback20read_unaligned_usize17ha0af3fa7ab5e4e2dE
00000000 l    d  .text._ZN6memchr8fallback3sub17hea3b146ad8f312acE	00000000 .text._ZN6memchr8fallback3sub17hea3b146ad8f312acE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.3	00000000 .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.3
00000000 l    d  .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.4	00000000 .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.4
00000000 l    d  .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.6	00000000 .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.6
00000000 l    d  .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.9	00000000 .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.9
00000000 l    d  .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.10	00000000 .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.10
00000000 l    d  .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.11	00000000 .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.11
00000000 l    d  .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.25	00000000 .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.25
00000000 l    d  .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.36	00000000 .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.36
00000000 l    d  .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.42	00000000 .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.42
00000000 l    d  .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.45	00000000 .rodata..Lanon.5f806ccb0efdad466814f990fc5a6efd.45
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E
00000000         *UND*	00000000 _ZN4core3cmp3min17heda3017be1234825E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E
00000000         *UND*	00000000 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E
00000000 g     F .text._ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E	000004fe _ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E
00000000 g     F .text._ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE	0000054e _ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE
00000000 g     F .text._ZN6memchr8fallback7memchr317h185c3e4ecb105386E	0000062c _ZN6memchr8fallback7memchr317h185c3e4ecb105386E
00000000 g     F .text._ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E	00000528 _ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E
00000000 g     F .text._ZN6memchr8fallback8memrchr217h2421a658863ff7a4E	00000534 _ZN6memchr8fallback8memrchr217h2421a658863ff7a4E
00000000 g     F .text._ZN6memchr8fallback8memrchr317he886109270308762E	00000612 _ZN6memchr8fallback8memrchr317he886109270308762E



Disassembly of section .text._ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E:

00000000 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>:
_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:45
#[inline(always)]
fn repeat_byte(b: u8) -> usize {
    (b as usize) * (usize::MAX / 255)
}

pub fn memchr(n1: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b0da      	sub	sp, #360	; 0x168
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 006f 	strb.w	r0, [sp, #111]	; 0x6f
   e:	911c      	str	r1, [sp, #112]	; 0x70
  10:	921d      	str	r2, [sp, #116]	; 0x74
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:46
    let vn1 = repeat_byte(n1);
  12:	f89d 006f 	ldrb.w	r0, [sp, #111]	; 0x6f
  16:	f88d 0107 	strb.w	r0, [sp, #263]	; 0x107
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  1a:	f89d 0107 	ldrb.w	r0, [sp, #263]	; 0x107
  1e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  22:	fba0 0101 	umull	r0, r1, r0, r1
  26:	2900      	cmp	r1, #0
  28:	931a      	str	r3, [sp, #104]	; 0x68
  2a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
  2e:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  32:	9017      	str	r0, [sp, #92]	; 0x5c
  34:	d007      	beq.n	46 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x46>
  36:	e7ff      	b.n	38 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  44:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:46
    let vn1 = repeat_byte(n1);
  46:	9817      	ldr	r0, [sp, #92]	; 0x5c
  48:	9020      	str	r0, [sp, #128]	; 0x80
  4a:	e7ff      	b.n	4c <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4c>
  4c:	f10d 006f 	add.w	r0, sp, #111	; 0x6f
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:47
    let confirm = |byte| byte == n1;
  50:	9021      	str	r0, [sp, #132]	; 0x84
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:48
    let loop_size = cmp::min(LOOP_SIZE, haystack.len());
  52:	981c      	ldr	r0, [sp, #112]	; 0x70
  54:	991d      	ldr	r1, [sp, #116]	; 0x74
  56:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  5a:	9016      	str	r0, [sp, #88]	; 0x58
  5c:	e7ff      	b.n	5e <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x5e>
  5e:	2008      	movs	r0, #8
  60:	9916      	ldr	r1, [sp, #88]	; 0x58
  62:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17heda3017be1234825E>
  66:	9022      	str	r0, [sp, #136]	; 0x88
  68:	e7ff      	b.n	6a <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x6a>
  6a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:49
    let align = USIZE_BYTES - 1;
  6c:	1e41      	subs	r1, r0, #1
  6e:	2801      	cmp	r0, #1
  70:	9115      	str	r1, [sp, #84]	; 0x54
  72:	f0c0 8236 	bcc.w	4e2 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4e2>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x78>
  78:	9815      	ldr	r0, [sp, #84]	; 0x54
  7a:	9023      	str	r0, [sp, #140]	; 0x8c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:50
    let start_ptr = haystack.as_ptr();
  7c:	981c      	ldr	r0, [sp, #112]	; 0x70
  7e:	991d      	ldr	r1, [sp, #116]	; 0x74
  80:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  84:	9024      	str	r0, [sp, #144]	; 0x90
  86:	e7ff      	b.n	88 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x88>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:51
    let end_ptr = haystack[haystack.len()..].as_ptr();
  88:	981c      	ldr	r0, [sp, #112]	; 0x70
  8a:	991d      	ldr	r1, [sp, #116]	; 0x74
  8c:	9014      	str	r0, [sp, #80]	; 0x50
  8e:	9113      	str	r1, [sp, #76]	; 0x4c
  90:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  94:	9012      	str	r0, [sp, #72]	; 0x48
  96:	e7ff      	b.n	98 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x98>
  98:	9812      	ldr	r0, [sp, #72]	; 0x48
  9a:	9026      	str	r0, [sp, #152]	; 0x98
  9c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  9e:	9814      	ldr	r0, [sp, #80]	; 0x50
  a0:	9913      	ldr	r1, [sp, #76]	; 0x4c
  a2:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E>
  a6:	9011      	str	r0, [sp, #68]	; 0x44
  a8:	9110      	str	r1, [sp, #64]	; 0x40
  aa:	e7ff      	b.n	ac <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0xac>
  ac:	9811      	ldr	r0, [sp, #68]	; 0x44
  ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  b0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  b4:	9025      	str	r0, [sp, #148]	; 0x94
  b6:	e7ff      	b.n	b8 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0xb8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:52
    let mut ptr = start_ptr;
  b8:	9824      	ldr	r0, [sp, #144]	; 0x90
  ba:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:55

    unsafe {
        if haystack.len() < USIZE_BYTES {
  bc:	981c      	ldr	r0, [sp, #112]	; 0x70
  be:	991d      	ldr	r1, [sp, #116]	; 0x74
  c0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  c4:	900f      	str	r0, [sp, #60]	; 0x3c
  c6:	e7ff      	b.n	c8 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0xc8>
  c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
  ca:	2803      	cmp	r0, #3
  cc:	d84e      	bhi.n	16c <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x16c>
  ce:	e7ff      	b.n	d0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0xd0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
  d0:	9824      	ldr	r0, [sp, #144]	; 0x90
  d2:	9925      	ldr	r1, [sp, #148]	; 0x94
  d4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  d8:	9042      	str	r0, [sp, #264]	; 0x108
  da:	9143      	str	r1, [sp, #268]	; 0x10c
  dc:	9244      	str	r2, [sp, #272]	; 0x110
  de:	9345      	str	r3, [sp, #276]	; 0x114
_ZN6memchr8fallback14forward_search17h08828a5b30852f90E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    start_ptr: *const u8,
    end_ptr: *const u8,
    mut ptr: *const u8,
    confirm: F,
) -> Option<usize> {
    debug_assert!(start_ptr <= ptr);
  e0:	9842      	ldr	r0, [sp, #264]	; 0x108
  e2:	9944      	ldr	r1, [sp, #272]	; 0x110
  e4:	4288      	cmp	r0, r1
  e6:	d907      	bls.n	f8 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0xf8>
  e8:	e7ff      	b.n	ea <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0xea>
  ea:	f240 0000 	movw	r0, #0
  ee:	f2c0 0000 	movt	r0, #0
  f2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  f6:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
  f8:	9844      	ldr	r0, [sp, #272]	; 0x110
  fa:	9943      	ldr	r1, [sp, #268]	; 0x10c
  fc:	4288      	cmp	r0, r1
  fe:	d907      	bls.n	110 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x110>
 100:	e7ff      	b.n	102 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x102>
 102:	f240 0000 	movw	r0, #0
 106:	f2c0 0000 	movt	r0, #0
 10a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 10e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295

    while ptr < end_ptr {
 110:	e7ff      	b.n	112 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x112>
 112:	9844      	ldr	r0, [sp, #272]	; 0x110
 114:	9943      	ldr	r1, [sp, #268]	; 0x10c
 116:	4288      	cmp	r0, r1
 118:	d303      	bcc.n	122 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x122>
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x11c>
 11c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
        if confirm(*ptr) {
            return Some(sub(ptr, start_ptr));
        }
        ptr = ptr.offset(1);
    }
    None
 11e:	9046      	str	r0, [sp, #280]	; 0x118
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 120:	e019      	b.n	156 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x156>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 122:	9844      	ldr	r0, [sp, #272]	; 0x110
 124:	7800      	ldrb	r0, [r0, #0]
 126:	f88d 0123 	strb.w	r0, [sp, #291]	; 0x123
 12a:	f89d 1123 	ldrb.w	r1, [sp, #291]	; 0x123
 12e:	a845      	add	r0, sp, #276	; 0x114
 130:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 134:	2800      	cmp	r0, #0
 136:	d008      	beq.n	14a <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x14a>
 138:	e7ff      	b.n	13a <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x13a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 13a:	9844      	ldr	r0, [sp, #272]	; 0x110
 13c:	9942      	ldr	r1, [sp, #264]	; 0x108
 13e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 142:	9047      	str	r0, [sp, #284]	; 0x11c
 144:	2001      	movs	r0, #1
 146:	9046      	str	r0, [sp, #280]	; 0x118
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 148:	e005      	b.n	156 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x156>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 14a:	9844      	ldr	r0, [sp, #272]	; 0x110
 14c:	2101      	movs	r1, #1
 14e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 152:	9044      	str	r0, [sp, #272]	; 0x110
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 154:	e7dd      	b.n	112 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x112>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 156:	9846      	ldr	r0, [sp, #280]	; 0x118
 158:	9947      	ldr	r1, [sp, #284]	; 0x11c
_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 15a:	911f      	str	r1, [sp, #124]	; 0x7c
 15c:	901e      	str	r0, [sp, #120]	; 0x78
 15e:	e7ff      	b.n	160 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x160>
 160:	e003      	b.n	16a <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x16a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:81
}
 162:	981e      	ldr	r0, [sp, #120]	; 0x78
 164:	991f      	ldr	r1, [sp, #124]	; 0x7c
 166:	b05a      	add	sp, #360	; 0x168
 168:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 16a:	e7fa      	b.n	162 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x162>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:59
        let chunk = read_unaligned_usize(ptr);
 16c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 16e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 172:	9028      	str	r0, [sp, #160]	; 0xa0
 174:	e7ff      	b.n	176 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x176>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:60
        if contains_zero_byte(chunk ^ vn1) {
 176:	9828      	ldr	r0, [sp, #160]	; 0xa0
 178:	9920      	ldr	r1, [sp, #128]	; 0x80
 17a:	4048      	eors	r0, r1
 17c:	9049      	str	r0, [sp, #292]	; 0x124
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 17e:	9849      	ldr	r0, [sp, #292]	; 0x124
 180:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 184:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 188:	9949      	ldr	r1, [sp, #292]	; 0x124
 18a:	4388      	bics	r0, r1
 18c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 190:	2800      	cmp	r0, #0
 192:	bf18      	it	ne
 194:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:60
        if contains_zero_byte(chunk ^ vn1) {
 196:	900e      	str	r0, [sp, #56]	; 0x38
 198:	e7ff      	b.n	19a <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x19a>
 19a:	980e      	ldr	r0, [sp, #56]	; 0x38
 19c:	07c1      	lsls	r1, r0, #31
 19e:	2900      	cmp	r1, #0
 1a0:	d049      	beq.n	236 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x236>
 1a2:	e7ff      	b.n	1a4 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x1a4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1a4:	9824      	ldr	r0, [sp, #144]	; 0x90
 1a6:	9925      	ldr	r1, [sp, #148]	; 0x94
 1a8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 1aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 1ac:	904a      	str	r0, [sp, #296]	; 0x128
 1ae:	914b      	str	r1, [sp, #300]	; 0x12c
 1b0:	924c      	str	r2, [sp, #304]	; 0x130
 1b2:	934d      	str	r3, [sp, #308]	; 0x134
_ZN6memchr8fallback14forward_search17h08828a5b30852f90E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 1b4:	984a      	ldr	r0, [sp, #296]	; 0x128
 1b6:	994c      	ldr	r1, [sp, #304]	; 0x130
 1b8:	4288      	cmp	r0, r1
 1ba:	d907      	bls.n	1cc <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x1cc>
 1bc:	e7ff      	b.n	1be <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x1be>
 1be:	f240 0000 	movw	r0, #0
 1c2:	f2c0 0000 	movt	r0, #0
 1c6:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 1ca:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 1cc:	984c      	ldr	r0, [sp, #304]	; 0x130
 1ce:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1d0:	4288      	cmp	r0, r1
 1d2:	d907      	bls.n	1e4 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x1e4>
 1d4:	e7ff      	b.n	1d6 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x1d6>
 1d6:	f240 0000 	movw	r0, #0
 1da:	f2c0 0000 	movt	r0, #0
 1de:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 1e2:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 1e4:	e7ff      	b.n	1e6 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x1e6>
 1e6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1e8:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1ea:	4288      	cmp	r0, r1
 1ec:	d303      	bcc.n	1f6 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x1f6>
 1ee:	e7ff      	b.n	1f0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x1f0>
 1f0:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 1f2:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1f4:	e019      	b.n	22a <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x22a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 1f6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1f8:	7800      	ldrb	r0, [r0, #0]
 1fa:	f88d 0143 	strb.w	r0, [sp, #323]	; 0x143
 1fe:	f89d 1143 	ldrb.w	r1, [sp, #323]	; 0x143
 202:	a84d      	add	r0, sp, #308	; 0x134
 204:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 208:	2800      	cmp	r0, #0
 20a:	d008      	beq.n	21e <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x21e>
 20c:	e7ff      	b.n	20e <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x20e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 20e:	984c      	ldr	r0, [sp, #304]	; 0x130
 210:	994a      	ldr	r1, [sp, #296]	; 0x128
 212:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 216:	904f      	str	r0, [sp, #316]	; 0x13c
 218:	2001      	movs	r0, #1
 21a:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 21c:	e005      	b.n	22a <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x22a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 21e:	984c      	ldr	r0, [sp, #304]	; 0x130
 220:	2101      	movs	r1, #1
 222:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 226:	904c      	str	r0, [sp, #304]	; 0x130
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 228:	e7dd      	b.n	1e6 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x1e6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 22a:	984e      	ldr	r0, [sp, #312]	; 0x138
 22c:	994f      	ldr	r1, [sp, #316]	; 0x13c
_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 22e:	911f      	str	r1, [sp, #124]	; 0x7c
 230:	901e      	str	r0, [sp, #120]	; 0x78
 232:	e7ff      	b.n	234 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x234>
 234:	e799      	b.n	16a <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x16a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 236:	9827      	ldr	r0, [sp, #156]	; 0x9c
 238:	9924      	ldr	r1, [sp, #144]	; 0x90
 23a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 23c:	4011      	ands	r1, r2
 23e:	f1c1 0204 	rsb	r2, r1, #4
 242:	2304      	movs	r3, #4
 244:	428b      	cmp	r3, r1
 246:	900d      	str	r0, [sp, #52]	; 0x34
 248:	920c      	str	r2, [sp, #48]	; 0x30
 24a:	f0c0 8151 	bcc.w	4f0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4f0>
 24e:	e7ff      	b.n	250 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x250>
 250:	980d      	ldr	r0, [sp, #52]	; 0x34
 252:	990c      	ldr	r1, [sp, #48]	; 0x30
 254:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 258:	900b      	str	r0, [sp, #44]	; 0x2c
 25a:	e7ff      	b.n	25c <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x25c>
 25c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 25e:	9027      	str	r0, [sp, #156]	; 0x9c
 260:	2100      	movs	r1, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:65
        debug_assert!(ptr > start_ptr);
 262:	2900      	cmp	r1, #0
 264:	d10d      	bne.n	282 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x282>
 266:	e7ff      	b.n	268 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x268>
 268:	9827      	ldr	r0, [sp, #156]	; 0x9c
 26a:	9924      	ldr	r1, [sp, #144]	; 0x90
 26c:	4288      	cmp	r0, r1
 26e:	d807      	bhi.n	280 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x280>
 270:	e7ff      	b.n	272 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x272>
 272:	f240 0000 	movw	r0, #0
 276:	f2c0 0000 	movt	r0, #0
 27a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 27e:	defe      	udf	#254	; 0xfe
 280:	e7ff      	b.n	282 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x282>
 282:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:66
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 284:	2800      	cmp	r0, #0
 286:	d113      	bne.n	2b0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2b0>
 288:	e7ff      	b.n	28a <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x28a>
 28a:	9825      	ldr	r0, [sp, #148]	; 0x94
 28c:	2104      	movs	r1, #4
 28e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 292:	900a      	str	r0, [sp, #40]	; 0x28
 294:	e7ff      	b.n	296 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x296>
 296:	9824      	ldr	r0, [sp, #144]	; 0x90
 298:	990a      	ldr	r1, [sp, #40]	; 0x28
 29a:	4281      	cmp	r1, r0
 29c:	d207      	bcs.n	2ae <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2ae>
 29e:	e7ff      	b.n	2a0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2a0>
 2a0:	f240 0000 	movw	r0, #0
 2a4:	f2c0 0000 	movt	r0, #0
 2a8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2ac:	defe      	udf	#254	; 0xfe
 2ae:	e7ff      	b.n	2b0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2b0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 2b0:	e7ff      	b.n	2b2 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2b2>
 2b2:	9822      	ldr	r0, [sp, #136]	; 0x88
 2b4:	2808      	cmp	r0, #8
 2b6:	d04c      	beq.n	352 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x352>
 2b8:	e047      	b.n	34a <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x34a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:79
        forward_search(start_ptr, end_ptr, ptr, confirm)
 2ba:	9824      	ldr	r0, [sp, #144]	; 0x90
 2bc:	9925      	ldr	r1, [sp, #148]	; 0x94
 2be:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 2c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 2c2:	9051      	str	r0, [sp, #324]	; 0x144
 2c4:	9152      	str	r1, [sp, #328]	; 0x148
 2c6:	9253      	str	r2, [sp, #332]	; 0x14c
 2c8:	9354      	str	r3, [sp, #336]	; 0x150
_ZN6memchr8fallback14forward_search17h08828a5b30852f90E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 2ca:	9851      	ldr	r0, [sp, #324]	; 0x144
 2cc:	9953      	ldr	r1, [sp, #332]	; 0x14c
 2ce:	4288      	cmp	r0, r1
 2d0:	d907      	bls.n	2e2 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2e2>
 2d2:	e7ff      	b.n	2d4 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2d4>
 2d4:	f240 0000 	movw	r0, #0
 2d8:	f2c0 0000 	movt	r0, #0
 2dc:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2e0:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 2e2:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2e4:	9952      	ldr	r1, [sp, #328]	; 0x148
 2e6:	4288      	cmp	r0, r1
 2e8:	d907      	bls.n	2fa <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2fa>
 2ea:	e7ff      	b.n	2ec <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2ec>
 2ec:	f240 0000 	movw	r0, #0
 2f0:	f2c0 0000 	movt	r0, #0
 2f4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2f8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2fa:	e7ff      	b.n	2fc <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2fc>
 2fc:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2fe:	9952      	ldr	r1, [sp, #328]	; 0x148
 300:	4288      	cmp	r0, r1
 302:	d303      	bcc.n	30c <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x30c>
 304:	e7ff      	b.n	306 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x306>
 306:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 308:	9055      	str	r0, [sp, #340]	; 0x154
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 30a:	e019      	b.n	340 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x340>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 30c:	9853      	ldr	r0, [sp, #332]	; 0x14c
 30e:	7800      	ldrb	r0, [r0, #0]
 310:	f88d 015f 	strb.w	r0, [sp, #351]	; 0x15f
 314:	f89d 115f 	ldrb.w	r1, [sp, #351]	; 0x15f
 318:	a854      	add	r0, sp, #336	; 0x150
 31a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 31e:	2800      	cmp	r0, #0
 320:	d008      	beq.n	334 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x334>
 322:	e7ff      	b.n	324 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x324>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 324:	9853      	ldr	r0, [sp, #332]	; 0x14c
 326:	9951      	ldr	r1, [sp, #324]	; 0x144
 328:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 32c:	9056      	str	r0, [sp, #344]	; 0x158
 32e:	2001      	movs	r0, #1
 330:	9055      	str	r0, [sp, #340]	; 0x154
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 332:	e005      	b.n	340 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x340>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 334:	9853      	ldr	r0, [sp, #332]	; 0x14c
 336:	2101      	movs	r1, #1
 338:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 33c:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 33e:	e7dd      	b.n	2fc <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2fc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 340:	9855      	ldr	r0, [sp, #340]	; 0x154
 342:	9956      	ldr	r1, [sp, #344]	; 0x158
_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:79
        forward_search(start_ptr, end_ptr, ptr, confirm)
 344:	911f      	str	r1, [sp, #124]	; 0x7c
 346:	901e      	str	r0, [sp, #120]	; 0x78
 348:	e0ca      	b.n	4e0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4e0>
 34a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 34c:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 350:	e009      	b.n	366 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x366>
 352:	9827      	ldr	r0, [sp, #156]	; 0x9c
 354:	9925      	ldr	r1, [sp, #148]	; 0x94
 356:	9a22      	ldr	r2, [sp, #136]	; 0x88
 358:	9009      	str	r0, [sp, #36]	; 0x24
 35a:	4608      	mov	r0, r1
 35c:	4611      	mov	r1, r2
 35e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 362:	9008      	str	r0, [sp, #32]
 364:	e005      	b.n	372 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x372>
 366:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 36a:	07c0      	lsls	r0, r0, #31
 36c:	2800      	cmp	r0, #0
 36e:	d109      	bne.n	384 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x384>
 370:	e7a3      	b.n	2ba <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2ba>
 372:	2000      	movs	r0, #0
 374:	9909      	ldr	r1, [sp, #36]	; 0x24
 376:	9a08      	ldr	r2, [sp, #32]
 378:	4291      	cmp	r1, r2
 37a:	bf98      	it	ls
 37c:	2001      	movls	r0, #1
 37e:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 382:	e7f0      	b.n	366 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x366>
 384:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:68
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 386:	2800      	cmp	r0, #0
 388:	d159      	bne.n	43e <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x43e>
 38a:	e7ff      	b.n	38c <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x38c>
 38c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 38e:	9007      	str	r0, [sp, #28]
 390:	e7ff      	b.n	392 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x392>
 392:	9807      	ldr	r0, [sp, #28]
 394:	f000 0103 	and.w	r1, r0, #3
 398:	912c      	str	r1, [sp, #176]	; 0xb0
 39a:	f240 0100 	movw	r1, #0
 39e:	f2c0 0100 	movt	r1, #0
 3a2:	912a      	str	r1, [sp, #168]	; 0xa8
 3a4:	a92c      	add	r1, sp, #176	; 0xb0
 3a6:	912b      	str	r1, [sp, #172]	; 0xac
 3a8:	992a      	ldr	r1, [sp, #168]	; 0xa8
 3aa:	912d      	str	r1, [sp, #180]	; 0xb4
 3ac:	992b      	ldr	r1, [sp, #172]	; 0xac
 3ae:	912e      	str	r1, [sp, #184]	; 0xb8
 3b0:	992d      	ldr	r1, [sp, #180]	; 0xb4
 3b2:	6809      	ldr	r1, [r1, #0]
 3b4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 3b6:	6812      	ldr	r2, [r2, #0]
 3b8:	4291      	cmp	r1, r2
 3ba:	d016      	beq.n	3ea <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x3ea>
 3bc:	e7ff      	b.n	3be <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x3be>
 3be:	982d      	ldr	r0, [sp, #180]	; 0xb4
 3c0:	903b      	str	r0, [sp, #236]	; 0xec
 3c2:	982e      	ldr	r0, [sp, #184]	; 0xb8
 3c4:	903c      	str	r0, [sp, #240]	; 0xf0
 3c6:	a83b      	add	r0, sp, #236	; 0xec
 3c8:	9039      	str	r0, [sp, #228]	; 0xe4
 3ca:	a83c      	add	r0, sp, #240	; 0xf0
 3cc:	903a      	str	r0, [sp, #232]	; 0xe8
 3ce:	9839      	ldr	r0, [sp, #228]	; 0xe4
 3d0:	903d      	str	r0, [sp, #244]	; 0xf4
 3d2:	983a      	ldr	r0, [sp, #232]	; 0xe8
 3d4:	903e      	str	r0, [sp, #248]	; 0xf8
 3d6:	983d      	ldr	r0, [sp, #244]	; 0xf4
 3d8:	f240 0100 	movw	r1, #0
 3dc:	f2c0 0100 	movt	r1, #0
 3e0:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 3e4:	9006      	str	r0, [sp, #24]
 3e6:	9105      	str	r1, [sp, #20]
 3e8:	e000      	b.n	3ec <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x3ec>
 3ea:	e028      	b.n	43e <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x43e>
 3ec:	983e      	ldr	r0, [sp, #248]	; 0xf8
 3ee:	f240 0100 	movw	r1, #0
 3f2:	f2c0 0100 	movt	r1, #0
 3f6:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 3fa:	9004      	str	r0, [sp, #16]
 3fc:	9103      	str	r1, [sp, #12]
 3fe:	e7ff      	b.n	400 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x400>
 400:	9806      	ldr	r0, [sp, #24]
 402:	9035      	str	r0, [sp, #212]	; 0xd4
 404:	9905      	ldr	r1, [sp, #20]
 406:	9136      	str	r1, [sp, #216]	; 0xd8
 408:	9a04      	ldr	r2, [sp, #16]
 40a:	9237      	str	r2, [sp, #220]	; 0xdc
 40c:	9b03      	ldr	r3, [sp, #12]
 40e:	9338      	str	r3, [sp, #224]	; 0xe0
 410:	46ec      	mov	ip, sp
 412:	f04f 0e02 	mov.w	lr, #2
 416:	f8cc e000 	str.w	lr, [ip]
 41a:	f240 0100 	movw	r1, #0
 41e:	f2c0 0100 	movt	r1, #0
 422:	a82f      	add	r0, sp, #188	; 0xbc
 424:	2203      	movs	r2, #3
 426:	ab35      	add	r3, sp, #212	; 0xd4
 428:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E>
 42c:	e7ff      	b.n	2 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2>
 42e:	f240 0100 	movw	r1, #0
 432:	f2c0 0100 	movt	r1, #0
 436:	a82f      	add	r0, sp, #188	; 0xbc
 438:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 43c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:70
            let a = *(ptr as *const usize);
 43e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 440:	6800      	ldr	r0, [r0, #0]
 442:	903f      	str	r0, [sp, #252]	; 0xfc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:71
            let b = *(ptr_add(ptr, USIZE_BYTES) as *const usize);
 444:	9827      	ldr	r0, [sp, #156]	; 0x9c
 446:	2104      	movs	r1, #4
 448:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 44c:	9002      	str	r0, [sp, #8]
 44e:	e7ff      	b.n	450 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x450>
 450:	9802      	ldr	r0, [sp, #8]
 452:	6801      	ldr	r1, [r0, #0]
 454:	9140      	str	r1, [sp, #256]	; 0x100
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:72
            let eqa = contains_zero_byte(a ^ vn1);
 456:	993f      	ldr	r1, [sp, #252]	; 0xfc
 458:	9a20      	ldr	r2, [sp, #128]	; 0x80
 45a:	4051      	eors	r1, r2
 45c:	9158      	str	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 45e:	9858      	ldr	r0, [sp, #352]	; 0x160
 460:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 464:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 468:	9958      	ldr	r1, [sp, #352]	; 0x160
 46a:	4388      	bics	r0, r1
 46c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 470:	2800      	cmp	r0, #0
 472:	bf18      	it	ne
 474:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:72
            let eqa = contains_zero_byte(a ^ vn1);
 476:	f88d 0104 	strb.w	r0, [sp, #260]	; 0x104
 47a:	e7ff      	b.n	47c <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x47c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:73
            let eqb = contains_zero_byte(b ^ vn1);
 47c:	9840      	ldr	r0, [sp, #256]	; 0x100
 47e:	9920      	ldr	r1, [sp, #128]	; 0x80
 480:	4048      	eors	r0, r1
 482:	9059      	str	r0, [sp, #356]	; 0x164
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 484:	9859      	ldr	r0, [sp, #356]	; 0x164
 486:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 48a:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 48e:	9959      	ldr	r1, [sp, #356]	; 0x164
 490:	4388      	bics	r0, r1
 492:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 496:	2800      	cmp	r0, #0
 498:	bf18      	it	ne
 49a:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:73
            let eqb = contains_zero_byte(b ^ vn1);
 49c:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 4a0:	e7ff      	b.n	4a2 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4a2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:74
            if eqa || eqb {
 4a2:	f89d 0104 	ldrb.w	r0, [sp, #260]	; 0x104
 4a6:	07c0      	lsls	r0, r0, #31
 4a8:	2800      	cmp	r0, #0
 4aa:	d004      	beq.n	4b6 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4b6>
 4ac:	e7ff      	b.n	4ae <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4ae>
 4ae:	2001      	movs	r0, #1
 4b0:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
 4b4:	e004      	b.n	4c0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4c0>
 4b6:	f89d 0105 	ldrb.w	r0, [sp, #261]	; 0x105
 4ba:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
 4be:	e7ff      	b.n	4c0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4c0>
 4c0:	f89d 0106 	ldrb.w	r0, [sp, #262]	; 0x106
 4c4:	07c0      	lsls	r0, r0, #31
 4c6:	2800      	cmp	r0, #0
 4c8:	d001      	beq.n	4ce <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4ce>
 4ca:	e7ff      	b.n	4cc <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4cc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:75
                break;
 4cc:	e6f5      	b.n	2ba <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2ba>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:77
            ptr = ptr_add(ptr, LOOP_SIZE);
 4ce:	9827      	ldr	r0, [sp, #156]	; 0x9c
 4d0:	2108      	movs	r1, #8
 4d2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E>
 4d6:	9001      	str	r0, [sp, #4]
 4d8:	e7ff      	b.n	4da <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x4da>
 4da:	9801      	ldr	r0, [sp, #4]
 4dc:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 4de:	e6e8      	b.n	2b2 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x2b2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:81
}
 4e0:	e63f      	b.n	162 <_ZN6memchr8fallback6memchr17hd647b2ef1bd96fb5E+0x162>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:49
    let align = USIZE_BYTES - 1;
 4e2:	f240 0000 	movw	r0, #0
 4e6:	f2c0 0000 	movt	r0, #0
 4ea:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 4ee:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 4f0:	f240 0000 	movw	r0, #0
 4f4:	f2c0 0000 	movt	r0, #0
 4f8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 4fc:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17hb95b687c8cb7b51bE:

00000000 <_ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17hb95b687c8cb7b51bE>:
_ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17hb95b687c8cb7b51bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:47
    let confirm = |byte| byte == n1;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
   c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	1a40      	subs	r0, r0, r1
  18:	fab0 f080 	clz	r0, r0
  1c:	0940      	lsrs	r0, r0, #5
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b004      	add	sp, #16
  24:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE:

00000000 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>:
_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:84
pub fn memchr2(n1: u8, n2: u8, haystack: &[u8]) -> Option<usize> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0de      	sub	sp, #376	; 0x178
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	f88d 006a 	strb.w	r0, [sp, #106]	; 0x6a
  10:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
  14:	921b      	str	r2, [sp, #108]	; 0x6c
  16:	931c      	str	r3, [sp, #112]	; 0x70
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:85
    let vn1 = repeat_byte(n1);
  18:	f89d 006a 	ldrb.w	r0, [sp, #106]	; 0x6a
  1c:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  20:	f89d 0106 	ldrb.w	r0, [sp, #262]	; 0x106
  24:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  28:	fba0 0101 	umull	r0, r1, r0, r1
  2c:	2900      	cmp	r1, #0
  2e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
  32:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  36:	9417      	str	r4, [sp, #92]	; 0x5c
  38:	9516      	str	r5, [sp, #88]	; 0x58
  3a:	9015      	str	r0, [sp, #84]	; 0x54
  3c:	d007      	beq.n	4e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x4e>
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x40>
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:85
    let vn1 = repeat_byte(n1);
  4e:	9815      	ldr	r0, [sp, #84]	; 0x54
  50:	901f      	str	r0, [sp, #124]	; 0x7c
  52:	e7ff      	b.n	54 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x54>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:86
    let vn2 = repeat_byte(n2);
  54:	f89d 006b 	ldrb.w	r0, [sp, #107]	; 0x6b
  58:	f88d 0107 	strb.w	r0, [sp, #263]	; 0x107
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  5c:	f89d 0107 	ldrb.w	r0, [sp, #263]	; 0x107
  60:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  64:	fba0 0101 	umull	r0, r1, r0, r1
  68:	2900      	cmp	r1, #0
  6a:	9014      	str	r0, [sp, #80]	; 0x50
  6c:	d007      	beq.n	7e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x7e>
  6e:	e7ff      	b.n	70 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x70>
  70:	f240 0000 	movw	r0, #0
  74:	f2c0 0000 	movt	r0, #0
  78:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  7c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:86
    let vn2 = repeat_byte(n2);
  7e:	9814      	ldr	r0, [sp, #80]	; 0x50
  80:	9020      	str	r0, [sp, #128]	; 0x80
  82:	e7ff      	b.n	84 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x84>
  84:	f10d 006a 	add.w	r0, sp, #106	; 0x6a
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:87
    let confirm = |byte| byte == n1 || byte == n2;
  88:	9021      	str	r0, [sp, #132]	; 0x84
  8a:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
  8e:	9022      	str	r0, [sp, #136]	; 0x88
  90:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:88
    let align = USIZE_BYTES - 1;
  92:	1e41      	subs	r1, r0, #1
  94:	2801      	cmp	r0, #1
  96:	9113      	str	r1, [sp, #76]	; 0x4c
  98:	f0c0 824b 	bcc.w	532 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x532>
  9c:	e7ff      	b.n	9e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x9e>
  9e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  a0:	9023      	str	r0, [sp, #140]	; 0x8c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:89
    let start_ptr = haystack.as_ptr();
  a2:	981b      	ldr	r0, [sp, #108]	; 0x6c
  a4:	991c      	ldr	r1, [sp, #112]	; 0x70
  a6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  aa:	9024      	str	r0, [sp, #144]	; 0x90
  ac:	e7ff      	b.n	ae <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0xae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:90
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ae:	981b      	ldr	r0, [sp, #108]	; 0x6c
  b0:	991c      	ldr	r1, [sp, #112]	; 0x70
  b2:	9012      	str	r0, [sp, #72]	; 0x48
  b4:	9111      	str	r1, [sp, #68]	; 0x44
  b6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  ba:	9010      	str	r0, [sp, #64]	; 0x40
  bc:	e7ff      	b.n	be <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0xbe>
  be:	9810      	ldr	r0, [sp, #64]	; 0x40
  c0:	9026      	str	r0, [sp, #152]	; 0x98
  c2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  c4:	9812      	ldr	r0, [sp, #72]	; 0x48
  c6:	9911      	ldr	r1, [sp, #68]	; 0x44
  c8:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E>
  cc:	900f      	str	r0, [sp, #60]	; 0x3c
  ce:	910e      	str	r1, [sp, #56]	; 0x38
  d0:	e7ff      	b.n	d2 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0xd2>
  d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
  d4:	990e      	ldr	r1, [sp, #56]	; 0x38
  d6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  da:	9025      	str	r0, [sp, #148]	; 0x94
  dc:	e7ff      	b.n	de <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0xde>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:91
    let mut ptr = start_ptr;
  de:	9824      	ldr	r0, [sp, #144]	; 0x90
  e0:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:94
        if haystack.len() < USIZE_BYTES {
  e2:	981b      	ldr	r0, [sp, #108]	; 0x6c
  e4:	991c      	ldr	r1, [sp, #112]	; 0x70
  e6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  ea:	900d      	str	r0, [sp, #52]	; 0x34
  ec:	e7ff      	b.n	ee <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0xee>
  ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  f0:	2803      	cmp	r0, #3
  f2:	d852      	bhi.n	19a <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x19a>
  f4:	e7ff      	b.n	f6 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0xf6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
  f6:	9824      	ldr	r0, [sp, #144]	; 0x90
  f8:	9925      	ldr	r1, [sp, #148]	; 0x94
  fa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  fe:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 102:	9042      	str	r0, [sp, #264]	; 0x108
 104:	9143      	str	r1, [sp, #268]	; 0x10c
 106:	9244      	str	r2, [sp, #272]	; 0x110
 108:	9345      	str	r3, [sp, #276]	; 0x114
 10a:	f8cd c118 	str.w	ip, [sp, #280]	; 0x118
_ZN6memchr8fallback14forward_search17hc209569b04000758E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 10e:	9842      	ldr	r0, [sp, #264]	; 0x108
 110:	9944      	ldr	r1, [sp, #272]	; 0x110
 112:	4288      	cmp	r0, r1
 114:	d907      	bls.n	126 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x126>
 116:	e7ff      	b.n	118 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x118>
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 124:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 126:	9844      	ldr	r0, [sp, #272]	; 0x110
 128:	9943      	ldr	r1, [sp, #268]	; 0x10c
 12a:	4288      	cmp	r0, r1
 12c:	d907      	bls.n	13e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x13e>
 12e:	e7ff      	b.n	130 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x130>
 130:	f240 0000 	movw	r0, #0
 134:	f2c0 0000 	movt	r0, #0
 138:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 13c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 13e:	e7ff      	b.n	140 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x140>
 140:	9844      	ldr	r0, [sp, #272]	; 0x110
 142:	9943      	ldr	r1, [sp, #268]	; 0x10c
 144:	4288      	cmp	r0, r1
 146:	d303      	bcc.n	150 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x150>
 148:	e7ff      	b.n	14a <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x14a>
 14a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 14c:	9047      	str	r0, [sp, #284]	; 0x11c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 14e:	e019      	b.n	184 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x184>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 150:	9844      	ldr	r0, [sp, #272]	; 0x110
 152:	7800      	ldrb	r0, [r0, #0]
 154:	f88d 0127 	strb.w	r0, [sp, #295]	; 0x127
 158:	f89d 1127 	ldrb.w	r1, [sp, #295]	; 0x127
 15c:	a845      	add	r0, sp, #276	; 0x114
 15e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 162:	2800      	cmp	r0, #0
 164:	d008      	beq.n	178 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x178>
 166:	e7ff      	b.n	168 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x168>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 168:	9844      	ldr	r0, [sp, #272]	; 0x110
 16a:	9942      	ldr	r1, [sp, #264]	; 0x108
 16c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 170:	9048      	str	r0, [sp, #288]	; 0x120
 172:	2001      	movs	r0, #1
 174:	9047      	str	r0, [sp, #284]	; 0x11c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 176:	e005      	b.n	184 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x184>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 178:	9844      	ldr	r0, [sp, #272]	; 0x110
 17a:	2101      	movs	r1, #1
 17c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 180:	9044      	str	r0, [sp, #272]	; 0x110
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 182:	e7dd      	b.n	140 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x140>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 184:	9847      	ldr	r0, [sp, #284]	; 0x11c
 186:	9948      	ldr	r1, [sp, #288]	; 0x120
_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 188:	911e      	str	r1, [sp, #120]	; 0x78
 18a:	901d      	str	r0, [sp, #116]	; 0x74
 18c:	e7ff      	b.n	18e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x18e>
 18e:	e003      	b.n	198 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x198>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:121
}
 190:	981d      	ldr	r0, [sp, #116]	; 0x74
 192:	991e      	ldr	r1, [sp, #120]	; 0x78
 194:	b05e      	add	sp, #376	; 0x178
 196:	bdb0      	pop	{r4, r5, r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 198:	e7fa      	b.n	190 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x190>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:98
        let chunk = read_unaligned_usize(ptr);
 19a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 19c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 1a0:	9028      	str	r0, [sp, #160]	; 0xa0
 1a2:	e7ff      	b.n	1a4 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x1a4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:99
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1a4:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1a6:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1a8:	4048      	eors	r0, r1
 1aa:	904a      	str	r0, [sp, #296]	; 0x128
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1ac:	984a      	ldr	r0, [sp, #296]	; 0x128
 1ae:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1b2:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 1b6:	994a      	ldr	r1, [sp, #296]	; 0x128
 1b8:	4388      	bics	r0, r1
 1ba:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1be:	2800      	cmp	r0, #0
 1c0:	bf18      	it	ne
 1c2:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:99
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1c4:	f88d 00a5 	strb.w	r0, [sp, #165]	; 0xa5
 1c8:	e7ff      	b.n	1ca <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x1ca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:100
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1ca:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1cc:	9920      	ldr	r1, [sp, #128]	; 0x80
 1ce:	4048      	eors	r0, r1
 1d0:	904b      	str	r0, [sp, #300]	; 0x12c
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1d2:	984b      	ldr	r0, [sp, #300]	; 0x12c
 1d4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1d8:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 1dc:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1de:	4388      	bics	r0, r1
 1e0:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1e4:	2800      	cmp	r0, #0
 1e6:	bf18      	it	ne
 1e8:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:100
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1ea:	f88d 00a6 	strb.w	r0, [sp, #166]	; 0xa6
 1ee:	e7ff      	b.n	1f0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x1f0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:101
        if eq1 || eq2 {
 1f0:	f89d 00a5 	ldrb.w	r0, [sp, #165]	; 0xa5
 1f4:	07c0      	lsls	r0, r0, #31
 1f6:	2800      	cmp	r0, #0
 1f8:	d004      	beq.n	204 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x204>
 1fa:	e7ff      	b.n	1fc <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x1fc>
 1fc:	2001      	movs	r0, #1
 1fe:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 202:	e004      	b.n	20e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x20e>
 204:	f89d 00a6 	ldrb.w	r0, [sp, #166]	; 0xa6
 208:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 20c:	e7ff      	b.n	20e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x20e>
 20e:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 212:	07c0      	lsls	r0, r0, #31
 214:	2800      	cmp	r0, #0
 216:	d04d      	beq.n	2b4 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x2b4>
 218:	e7ff      	b.n	21a <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x21a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 21a:	9824      	ldr	r0, [sp, #144]	; 0x90
 21c:	9925      	ldr	r1, [sp, #148]	; 0x94
 21e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 220:	9b21      	ldr	r3, [sp, #132]	; 0x84
 222:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 226:	904c      	str	r0, [sp, #304]	; 0x130
 228:	914d      	str	r1, [sp, #308]	; 0x134
 22a:	924e      	str	r2, [sp, #312]	; 0x138
 22c:	934f      	str	r3, [sp, #316]	; 0x13c
 22e:	f8cd c140 	str.w	ip, [sp, #320]	; 0x140
_ZN6memchr8fallback14forward_search17hc209569b04000758E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 232:	984c      	ldr	r0, [sp, #304]	; 0x130
 234:	994e      	ldr	r1, [sp, #312]	; 0x138
 236:	4288      	cmp	r0, r1
 238:	d907      	bls.n	24a <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x24a>
 23a:	e7ff      	b.n	23c <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x23c>
 23c:	f240 0000 	movw	r0, #0
 240:	f2c0 0000 	movt	r0, #0
 244:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 248:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 24a:	984e      	ldr	r0, [sp, #312]	; 0x138
 24c:	994d      	ldr	r1, [sp, #308]	; 0x134
 24e:	4288      	cmp	r0, r1
 250:	d907      	bls.n	262 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x262>
 252:	e7ff      	b.n	254 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x254>
 254:	f240 0000 	movw	r0, #0
 258:	f2c0 0000 	movt	r0, #0
 25c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 260:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 262:	e7ff      	b.n	264 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x264>
 264:	984e      	ldr	r0, [sp, #312]	; 0x138
 266:	994d      	ldr	r1, [sp, #308]	; 0x134
 268:	4288      	cmp	r0, r1
 26a:	d303      	bcc.n	274 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x274>
 26c:	e7ff      	b.n	26e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x26e>
 26e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 270:	9051      	str	r0, [sp, #324]	; 0x144
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 272:	e019      	b.n	2a8 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x2a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 274:	984e      	ldr	r0, [sp, #312]	; 0x138
 276:	7800      	ldrb	r0, [r0, #0]
 278:	f88d 014f 	strb.w	r0, [sp, #335]	; 0x14f
 27c:	f89d 114f 	ldrb.w	r1, [sp, #335]	; 0x14f
 280:	a84f      	add	r0, sp, #316	; 0x13c
 282:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 286:	2800      	cmp	r0, #0
 288:	d008      	beq.n	29c <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x29c>
 28a:	e7ff      	b.n	28c <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x28c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 28c:	984e      	ldr	r0, [sp, #312]	; 0x138
 28e:	994c      	ldr	r1, [sp, #304]	; 0x130
 290:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 294:	9052      	str	r0, [sp, #328]	; 0x148
 296:	2001      	movs	r0, #1
 298:	9051      	str	r0, [sp, #324]	; 0x144
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 29a:	e005      	b.n	2a8 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x2a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 29c:	984e      	ldr	r0, [sp, #312]	; 0x138
 29e:	2101      	movs	r1, #1
 2a0:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 2a4:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2a6:	e7dd      	b.n	264 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x264>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 2a8:	9851      	ldr	r0, [sp, #324]	; 0x144
 2aa:	9952      	ldr	r1, [sp, #328]	; 0x148
_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2ac:	911e      	str	r1, [sp, #120]	; 0x78
 2ae:	901d      	str	r0, [sp, #116]	; 0x74
 2b0:	e7ff      	b.n	2b2 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x2b2>
 2b2:	e771      	b.n	198 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x198>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 2b4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2b6:	9924      	ldr	r1, [sp, #144]	; 0x90
 2b8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 2ba:	4011      	ands	r1, r2
 2bc:	f1c1 0204 	rsb	r2, r1, #4
 2c0:	2304      	movs	r3, #4
 2c2:	428b      	cmp	r3, r1
 2c4:	900c      	str	r0, [sp, #48]	; 0x30
 2c6:	920b      	str	r2, [sp, #44]	; 0x2c
 2c8:	f0c0 813a 	bcc.w	540 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x540>
 2cc:	e7ff      	b.n	2ce <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x2ce>
 2ce:	980c      	ldr	r0, [sp, #48]	; 0x30
 2d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 2d2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 2d6:	900a      	str	r0, [sp, #40]	; 0x28
 2d8:	e7ff      	b.n	2da <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x2da>
 2da:	980a      	ldr	r0, [sp, #40]	; 0x28
 2dc:	9027      	str	r0, [sp, #156]	; 0x9c
 2de:	2100      	movs	r1, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:106
        debug_assert!(ptr > start_ptr);
 2e0:	2900      	cmp	r1, #0
 2e2:	d10d      	bne.n	300 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x300>
 2e4:	e7ff      	b.n	2e6 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x2e6>
 2e6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2e8:	9924      	ldr	r1, [sp, #144]	; 0x90
 2ea:	4288      	cmp	r0, r1
 2ec:	d807      	bhi.n	2fe <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x2fe>
 2ee:	e7ff      	b.n	2f0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x2f0>
 2f0:	f240 0000 	movw	r0, #0
 2f4:	f2c0 0000 	movt	r0, #0
 2f8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2fc:	defe      	udf	#254	; 0xfe
 2fe:	e7ff      	b.n	300 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x300>
 300:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:107
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 302:	2800      	cmp	r0, #0
 304:	d113      	bne.n	32e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x32e>
 306:	e7ff      	b.n	308 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x308>
 308:	9825      	ldr	r0, [sp, #148]	; 0x94
 30a:	2104      	movs	r1, #4
 30c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 310:	9009      	str	r0, [sp, #36]	; 0x24
 312:	e7ff      	b.n	314 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x314>
 314:	9824      	ldr	r0, [sp, #144]	; 0x90
 316:	9909      	ldr	r1, [sp, #36]	; 0x24
 318:	4281      	cmp	r1, r0
 31a:	d207      	bcs.n	32c <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x32c>
 31c:	e7ff      	b.n	31e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x31e>
 31e:	f240 0000 	movw	r0, #0
 322:	f2c0 0000 	movt	r0, #0
 326:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 32a:	defe      	udf	#254	; 0xfe
 32c:	e7ff      	b.n	32e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x32e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 32e:	e7ff      	b.n	330 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x330>
 330:	9827      	ldr	r0, [sp, #156]	; 0x9c
 332:	9925      	ldr	r1, [sp, #148]	; 0x94
 334:	2204      	movs	r2, #4
 336:	9008      	str	r0, [sp, #32]
 338:	4608      	mov	r0, r1
 33a:	4611      	mov	r1, r2
 33c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 340:	9007      	str	r0, [sp, #28]
 342:	e04b      	b.n	3dc <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x3dc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:119
        forward_search(start_ptr, end_ptr, ptr, confirm)
 344:	9824      	ldr	r0, [sp, #144]	; 0x90
 346:	9925      	ldr	r1, [sp, #148]	; 0x94
 348:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 34a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 34c:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 350:	9054      	str	r0, [sp, #336]	; 0x150
 352:	9155      	str	r1, [sp, #340]	; 0x154
 354:	9256      	str	r2, [sp, #344]	; 0x158
 356:	9357      	str	r3, [sp, #348]	; 0x15c
 358:	f8cd c160 	str.w	ip, [sp, #352]	; 0x160
_ZN6memchr8fallback14forward_search17hc209569b04000758E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 35c:	9854      	ldr	r0, [sp, #336]	; 0x150
 35e:	9956      	ldr	r1, [sp, #344]	; 0x158
 360:	4288      	cmp	r0, r1
 362:	d907      	bls.n	374 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x374>
 364:	e7ff      	b.n	366 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x366>
 366:	f240 0000 	movw	r0, #0
 36a:	f2c0 0000 	movt	r0, #0
 36e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 372:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 374:	9856      	ldr	r0, [sp, #344]	; 0x158
 376:	9955      	ldr	r1, [sp, #340]	; 0x154
 378:	4288      	cmp	r0, r1
 37a:	d907      	bls.n	38c <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x38c>
 37c:	e7ff      	b.n	37e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x37e>
 37e:	f240 0000 	movw	r0, #0
 382:	f2c0 0000 	movt	r0, #0
 386:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 38a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 38c:	e7ff      	b.n	38e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x38e>
 38e:	9856      	ldr	r0, [sp, #344]	; 0x158
 390:	9955      	ldr	r1, [sp, #340]	; 0x154
 392:	4288      	cmp	r0, r1
 394:	d303      	bcc.n	39e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x39e>
 396:	e7ff      	b.n	398 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x398>
 398:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 39a:	9059      	str	r0, [sp, #356]	; 0x164
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 39c:	e019      	b.n	3d2 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x3d2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 39e:	9856      	ldr	r0, [sp, #344]	; 0x158
 3a0:	7800      	ldrb	r0, [r0, #0]
 3a2:	f88d 016f 	strb.w	r0, [sp, #367]	; 0x16f
 3a6:	f89d 116f 	ldrb.w	r1, [sp, #367]	; 0x16f
 3aa:	a857      	add	r0, sp, #348	; 0x15c
 3ac:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 3b0:	2800      	cmp	r0, #0
 3b2:	d008      	beq.n	3c6 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x3c6>
 3b4:	e7ff      	b.n	3b6 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x3b6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 3b6:	9856      	ldr	r0, [sp, #344]	; 0x158
 3b8:	9954      	ldr	r1, [sp, #336]	; 0x150
 3ba:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 3be:	905a      	str	r0, [sp, #360]	; 0x168
 3c0:	2001      	movs	r0, #1
 3c2:	9059      	str	r0, [sp, #356]	; 0x164
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 3c4:	e005      	b.n	3d2 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x3d2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 3c6:	9856      	ldr	r0, [sp, #344]	; 0x158
 3c8:	2101      	movs	r1, #1
 3ca:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 3ce:	9056      	str	r0, [sp, #344]	; 0x158
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 3d0:	e7dd      	b.n	38e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x38e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 3d2:	9859      	ldr	r0, [sp, #356]	; 0x164
 3d4:	995a      	ldr	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:119
        forward_search(start_ptr, end_ptr, ptr, confirm)
 3d6:	911e      	str	r1, [sp, #120]	; 0x78
 3d8:	901d      	str	r0, [sp, #116]	; 0x74
 3da:	e0a9      	b.n	530 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x530>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 3dc:	9808      	ldr	r0, [sp, #32]
 3de:	9907      	ldr	r1, [sp, #28]
 3e0:	4288      	cmp	r0, r1
 3e2:	d8af      	bhi.n	344 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x344>
 3e4:	e7ff      	b.n	3e6 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x3e6>
 3e6:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:109
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3e8:	2800      	cmp	r0, #0
 3ea:	d159      	bne.n	4a0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x4a0>
 3ec:	e7ff      	b.n	3ee <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x3ee>
 3ee:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3f0:	9006      	str	r0, [sp, #24]
 3f2:	e7ff      	b.n	3f4 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x3f4>
 3f4:	9806      	ldr	r0, [sp, #24]
 3f6:	f000 0103 	and.w	r1, r0, #3
 3fa:	912c      	str	r1, [sp, #176]	; 0xb0
 3fc:	f240 0100 	movw	r1, #0
 400:	f2c0 0100 	movt	r1, #0
 404:	912a      	str	r1, [sp, #168]	; 0xa8
 406:	a92c      	add	r1, sp, #176	; 0xb0
 408:	912b      	str	r1, [sp, #172]	; 0xac
 40a:	992a      	ldr	r1, [sp, #168]	; 0xa8
 40c:	912d      	str	r1, [sp, #180]	; 0xb4
 40e:	992b      	ldr	r1, [sp, #172]	; 0xac
 410:	912e      	str	r1, [sp, #184]	; 0xb8
 412:	992d      	ldr	r1, [sp, #180]	; 0xb4
 414:	6809      	ldr	r1, [r1, #0]
 416:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 418:	6812      	ldr	r2, [r2, #0]
 41a:	4291      	cmp	r1, r2
 41c:	d016      	beq.n	44c <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x44c>
 41e:	e7ff      	b.n	420 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x420>
 420:	982d      	ldr	r0, [sp, #180]	; 0xb4
 422:	903b      	str	r0, [sp, #236]	; 0xec
 424:	982e      	ldr	r0, [sp, #184]	; 0xb8
 426:	903c      	str	r0, [sp, #240]	; 0xf0
 428:	a83b      	add	r0, sp, #236	; 0xec
 42a:	9039      	str	r0, [sp, #228]	; 0xe4
 42c:	a83c      	add	r0, sp, #240	; 0xf0
 42e:	903a      	str	r0, [sp, #232]	; 0xe8
 430:	9839      	ldr	r0, [sp, #228]	; 0xe4
 432:	903d      	str	r0, [sp, #244]	; 0xf4
 434:	983a      	ldr	r0, [sp, #232]	; 0xe8
 436:	903e      	str	r0, [sp, #248]	; 0xf8
 438:	983d      	ldr	r0, [sp, #244]	; 0xf4
 43a:	f240 0100 	movw	r1, #0
 43e:	f2c0 0100 	movt	r1, #0
 442:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 446:	9005      	str	r0, [sp, #20]
 448:	9104      	str	r1, [sp, #16]
 44a:	e000      	b.n	44e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x44e>
 44c:	e028      	b.n	4a0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x4a0>
 44e:	983e      	ldr	r0, [sp, #248]	; 0xf8
 450:	f240 0100 	movw	r1, #0
 454:	f2c0 0100 	movt	r1, #0
 458:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 45c:	9003      	str	r0, [sp, #12]
 45e:	9102      	str	r1, [sp, #8]
 460:	e7ff      	b.n	462 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x462>
 462:	9805      	ldr	r0, [sp, #20]
 464:	9035      	str	r0, [sp, #212]	; 0xd4
 466:	9904      	ldr	r1, [sp, #16]
 468:	9136      	str	r1, [sp, #216]	; 0xd8
 46a:	9a03      	ldr	r2, [sp, #12]
 46c:	9237      	str	r2, [sp, #220]	; 0xdc
 46e:	9b02      	ldr	r3, [sp, #8]
 470:	9338      	str	r3, [sp, #224]	; 0xe0
 472:	46ec      	mov	ip, sp
 474:	f04f 0e02 	mov.w	lr, #2
 478:	f8cc e000 	str.w	lr, [ip]
 47c:	f240 0100 	movw	r1, #0
 480:	f2c0 0100 	movt	r1, #0
 484:	a82f      	add	r0, sp, #188	; 0xbc
 486:	2203      	movs	r2, #3
 488:	ab35      	add	r3, sp, #212	; 0xd4
 48a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E>
 48e:	e7ff      	b.n	2 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x2>
 490:	f240 0100 	movw	r1, #0
 494:	f2c0 0100 	movt	r1, #0
 498:	a82f      	add	r0, sp, #188	; 0xbc
 49a:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 49e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:111
            let chunk = *(ptr as *const usize);
 4a0:	9827      	ldr	r0, [sp, #156]	; 0x9c
 4a2:	6800      	ldr	r0, [r0, #0]
 4a4:	903f      	str	r0, [sp, #252]	; 0xfc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:112
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4a6:	983f      	ldr	r0, [sp, #252]	; 0xfc
 4a8:	991f      	ldr	r1, [sp, #124]	; 0x7c
 4aa:	4048      	eors	r0, r1
 4ac:	905c      	str	r0, [sp, #368]	; 0x170
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4ae:	985c      	ldr	r0, [sp, #368]	; 0x170
 4b0:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4b4:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 4b8:	995c      	ldr	r1, [sp, #368]	; 0x170
 4ba:	4388      	bics	r0, r1
 4bc:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4c0:	2800      	cmp	r0, #0
 4c2:	bf18      	it	ne
 4c4:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:112
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4c6:	f88d 0103 	strb.w	r0, [sp, #259]	; 0x103
 4ca:	e7ff      	b.n	4cc <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x4cc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:113
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4cc:	983f      	ldr	r0, [sp, #252]	; 0xfc
 4ce:	9920      	ldr	r1, [sp, #128]	; 0x80
 4d0:	4048      	eors	r0, r1
 4d2:	905d      	str	r0, [sp, #372]	; 0x174
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4d4:	985d      	ldr	r0, [sp, #372]	; 0x174
 4d6:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4da:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 4de:	995d      	ldr	r1, [sp, #372]	; 0x174
 4e0:	4388      	bics	r0, r1
 4e2:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4e6:	2800      	cmp	r0, #0
 4e8:	bf18      	it	ne
 4ea:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:113
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4ec:	f88d 0104 	strb.w	r0, [sp, #260]	; 0x104
 4f0:	e7ff      	b.n	4f2 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x4f2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:114
            if eq1 || eq2 {
 4f2:	f89d 0103 	ldrb.w	r0, [sp, #259]	; 0x103
 4f6:	07c0      	lsls	r0, r0, #31
 4f8:	2800      	cmp	r0, #0
 4fa:	d004      	beq.n	506 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x506>
 4fc:	e7ff      	b.n	4fe <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x4fe>
 4fe:	2001      	movs	r0, #1
 500:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 504:	e004      	b.n	510 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x510>
 506:	f89d 0104 	ldrb.w	r0, [sp, #260]	; 0x104
 50a:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 50e:	e7ff      	b.n	510 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x510>
 510:	f89d 0105 	ldrb.w	r0, [sp, #261]	; 0x105
 514:	07c0      	lsls	r0, r0, #31
 516:	2800      	cmp	r0, #0
 518:	d001      	beq.n	51e <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x51e>
 51a:	e7ff      	b.n	51c <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x51c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:115
                break;
 51c:	e712      	b.n	344 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x344>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:117
            ptr = ptr_add(ptr, USIZE_BYTES);
 51e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 520:	2104      	movs	r1, #4
 522:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE>
 526:	9001      	str	r0, [sp, #4]
 528:	e7ff      	b.n	52a <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x52a>
 52a:	9801      	ldr	r0, [sp, #4]
 52c:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 52e:	e6ff      	b.n	330 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x330>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:121
}
 530:	e62e      	b.n	190 <_ZN6memchr8fallback7memchr217hdfa20b4f1ea92caaE+0x190>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:88
    let align = USIZE_BYTES - 1;
 532:	f240 0000 	movw	r0, #0
 536:	f2c0 0000 	movt	r0, #0
 53a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 53e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 540:	f240 0000 	movw	r0, #0
 544:	f2c0 0000 	movt	r0, #0
 548:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 54c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE:

00000000 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE>:
_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:87
    let confirm = |byte| byte == n1 || byte == n2;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100e 	strb.w	r1, [sp, #14]
   c:	f89d 000e 	ldrb.w	r0, [sp, #14]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d104      	bne.n	28 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE+0x28>
  1e:	e7ff      	b.n	20 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE+0x20>
  20:	2001      	movs	r0, #1
  22:	f88d 000f 	strb.w	r0, [sp, #15]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE+0x40>
  28:	f89d 000e 	ldrb.w	r0, [sp, #14]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6849      	ldr	r1, [r1, #4]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000f 	strb.w	r0, [sp, #15]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17hd035fe3df86a9fbeE+0x40>
  40:	f89d 000f 	ldrb.w	r0, [sp, #15]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback7memchr317h185c3e4ecb105386E:

00000000 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>:
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:124
pub fn memchr3(n1: u8, n2: u8, n3: u8, haystack: &[u8]) -> Option<usize> {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0e8      	sub	sp, #416	; 0x1a0
   4:	f8dd c1b0 	ldr.w	ip, [sp, #432]	; 0x1b0
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	f88d 006d 	strb.w	r0, [sp, #109]	; 0x6d
  14:	f88d 106e 	strb.w	r1, [sp, #110]	; 0x6e
  18:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  1c:	931c      	str	r3, [sp, #112]	; 0x70
  1e:	f8cd c074 	str.w	ip, [sp, #116]	; 0x74
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:125
    let vn1 = repeat_byte(n1);
  22:	f89d 006d 	ldrb.w	r0, [sp, #109]	; 0x6d
  26:	f88d 013d 	strb.w	r0, [sp, #317]	; 0x13d
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  2a:	f89d 013d 	ldrb.w	r0, [sp, #317]	; 0x13d
  2e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  32:	fba0 0101 	umull	r0, r1, r0, r1
  36:	2900      	cmp	r1, #0
  38:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
  3c:	9419      	str	r4, [sp, #100]	; 0x64
  3e:	9518      	str	r5, [sp, #96]	; 0x60
  40:	9617      	str	r6, [sp, #92]	; 0x5c
  42:	9016      	str	r0, [sp, #88]	; 0x58
  44:	d007      	beq.n	56 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x56>
  46:	e7ff      	b.n	48 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  54:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:125
    let vn1 = repeat_byte(n1);
  56:	9816      	ldr	r0, [sp, #88]	; 0x58
  58:	9020      	str	r0, [sp, #128]	; 0x80
  5a:	e7ff      	b.n	5c <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:126
    let vn2 = repeat_byte(n2);
  5c:	f89d 006e 	ldrb.w	r0, [sp, #110]	; 0x6e
  60:	f88d 013e 	strb.w	r0, [sp, #318]	; 0x13e
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  64:	f89d 013e 	ldrb.w	r0, [sp, #318]	; 0x13e
  68:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  6c:	fba0 0101 	umull	r0, r1, r0, r1
  70:	2900      	cmp	r1, #0
  72:	9015      	str	r0, [sp, #84]	; 0x54
  74:	d007      	beq.n	86 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x86>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x78>
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  84:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:126
    let vn2 = repeat_byte(n2);
  86:	9815      	ldr	r0, [sp, #84]	; 0x54
  88:	9021      	str	r0, [sp, #132]	; 0x84
  8a:	e7ff      	b.n	8c <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x8c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:127
    let vn3 = repeat_byte(n3);
  8c:	f89d 006f 	ldrb.w	r0, [sp, #111]	; 0x6f
  90:	f88d 013f 	strb.w	r0, [sp, #319]	; 0x13f
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  94:	f89d 013f 	ldrb.w	r0, [sp, #319]	; 0x13f
  98:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  9c:	fba0 0101 	umull	r0, r1, r0, r1
  a0:	2900      	cmp	r1, #0
  a2:	9014      	str	r0, [sp, #80]	; 0x50
  a4:	d007      	beq.n	b6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0xb6>
  a6:	e7ff      	b.n	a8 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0xa8>
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  b4:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:127
    let vn3 = repeat_byte(n3);
  b6:	9814      	ldr	r0, [sp, #80]	; 0x50
  b8:	9022      	str	r0, [sp, #136]	; 0x88
  ba:	e7ff      	b.n	bc <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0xbc>
  bc:	f10d 006d 	add.w	r0, sp, #109	; 0x6d
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:128
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
  c0:	9023      	str	r0, [sp, #140]	; 0x8c
  c2:	f10d 006e 	add.w	r0, sp, #110	; 0x6e
  c6:	9024      	str	r0, [sp, #144]	; 0x90
  c8:	f10d 006f 	add.w	r0, sp, #111	; 0x6f
  cc:	9025      	str	r0, [sp, #148]	; 0x94
  ce:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:129
    let align = USIZE_BYTES - 1;
  d0:	1e41      	subs	r1, r0, #1
  d2:	2801      	cmp	r0, #1
  d4:	9113      	str	r1, [sp, #76]	; 0x4c
  d6:	f0c0 829b 	bcc.w	610 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x610>
  da:	e7ff      	b.n	dc <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0xdc>
  dc:	9813      	ldr	r0, [sp, #76]	; 0x4c
  de:	9026      	str	r0, [sp, #152]	; 0x98
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:130
    let start_ptr = haystack.as_ptr();
  e0:	981c      	ldr	r0, [sp, #112]	; 0x70
  e2:	991d      	ldr	r1, [sp, #116]	; 0x74
  e4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  e8:	9027      	str	r0, [sp, #156]	; 0x9c
  ea:	e7ff      	b.n	ec <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0xec>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:131
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ec:	981c      	ldr	r0, [sp, #112]	; 0x70
  ee:	991d      	ldr	r1, [sp, #116]	; 0x74
  f0:	9012      	str	r0, [sp, #72]	; 0x48
  f2:	9111      	str	r1, [sp, #68]	; 0x44
  f4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  f8:	9010      	str	r0, [sp, #64]	; 0x40
  fa:	e7ff      	b.n	fc <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0xfc>
  fc:	9810      	ldr	r0, [sp, #64]	; 0x40
  fe:	9029      	str	r0, [sp, #164]	; 0xa4
 100:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 102:	9812      	ldr	r0, [sp, #72]	; 0x48
 104:	9911      	ldr	r1, [sp, #68]	; 0x44
 106:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E>
 10a:	900f      	str	r0, [sp, #60]	; 0x3c
 10c:	910e      	str	r1, [sp, #56]	; 0x38
 10e:	e7ff      	b.n	110 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x110>
 110:	980f      	ldr	r0, [sp, #60]	; 0x3c
 112:	990e      	ldr	r1, [sp, #56]	; 0x38
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
 118:	9028      	str	r0, [sp, #160]	; 0xa0
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x11c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:132
    let mut ptr = start_ptr;
 11c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 11e:	902a      	str	r0, [sp, #168]	; 0xa8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:135
        if haystack.len() < USIZE_BYTES {
 120:	981c      	ldr	r0, [sp, #112]	; 0x70
 122:	991d      	ldr	r1, [sp, #116]	; 0x74
 124:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
 128:	900d      	str	r0, [sp, #52]	; 0x34
 12a:	e7ff      	b.n	12c <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x12c>
 12c:	980d      	ldr	r0, [sp, #52]	; 0x34
 12e:	2803      	cmp	r0, #3
 130:	d856      	bhi.n	1e0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1e0>
 132:	e7ff      	b.n	134 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x134>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 134:	9827      	ldr	r0, [sp, #156]	; 0x9c
 136:	9928      	ldr	r1, [sp, #160]	; 0xa0
 138:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 13a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 13c:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 140:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 144:	f8cd e0b4 	str.w	lr, [sp, #180]	; 0xb4
 148:	f8cd c0b0 	str.w	ip, [sp, #176]	; 0xb0
 14c:	932b      	str	r3, [sp, #172]	; 0xac
 14e:	9050      	str	r0, [sp, #320]	; 0x140
 150:	9151      	str	r1, [sp, #324]	; 0x144
 152:	9252      	str	r2, [sp, #328]	; 0x148
_ZN6memchr8fallback14forward_search17h11730119d9c99dc3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 154:	9850      	ldr	r0, [sp, #320]	; 0x140
 156:	9952      	ldr	r1, [sp, #328]	; 0x148
 158:	4288      	cmp	r0, r1
 15a:	d907      	bls.n	16c <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x16c>
 15c:	e7ff      	b.n	15e <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x15e>
 15e:	f240 0000 	movw	r0, #0
 162:	f2c0 0000 	movt	r0, #0
 166:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 16a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 16c:	9852      	ldr	r0, [sp, #328]	; 0x148
 16e:	9951      	ldr	r1, [sp, #324]	; 0x144
 170:	4288      	cmp	r0, r1
 172:	d907      	bls.n	184 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x184>
 174:	e7ff      	b.n	176 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x176>
 176:	f240 0000 	movw	r0, #0
 17a:	f2c0 0000 	movt	r0, #0
 17e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 182:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 184:	e7ff      	b.n	186 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x186>
 186:	9852      	ldr	r0, [sp, #328]	; 0x148
 188:	9951      	ldr	r1, [sp, #324]	; 0x144
 18a:	4288      	cmp	r0, r1
 18c:	d303      	bcc.n	196 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x196>
 18e:	e7ff      	b.n	190 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x190>
 190:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 192:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 194:	e019      	b.n	1ca <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1ca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 196:	9852      	ldr	r0, [sp, #328]	; 0x148
 198:	7800      	ldrb	r0, [r0, #0]
 19a:	f88d 0157 	strb.w	r0, [sp, #343]	; 0x157
 19e:	f89d 1157 	ldrb.w	r1, [sp, #343]	; 0x157
 1a2:	a82b      	add	r0, sp, #172	; 0xac
 1a4:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 1a8:	2800      	cmp	r0, #0
 1aa:	d008      	beq.n	1be <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1be>
 1ac:	e7ff      	b.n	1ae <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 1ae:	9852      	ldr	r0, [sp, #328]	; 0x148
 1b0:	9950      	ldr	r1, [sp, #320]	; 0x140
 1b2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 1b6:	9054      	str	r0, [sp, #336]	; 0x150
 1b8:	2001      	movs	r0, #1
 1ba:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1bc:	e005      	b.n	1ca <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1ca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 1be:	9852      	ldr	r0, [sp, #328]	; 0x148
 1c0:	2101      	movs	r1, #1
 1c2:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 1c6:	9052      	str	r0, [sp, #328]	; 0x148
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 1c8:	e7dd      	b.n	186 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1ca:	9853      	ldr	r0, [sp, #332]	; 0x14c
 1cc:	9954      	ldr	r1, [sp, #336]	; 0x150
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1ce:	911f      	str	r1, [sp, #124]	; 0x7c
 1d0:	901e      	str	r0, [sp, #120]	; 0x78
 1d2:	e7ff      	b.n	1d4 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1d4>
 1d4:	e003      	b.n	1de <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1de>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:164
}
 1d6:	981e      	ldr	r0, [sp, #120]	; 0x78
 1d8:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1da:	b068      	add	sp, #416	; 0x1a0
 1dc:	bd70      	pop	{r4, r5, r6, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1de:	e7fa      	b.n	1d6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1d6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:139
        let chunk = read_unaligned_usize(ptr);
 1e0:	982a      	ldr	r0, [sp, #168]	; 0xa8
 1e2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 1e6:	902e      	str	r0, [sp, #184]	; 0xb8
 1e8:	e7ff      	b.n	1ea <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1ea>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:140
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1ea:	982e      	ldr	r0, [sp, #184]	; 0xb8
 1ec:	9920      	ldr	r1, [sp, #128]	; 0x80
 1ee:	4048      	eors	r0, r1
 1f0:	9056      	str	r0, [sp, #344]	; 0x158
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1f2:	9856      	ldr	r0, [sp, #344]	; 0x158
 1f4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1f8:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 1fc:	9956      	ldr	r1, [sp, #344]	; 0x158
 1fe:	4388      	bics	r0, r1
 200:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 204:	2800      	cmp	r0, #0
 206:	bf18      	it	ne
 208:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:140
        let eq1 = contains_zero_byte(chunk ^ vn1);
 20a:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 20e:	e7ff      	b.n	210 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x210>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:141
        let eq2 = contains_zero_byte(chunk ^ vn2);
 210:	982e      	ldr	r0, [sp, #184]	; 0xb8
 212:	9921      	ldr	r1, [sp, #132]	; 0x84
 214:	4048      	eors	r0, r1
 216:	9057      	str	r0, [sp, #348]	; 0x15c
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 218:	9857      	ldr	r0, [sp, #348]	; 0x15c
 21a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 21e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 222:	9957      	ldr	r1, [sp, #348]	; 0x15c
 224:	4388      	bics	r0, r1
 226:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 22a:	2800      	cmp	r0, #0
 22c:	bf18      	it	ne
 22e:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:141
        let eq2 = contains_zero_byte(chunk ^ vn2);
 230:	f88d 00c0 	strb.w	r0, [sp, #192]	; 0xc0
 234:	e7ff      	b.n	236 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x236>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:142
        let eq3 = contains_zero_byte(chunk ^ vn3);
 236:	982e      	ldr	r0, [sp, #184]	; 0xb8
 238:	9922      	ldr	r1, [sp, #136]	; 0x88
 23a:	4048      	eors	r0, r1
 23c:	9058      	str	r0, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 23e:	9858      	ldr	r0, [sp, #352]	; 0x160
 240:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 244:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 248:	9958      	ldr	r1, [sp, #352]	; 0x160
 24a:	4388      	bics	r0, r1
 24c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 250:	2800      	cmp	r0, #0
 252:	bf18      	it	ne
 254:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:142
        let eq3 = contains_zero_byte(chunk ^ vn3);
 256:	f88d 00c1 	strb.w	r0, [sp, #193]	; 0xc1
 25a:	e7ff      	b.n	25c <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x25c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:143
        if eq1 || eq2 || eq3 {
 25c:	f89d 00bf 	ldrb.w	r0, [sp, #191]	; 0xbf
 260:	07c0      	lsls	r0, r0, #31
 262:	2800      	cmp	r0, #0
 264:	d10f      	bne.n	286 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x286>
 266:	e012      	b.n	28e <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x28e>
 268:	2001      	movs	r0, #1
 26a:	f88d 00c2 	strb.w	r0, [sp, #194]	; 0xc2
 26e:	e004      	b.n	27a <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x27a>
 270:	f89d 00c1 	ldrb.w	r0, [sp, #193]	; 0xc1
 274:	f88d 00c2 	strb.w	r0, [sp, #194]	; 0xc2
 278:	e7ff      	b.n	27a <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x27a>
 27a:	f89d 00c2 	ldrb.w	r0, [sp, #194]	; 0xc2
 27e:	07c0      	lsls	r0, r0, #31
 280:	2800      	cmp	r0, #0
 282:	d10f      	bne.n	2a4 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x2a4>
 284:	e05f      	b.n	346 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x346>
 286:	2001      	movs	r0, #1
 288:	f88d 00c3 	strb.w	r0, [sp, #195]	; 0xc3
 28c:	e004      	b.n	298 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x298>
 28e:	f89d 00c0 	ldrb.w	r0, [sp, #192]	; 0xc0
 292:	f88d 00c3 	strb.w	r0, [sp, #195]	; 0xc3
 296:	e7ff      	b.n	298 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x298>
 298:	f89d 00c3 	ldrb.w	r0, [sp, #195]	; 0xc3
 29c:	07c0      	lsls	r0, r0, #31
 29e:	2800      	cmp	r0, #0
 2a0:	d1e2      	bne.n	268 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x268>
 2a2:	e7e5      	b.n	270 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x270>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2a4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2a6:	9928      	ldr	r1, [sp, #160]	; 0xa0
 2a8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 2aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 2ac:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 2b0:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 2b4:	f8cd e0cc 	str.w	lr, [sp, #204]	; 0xcc
 2b8:	f8cd c0c8 	str.w	ip, [sp, #200]	; 0xc8
 2bc:	9331      	str	r3, [sp, #196]	; 0xc4
 2be:	9059      	str	r0, [sp, #356]	; 0x164
 2c0:	915a      	str	r1, [sp, #360]	; 0x168
 2c2:	925b      	str	r2, [sp, #364]	; 0x16c
_ZN6memchr8fallback14forward_search17h11730119d9c99dc3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 2c4:	9859      	ldr	r0, [sp, #356]	; 0x164
 2c6:	995b      	ldr	r1, [sp, #364]	; 0x16c
 2c8:	4288      	cmp	r0, r1
 2ca:	d907      	bls.n	2dc <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x2dc>
 2cc:	e7ff      	b.n	2ce <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x2ce>
 2ce:	f240 0000 	movw	r0, #0
 2d2:	f2c0 0000 	movt	r0, #0
 2d6:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2da:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 2dc:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2de:	995a      	ldr	r1, [sp, #360]	; 0x168
 2e0:	4288      	cmp	r0, r1
 2e2:	d907      	bls.n	2f4 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x2f4>
 2e4:	e7ff      	b.n	2e6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x2e6>
 2e6:	f240 0000 	movw	r0, #0
 2ea:	f2c0 0000 	movt	r0, #0
 2ee:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2f2:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2f4:	e7ff      	b.n	2f6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x2f6>
 2f6:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2f8:	995a      	ldr	r1, [sp, #360]	; 0x168
 2fa:	4288      	cmp	r0, r1
 2fc:	d303      	bcc.n	306 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x306>
 2fe:	e7ff      	b.n	300 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x300>
 300:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 302:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 304:	e019      	b.n	33a <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x33a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 306:	985b      	ldr	r0, [sp, #364]	; 0x16c
 308:	7800      	ldrb	r0, [r0, #0]
 30a:	f88d 017b 	strb.w	r0, [sp, #379]	; 0x17b
 30e:	f89d 117b 	ldrb.w	r1, [sp, #379]	; 0x17b
 312:	a831      	add	r0, sp, #196	; 0xc4
 314:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 318:	2800      	cmp	r0, #0
 31a:	d008      	beq.n	32e <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x32e>
 31c:	e7ff      	b.n	31e <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x31e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 31e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 320:	9959      	ldr	r1, [sp, #356]	; 0x164
 322:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 326:	905d      	str	r0, [sp, #372]	; 0x174
 328:	2001      	movs	r0, #1
 32a:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 32c:	e005      	b.n	33a <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x33a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 32e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 330:	2101      	movs	r1, #1
 332:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 336:	905b      	str	r0, [sp, #364]	; 0x16c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 338:	e7dd      	b.n	2f6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x2f6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 33a:	985c      	ldr	r0, [sp, #368]	; 0x170
 33c:	995d      	ldr	r1, [sp, #372]	; 0x174
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 33e:	911f      	str	r1, [sp, #124]	; 0x7c
 340:	901e      	str	r0, [sp, #120]	; 0x78
 342:	e7ff      	b.n	344 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x344>
 344:	e74b      	b.n	1de <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1de>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 346:	982a      	ldr	r0, [sp, #168]	; 0xa8
 348:	9927      	ldr	r1, [sp, #156]	; 0x9c
 34a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 34c:	4011      	ands	r1, r2
 34e:	f1c1 0204 	rsb	r2, r1, #4
 352:	2304      	movs	r3, #4
 354:	428b      	cmp	r3, r1
 356:	900c      	str	r0, [sp, #48]	; 0x30
 358:	920b      	str	r2, [sp, #44]	; 0x2c
 35a:	f0c0 8160 	bcc.w	61e <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x61e>
 35e:	e7ff      	b.n	360 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x360>
 360:	980c      	ldr	r0, [sp, #48]	; 0x30
 362:	990b      	ldr	r1, [sp, #44]	; 0x2c
 364:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 368:	900a      	str	r0, [sp, #40]	; 0x28
 36a:	e7ff      	b.n	36c <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x36c>
 36c:	980a      	ldr	r0, [sp, #40]	; 0x28
 36e:	902a      	str	r0, [sp, #168]	; 0xa8
 370:	2100      	movs	r1, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:148
        debug_assert!(ptr > start_ptr);
 372:	2900      	cmp	r1, #0
 374:	d10d      	bne.n	392 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x392>
 376:	e7ff      	b.n	378 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x378>
 378:	982a      	ldr	r0, [sp, #168]	; 0xa8
 37a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 37c:	4288      	cmp	r0, r1
 37e:	d807      	bhi.n	390 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x390>
 380:	e7ff      	b.n	382 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x382>
 382:	f240 0000 	movw	r0, #0
 386:	f2c0 0000 	movt	r0, #0
 38a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 38e:	defe      	udf	#254	; 0xfe
 390:	e7ff      	b.n	392 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x392>
 392:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:149
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 394:	2800      	cmp	r0, #0
 396:	d113      	bne.n	3c0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x3c0>
 398:	e7ff      	b.n	39a <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x39a>
 39a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 39c:	2104      	movs	r1, #4
 39e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 3a2:	9009      	str	r0, [sp, #36]	; 0x24
 3a4:	e7ff      	b.n	3a6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x3a6>
 3a6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 3aa:	4281      	cmp	r1, r0
 3ac:	d207      	bcs.n	3be <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x3be>
 3ae:	e7ff      	b.n	3b0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x3b0>
 3b0:	f240 0000 	movw	r0, #0
 3b4:	f2c0 0000 	movt	r0, #0
 3b8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 3bc:	defe      	udf	#254	; 0xfe
 3be:	e7ff      	b.n	3c0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x3c0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 3c0:	e7ff      	b.n	3c2 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x3c2>
 3c2:	982a      	ldr	r0, [sp, #168]	; 0xa8
 3c4:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3c6:	2204      	movs	r2, #4
 3c8:	9008      	str	r0, [sp, #32]
 3ca:	4608      	mov	r0, r1
 3cc:	4611      	mov	r1, r2
 3ce:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 3d2:	9007      	str	r0, [sp, #28]
 3d4:	e04f      	b.n	476 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x476>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:162
        forward_search(start_ptr, end_ptr, ptr, confirm)
 3d6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3d8:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3da:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 3dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 3de:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 3e2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 3e6:	f8cd e138 	str.w	lr, [sp, #312]	; 0x138
 3ea:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 3ee:	934c      	str	r3, [sp, #304]	; 0x130
 3f0:	905f      	str	r0, [sp, #380]	; 0x17c
 3f2:	9160      	str	r1, [sp, #384]	; 0x180
 3f4:	9261      	str	r2, [sp, #388]	; 0x184
_ZN6memchr8fallback14forward_search17h11730119d9c99dc3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 3f6:	985f      	ldr	r0, [sp, #380]	; 0x17c
 3f8:	9961      	ldr	r1, [sp, #388]	; 0x184
 3fa:	4288      	cmp	r0, r1
 3fc:	d907      	bls.n	40e <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x40e>
 3fe:	e7ff      	b.n	400 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x400>
 400:	f240 0000 	movw	r0, #0
 404:	f2c0 0000 	movt	r0, #0
 408:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 40c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 40e:	9861      	ldr	r0, [sp, #388]	; 0x184
 410:	9960      	ldr	r1, [sp, #384]	; 0x180
 412:	4288      	cmp	r0, r1
 414:	d907      	bls.n	426 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x426>
 416:	e7ff      	b.n	418 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x418>
 418:	f240 0000 	movw	r0, #0
 41c:	f2c0 0000 	movt	r0, #0
 420:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 424:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 426:	e7ff      	b.n	428 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x428>
 428:	9861      	ldr	r0, [sp, #388]	; 0x184
 42a:	9960      	ldr	r1, [sp, #384]	; 0x180
 42c:	4288      	cmp	r0, r1
 42e:	d303      	bcc.n	438 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x438>
 430:	e7ff      	b.n	432 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x432>
 432:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 434:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 436:	e019      	b.n	46c <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x46c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 438:	9861      	ldr	r0, [sp, #388]	; 0x184
 43a:	7800      	ldrb	r0, [r0, #0]
 43c:	f88d 0193 	strb.w	r0, [sp, #403]	; 0x193
 440:	f89d 1193 	ldrb.w	r1, [sp, #403]	; 0x193
 444:	a84c      	add	r0, sp, #304	; 0x130
 446:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 44a:	2800      	cmp	r0, #0
 44c:	d008      	beq.n	460 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x460>
 44e:	e7ff      	b.n	450 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x450>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 450:	9861      	ldr	r0, [sp, #388]	; 0x184
 452:	995f      	ldr	r1, [sp, #380]	; 0x17c
 454:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 458:	9063      	str	r0, [sp, #396]	; 0x18c
 45a:	2001      	movs	r0, #1
 45c:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 45e:	e005      	b.n	46c <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x46c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 460:	9861      	ldr	r0, [sp, #388]	; 0x184
 462:	2101      	movs	r1, #1
 464:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 468:	9061      	str	r0, [sp, #388]	; 0x184
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 46a:	e7dd      	b.n	428 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x428>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 46c:	9862      	ldr	r0, [sp, #392]	; 0x188
 46e:	9963      	ldr	r1, [sp, #396]	; 0x18c
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:162
        forward_search(start_ptr, end_ptr, ptr, confirm)
 470:	911f      	str	r1, [sp, #124]	; 0x7c
 472:	901e      	str	r0, [sp, #120]	; 0x78
 474:	e0cb      	b.n	60e <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x60e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 476:	9808      	ldr	r0, [sp, #32]
 478:	9907      	ldr	r1, [sp, #28]
 47a:	4288      	cmp	r0, r1
 47c:	d8ab      	bhi.n	3d6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x3d6>
 47e:	e7ff      	b.n	480 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x480>
 480:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:151
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 482:	2800      	cmp	r0, #0
 484:	d159      	bne.n	53a <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x53a>
 486:	e7ff      	b.n	488 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x488>
 488:	982a      	ldr	r0, [sp, #168]	; 0xa8
 48a:	9006      	str	r0, [sp, #24]
 48c:	e7ff      	b.n	48e <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x48e>
 48e:	9806      	ldr	r0, [sp, #24]
 490:	f000 0103 	and.w	r1, r0, #3
 494:	9136      	str	r1, [sp, #216]	; 0xd8
 496:	f240 0100 	movw	r1, #0
 49a:	f2c0 0100 	movt	r1, #0
 49e:	9134      	str	r1, [sp, #208]	; 0xd0
 4a0:	a936      	add	r1, sp, #216	; 0xd8
 4a2:	9135      	str	r1, [sp, #212]	; 0xd4
 4a4:	9934      	ldr	r1, [sp, #208]	; 0xd0
 4a6:	9137      	str	r1, [sp, #220]	; 0xdc
 4a8:	9935      	ldr	r1, [sp, #212]	; 0xd4
 4aa:	9138      	str	r1, [sp, #224]	; 0xe0
 4ac:	9937      	ldr	r1, [sp, #220]	; 0xdc
 4ae:	6809      	ldr	r1, [r1, #0]
 4b0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 4b2:	6812      	ldr	r2, [r2, #0]
 4b4:	4291      	cmp	r1, r2
 4b6:	d016      	beq.n	4e6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x4e6>
 4b8:	e7ff      	b.n	4ba <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x4ba>
 4ba:	9837      	ldr	r0, [sp, #220]	; 0xdc
 4bc:	9045      	str	r0, [sp, #276]	; 0x114
 4be:	9838      	ldr	r0, [sp, #224]	; 0xe0
 4c0:	9046      	str	r0, [sp, #280]	; 0x118
 4c2:	a845      	add	r0, sp, #276	; 0x114
 4c4:	9043      	str	r0, [sp, #268]	; 0x10c
 4c6:	a846      	add	r0, sp, #280	; 0x118
 4c8:	9044      	str	r0, [sp, #272]	; 0x110
 4ca:	9843      	ldr	r0, [sp, #268]	; 0x10c
 4cc:	9047      	str	r0, [sp, #284]	; 0x11c
 4ce:	9844      	ldr	r0, [sp, #272]	; 0x110
 4d0:	9048      	str	r0, [sp, #288]	; 0x120
 4d2:	9847      	ldr	r0, [sp, #284]	; 0x11c
 4d4:	f240 0100 	movw	r1, #0
 4d8:	f2c0 0100 	movt	r1, #0
 4dc:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 4e0:	9005      	str	r0, [sp, #20]
 4e2:	9104      	str	r1, [sp, #16]
 4e4:	e000      	b.n	4e8 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x4e8>
 4e6:	e028      	b.n	53a <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x53a>
 4e8:	9848      	ldr	r0, [sp, #288]	; 0x120
 4ea:	f240 0100 	movw	r1, #0
 4ee:	f2c0 0100 	movt	r1, #0
 4f2:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 4f6:	9003      	str	r0, [sp, #12]
 4f8:	9102      	str	r1, [sp, #8]
 4fa:	e7ff      	b.n	4fc <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x4fc>
 4fc:	9805      	ldr	r0, [sp, #20]
 4fe:	903f      	str	r0, [sp, #252]	; 0xfc
 500:	9904      	ldr	r1, [sp, #16]
 502:	9140      	str	r1, [sp, #256]	; 0x100
 504:	9a03      	ldr	r2, [sp, #12]
 506:	9241      	str	r2, [sp, #260]	; 0x104
 508:	9b02      	ldr	r3, [sp, #8]
 50a:	9342      	str	r3, [sp, #264]	; 0x108
 50c:	46ec      	mov	ip, sp
 50e:	f04f 0e02 	mov.w	lr, #2
 512:	f8cc e000 	str.w	lr, [ip]
 516:	f240 0100 	movw	r1, #0
 51a:	f2c0 0100 	movt	r1, #0
 51e:	a839      	add	r0, sp, #228	; 0xe4
 520:	2203      	movs	r2, #3
 522:	ab3f      	add	r3, sp, #252	; 0xfc
 524:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E>
 528:	e7ff      	b.n	2 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x2>
 52a:	f240 0100 	movw	r1, #0
 52e:	f2c0 0100 	movt	r1, #0
 532:	a839      	add	r0, sp, #228	; 0xe4
 534:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 538:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:153
            let chunk = *(ptr as *const usize);
 53a:	982a      	ldr	r0, [sp, #168]	; 0xa8
 53c:	6800      	ldr	r0, [r0, #0]
 53e:	9049      	str	r0, [sp, #292]	; 0x124
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:154
            let eq1 = contains_zero_byte(chunk ^ vn1);
 540:	9849      	ldr	r0, [sp, #292]	; 0x124
 542:	9920      	ldr	r1, [sp, #128]	; 0x80
 544:	4048      	eors	r0, r1
 546:	9065      	str	r0, [sp, #404]	; 0x194
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 548:	9865      	ldr	r0, [sp, #404]	; 0x194
 54a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 54e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 552:	9965      	ldr	r1, [sp, #404]	; 0x194
 554:	4388      	bics	r0, r1
 556:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 55a:	2800      	cmp	r0, #0
 55c:	bf18      	it	ne
 55e:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:154
            let eq1 = contains_zero_byte(chunk ^ vn1);
 560:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 564:	e7ff      	b.n	566 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x566>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:155
            let eq2 = contains_zero_byte(chunk ^ vn2);
 566:	9849      	ldr	r0, [sp, #292]	; 0x124
 568:	9921      	ldr	r1, [sp, #132]	; 0x84
 56a:	4048      	eors	r0, r1
 56c:	9066      	str	r0, [sp, #408]	; 0x198
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 56e:	9866      	ldr	r0, [sp, #408]	; 0x198
 570:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 574:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 578:	9966      	ldr	r1, [sp, #408]	; 0x198
 57a:	4388      	bics	r0, r1
 57c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 580:	2800      	cmp	r0, #0
 582:	bf18      	it	ne
 584:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:155
            let eq2 = contains_zero_byte(chunk ^ vn2);
 586:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 58a:	e7ff      	b.n	58c <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x58c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:156
            let eq3 = contains_zero_byte(chunk ^ vn3);
 58c:	9849      	ldr	r0, [sp, #292]	; 0x124
 58e:	9922      	ldr	r1, [sp, #136]	; 0x88
 590:	4048      	eors	r0, r1
 592:	9067      	str	r0, [sp, #412]	; 0x19c
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 594:	9867      	ldr	r0, [sp, #412]	; 0x19c
 596:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 59a:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 59e:	9967      	ldr	r1, [sp, #412]	; 0x19c
 5a0:	4388      	bics	r0, r1
 5a2:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 5a6:	2800      	cmp	r0, #0
 5a8:	bf18      	it	ne
 5aa:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h185c3e4ecb105386E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:156
            let eq3 = contains_zero_byte(chunk ^ vn3);
 5ac:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 5b0:	e7ff      	b.n	5b2 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5b2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:157
            if eq1 || eq2 || eq3 {
 5b2:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 5b6:	07c0      	lsls	r0, r0, #31
 5b8:	2800      	cmp	r0, #0
 5ba:	d10f      	bne.n	5dc <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5dc>
 5bc:	e012      	b.n	5e4 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5e4>
 5be:	2001      	movs	r0, #1
 5c0:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5c4:	e004      	b.n	5d0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5d0>
 5c6:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 5ca:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5ce:	e7ff      	b.n	5d0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5d0>
 5d0:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 5d4:	07c0      	lsls	r0, r0, #31
 5d6:	2800      	cmp	r0, #0
 5d8:	d10f      	bne.n	5fa <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5fa>
 5da:	e00f      	b.n	5fc <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5fc>
 5dc:	2001      	movs	r0, #1
 5de:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5e2:	e004      	b.n	5ee <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5ee>
 5e4:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 5e8:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5ec:	e7ff      	b.n	5ee <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5ee>
 5ee:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 5f2:	07c0      	lsls	r0, r0, #31
 5f4:	2800      	cmp	r0, #0
 5f6:	d1e2      	bne.n	5be <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5be>
 5f8:	e7e5      	b.n	5c6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x5c6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:158
                break;
 5fa:	e6ec      	b.n	3d6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x3d6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:160
            ptr = ptr_add(ptr, USIZE_BYTES);
 5fc:	982a      	ldr	r0, [sp, #168]	; 0xa8
 5fe:	2104      	movs	r1, #4
 600:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E>
 604:	9001      	str	r0, [sp, #4]
 606:	e7ff      	b.n	608 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x608>
 608:	9801      	ldr	r0, [sp, #4]
 60a:	902a      	str	r0, [sp, #168]	; 0xa8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 60c:	e6d9      	b.n	3c2 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x3c2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:164
}
 60e:	e5e2      	b.n	1d6 <_ZN6memchr8fallback7memchr317h185c3e4ecb105386E+0x1d6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:129
    let align = USIZE_BYTES - 1;
 610:	f240 0000 	movw	r0, #0
 614:	f2c0 0000 	movt	r0, #0
 618:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 61c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 61e:	f240 0000 	movw	r0, #0
 622:	f2c0 0000 	movt	r0, #0
 626:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 62a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE:

00000000 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE>:
_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:128
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100d 	strb.w	r1, [sp, #13]
   c:	f89d 000d 	ldrb.w	r0, [sp, #13]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d014      	beq.n	48 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE+0x48>
  1e:	e017      	b.n	50 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE+0x50>
  20:	2001      	movs	r0, #1
  22:	f88d 000e 	strb.w	r0, [sp, #14]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE+0x40>
  28:	f89d 000d 	ldrb.w	r0, [sp, #13]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6889      	ldr	r1, [r1, #8]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000e 	strb.w	r0, [sp, #14]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE+0x40>
  40:	f89d 000e 	ldrb.w	r0, [sp, #14]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr
  48:	2001      	movs	r0, #1
  4a:	f88d 000f 	strb.w	r0, [sp, #15]
  4e:	e00b      	b.n	68 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE+0x68>
  50:	f89d 000d 	ldrb.w	r0, [sp, #13]
  54:	9902      	ldr	r1, [sp, #8]
  56:	6849      	ldr	r1, [r1, #4]
  58:	7809      	ldrb	r1, [r1, #0]
  5a:	1a40      	subs	r0, r0, r1
  5c:	fab0 f080 	clz	r0, r0
  60:	0940      	lsrs	r0, r0, #5
  62:	f88d 000f 	strb.w	r0, [sp, #15]
  66:	e7ff      	b.n	68 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE+0x68>
  68:	f89d 000f 	ldrb.w	r0, [sp, #15]
  6c:	07c0      	lsls	r0, r0, #31
  6e:	2800      	cmp	r0, #0
  70:	d1d6      	bne.n	20 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE+0x20>
  72:	e7d9      	b.n	28 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h14b5ef38ace55ebcE+0x28>

Disassembly of section .text._ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E:

00000000 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>:
_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:167
pub fn memrchr(n1: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b0dc      	sub	sp, #368	; 0x170
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 0077 	strb.w	r0, [sp, #119]	; 0x77
   e:	911e      	str	r1, [sp, #120]	; 0x78
  10:	921f      	str	r2, [sp, #124]	; 0x7c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:168
    let vn1 = repeat_byte(n1);
  12:	f89d 0077 	ldrb.w	r0, [sp, #119]	; 0x77
  16:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  1a:	f89d 010f 	ldrb.w	r0, [sp, #271]	; 0x10f
  1e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  22:	fba0 0101 	umull	r0, r1, r0, r1
  26:	2900      	cmp	r1, #0
  28:	931c      	str	r3, [sp, #112]	; 0x70
  2a:	f8cd c06c 	str.w	ip, [sp, #108]	; 0x6c
  2e:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
  32:	9019      	str	r0, [sp, #100]	; 0x64
  34:	d007      	beq.n	46 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x46>
  36:	e7ff      	b.n	38 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  44:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:168
    let vn1 = repeat_byte(n1);
  46:	9819      	ldr	r0, [sp, #100]	; 0x64
  48:	9022      	str	r0, [sp, #136]	; 0x88
  4a:	e7ff      	b.n	4c <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4c>
  4c:	f10d 0077 	add.w	r0, sp, #119	; 0x77
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:169
    let confirm = |byte| byte == n1;
  50:	9023      	str	r0, [sp, #140]	; 0x8c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:170
    let loop_size = cmp::min(LOOP_SIZE, haystack.len());
  52:	981e      	ldr	r0, [sp, #120]	; 0x78
  54:	991f      	ldr	r1, [sp, #124]	; 0x7c
  56:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  5a:	9018      	str	r0, [sp, #96]	; 0x60
  5c:	e7ff      	b.n	5e <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x5e>
  5e:	2008      	movs	r0, #8
  60:	9918      	ldr	r1, [sp, #96]	; 0x60
  62:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17heda3017be1234825E>
  66:	9024      	str	r0, [sp, #144]	; 0x90
  68:	e7ff      	b.n	6a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x6a>
  6a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:171
    let align = USIZE_BYTES - 1;
  6c:	1e41      	subs	r1, r0, #1
  6e:	2801      	cmp	r0, #1
  70:	9117      	str	r1, [sp, #92]	; 0x5c
  72:	f0c0 8244 	bcc.w	4fe <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4fe>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x78>
  78:	9817      	ldr	r0, [sp, #92]	; 0x5c
  7a:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:172
    let start_ptr = haystack.as_ptr();
  7c:	981e      	ldr	r0, [sp, #120]	; 0x78
  7e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  80:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  84:	9026      	str	r0, [sp, #152]	; 0x98
  86:	e7ff      	b.n	88 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x88>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:173
    let end_ptr = haystack[haystack.len()..].as_ptr();
  88:	981e      	ldr	r0, [sp, #120]	; 0x78
  8a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  8c:	9016      	str	r0, [sp, #88]	; 0x58
  8e:	9115      	str	r1, [sp, #84]	; 0x54
  90:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  94:	9014      	str	r0, [sp, #80]	; 0x50
  96:	e7ff      	b.n	98 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x98>
  98:	9814      	ldr	r0, [sp, #80]	; 0x50
  9a:	9028      	str	r0, [sp, #160]	; 0xa0
  9c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  9e:	9816      	ldr	r0, [sp, #88]	; 0x58
  a0:	9915      	ldr	r1, [sp, #84]	; 0x54
  a2:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E>
  a6:	9013      	str	r0, [sp, #76]	; 0x4c
  a8:	9112      	str	r1, [sp, #72]	; 0x48
  aa:	e7ff      	b.n	ac <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0xac>
  ac:	9813      	ldr	r0, [sp, #76]	; 0x4c
  ae:	9912      	ldr	r1, [sp, #72]	; 0x48
  b0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  b4:	9027      	str	r0, [sp, #156]	; 0x9c
  b6:	e7ff      	b.n	b8 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0xb8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:174
    let mut ptr = end_ptr;
  b8:	9827      	ldr	r0, [sp, #156]	; 0x9c
  ba:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:177
        if haystack.len() < USIZE_BYTES {
  bc:	981e      	ldr	r0, [sp, #120]	; 0x78
  be:	991f      	ldr	r1, [sp, #124]	; 0x7c
  c0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  c4:	9011      	str	r0, [sp, #68]	; 0x44
  c6:	e7ff      	b.n	c8 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0xc8>
  c8:	9811      	ldr	r0, [sp, #68]	; 0x44
  ca:	2803      	cmp	r0, #3
  cc:	d84f      	bhi.n	16e <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x16e>
  ce:	e7ff      	b.n	d0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0xd0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
  d0:	9826      	ldr	r0, [sp, #152]	; 0x98
  d2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  d4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  d8:	9044      	str	r0, [sp, #272]	; 0x110
  da:	9145      	str	r1, [sp, #276]	; 0x114
  dc:	9246      	str	r2, [sp, #280]	; 0x118
  de:	9347      	str	r3, [sp, #284]	; 0x11c
_ZN6memchr8fallback14reverse_search17hd9a96c508a887405E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    start_ptr: *const u8,
    end_ptr: *const u8,
    mut ptr: *const u8,
    confirm: F,
) -> Option<usize> {
    debug_assert!(start_ptr <= ptr);
  e0:	9844      	ldr	r0, [sp, #272]	; 0x110
  e2:	9946      	ldr	r1, [sp, #280]	; 0x118
  e4:	4288      	cmp	r0, r1
  e6:	d907      	bls.n	f8 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0xf8>
  e8:	e7ff      	b.n	ea <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0xea>
  ea:	f240 0000 	movw	r0, #0
  ee:	f2c0 0000 	movt	r0, #0
  f2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  f6:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
  f8:	9846      	ldr	r0, [sp, #280]	; 0x118
  fa:	9945      	ldr	r1, [sp, #276]	; 0x114
  fc:	4288      	cmp	r0, r1
  fe:	d907      	bls.n	110 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x110>
 100:	e7ff      	b.n	102 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x102>
 102:	f240 0000 	movw	r0, #0
 106:	f2c0 0000 	movt	r0, #0
 10a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 10e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314

    while ptr > start_ptr {
 110:	e7ff      	b.n	112 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x112>
 112:	9846      	ldr	r0, [sp, #280]	; 0x118
 114:	9944      	ldr	r1, [sp, #272]	; 0x110
 116:	4288      	cmp	r0, r1
 118:	d803      	bhi.n	122 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x122>
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x11c>
 11c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
        ptr = ptr.offset(-1);
        if confirm(*ptr) {
            return Some(sub(ptr, start_ptr));
        }
    }
    None
 11e:	9048      	str	r0, [sp, #288]	; 0x120
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 120:	e01a      	b.n	158 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x158>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 122:	9846      	ldr	r0, [sp, #280]	; 0x118
 124:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 128:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 12c:	9046      	str	r0, [sp, #280]	; 0x118
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 12e:	9846      	ldr	r0, [sp, #280]	; 0x118
 130:	7800      	ldrb	r0, [r0, #0]
 132:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 136:	f89d 112b 	ldrb.w	r1, [sp, #299]	; 0x12b
 13a:	a847      	add	r0, sp, #284	; 0x11c
 13c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 140:	2800      	cmp	r0, #0
 142:	d008      	beq.n	156 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x156>
 144:	e7ff      	b.n	146 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x146>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 146:	9846      	ldr	r0, [sp, #280]	; 0x118
 148:	9944      	ldr	r1, [sp, #272]	; 0x110
 14a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 14e:	9049      	str	r0, [sp, #292]	; 0x124
 150:	2001      	movs	r0, #1
 152:	9048      	str	r0, [sp, #288]	; 0x120
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 154:	e000      	b.n	158 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x158>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 156:	e7dc      	b.n	112 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x112>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 158:	9848      	ldr	r0, [sp, #288]	; 0x120
 15a:	9949      	ldr	r1, [sp, #292]	; 0x124
_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 15c:	9121      	str	r1, [sp, #132]	; 0x84
 15e:	9020      	str	r0, [sp, #128]	; 0x80
 160:	e7ff      	b.n	162 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x162>
 162:	e003      	b.n	16c <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x16c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:202
}
 164:	9820      	ldr	r0, [sp, #128]	; 0x80
 166:	9921      	ldr	r1, [sp, #132]	; 0x84
 168:	b05c      	add	sp, #368	; 0x170
 16a:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 16c:	e7fa      	b.n	164 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x164>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:181
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 16e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 170:	2104      	movs	r1, #4
 172:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 176:	9010      	str	r0, [sp, #64]	; 0x40
 178:	e7ff      	b.n	17a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x17a>
 17a:	9810      	ldr	r0, [sp, #64]	; 0x40
 17c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 180:	902a      	str	r0, [sp, #168]	; 0xa8
 182:	e7ff      	b.n	184 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x184>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:182
        if contains_zero_byte(chunk ^ vn1) {
 184:	982a      	ldr	r0, [sp, #168]	; 0xa8
 186:	9922      	ldr	r1, [sp, #136]	; 0x88
 188:	4048      	eors	r0, r1
 18a:	904b      	str	r0, [sp, #300]	; 0x12c
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 18c:	984b      	ldr	r0, [sp, #300]	; 0x12c
 18e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 192:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 196:	994b      	ldr	r1, [sp, #300]	; 0x12c
 198:	4388      	bics	r0, r1
 19a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 19e:	2800      	cmp	r0, #0
 1a0:	bf18      	it	ne
 1a2:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:182
        if contains_zero_byte(chunk ^ vn1) {
 1a4:	900f      	str	r0, [sp, #60]	; 0x3c
 1a6:	e7ff      	b.n	1a8 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x1a8>
 1a8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 1aa:	07c1      	lsls	r1, r0, #31
 1ac:	2900      	cmp	r1, #0
 1ae:	d04a      	beq.n	246 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x246>
 1b0:	e7ff      	b.n	1b2 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x1b2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 1b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 1b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 1b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 1ba:	904c      	str	r0, [sp, #304]	; 0x130
 1bc:	914d      	str	r1, [sp, #308]	; 0x134
 1be:	924e      	str	r2, [sp, #312]	; 0x138
 1c0:	934f      	str	r3, [sp, #316]	; 0x13c
_ZN6memchr8fallback14reverse_search17hd9a96c508a887405E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 1c2:	984c      	ldr	r0, [sp, #304]	; 0x130
 1c4:	994e      	ldr	r1, [sp, #312]	; 0x138
 1c6:	4288      	cmp	r0, r1
 1c8:	d907      	bls.n	1da <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x1da>
 1ca:	e7ff      	b.n	1cc <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x1cc>
 1cc:	f240 0000 	movw	r0, #0
 1d0:	f2c0 0000 	movt	r0, #0
 1d4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 1d8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 1da:	984e      	ldr	r0, [sp, #312]	; 0x138
 1dc:	994d      	ldr	r1, [sp, #308]	; 0x134
 1de:	4288      	cmp	r0, r1
 1e0:	d907      	bls.n	1f2 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x1f2>
 1e2:	e7ff      	b.n	1e4 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x1e4>
 1e4:	f240 0000 	movw	r0, #0
 1e8:	f2c0 0000 	movt	r0, #0
 1ec:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 1f0:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 1f2:	e7ff      	b.n	1f4 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x1f4>
 1f4:	984e      	ldr	r0, [sp, #312]	; 0x138
 1f6:	994c      	ldr	r1, [sp, #304]	; 0x130
 1f8:	4288      	cmp	r0, r1
 1fa:	d803      	bhi.n	204 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x204>
 1fc:	e7ff      	b.n	1fe <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x1fe>
 1fe:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 200:	9050      	str	r0, [sp, #320]	; 0x140
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 202:	e01a      	b.n	23a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x23a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 204:	984e      	ldr	r0, [sp, #312]	; 0x138
 206:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 20a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 20e:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 210:	984e      	ldr	r0, [sp, #312]	; 0x138
 212:	7800      	ldrb	r0, [r0, #0]
 214:	f88d 014b 	strb.w	r0, [sp, #331]	; 0x14b
 218:	f89d 114b 	ldrb.w	r1, [sp, #331]	; 0x14b
 21c:	a84f      	add	r0, sp, #316	; 0x13c
 21e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 222:	2800      	cmp	r0, #0
 224:	d008      	beq.n	238 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x238>
 226:	e7ff      	b.n	228 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x228>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 228:	984e      	ldr	r0, [sp, #312]	; 0x138
 22a:	994c      	ldr	r1, [sp, #304]	; 0x130
 22c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 230:	9051      	str	r0, [sp, #324]	; 0x144
 232:	2001      	movs	r0, #1
 234:	9050      	str	r0, [sp, #320]	; 0x140
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 236:	e000      	b.n	23a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x23a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 238:	e7dc      	b.n	1f4 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x1f4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 23a:	9850      	ldr	r0, [sp, #320]	; 0x140
 23c:	9951      	ldr	r1, [sp, #324]	; 0x144
_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 23e:	9121      	str	r1, [sp, #132]	; 0x84
 240:	9020      	str	r0, [sp, #128]	; 0x80
 242:	e7ff      	b.n	244 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x244>
 244:	e792      	b.n	16c <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x16c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:186
        ptr = (end_ptr as usize & !align) as *const u8;
 246:	9827      	ldr	r0, [sp, #156]	; 0x9c
 248:	9925      	ldr	r1, [sp, #148]	; 0x94
 24a:	4388      	bics	r0, r1
 24c:	9029      	str	r0, [sp, #164]	; 0xa4
 24e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:187
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 250:	2800      	cmp	r0, #0
 252:	d120      	bne.n	296 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x296>
 254:	e7ff      	b.n	256 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x256>
 256:	9826      	ldr	r0, [sp, #152]	; 0x98
 258:	9929      	ldr	r1, [sp, #164]	; 0xa4
 25a:	4288      	cmp	r0, r1
 25c:	d904      	bls.n	268 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x268>
 25e:	e7ff      	b.n	260 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x260>
 260:	2000      	movs	r0, #0
 262:	f88d 00ae 	strb.w	r0, [sp, #174]	; 0xae
 266:	e008      	b.n	27a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x27a>
 268:	9829      	ldr	r0, [sp, #164]	; 0xa4
 26a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 26c:	2200      	movs	r2, #0
 26e:	4288      	cmp	r0, r1
 270:	bf98      	it	ls
 272:	2201      	movls	r2, #1
 274:	f88d 20ae 	strb.w	r2, [sp, #174]	; 0xae
 278:	e7ff      	b.n	27a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x27a>
 27a:	f89d 00ae 	ldrb.w	r0, [sp, #174]	; 0xae
 27e:	07c0      	lsls	r0, r0, #31
 280:	2800      	cmp	r0, #0
 282:	d107      	bne.n	294 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x294>
 284:	e7ff      	b.n	286 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x286>
 286:	f240 0000 	movw	r0, #0
 28a:	f2c0 0000 	movt	r0, #0
 28e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 292:	defe      	udf	#254	; 0xfe
 294:	e7ff      	b.n	296 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x296>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 296:	e7ff      	b.n	298 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x298>
 298:	9824      	ldr	r0, [sp, #144]	; 0x90
 29a:	2808      	cmp	r0, #8
 29c:	d04d      	beq.n	33a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x33a>
 29e:	e048      	b.n	332 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x332>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:200
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 2a0:	9826      	ldr	r0, [sp, #152]	; 0x98
 2a2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 2a4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 2a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 2a8:	9053      	str	r0, [sp, #332]	; 0x14c
 2aa:	9154      	str	r1, [sp, #336]	; 0x150
 2ac:	9255      	str	r2, [sp, #340]	; 0x154
 2ae:	9356      	str	r3, [sp, #344]	; 0x158
_ZN6memchr8fallback14reverse_search17hd9a96c508a887405E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 2b0:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2b2:	9955      	ldr	r1, [sp, #340]	; 0x154
 2b4:	4288      	cmp	r0, r1
 2b6:	d907      	bls.n	2c8 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2c8>
 2b8:	e7ff      	b.n	2ba <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2ba>
 2ba:	f240 0000 	movw	r0, #0
 2be:	f2c0 0000 	movt	r0, #0
 2c2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2c6:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 2c8:	9855      	ldr	r0, [sp, #340]	; 0x154
 2ca:	9954      	ldr	r1, [sp, #336]	; 0x150
 2cc:	4288      	cmp	r0, r1
 2ce:	d907      	bls.n	2e0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2e0>
 2d0:	e7ff      	b.n	2d2 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2d2>
 2d2:	f240 0000 	movw	r0, #0
 2d6:	f2c0 0000 	movt	r0, #0
 2da:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2de:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 2e0:	e7ff      	b.n	2e2 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2e2>
 2e2:	9855      	ldr	r0, [sp, #340]	; 0x154
 2e4:	9953      	ldr	r1, [sp, #332]	; 0x14c
 2e6:	4288      	cmp	r0, r1
 2e8:	d803      	bhi.n	2f2 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2f2>
 2ea:	e7ff      	b.n	2ec <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2ec>
 2ec:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 2ee:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2f0:	e01a      	b.n	328 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x328>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 2f2:	9855      	ldr	r0, [sp, #340]	; 0x154
 2f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 2f8:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 2fc:	9055      	str	r0, [sp, #340]	; 0x154
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 2fe:	9855      	ldr	r0, [sp, #340]	; 0x154
 300:	7800      	ldrb	r0, [r0, #0]
 302:	f88d 0167 	strb.w	r0, [sp, #359]	; 0x167
 306:	f89d 1167 	ldrb.w	r1, [sp, #359]	; 0x167
 30a:	a856      	add	r0, sp, #344	; 0x158
 30c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 310:	2800      	cmp	r0, #0
 312:	d008      	beq.n	326 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x326>
 314:	e7ff      	b.n	316 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x316>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 316:	9855      	ldr	r0, [sp, #340]	; 0x154
 318:	9953      	ldr	r1, [sp, #332]	; 0x14c
 31a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 31e:	9058      	str	r0, [sp, #352]	; 0x160
 320:	2001      	movs	r0, #1
 322:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 324:	e000      	b.n	328 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x328>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 326:	e7dc      	b.n	2e2 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2e2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 328:	9857      	ldr	r0, [sp, #348]	; 0x15c
 32a:	9958      	ldr	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:200
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 32c:	9121      	str	r1, [sp, #132]	; 0x84
 32e:	9020      	str	r0, [sp, #128]	; 0x80
 330:	e0e4      	b.n	4fc <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4fc>
 332:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 334:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 338:	e009      	b.n	34e <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x34e>
 33a:	9829      	ldr	r0, [sp, #164]	; 0xa4
 33c:	9926      	ldr	r1, [sp, #152]	; 0x98
 33e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 340:	900e      	str	r0, [sp, #56]	; 0x38
 342:	4608      	mov	r0, r1
 344:	4611      	mov	r1, r2
 346:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 34a:	900d      	str	r0, [sp, #52]	; 0x34
 34c:	e005      	b.n	35a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x35a>
 34e:	f89d 00af 	ldrb.w	r0, [sp, #175]	; 0xaf
 352:	07c0      	lsls	r0, r0, #31
 354:	2800      	cmp	r0, #0
 356:	d109      	bne.n	36c <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x36c>
 358:	e7a2      	b.n	2a0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2a0>
 35a:	2000      	movs	r0, #0
 35c:	990e      	ldr	r1, [sp, #56]	; 0x38
 35e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 360:	4291      	cmp	r1, r2
 362:	bf28      	it	cs
 364:	2001      	movcs	r0, #1
 366:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 36a:	e7f0      	b.n	34e <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x34e>
 36c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:189
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 36e:	2800      	cmp	r0, #0
 370:	d159      	bne.n	426 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x426>
 372:	e7ff      	b.n	374 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x374>
 374:	9829      	ldr	r0, [sp, #164]	; 0xa4
 376:	900c      	str	r0, [sp, #48]	; 0x30
 378:	e7ff      	b.n	37a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x37a>
 37a:	980c      	ldr	r0, [sp, #48]	; 0x30
 37c:	f000 0103 	and.w	r1, r0, #3
 380:	912e      	str	r1, [sp, #184]	; 0xb8
 382:	f240 0100 	movw	r1, #0
 386:	f2c0 0100 	movt	r1, #0
 38a:	912c      	str	r1, [sp, #176]	; 0xb0
 38c:	a92e      	add	r1, sp, #184	; 0xb8
 38e:	912d      	str	r1, [sp, #180]	; 0xb4
 390:	992c      	ldr	r1, [sp, #176]	; 0xb0
 392:	912f      	str	r1, [sp, #188]	; 0xbc
 394:	992d      	ldr	r1, [sp, #180]	; 0xb4
 396:	9130      	str	r1, [sp, #192]	; 0xc0
 398:	992f      	ldr	r1, [sp, #188]	; 0xbc
 39a:	6809      	ldr	r1, [r1, #0]
 39c:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 39e:	6812      	ldr	r2, [r2, #0]
 3a0:	4291      	cmp	r1, r2
 3a2:	d016      	beq.n	3d2 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x3d2>
 3a4:	e7ff      	b.n	3a6 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x3a6>
 3a6:	982f      	ldr	r0, [sp, #188]	; 0xbc
 3a8:	903d      	str	r0, [sp, #244]	; 0xf4
 3aa:	9830      	ldr	r0, [sp, #192]	; 0xc0
 3ac:	903e      	str	r0, [sp, #248]	; 0xf8
 3ae:	a83d      	add	r0, sp, #244	; 0xf4
 3b0:	903b      	str	r0, [sp, #236]	; 0xec
 3b2:	a83e      	add	r0, sp, #248	; 0xf8
 3b4:	903c      	str	r0, [sp, #240]	; 0xf0
 3b6:	983b      	ldr	r0, [sp, #236]	; 0xec
 3b8:	903f      	str	r0, [sp, #252]	; 0xfc
 3ba:	983c      	ldr	r0, [sp, #240]	; 0xf0
 3bc:	9040      	str	r0, [sp, #256]	; 0x100
 3be:	983f      	ldr	r0, [sp, #252]	; 0xfc
 3c0:	f240 0100 	movw	r1, #0
 3c4:	f2c0 0100 	movt	r1, #0
 3c8:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 3cc:	900b      	str	r0, [sp, #44]	; 0x2c
 3ce:	910a      	str	r1, [sp, #40]	; 0x28
 3d0:	e000      	b.n	3d4 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x3d4>
 3d2:	e028      	b.n	426 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x426>
 3d4:	9840      	ldr	r0, [sp, #256]	; 0x100
 3d6:	f240 0100 	movw	r1, #0
 3da:	f2c0 0100 	movt	r1, #0
 3de:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 3e2:	9009      	str	r0, [sp, #36]	; 0x24
 3e4:	9108      	str	r1, [sp, #32]
 3e6:	e7ff      	b.n	3e8 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x3e8>
 3e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 3ea:	9037      	str	r0, [sp, #220]	; 0xdc
 3ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 3ee:	9138      	str	r1, [sp, #224]	; 0xe0
 3f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 3f2:	9239      	str	r2, [sp, #228]	; 0xe4
 3f4:	9b08      	ldr	r3, [sp, #32]
 3f6:	933a      	str	r3, [sp, #232]	; 0xe8
 3f8:	46ec      	mov	ip, sp
 3fa:	f04f 0e02 	mov.w	lr, #2
 3fe:	f8cc e000 	str.w	lr, [ip]
 402:	f240 0100 	movw	r1, #0
 406:	f2c0 0100 	movt	r1, #0
 40a:	a831      	add	r0, sp, #196	; 0xc4
 40c:	2203      	movs	r2, #3
 40e:	ab37      	add	r3, sp, #220	; 0xdc
 410:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E>
 414:	e7ff      	b.n	2 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2>
 416:	f240 0100 	movw	r1, #0
 41a:	f2c0 0100 	movt	r1, #0
 41e:	a831      	add	r0, sp, #196	; 0xc4
 420:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 424:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 426:	9829      	ldr	r0, [sp, #164]	; 0xa4
 428:	2104      	movs	r1, #4
 42a:	2202      	movs	r2, #2
 42c:	fba2 1201 	umull	r1, r2, r2, r1
 430:	2a00      	cmp	r2, #0
 432:	9007      	str	r0, [sp, #28]
 434:	9106      	str	r1, [sp, #24]
 436:	d169      	bne.n	50c <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x50c>
 438:	e7ff      	b.n	43a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x43a>
 43a:	9807      	ldr	r0, [sp, #28]
 43c:	9906      	ldr	r1, [sp, #24]
 43e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 442:	9005      	str	r0, [sp, #20]
 444:	e7ff      	b.n	446 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x446>
 446:	9805      	ldr	r0, [sp, #20]
 448:	6801      	ldr	r1, [r0, #0]
 44a:	9141      	str	r1, [sp, #260]	; 0x104
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:192
            let b = *(ptr_sub(ptr, 1 * USIZE_BYTES) as *const usize);
 44c:	9829      	ldr	r0, [sp, #164]	; 0xa4
 44e:	2104      	movs	r1, #4
 450:	2201      	movs	r2, #1
 452:	fba2 1201 	umull	r1, r2, r2, r1
 456:	2a00      	cmp	r2, #0
 458:	9004      	str	r0, [sp, #16]
 45a:	9103      	str	r1, [sp, #12]
 45c:	d15d      	bne.n	51a <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x51a>
 45e:	e7ff      	b.n	460 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x460>
 460:	9804      	ldr	r0, [sp, #16]
 462:	9903      	ldr	r1, [sp, #12]
 464:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 468:	9002      	str	r0, [sp, #8]
 46a:	e7ff      	b.n	46c <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x46c>
 46c:	9802      	ldr	r0, [sp, #8]
 46e:	6801      	ldr	r1, [r0, #0]
 470:	9142      	str	r1, [sp, #264]	; 0x108
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:193
            let eqa = contains_zero_byte(a ^ vn1);
 472:	9941      	ldr	r1, [sp, #260]	; 0x104
 474:	9a22      	ldr	r2, [sp, #136]	; 0x88
 476:	4051      	eors	r1, r2
 478:	915a      	str	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 47a:	985a      	ldr	r0, [sp, #360]	; 0x168
 47c:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 480:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 484:	995a      	ldr	r1, [sp, #360]	; 0x168
 486:	4388      	bics	r0, r1
 488:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 48c:	2800      	cmp	r0, #0
 48e:	bf18      	it	ne
 490:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:193
            let eqa = contains_zero_byte(a ^ vn1);
 492:	f88d 010c 	strb.w	r0, [sp, #268]	; 0x10c
 496:	e7ff      	b.n	498 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x498>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:194
            let eqb = contains_zero_byte(b ^ vn1);
 498:	9842      	ldr	r0, [sp, #264]	; 0x108
 49a:	9922      	ldr	r1, [sp, #136]	; 0x88
 49c:	4048      	eors	r0, r1
 49e:	905b      	str	r0, [sp, #364]	; 0x16c
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4a0:	985b      	ldr	r0, [sp, #364]	; 0x16c
 4a2:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4a6:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 4aa:	995b      	ldr	r1, [sp, #364]	; 0x16c
 4ac:	4388      	bics	r0, r1
 4ae:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4b2:	2800      	cmp	r0, #0
 4b4:	bf18      	it	ne
 4b6:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:194
            let eqb = contains_zero_byte(b ^ vn1);
 4b8:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 4bc:	e7ff      	b.n	4be <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4be>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:195
            if eqa || eqb {
 4be:	f89d 010c 	ldrb.w	r0, [sp, #268]	; 0x10c
 4c2:	07c0      	lsls	r0, r0, #31
 4c4:	2800      	cmp	r0, #0
 4c6:	d004      	beq.n	4d2 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4d2>
 4c8:	e7ff      	b.n	4ca <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4ca>
 4ca:	2001      	movs	r0, #1
 4cc:	f88d 010e 	strb.w	r0, [sp, #270]	; 0x10e
 4d0:	e004      	b.n	4dc <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4dc>
 4d2:	f89d 010d 	ldrb.w	r0, [sp, #269]	; 0x10d
 4d6:	f88d 010e 	strb.w	r0, [sp, #270]	; 0x10e
 4da:	e7ff      	b.n	4dc <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4dc>
 4dc:	f89d 010e 	ldrb.w	r0, [sp, #270]	; 0x10e
 4e0:	07c0      	lsls	r0, r0, #31
 4e2:	2800      	cmp	r0, #0
 4e4:	d001      	beq.n	4ea <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4ea>
 4e6:	e7ff      	b.n	4e8 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4e8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:196
                break;
 4e8:	e6da      	b.n	2a0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x2a0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:198
            ptr = ptr_sub(ptr, loop_size);
 4ea:	9829      	ldr	r0, [sp, #164]	; 0xa4
 4ec:	9924      	ldr	r1, [sp, #144]	; 0x90
 4ee:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E>
 4f2:	9001      	str	r0, [sp, #4]
 4f4:	e7ff      	b.n	4f6 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x4f6>
 4f6:	9801      	ldr	r0, [sp, #4]
 4f8:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 4fa:	e6cd      	b.n	298 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x298>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:202
}
 4fc:	e632      	b.n	164 <_ZN6memchr8fallback7memrchr17h5dcfcd6330c43775E+0x164>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:171
    let align = USIZE_BYTES - 1;
 4fe:	f240 0000 	movw	r0, #0
 502:	f2c0 0000 	movt	r0, #0
 506:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 50a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 50c:	f240 0000 	movw	r0, #0
 510:	f2c0 0000 	movt	r0, #0
 514:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 518:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:192
            let b = *(ptr_sub(ptr, 1 * USIZE_BYTES) as *const usize);
 51a:	f240 0000 	movw	r0, #0
 51e:	f2c0 0000 	movt	r0, #0
 522:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 526:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h5bcb4091acf71e1dE:

00000000 <_ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h5bcb4091acf71e1dE>:
_ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h5bcb4091acf71e1dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:169
    let confirm = |byte| byte == n1;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
   c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	1a40      	subs	r0, r0, r1
  18:	fab0 f080 	clz	r0, r0
  1c:	0940      	lsrs	r0, r0, #5
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b004      	add	sp, #16
  24:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback8memrchr217h2421a658863ff7a4E:

00000000 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>:
_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:205
pub fn memrchr2(n1: u8, n2: u8, haystack: &[u8]) -> Option<usize> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0dc      	sub	sp, #368	; 0x170
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	f88d 0062 	strb.w	r0, [sp, #98]	; 0x62
  10:	f88d 1063 	strb.w	r1, [sp, #99]	; 0x63
  14:	9219      	str	r2, [sp, #100]	; 0x64
  16:	931a      	str	r3, [sp, #104]	; 0x68
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:206
    let vn1 = repeat_byte(n1);
  18:	f89d 0062 	ldrb.w	r0, [sp, #98]	; 0x62
  1c:	f88d 00fe 	strb.w	r0, [sp, #254]	; 0xfe
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  20:	f89d 00fe 	ldrb.w	r0, [sp, #254]	; 0xfe
  24:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  28:	fba0 0101 	umull	r0, r1, r0, r1
  2c:	2900      	cmp	r1, #0
  2e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
  32:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
  36:	9415      	str	r4, [sp, #84]	; 0x54
  38:	9514      	str	r5, [sp, #80]	; 0x50
  3a:	9013      	str	r0, [sp, #76]	; 0x4c
  3c:	d007      	beq.n	4e <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x4e>
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x40>
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  4c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:206
    let vn1 = repeat_byte(n1);
  4e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  50:	901d      	str	r0, [sp, #116]	; 0x74
  52:	e7ff      	b.n	54 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x54>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:207
    let vn2 = repeat_byte(n2);
  54:	f89d 0063 	ldrb.w	r0, [sp, #99]	; 0x63
  58:	f88d 00ff 	strb.w	r0, [sp, #255]	; 0xff
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  5c:	f89d 00ff 	ldrb.w	r0, [sp, #255]	; 0xff
  60:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  64:	fba0 0101 	umull	r0, r1, r0, r1
  68:	2900      	cmp	r1, #0
  6a:	9012      	str	r0, [sp, #72]	; 0x48
  6c:	d007      	beq.n	7e <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x7e>
  6e:	e7ff      	b.n	70 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x70>
  70:	f240 0000 	movw	r0, #0
  74:	f2c0 0000 	movt	r0, #0
  78:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  7c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:207
    let vn2 = repeat_byte(n2);
  7e:	9812      	ldr	r0, [sp, #72]	; 0x48
  80:	901e      	str	r0, [sp, #120]	; 0x78
  82:	e7ff      	b.n	84 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x84>
  84:	f10d 0062 	add.w	r0, sp, #98	; 0x62
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:208
    let confirm = |byte| byte == n1 || byte == n2;
  88:	901f      	str	r0, [sp, #124]	; 0x7c
  8a:	f10d 0063 	add.w	r0, sp, #99	; 0x63
  8e:	9020      	str	r0, [sp, #128]	; 0x80
  90:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:209
    let align = USIZE_BYTES - 1;
  92:	1e41      	subs	r1, r0, #1
  94:	2801      	cmp	r0, #1
  96:	9111      	str	r1, [sp, #68]	; 0x44
  98:	f0c0 8245 	bcc.w	526 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x526>
  9c:	e7ff      	b.n	9e <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x9e>
  9e:	9811      	ldr	r0, [sp, #68]	; 0x44
  a0:	9021      	str	r0, [sp, #132]	; 0x84
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:210
    let start_ptr = haystack.as_ptr();
  a2:	9819      	ldr	r0, [sp, #100]	; 0x64
  a4:	991a      	ldr	r1, [sp, #104]	; 0x68
  a6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  aa:	9022      	str	r0, [sp, #136]	; 0x88
  ac:	e7ff      	b.n	ae <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0xae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:211
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ae:	9819      	ldr	r0, [sp, #100]	; 0x64
  b0:	991a      	ldr	r1, [sp, #104]	; 0x68
  b2:	9010      	str	r0, [sp, #64]	; 0x40
  b4:	910f      	str	r1, [sp, #60]	; 0x3c
  b6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  ba:	900e      	str	r0, [sp, #56]	; 0x38
  bc:	e7ff      	b.n	be <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0xbe>
  be:	980e      	ldr	r0, [sp, #56]	; 0x38
  c0:	9024      	str	r0, [sp, #144]	; 0x90
  c2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  c4:	9810      	ldr	r0, [sp, #64]	; 0x40
  c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c8:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E>
  cc:	900d      	str	r0, [sp, #52]	; 0x34
  ce:	910c      	str	r1, [sp, #48]	; 0x30
  d0:	e7ff      	b.n	d2 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0xd2>
  d2:	980d      	ldr	r0, [sp, #52]	; 0x34
  d4:	990c      	ldr	r1, [sp, #48]	; 0x30
  d6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  da:	9023      	str	r0, [sp, #140]	; 0x8c
  dc:	e7ff      	b.n	de <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0xde>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:212
    let mut ptr = end_ptr;
  de:	9823      	ldr	r0, [sp, #140]	; 0x8c
  e0:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:215
        if haystack.len() < USIZE_BYTES {
  e2:	9819      	ldr	r0, [sp, #100]	; 0x64
  e4:	991a      	ldr	r1, [sp, #104]	; 0x68
  e6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  ea:	900b      	str	r0, [sp, #44]	; 0x2c
  ec:	e7ff      	b.n	ee <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0xee>
  ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
  f0:	2803      	cmp	r0, #3
  f2:	d853      	bhi.n	19c <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x19c>
  f4:	e7ff      	b.n	f6 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0xf6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
  f6:	9822      	ldr	r0, [sp, #136]	; 0x88
  f8:	9923      	ldr	r1, [sp, #140]	; 0x8c
  fa:	9a25      	ldr	r2, [sp, #148]	; 0x94
  fc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  fe:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 102:	9040      	str	r0, [sp, #256]	; 0x100
 104:	9141      	str	r1, [sp, #260]	; 0x104
 106:	9242      	str	r2, [sp, #264]	; 0x108
 108:	9343      	str	r3, [sp, #268]	; 0x10c
 10a:	f8cd c110 	str.w	ip, [sp, #272]	; 0x110
_ZN6memchr8fallback14reverse_search17h0eefb93dec4f890aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 10e:	9840      	ldr	r0, [sp, #256]	; 0x100
 110:	9942      	ldr	r1, [sp, #264]	; 0x108
 112:	4288      	cmp	r0, r1
 114:	d907      	bls.n	126 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x126>
 116:	e7ff      	b.n	118 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x118>
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 124:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 126:	9842      	ldr	r0, [sp, #264]	; 0x108
 128:	9941      	ldr	r1, [sp, #260]	; 0x104
 12a:	4288      	cmp	r0, r1
 12c:	d907      	bls.n	13e <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x13e>
 12e:	e7ff      	b.n	130 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x130>
 130:	f240 0000 	movw	r0, #0
 134:	f2c0 0000 	movt	r0, #0
 138:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 13c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 13e:	e7ff      	b.n	140 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x140>
 140:	9842      	ldr	r0, [sp, #264]	; 0x108
 142:	9940      	ldr	r1, [sp, #256]	; 0x100
 144:	4288      	cmp	r0, r1
 146:	d803      	bhi.n	150 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x150>
 148:	e7ff      	b.n	14a <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x14a>
 14a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 14c:	9045      	str	r0, [sp, #276]	; 0x114
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 14e:	e01a      	b.n	186 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 150:	9842      	ldr	r0, [sp, #264]	; 0x108
 152:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 156:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 15a:	9042      	str	r0, [sp, #264]	; 0x108
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 15c:	9842      	ldr	r0, [sp, #264]	; 0x108
 15e:	7800      	ldrb	r0, [r0, #0]
 160:	f88d 011f 	strb.w	r0, [sp, #287]	; 0x11f
 164:	f89d 111f 	ldrb.w	r1, [sp, #287]	; 0x11f
 168:	a843      	add	r0, sp, #268	; 0x10c
 16a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 16e:	2800      	cmp	r0, #0
 170:	d008      	beq.n	184 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x184>
 172:	e7ff      	b.n	174 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x174>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 174:	9842      	ldr	r0, [sp, #264]	; 0x108
 176:	9940      	ldr	r1, [sp, #256]	; 0x100
 178:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 17c:	9046      	str	r0, [sp, #280]	; 0x118
 17e:	2001      	movs	r0, #1
 180:	9045      	str	r0, [sp, #276]	; 0x114
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 182:	e000      	b.n	186 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 184:	e7dc      	b.n	140 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x140>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 186:	9845      	ldr	r0, [sp, #276]	; 0x114
 188:	9946      	ldr	r1, [sp, #280]	; 0x118
_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 18a:	911c      	str	r1, [sp, #112]	; 0x70
 18c:	901b      	str	r0, [sp, #108]	; 0x6c
 18e:	e7ff      	b.n	190 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x190>
 190:	e003      	b.n	19a <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x19a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:241
}
 192:	981b      	ldr	r0, [sp, #108]	; 0x6c
 194:	991c      	ldr	r1, [sp, #112]	; 0x70
 196:	b05c      	add	sp, #368	; 0x170
 198:	bdb0      	pop	{r4, r5, r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 19a:	e7fa      	b.n	192 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x192>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:219
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 19c:	9825      	ldr	r0, [sp, #148]	; 0x94
 19e:	2104      	movs	r1, #4
 1a0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 1a4:	900a      	str	r0, [sp, #40]	; 0x28
 1a6:	e7ff      	b.n	1a8 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x1a8>
 1a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 1aa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 1ae:	9026      	str	r0, [sp, #152]	; 0x98
 1b0:	e7ff      	b.n	1b2 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x1b2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:220
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 1b4:	991d      	ldr	r1, [sp, #116]	; 0x74
 1b6:	4048      	eors	r0, r1
 1b8:	9048      	str	r0, [sp, #288]	; 0x120
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1ba:	9848      	ldr	r0, [sp, #288]	; 0x120
 1bc:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1c0:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 1c4:	9948      	ldr	r1, [sp, #288]	; 0x120
 1c6:	4388      	bics	r0, r1
 1c8:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1cc:	2800      	cmp	r0, #0
 1ce:	bf18      	it	ne
 1d0:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:220
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1d2:	f88d 009c 	strb.w	r0, [sp, #156]	; 0x9c
 1d6:	e7ff      	b.n	1d8 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x1d8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:221
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1d8:	9826      	ldr	r0, [sp, #152]	; 0x98
 1da:	991e      	ldr	r1, [sp, #120]	; 0x78
 1dc:	4048      	eors	r0, r1
 1de:	9049      	str	r0, [sp, #292]	; 0x124
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1e0:	9849      	ldr	r0, [sp, #292]	; 0x124
 1e2:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1e6:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 1ea:	9949      	ldr	r1, [sp, #292]	; 0x124
 1ec:	4388      	bics	r0, r1
 1ee:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1f2:	2800      	cmp	r0, #0
 1f4:	bf18      	it	ne
 1f6:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:221
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1f8:	f88d 009d 	strb.w	r0, [sp, #157]	; 0x9d
 1fc:	e7ff      	b.n	1fe <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x1fe>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:222
        if eq1 || eq2 {
 1fe:	f89d 009c 	ldrb.w	r0, [sp, #156]	; 0x9c
 202:	07c0      	lsls	r0, r0, #31
 204:	2800      	cmp	r0, #0
 206:	d004      	beq.n	212 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x212>
 208:	e7ff      	b.n	20a <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x20a>
 20a:	2001      	movs	r0, #1
 20c:	f88d 009e 	strb.w	r0, [sp, #158]	; 0x9e
 210:	e004      	b.n	21c <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x21c>
 212:	f89d 009d 	ldrb.w	r0, [sp, #157]	; 0x9d
 216:	f88d 009e 	strb.w	r0, [sp, #158]	; 0x9e
 21a:	e7ff      	b.n	21c <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x21c>
 21c:	f89d 009e 	ldrb.w	r0, [sp, #158]	; 0x9e
 220:	07c0      	lsls	r0, r0, #31
 222:	2800      	cmp	r0, #0
 224:	d04e      	beq.n	2c4 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2c4>
 226:	e7ff      	b.n	228 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x228>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 228:	9822      	ldr	r0, [sp, #136]	; 0x88
 22a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 22c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 22e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 230:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 234:	904a      	str	r0, [sp, #296]	; 0x128
 236:	914b      	str	r1, [sp, #300]	; 0x12c
 238:	924c      	str	r2, [sp, #304]	; 0x130
 23a:	934d      	str	r3, [sp, #308]	; 0x134
 23c:	f8cd c138 	str.w	ip, [sp, #312]	; 0x138
_ZN6memchr8fallback14reverse_search17h0eefb93dec4f890aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 240:	984a      	ldr	r0, [sp, #296]	; 0x128
 242:	994c      	ldr	r1, [sp, #304]	; 0x130
 244:	4288      	cmp	r0, r1
 246:	d907      	bls.n	258 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x258>
 248:	e7ff      	b.n	24a <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x24a>
 24a:	f240 0000 	movw	r0, #0
 24e:	f2c0 0000 	movt	r0, #0
 252:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 256:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 258:	984c      	ldr	r0, [sp, #304]	; 0x130
 25a:	994b      	ldr	r1, [sp, #300]	; 0x12c
 25c:	4288      	cmp	r0, r1
 25e:	d907      	bls.n	270 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x270>
 260:	e7ff      	b.n	262 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x262>
 262:	f240 0000 	movw	r0, #0
 266:	f2c0 0000 	movt	r0, #0
 26a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 26e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 270:	e7ff      	b.n	272 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x272>
 272:	984c      	ldr	r0, [sp, #304]	; 0x130
 274:	994a      	ldr	r1, [sp, #296]	; 0x128
 276:	4288      	cmp	r0, r1
 278:	d803      	bhi.n	282 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x282>
 27a:	e7ff      	b.n	27c <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x27c>
 27c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 27e:	904f      	str	r0, [sp, #316]	; 0x13c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 280:	e01a      	b.n	2b8 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2b8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 282:	984c      	ldr	r0, [sp, #304]	; 0x130
 284:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 288:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 28c:	904c      	str	r0, [sp, #304]	; 0x130
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 28e:	984c      	ldr	r0, [sp, #304]	; 0x130
 290:	7800      	ldrb	r0, [r0, #0]
 292:	f88d 0147 	strb.w	r0, [sp, #327]	; 0x147
 296:	f89d 1147 	ldrb.w	r1, [sp, #327]	; 0x147
 29a:	a84d      	add	r0, sp, #308	; 0x134
 29c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 2a0:	2800      	cmp	r0, #0
 2a2:	d008      	beq.n	2b6 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2b6>
 2a4:	e7ff      	b.n	2a6 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 2a6:	984c      	ldr	r0, [sp, #304]	; 0x130
 2a8:	994a      	ldr	r1, [sp, #296]	; 0x128
 2aa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 2ae:	9050      	str	r0, [sp, #320]	; 0x140
 2b0:	2001      	movs	r0, #1
 2b2:	904f      	str	r0, [sp, #316]	; 0x13c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2b4:	e000      	b.n	2b8 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2b8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 2b6:	e7dc      	b.n	272 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x272>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2b8:	984f      	ldr	r0, [sp, #316]	; 0x13c
 2ba:	9950      	ldr	r1, [sp, #320]	; 0x140
_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2bc:	911c      	str	r1, [sp, #112]	; 0x70
 2be:	901b      	str	r0, [sp, #108]	; 0x6c
 2c0:	e7ff      	b.n	2c2 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2c2>
 2c2:	e76a      	b.n	19a <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x19a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:226
        ptr = (end_ptr as usize & !align) as *const u8;
 2c4:	9823      	ldr	r0, [sp, #140]	; 0x8c
 2c6:	9921      	ldr	r1, [sp, #132]	; 0x84
 2c8:	4388      	bics	r0, r1
 2ca:	9025      	str	r0, [sp, #148]	; 0x94
 2cc:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:227
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 2ce:	2800      	cmp	r0, #0
 2d0:	d120      	bne.n	314 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x314>
 2d2:	e7ff      	b.n	2d4 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2d4>
 2d4:	9822      	ldr	r0, [sp, #136]	; 0x88
 2d6:	9925      	ldr	r1, [sp, #148]	; 0x94
 2d8:	4288      	cmp	r0, r1
 2da:	d904      	bls.n	2e6 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2e6>
 2dc:	e7ff      	b.n	2de <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2de>
 2de:	2000      	movs	r0, #0
 2e0:	f88d 009f 	strb.w	r0, [sp, #159]	; 0x9f
 2e4:	e008      	b.n	2f8 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2f8>
 2e6:	9825      	ldr	r0, [sp, #148]	; 0x94
 2e8:	9923      	ldr	r1, [sp, #140]	; 0x8c
 2ea:	2200      	movs	r2, #0
 2ec:	4288      	cmp	r0, r1
 2ee:	bf98      	it	ls
 2f0:	2201      	movls	r2, #1
 2f2:	f88d 209f 	strb.w	r2, [sp, #159]	; 0x9f
 2f6:	e7ff      	b.n	2f8 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2f8>
 2f8:	f89d 009f 	ldrb.w	r0, [sp, #159]	; 0x9f
 2fc:	07c0      	lsls	r0, r0, #31
 2fe:	2800      	cmp	r0, #0
 300:	d107      	bne.n	312 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x312>
 302:	e7ff      	b.n	304 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x304>
 304:	f240 0000 	movw	r0, #0
 308:	f2c0 0000 	movt	r0, #0
 30c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 310:	defe      	udf	#254	; 0xfe
 312:	e7ff      	b.n	314 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x314>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 314:	e7ff      	b.n	316 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x316>
 316:	9825      	ldr	r0, [sp, #148]	; 0x94
 318:	9922      	ldr	r1, [sp, #136]	; 0x88
 31a:	2204      	movs	r2, #4
 31c:	9009      	str	r0, [sp, #36]	; 0x24
 31e:	4608      	mov	r0, r1
 320:	4611      	mov	r1, r2
 322:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 326:	9008      	str	r0, [sp, #32]
 328:	e04c      	b.n	3c4 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x3c4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:239
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 32a:	9822      	ldr	r0, [sp, #136]	; 0x88
 32c:	9923      	ldr	r1, [sp, #140]	; 0x8c
 32e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 330:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 332:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 336:	9052      	str	r0, [sp, #328]	; 0x148
 338:	9153      	str	r1, [sp, #332]	; 0x14c
 33a:	9254      	str	r2, [sp, #336]	; 0x150
 33c:	9355      	str	r3, [sp, #340]	; 0x154
 33e:	f8cd c158 	str.w	ip, [sp, #344]	; 0x158
_ZN6memchr8fallback14reverse_search17h0eefb93dec4f890aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 342:	9852      	ldr	r0, [sp, #328]	; 0x148
 344:	9954      	ldr	r1, [sp, #336]	; 0x150
 346:	4288      	cmp	r0, r1
 348:	d907      	bls.n	35a <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x35a>
 34a:	e7ff      	b.n	34c <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x34c>
 34c:	f240 0000 	movw	r0, #0
 350:	f2c0 0000 	movt	r0, #0
 354:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 358:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 35a:	9854      	ldr	r0, [sp, #336]	; 0x150
 35c:	9953      	ldr	r1, [sp, #332]	; 0x14c
 35e:	4288      	cmp	r0, r1
 360:	d907      	bls.n	372 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x372>
 362:	e7ff      	b.n	364 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x364>
 364:	f240 0000 	movw	r0, #0
 368:	f2c0 0000 	movt	r0, #0
 36c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 370:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 372:	e7ff      	b.n	374 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x374>
 374:	9854      	ldr	r0, [sp, #336]	; 0x150
 376:	9952      	ldr	r1, [sp, #328]	; 0x148
 378:	4288      	cmp	r0, r1
 37a:	d803      	bhi.n	384 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x384>
 37c:	e7ff      	b.n	37e <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x37e>
 37e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 380:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 382:	e01a      	b.n	3ba <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x3ba>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 384:	9854      	ldr	r0, [sp, #336]	; 0x150
 386:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 38a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 38e:	9054      	str	r0, [sp, #336]	; 0x150
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 390:	9854      	ldr	r0, [sp, #336]	; 0x150
 392:	7800      	ldrb	r0, [r0, #0]
 394:	f88d 0167 	strb.w	r0, [sp, #359]	; 0x167
 398:	f89d 1167 	ldrb.w	r1, [sp, #359]	; 0x167
 39c:	a855      	add	r0, sp, #340	; 0x154
 39e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 3a2:	2800      	cmp	r0, #0
 3a4:	d008      	beq.n	3b8 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x3b8>
 3a6:	e7ff      	b.n	3a8 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x3a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 3a8:	9854      	ldr	r0, [sp, #336]	; 0x150
 3aa:	9952      	ldr	r1, [sp, #328]	; 0x148
 3ac:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 3b0:	9058      	str	r0, [sp, #352]	; 0x160
 3b2:	2001      	movs	r0, #1
 3b4:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 3b6:	e000      	b.n	3ba <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x3ba>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 3b8:	e7dc      	b.n	374 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x374>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 3ba:	9857      	ldr	r0, [sp, #348]	; 0x15c
 3bc:	9958      	ldr	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:239
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 3be:	911c      	str	r1, [sp, #112]	; 0x70
 3c0:	901b      	str	r0, [sp, #108]	; 0x6c
 3c2:	e0af      	b.n	524 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x524>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 3c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 3c6:	9908      	ldr	r1, [sp, #32]
 3c8:	4288      	cmp	r0, r1
 3ca:	d3ae      	bcc.n	32a <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x32a>
 3cc:	e7ff      	b.n	3ce <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x3ce>
 3ce:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:229
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3d0:	2800      	cmp	r0, #0
 3d2:	d159      	bne.n	488 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x488>
 3d4:	e7ff      	b.n	3d6 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x3d6>
 3d6:	9825      	ldr	r0, [sp, #148]	; 0x94
 3d8:	9007      	str	r0, [sp, #28]
 3da:	e7ff      	b.n	3dc <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x3dc>
 3dc:	9807      	ldr	r0, [sp, #28]
 3de:	f000 0103 	and.w	r1, r0, #3
 3e2:	912a      	str	r1, [sp, #168]	; 0xa8
 3e4:	f240 0100 	movw	r1, #0
 3e8:	f2c0 0100 	movt	r1, #0
 3ec:	9128      	str	r1, [sp, #160]	; 0xa0
 3ee:	a92a      	add	r1, sp, #168	; 0xa8
 3f0:	9129      	str	r1, [sp, #164]	; 0xa4
 3f2:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3f4:	912b      	str	r1, [sp, #172]	; 0xac
 3f6:	9929      	ldr	r1, [sp, #164]	; 0xa4
 3f8:	912c      	str	r1, [sp, #176]	; 0xb0
 3fa:	992b      	ldr	r1, [sp, #172]	; 0xac
 3fc:	6809      	ldr	r1, [r1, #0]
 3fe:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 400:	6812      	ldr	r2, [r2, #0]
 402:	4291      	cmp	r1, r2
 404:	d016      	beq.n	434 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x434>
 406:	e7ff      	b.n	408 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x408>
 408:	982b      	ldr	r0, [sp, #172]	; 0xac
 40a:	9039      	str	r0, [sp, #228]	; 0xe4
 40c:	982c      	ldr	r0, [sp, #176]	; 0xb0
 40e:	903a      	str	r0, [sp, #232]	; 0xe8
 410:	a839      	add	r0, sp, #228	; 0xe4
 412:	9037      	str	r0, [sp, #220]	; 0xdc
 414:	a83a      	add	r0, sp, #232	; 0xe8
 416:	9038      	str	r0, [sp, #224]	; 0xe0
 418:	9837      	ldr	r0, [sp, #220]	; 0xdc
 41a:	903b      	str	r0, [sp, #236]	; 0xec
 41c:	9838      	ldr	r0, [sp, #224]	; 0xe0
 41e:	903c      	str	r0, [sp, #240]	; 0xf0
 420:	983b      	ldr	r0, [sp, #236]	; 0xec
 422:	f240 0100 	movw	r1, #0
 426:	f2c0 0100 	movt	r1, #0
 42a:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 42e:	9006      	str	r0, [sp, #24]
 430:	9105      	str	r1, [sp, #20]
 432:	e000      	b.n	436 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x436>
 434:	e028      	b.n	488 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x488>
 436:	983c      	ldr	r0, [sp, #240]	; 0xf0
 438:	f240 0100 	movw	r1, #0
 43c:	f2c0 0100 	movt	r1, #0
 440:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 444:	9004      	str	r0, [sp, #16]
 446:	9103      	str	r1, [sp, #12]
 448:	e7ff      	b.n	44a <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x44a>
 44a:	9806      	ldr	r0, [sp, #24]
 44c:	9033      	str	r0, [sp, #204]	; 0xcc
 44e:	9905      	ldr	r1, [sp, #20]
 450:	9134      	str	r1, [sp, #208]	; 0xd0
 452:	9a04      	ldr	r2, [sp, #16]
 454:	9235      	str	r2, [sp, #212]	; 0xd4
 456:	9b03      	ldr	r3, [sp, #12]
 458:	9336      	str	r3, [sp, #216]	; 0xd8
 45a:	46ec      	mov	ip, sp
 45c:	f04f 0e02 	mov.w	lr, #2
 460:	f8cc e000 	str.w	lr, [ip]
 464:	f240 0100 	movw	r1, #0
 468:	f2c0 0100 	movt	r1, #0
 46c:	a82d      	add	r0, sp, #180	; 0xb4
 46e:	2203      	movs	r2, #3
 470:	ab33      	add	r3, sp, #204	; 0xcc
 472:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E>
 476:	e7ff      	b.n	2 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x2>
 478:	f240 0100 	movw	r1, #0
 47c:	f2c0 0100 	movt	r1, #0
 480:	a82d      	add	r0, sp, #180	; 0xb4
 482:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 486:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:231
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 488:	9825      	ldr	r0, [sp, #148]	; 0x94
 48a:	2104      	movs	r1, #4
 48c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 490:	9002      	str	r0, [sp, #8]
 492:	e7ff      	b.n	494 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x494>
 494:	9802      	ldr	r0, [sp, #8]
 496:	6801      	ldr	r1, [r0, #0]
 498:	913d      	str	r1, [sp, #244]	; 0xf4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:232
            let eq1 = contains_zero_byte(chunk ^ vn1);
 49a:	993d      	ldr	r1, [sp, #244]	; 0xf4
 49c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 49e:	4051      	eors	r1, r2
 4a0:	915a      	str	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4a2:	985a      	ldr	r0, [sp, #360]	; 0x168
 4a4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4a8:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 4ac:	995a      	ldr	r1, [sp, #360]	; 0x168
 4ae:	4388      	bics	r0, r1
 4b0:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4b4:	2800      	cmp	r0, #0
 4b6:	bf18      	it	ne
 4b8:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:232
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4ba:	f88d 00fb 	strb.w	r0, [sp, #251]	; 0xfb
 4be:	e7ff      	b.n	4c0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x4c0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:233
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4c0:	983d      	ldr	r0, [sp, #244]	; 0xf4
 4c2:	991e      	ldr	r1, [sp, #120]	; 0x78
 4c4:	4048      	eors	r0, r1
 4c6:	905b      	str	r0, [sp, #364]	; 0x16c
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4c8:	985b      	ldr	r0, [sp, #364]	; 0x16c
 4ca:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4ce:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 4d2:	995b      	ldr	r1, [sp, #364]	; 0x16c
 4d4:	4388      	bics	r0, r1
 4d6:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4da:	2800      	cmp	r0, #0
 4dc:	bf18      	it	ne
 4de:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:233
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4e0:	f88d 00fc 	strb.w	r0, [sp, #252]	; 0xfc
 4e4:	e7ff      	b.n	4e6 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x4e6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:234
            if eq1 || eq2 {
 4e6:	f89d 00fb 	ldrb.w	r0, [sp, #251]	; 0xfb
 4ea:	07c0      	lsls	r0, r0, #31
 4ec:	2800      	cmp	r0, #0
 4ee:	d004      	beq.n	4fa <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x4fa>
 4f0:	e7ff      	b.n	4f2 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x4f2>
 4f2:	2001      	movs	r0, #1
 4f4:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 4f8:	e004      	b.n	504 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x504>
 4fa:	f89d 00fc 	ldrb.w	r0, [sp, #252]	; 0xfc
 4fe:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 502:	e7ff      	b.n	504 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x504>
 504:	f89d 00fd 	ldrb.w	r0, [sp, #253]	; 0xfd
 508:	07c0      	lsls	r0, r0, #31
 50a:	2800      	cmp	r0, #0
 50c:	d001      	beq.n	512 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x512>
 50e:	e7ff      	b.n	510 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x510>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:235
                break;
 510:	e70b      	b.n	32a <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x32a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:237
            ptr = ptr_sub(ptr, USIZE_BYTES);
 512:	9825      	ldr	r0, [sp, #148]	; 0x94
 514:	2104      	movs	r1, #4
 516:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E>
 51a:	9001      	str	r0, [sp, #4]
 51c:	e7ff      	b.n	51e <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x51e>
 51e:	9801      	ldr	r0, [sp, #4]
 520:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 522:	e6f8      	b.n	316 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x316>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:241
}
 524:	e635      	b.n	192 <_ZN6memchr8fallback8memrchr217h2421a658863ff7a4E+0x192>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:209
    let align = USIZE_BYTES - 1;
 526:	f240 0000 	movw	r0, #0
 52a:	f2c0 0000 	movt	r0, #0
 52e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 532:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E:

00000000 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E>:
_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:208
    let confirm = |byte| byte == n1 || byte == n2;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100e 	strb.w	r1, [sp, #14]
   c:	f89d 000e 	ldrb.w	r0, [sp, #14]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d104      	bne.n	28 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E+0x28>
  1e:	e7ff      	b.n	20 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E+0x20>
  20:	2001      	movs	r0, #1
  22:	f88d 000f 	strb.w	r0, [sp, #15]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E+0x40>
  28:	f89d 000e 	ldrb.w	r0, [sp, #14]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6849      	ldr	r1, [r1, #4]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000f 	strb.w	r0, [sp, #15]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h6446620bd952a2c3E+0x40>
  40:	f89d 000f 	ldrb.w	r0, [sp, #15]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback8memrchr317he886109270308762E:

00000000 <_ZN6memchr8fallback8memrchr317he886109270308762E>:
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:244
pub fn memrchr3(n1: u8, n2: u8, n3: u8, haystack: &[u8]) -> Option<usize> {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0e8      	sub	sp, #416	; 0x1a0
   4:	f8dd c1b0 	ldr.w	ip, [sp, #432]	; 0x1b0
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	f88d 0069 	strb.w	r0, [sp, #105]	; 0x69
  14:	f88d 106a 	strb.w	r1, [sp, #106]	; 0x6a
  18:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
  1c:	931b      	str	r3, [sp, #108]	; 0x6c
  1e:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:245
    let vn1 = repeat_byte(n1);
  22:	f89d 0069 	ldrb.w	r0, [sp, #105]	; 0x69
  26:	f88d 013d 	strb.w	r0, [sp, #317]	; 0x13d
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  2a:	f89d 013d 	ldrb.w	r0, [sp, #317]	; 0x13d
  2e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  32:	fba0 0101 	umull	r0, r1, r0, r1
  36:	2900      	cmp	r1, #0
  38:	f8cd e064 	str.w	lr, [sp, #100]	; 0x64
  3c:	9418      	str	r4, [sp, #96]	; 0x60
  3e:	9517      	str	r5, [sp, #92]	; 0x5c
  40:	9616      	str	r6, [sp, #88]	; 0x58
  42:	9015      	str	r0, [sp, #84]	; 0x54
  44:	d007      	beq.n	56 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x56>
  46:	e7ff      	b.n	48 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  54:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:245
    let vn1 = repeat_byte(n1);
  56:	9815      	ldr	r0, [sp, #84]	; 0x54
  58:	901f      	str	r0, [sp, #124]	; 0x7c
  5a:	e7ff      	b.n	5c <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:246
    let vn2 = repeat_byte(n2);
  5c:	f89d 006a 	ldrb.w	r0, [sp, #106]	; 0x6a
  60:	f88d 013e 	strb.w	r0, [sp, #318]	; 0x13e
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  64:	f89d 013e 	ldrb.w	r0, [sp, #318]	; 0x13e
  68:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  6c:	fba0 0101 	umull	r0, r1, r0, r1
  70:	2900      	cmp	r1, #0
  72:	9014      	str	r0, [sp, #80]	; 0x50
  74:	d007      	beq.n	86 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x86>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x78>
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  84:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:246
    let vn2 = repeat_byte(n2);
  86:	9814      	ldr	r0, [sp, #80]	; 0x50
  88:	9020      	str	r0, [sp, #128]	; 0x80
  8a:	e7ff      	b.n	8c <_ZN6memchr8fallback8memrchr317he886109270308762E+0x8c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:247
    let vn3 = repeat_byte(n3);
  8c:	f89d 006b 	ldrb.w	r0, [sp, #107]	; 0x6b
  90:	f88d 013f 	strb.w	r0, [sp, #319]	; 0x13f
_ZN6memchr8fallback11repeat_byte17h40e742b042717e5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  94:	f89d 013f 	ldrb.w	r0, [sp, #319]	; 0x13f
  98:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  9c:	fba0 0101 	umull	r0, r1, r0, r1
  a0:	2900      	cmp	r1, #0
  a2:	9013      	str	r0, [sp, #76]	; 0x4c
  a4:	d007      	beq.n	b6 <_ZN6memchr8fallback8memrchr317he886109270308762E+0xb6>
  a6:	e7ff      	b.n	a8 <_ZN6memchr8fallback8memrchr317he886109270308762E+0xa8>
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  b4:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:247
    let vn3 = repeat_byte(n3);
  b6:	9813      	ldr	r0, [sp, #76]	; 0x4c
  b8:	9021      	str	r0, [sp, #132]	; 0x84
  ba:	e7ff      	b.n	bc <_ZN6memchr8fallback8memrchr317he886109270308762E+0xbc>
  bc:	f10d 0069 	add.w	r0, sp, #105	; 0x69
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:248
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
  c0:	9022      	str	r0, [sp, #136]	; 0x88
  c2:	f10d 006a 	add.w	r0, sp, #106	; 0x6a
  c6:	9023      	str	r0, [sp, #140]	; 0x8c
  c8:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
  cc:	9024      	str	r0, [sp, #144]	; 0x90
  ce:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:249
    let align = USIZE_BYTES - 1;
  d0:	1e41      	subs	r1, r0, #1
  d2:	2801      	cmp	r0, #1
  d4:	9112      	str	r1, [sp, #72]	; 0x48
  d6:	f0c0 8295 	bcc.w	604 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x604>
  da:	e7ff      	b.n	dc <_ZN6memchr8fallback8memrchr317he886109270308762E+0xdc>
  dc:	9812      	ldr	r0, [sp, #72]	; 0x48
  de:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:250
    let start_ptr = haystack.as_ptr();
  e0:	981b      	ldr	r0, [sp, #108]	; 0x6c
  e2:	991c      	ldr	r1, [sp, #112]	; 0x70
  e4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  e8:	9026      	str	r0, [sp, #152]	; 0x98
  ea:	e7ff      	b.n	ec <_ZN6memchr8fallback8memrchr317he886109270308762E+0xec>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:251
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ec:	981b      	ldr	r0, [sp, #108]	; 0x6c
  ee:	991c      	ldr	r1, [sp, #112]	; 0x70
  f0:	9011      	str	r0, [sp, #68]	; 0x44
  f2:	9110      	str	r1, [sp, #64]	; 0x40
  f4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  f8:	900f      	str	r0, [sp, #60]	; 0x3c
  fa:	e7ff      	b.n	fc <_ZN6memchr8fallback8memrchr317he886109270308762E+0xfc>
  fc:	980f      	ldr	r0, [sp, #60]	; 0x3c
  fe:	9028      	str	r0, [sp, #160]	; 0xa0
 100:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 102:	9811      	ldr	r0, [sp, #68]	; 0x44
 104:	9910      	ldr	r1, [sp, #64]	; 0x40
 106:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h930124893c469381E>
 10a:	900e      	str	r0, [sp, #56]	; 0x38
 10c:	910d      	str	r1, [sp, #52]	; 0x34
 10e:	e7ff      	b.n	110 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x110>
 110:	980e      	ldr	r0, [sp, #56]	; 0x38
 112:	990d      	ldr	r1, [sp, #52]	; 0x34
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
 118:	9027      	str	r0, [sp, #156]	; 0x9c
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback8memrchr317he886109270308762E+0x11c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:252
    let mut ptr = end_ptr;
 11c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 11e:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:255
        if haystack.len() < USIZE_BYTES {
 120:	981b      	ldr	r0, [sp, #108]	; 0x6c
 122:	991c      	ldr	r1, [sp, #112]	; 0x70
 124:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
 128:	900c      	str	r0, [sp, #48]	; 0x30
 12a:	e7ff      	b.n	12c <_ZN6memchr8fallback8memrchr317he886109270308762E+0x12c>
 12c:	980c      	ldr	r0, [sp, #48]	; 0x30
 12e:	2803      	cmp	r0, #3
 130:	d857      	bhi.n	1e2 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1e2>
 132:	e7ff      	b.n	134 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x134>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 134:	9826      	ldr	r0, [sp, #152]	; 0x98
 136:	9927      	ldr	r1, [sp, #156]	; 0x9c
 138:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 13a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 13c:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 140:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 144:	f8cd e0b0 	str.w	lr, [sp, #176]	; 0xb0
 148:	f8cd c0ac 	str.w	ip, [sp, #172]	; 0xac
 14c:	932a      	str	r3, [sp, #168]	; 0xa8
 14e:	9050      	str	r0, [sp, #320]	; 0x140
 150:	9151      	str	r1, [sp, #324]	; 0x144
 152:	9252      	str	r2, [sp, #328]	; 0x148
_ZN6memchr8fallback14reverse_search17h1da551c9f85be73aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 154:	9850      	ldr	r0, [sp, #320]	; 0x140
 156:	9952      	ldr	r1, [sp, #328]	; 0x148
 158:	4288      	cmp	r0, r1
 15a:	d907      	bls.n	16c <_ZN6memchr8fallback8memrchr317he886109270308762E+0x16c>
 15c:	e7ff      	b.n	15e <_ZN6memchr8fallback8memrchr317he886109270308762E+0x15e>
 15e:	f240 0000 	movw	r0, #0
 162:	f2c0 0000 	movt	r0, #0
 166:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 16a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 16c:	9852      	ldr	r0, [sp, #328]	; 0x148
 16e:	9951      	ldr	r1, [sp, #324]	; 0x144
 170:	4288      	cmp	r0, r1
 172:	d907      	bls.n	184 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x184>
 174:	e7ff      	b.n	176 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x176>
 176:	f240 0000 	movw	r0, #0
 17a:	f2c0 0000 	movt	r0, #0
 17e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 182:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 184:	e7ff      	b.n	186 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x186>
 186:	9852      	ldr	r0, [sp, #328]	; 0x148
 188:	9950      	ldr	r1, [sp, #320]	; 0x140
 18a:	4288      	cmp	r0, r1
 18c:	d803      	bhi.n	196 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x196>
 18e:	e7ff      	b.n	190 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x190>
 190:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 192:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 194:	e01a      	b.n	1cc <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1cc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 196:	9852      	ldr	r0, [sp, #328]	; 0x148
 198:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 19c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 1a0:	9052      	str	r0, [sp, #328]	; 0x148
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 1a2:	9852      	ldr	r0, [sp, #328]	; 0x148
 1a4:	7800      	ldrb	r0, [r0, #0]
 1a6:	f88d 0157 	strb.w	r0, [sp, #343]	; 0x157
 1aa:	f89d 1157 	ldrb.w	r1, [sp, #343]	; 0x157
 1ae:	a82a      	add	r0, sp, #168	; 0xa8
 1b0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 1b4:	2800      	cmp	r0, #0
 1b6:	d008      	beq.n	1ca <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1ca>
 1b8:	e7ff      	b.n	1ba <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1ba>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 1ba:	9852      	ldr	r0, [sp, #328]	; 0x148
 1bc:	9950      	ldr	r1, [sp, #320]	; 0x140
 1be:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 1c2:	9054      	str	r0, [sp, #336]	; 0x150
 1c4:	2001      	movs	r0, #1
 1c6:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 1c8:	e000      	b.n	1cc <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1cc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 1ca:	e7dc      	b.n	186 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 1cc:	9853      	ldr	r0, [sp, #332]	; 0x14c
 1ce:	9954      	ldr	r1, [sp, #336]	; 0x150
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1d0:	911e      	str	r1, [sp, #120]	; 0x78
 1d2:	901d      	str	r0, [sp, #116]	; 0x74
 1d4:	e7ff      	b.n	1d6 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1d6>
 1d6:	e003      	b.n	1e0 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1e0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:283
}
 1d8:	981d      	ldr	r0, [sp, #116]	; 0x74
 1da:	991e      	ldr	r1, [sp, #120]	; 0x78
 1dc:	b068      	add	sp, #416	; 0x1a0
 1de:	bd70      	pop	{r4, r5, r6, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1e0:	e7fa      	b.n	1d8 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1d8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:259
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 1e2:	9829      	ldr	r0, [sp, #164]	; 0xa4
 1e4:	2104      	movs	r1, #4
 1e6:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 1ea:	900b      	str	r0, [sp, #44]	; 0x2c
 1ec:	e7ff      	b.n	1ee <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1ee>
 1ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1f0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 1f4:	902d      	str	r0, [sp, #180]	; 0xb4
 1f6:	e7ff      	b.n	1f8 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1f8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:260
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1f8:	982d      	ldr	r0, [sp, #180]	; 0xb4
 1fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1fc:	4048      	eors	r0, r1
 1fe:	9056      	str	r0, [sp, #344]	; 0x158
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 200:	9856      	ldr	r0, [sp, #344]	; 0x158
 202:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 206:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 20a:	9956      	ldr	r1, [sp, #344]	; 0x158
 20c:	4388      	bics	r0, r1
 20e:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 212:	2800      	cmp	r0, #0
 214:	bf18      	it	ne
 216:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:260
        let eq1 = contains_zero_byte(chunk ^ vn1);
 218:	f88d 00bb 	strb.w	r0, [sp, #187]	; 0xbb
 21c:	e7ff      	b.n	21e <_ZN6memchr8fallback8memrchr317he886109270308762E+0x21e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:261
        let eq2 = contains_zero_byte(chunk ^ vn2);
 21e:	982d      	ldr	r0, [sp, #180]	; 0xb4
 220:	9920      	ldr	r1, [sp, #128]	; 0x80
 222:	4048      	eors	r0, r1
 224:	9057      	str	r0, [sp, #348]	; 0x15c
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 226:	9857      	ldr	r0, [sp, #348]	; 0x15c
 228:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 22c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 230:	9957      	ldr	r1, [sp, #348]	; 0x15c
 232:	4388      	bics	r0, r1
 234:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 238:	2800      	cmp	r0, #0
 23a:	bf18      	it	ne
 23c:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:261
        let eq2 = contains_zero_byte(chunk ^ vn2);
 23e:	f88d 00bc 	strb.w	r0, [sp, #188]	; 0xbc
 242:	e7ff      	b.n	244 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x244>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:262
        let eq3 = contains_zero_byte(chunk ^ vn3);
 244:	982d      	ldr	r0, [sp, #180]	; 0xb4
 246:	9921      	ldr	r1, [sp, #132]	; 0x84
 248:	4048      	eors	r0, r1
 24a:	9058      	str	r0, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 24c:	9858      	ldr	r0, [sp, #352]	; 0x160
 24e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 252:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 256:	9958      	ldr	r1, [sp, #352]	; 0x160
 258:	4388      	bics	r0, r1
 25a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 25e:	2800      	cmp	r0, #0
 260:	bf18      	it	ne
 262:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:262
        let eq3 = contains_zero_byte(chunk ^ vn3);
 264:	f88d 00bd 	strb.w	r0, [sp, #189]	; 0xbd
 268:	e7ff      	b.n	26a <_ZN6memchr8fallback8memrchr317he886109270308762E+0x26a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:263
        if eq1 || eq2 || eq3 {
 26a:	f89d 00bb 	ldrb.w	r0, [sp, #187]	; 0xbb
 26e:	07c0      	lsls	r0, r0, #31
 270:	2800      	cmp	r0, #0
 272:	d10f      	bne.n	294 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x294>
 274:	e012      	b.n	29c <_ZN6memchr8fallback8memrchr317he886109270308762E+0x29c>
 276:	2001      	movs	r0, #1
 278:	f88d 00be 	strb.w	r0, [sp, #190]	; 0xbe
 27c:	e004      	b.n	288 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x288>
 27e:	f89d 00bd 	ldrb.w	r0, [sp, #189]	; 0xbd
 282:	f88d 00be 	strb.w	r0, [sp, #190]	; 0xbe
 286:	e7ff      	b.n	288 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x288>
 288:	f89d 00be 	ldrb.w	r0, [sp, #190]	; 0xbe
 28c:	07c0      	lsls	r0, r0, #31
 28e:	2800      	cmp	r0, #0
 290:	d10f      	bne.n	2b2 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x2b2>
 292:	e060      	b.n	356 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x356>
 294:	2001      	movs	r0, #1
 296:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 29a:	e004      	b.n	2a6 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x2a6>
 29c:	f89d 00bc 	ldrb.w	r0, [sp, #188]	; 0xbc
 2a0:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 2a4:	e7ff      	b.n	2a6 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x2a6>
 2a6:	f89d 00bf 	ldrb.w	r0, [sp, #191]	; 0xbf
 2aa:	07c0      	lsls	r0, r0, #31
 2ac:	2800      	cmp	r0, #0
 2ae:	d1e2      	bne.n	276 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x276>
 2b0:	e7e5      	b.n	27e <_ZN6memchr8fallback8memrchr317he886109270308762E+0x27e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 2b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 2b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 2b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 2ba:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 2be:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 2c2:	f8cd e0c8 	str.w	lr, [sp, #200]	; 0xc8
 2c6:	f8cd c0c4 	str.w	ip, [sp, #196]	; 0xc4
 2ca:	9330      	str	r3, [sp, #192]	; 0xc0
 2cc:	9059      	str	r0, [sp, #356]	; 0x164
 2ce:	915a      	str	r1, [sp, #360]	; 0x168
 2d0:	925b      	str	r2, [sp, #364]	; 0x16c
_ZN6memchr8fallback14reverse_search17h1da551c9f85be73aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 2d2:	9859      	ldr	r0, [sp, #356]	; 0x164
 2d4:	995b      	ldr	r1, [sp, #364]	; 0x16c
 2d6:	4288      	cmp	r0, r1
 2d8:	d907      	bls.n	2ea <_ZN6memchr8fallback8memrchr317he886109270308762E+0x2ea>
 2da:	e7ff      	b.n	2dc <_ZN6memchr8fallback8memrchr317he886109270308762E+0x2dc>
 2dc:	f240 0000 	movw	r0, #0
 2e0:	f2c0 0000 	movt	r0, #0
 2e4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 2e8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 2ea:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2ec:	995a      	ldr	r1, [sp, #360]	; 0x168
 2ee:	4288      	cmp	r0, r1
 2f0:	d907      	bls.n	302 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x302>
 2f2:	e7ff      	b.n	2f4 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x2f4>
 2f4:	f240 0000 	movw	r0, #0
 2f8:	f2c0 0000 	movt	r0, #0
 2fc:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 300:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 302:	e7ff      	b.n	304 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x304>
 304:	985b      	ldr	r0, [sp, #364]	; 0x16c
 306:	9959      	ldr	r1, [sp, #356]	; 0x164
 308:	4288      	cmp	r0, r1
 30a:	d803      	bhi.n	314 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x314>
 30c:	e7ff      	b.n	30e <_ZN6memchr8fallback8memrchr317he886109270308762E+0x30e>
 30e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 310:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 312:	e01a      	b.n	34a <_ZN6memchr8fallback8memrchr317he886109270308762E+0x34a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 314:	985b      	ldr	r0, [sp, #364]	; 0x16c
 316:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 31a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 31e:	905b      	str	r0, [sp, #364]	; 0x16c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 320:	985b      	ldr	r0, [sp, #364]	; 0x16c
 322:	7800      	ldrb	r0, [r0, #0]
 324:	f88d 017b 	strb.w	r0, [sp, #379]	; 0x17b
 328:	f89d 117b 	ldrb.w	r1, [sp, #379]	; 0x17b
 32c:	a830      	add	r0, sp, #192	; 0xc0
 32e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 332:	2800      	cmp	r0, #0
 334:	d008      	beq.n	348 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x348>
 336:	e7ff      	b.n	338 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x338>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 338:	985b      	ldr	r0, [sp, #364]	; 0x16c
 33a:	9959      	ldr	r1, [sp, #356]	; 0x164
 33c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 340:	905d      	str	r0, [sp, #372]	; 0x174
 342:	2001      	movs	r0, #1
 344:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 346:	e000      	b.n	34a <_ZN6memchr8fallback8memrchr317he886109270308762E+0x34a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 348:	e7dc      	b.n	304 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x304>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 34a:	985c      	ldr	r0, [sp, #368]	; 0x170
 34c:	995d      	ldr	r1, [sp, #372]	; 0x174
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 34e:	911e      	str	r1, [sp, #120]	; 0x78
 350:	901d      	str	r0, [sp, #116]	; 0x74
 352:	e7ff      	b.n	354 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x354>
 354:	e744      	b.n	1e0 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1e0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:267
        ptr = (end_ptr as usize & !align) as *const u8;
 356:	9827      	ldr	r0, [sp, #156]	; 0x9c
 358:	9925      	ldr	r1, [sp, #148]	; 0x94
 35a:	4388      	bics	r0, r1
 35c:	9029      	str	r0, [sp, #164]	; 0xa4
 35e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:268
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 360:	2800      	cmp	r0, #0
 362:	d120      	bne.n	3a6 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x3a6>
 364:	e7ff      	b.n	366 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x366>
 366:	9826      	ldr	r0, [sp, #152]	; 0x98
 368:	9929      	ldr	r1, [sp, #164]	; 0xa4
 36a:	4288      	cmp	r0, r1
 36c:	d904      	bls.n	378 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x378>
 36e:	e7ff      	b.n	370 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x370>
 370:	2000      	movs	r0, #0
 372:	f88d 00cf 	strb.w	r0, [sp, #207]	; 0xcf
 376:	e008      	b.n	38a <_ZN6memchr8fallback8memrchr317he886109270308762E+0x38a>
 378:	9829      	ldr	r0, [sp, #164]	; 0xa4
 37a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 37c:	2200      	movs	r2, #0
 37e:	4288      	cmp	r0, r1
 380:	bf98      	it	ls
 382:	2201      	movls	r2, #1
 384:	f88d 20cf 	strb.w	r2, [sp, #207]	; 0xcf
 388:	e7ff      	b.n	38a <_ZN6memchr8fallback8memrchr317he886109270308762E+0x38a>
 38a:	f89d 00cf 	ldrb.w	r0, [sp, #207]	; 0xcf
 38e:	07c0      	lsls	r0, r0, #31
 390:	2800      	cmp	r0, #0
 392:	d107      	bne.n	3a4 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x3a4>
 394:	e7ff      	b.n	396 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x396>
 396:	f240 0000 	movw	r0, #0
 39a:	f2c0 0000 	movt	r0, #0
 39e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 3a2:	defe      	udf	#254	; 0xfe
 3a4:	e7ff      	b.n	3a6 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x3a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 3a6:	e7ff      	b.n	3a8 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x3a8>
 3a8:	9829      	ldr	r0, [sp, #164]	; 0xa4
 3aa:	9926      	ldr	r1, [sp, #152]	; 0x98
 3ac:	2204      	movs	r2, #4
 3ae:	900a      	str	r0, [sp, #40]	; 0x28
 3b0:	4608      	mov	r0, r1
 3b2:	4611      	mov	r1, r2
 3b4:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 3b8:	9009      	str	r0, [sp, #36]	; 0x24
 3ba:	e050      	b.n	45e <_ZN6memchr8fallback8memrchr317he886109270308762E+0x45e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:281
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 3bc:	9826      	ldr	r0, [sp, #152]	; 0x98
 3be:	9927      	ldr	r1, [sp, #156]	; 0x9c
 3c0:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 3c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 3c4:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 3c8:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 3cc:	f8cd e138 	str.w	lr, [sp, #312]	; 0x138
 3d0:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 3d4:	934c      	str	r3, [sp, #304]	; 0x130
 3d6:	905f      	str	r0, [sp, #380]	; 0x17c
 3d8:	9160      	str	r1, [sp, #384]	; 0x180
 3da:	9261      	str	r2, [sp, #388]	; 0x184
_ZN6memchr8fallback14reverse_search17h1da551c9f85be73aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 3dc:	985f      	ldr	r0, [sp, #380]	; 0x17c
 3de:	9961      	ldr	r1, [sp, #388]	; 0x184
 3e0:	4288      	cmp	r0, r1
 3e2:	d907      	bls.n	3f4 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x3f4>
 3e4:	e7ff      	b.n	3e6 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x3e6>
 3e6:	f240 0000 	movw	r0, #0
 3ea:	f2c0 0000 	movt	r0, #0
 3ee:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 3f2:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 3f4:	9861      	ldr	r0, [sp, #388]	; 0x184
 3f6:	9960      	ldr	r1, [sp, #384]	; 0x180
 3f8:	4288      	cmp	r0, r1
 3fa:	d907      	bls.n	40c <_ZN6memchr8fallback8memrchr317he886109270308762E+0x40c>
 3fc:	e7ff      	b.n	3fe <_ZN6memchr8fallback8memrchr317he886109270308762E+0x3fe>
 3fe:	f240 0000 	movw	r0, #0
 402:	f2c0 0000 	movt	r0, #0
 406:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 40a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 40c:	e7ff      	b.n	40e <_ZN6memchr8fallback8memrchr317he886109270308762E+0x40e>
 40e:	9861      	ldr	r0, [sp, #388]	; 0x184
 410:	995f      	ldr	r1, [sp, #380]	; 0x17c
 412:	4288      	cmp	r0, r1
 414:	d803      	bhi.n	41e <_ZN6memchr8fallback8memrchr317he886109270308762E+0x41e>
 416:	e7ff      	b.n	418 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x418>
 418:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 41a:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 41c:	e01a      	b.n	454 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x454>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 41e:	9861      	ldr	r0, [sp, #388]	; 0x184
 420:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 424:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
 428:	9061      	str	r0, [sp, #388]	; 0x184
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 42a:	9861      	ldr	r0, [sp, #388]	; 0x184
 42c:	7800      	ldrb	r0, [r0, #0]
 42e:	f88d 0193 	strb.w	r0, [sp, #403]	; 0x193
 432:	f89d 1193 	ldrb.w	r1, [sp, #403]	; 0x193
 436:	a84c      	add	r0, sp, #304	; 0x130
 438:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 43c:	2800      	cmp	r0, #0
 43e:	d008      	beq.n	452 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x452>
 440:	e7ff      	b.n	442 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x442>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 442:	9861      	ldr	r0, [sp, #388]	; 0x184
 444:	995f      	ldr	r1, [sp, #380]	; 0x17c
 446:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 44a:	9063      	str	r0, [sp, #396]	; 0x18c
 44c:	2001      	movs	r0, #1
 44e:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 450:	e000      	b.n	454 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x454>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 452:	e7dc      	b.n	40e <_ZN6memchr8fallback8memrchr317he886109270308762E+0x40e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 454:	9862      	ldr	r0, [sp, #392]	; 0x188
 456:	9963      	ldr	r1, [sp, #396]	; 0x18c
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:281
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 458:	911e      	str	r1, [sp, #120]	; 0x78
 45a:	901d      	str	r0, [sp, #116]	; 0x74
 45c:	e0d1      	b.n	602 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x602>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 45e:	980a      	ldr	r0, [sp, #40]	; 0x28
 460:	9909      	ldr	r1, [sp, #36]	; 0x24
 462:	4288      	cmp	r0, r1
 464:	d3aa      	bcc.n	3bc <_ZN6memchr8fallback8memrchr317he886109270308762E+0x3bc>
 466:	e7ff      	b.n	468 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x468>
 468:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:270
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 46a:	2800      	cmp	r0, #0
 46c:	d159      	bne.n	522 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x522>
 46e:	e7ff      	b.n	470 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x470>
 470:	9829      	ldr	r0, [sp, #164]	; 0xa4
 472:	9008      	str	r0, [sp, #32]
 474:	e7ff      	b.n	476 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x476>
 476:	9808      	ldr	r0, [sp, #32]
 478:	f000 0103 	and.w	r1, r0, #3
 47c:	9136      	str	r1, [sp, #216]	; 0xd8
 47e:	f240 0100 	movw	r1, #0
 482:	f2c0 0100 	movt	r1, #0
 486:	9134      	str	r1, [sp, #208]	; 0xd0
 488:	a936      	add	r1, sp, #216	; 0xd8
 48a:	9135      	str	r1, [sp, #212]	; 0xd4
 48c:	9934      	ldr	r1, [sp, #208]	; 0xd0
 48e:	9137      	str	r1, [sp, #220]	; 0xdc
 490:	9935      	ldr	r1, [sp, #212]	; 0xd4
 492:	9138      	str	r1, [sp, #224]	; 0xe0
 494:	9937      	ldr	r1, [sp, #220]	; 0xdc
 496:	6809      	ldr	r1, [r1, #0]
 498:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 49a:	6812      	ldr	r2, [r2, #0]
 49c:	4291      	cmp	r1, r2
 49e:	d016      	beq.n	4ce <_ZN6memchr8fallback8memrchr317he886109270308762E+0x4ce>
 4a0:	e7ff      	b.n	4a2 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x4a2>
 4a2:	9837      	ldr	r0, [sp, #220]	; 0xdc
 4a4:	9045      	str	r0, [sp, #276]	; 0x114
 4a6:	9838      	ldr	r0, [sp, #224]	; 0xe0
 4a8:	9046      	str	r0, [sp, #280]	; 0x118
 4aa:	a845      	add	r0, sp, #276	; 0x114
 4ac:	9043      	str	r0, [sp, #268]	; 0x10c
 4ae:	a846      	add	r0, sp, #280	; 0x118
 4b0:	9044      	str	r0, [sp, #272]	; 0x110
 4b2:	9843      	ldr	r0, [sp, #268]	; 0x10c
 4b4:	9047      	str	r0, [sp, #284]	; 0x11c
 4b6:	9844      	ldr	r0, [sp, #272]	; 0x110
 4b8:	9048      	str	r0, [sp, #288]	; 0x120
 4ba:	9847      	ldr	r0, [sp, #284]	; 0x11c
 4bc:	f240 0100 	movw	r1, #0
 4c0:	f2c0 0100 	movt	r1, #0
 4c4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 4c8:	9007      	str	r0, [sp, #28]
 4ca:	9106      	str	r1, [sp, #24]
 4cc:	e000      	b.n	4d0 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x4d0>
 4ce:	e028      	b.n	522 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x522>
 4d0:	9848      	ldr	r0, [sp, #288]	; 0x120
 4d2:	f240 0100 	movw	r1, #0
 4d6:	f2c0 0100 	movt	r1, #0
 4da:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h628c16b5e4722769E>
 4de:	9005      	str	r0, [sp, #20]
 4e0:	9104      	str	r1, [sp, #16]
 4e2:	e7ff      	b.n	4e4 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x4e4>
 4e4:	9807      	ldr	r0, [sp, #28]
 4e6:	903f      	str	r0, [sp, #252]	; 0xfc
 4e8:	9906      	ldr	r1, [sp, #24]
 4ea:	9140      	str	r1, [sp, #256]	; 0x100
 4ec:	9a05      	ldr	r2, [sp, #20]
 4ee:	9241      	str	r2, [sp, #260]	; 0x104
 4f0:	9b04      	ldr	r3, [sp, #16]
 4f2:	9342      	str	r3, [sp, #264]	; 0x108
 4f4:	46ec      	mov	ip, sp
 4f6:	f04f 0e02 	mov.w	lr, #2
 4fa:	f8cc e000 	str.w	lr, [ip]
 4fe:	f240 0100 	movw	r1, #0
 502:	f2c0 0100 	movt	r1, #0
 506:	a839      	add	r0, sp, #228	; 0xe4
 508:	2203      	movs	r2, #3
 50a:	ab3f      	add	r3, sp, #252	; 0xfc
 50c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117hbd9a63b97626f7f0E>
 510:	e7ff      	b.n	2 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x2>
 512:	f240 0100 	movw	r1, #0
 516:	f2c0 0100 	movt	r1, #0
 51a:	a839      	add	r0, sp, #228	; 0xe4
 51c:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 520:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:272
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 522:	9829      	ldr	r0, [sp, #164]	; 0xa4
 524:	2104      	movs	r1, #4
 526:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 52a:	9003      	str	r0, [sp, #12]
 52c:	e7ff      	b.n	52e <_ZN6memchr8fallback8memrchr317he886109270308762E+0x52e>
 52e:	9803      	ldr	r0, [sp, #12]
 530:	6801      	ldr	r1, [r0, #0]
 532:	9149      	str	r1, [sp, #292]	; 0x124
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:273
            let eq1 = contains_zero_byte(chunk ^ vn1);
 534:	9949      	ldr	r1, [sp, #292]	; 0x124
 536:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 538:	4051      	eors	r1, r2
 53a:	9165      	str	r1, [sp, #404]	; 0x194
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 53c:	9865      	ldr	r0, [sp, #404]	; 0x194
 53e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 542:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 546:	9965      	ldr	r1, [sp, #404]	; 0x194
 548:	4388      	bics	r0, r1
 54a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 54e:	2800      	cmp	r0, #0
 550:	bf18      	it	ne
 552:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:273
            let eq1 = contains_zero_byte(chunk ^ vn1);
 554:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 558:	e7ff      	b.n	55a <_ZN6memchr8fallback8memrchr317he886109270308762E+0x55a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:274
            let eq2 = contains_zero_byte(chunk ^ vn2);
 55a:	9849      	ldr	r0, [sp, #292]	; 0x124
 55c:	9920      	ldr	r1, [sp, #128]	; 0x80
 55e:	4048      	eors	r0, r1
 560:	9066      	str	r0, [sp, #408]	; 0x198
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 562:	9866      	ldr	r0, [sp, #408]	; 0x198
 564:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 568:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 56c:	9966      	ldr	r1, [sp, #408]	; 0x198
 56e:	4388      	bics	r0, r1
 570:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 574:	2800      	cmp	r0, #0
 576:	bf18      	it	ne
 578:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:274
            let eq2 = contains_zero_byte(chunk ^ vn2);
 57a:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 57e:	e7ff      	b.n	580 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x580>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:275
            let eq3 = contains_zero_byte(chunk ^ vn3);
 580:	9849      	ldr	r0, [sp, #292]	; 0x124
 582:	9921      	ldr	r1, [sp, #132]	; 0x84
 584:	4048      	eors	r0, r1
 586:	9067      	str	r0, [sp, #412]	; 0x19c
_ZN6memchr8fallback18contains_zero_byte17hea5ae355429078d7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 588:	9867      	ldr	r0, [sp, #412]	; 0x19c
 58a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 58e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>
 592:	9967      	ldr	r1, [sp, #412]	; 0x19c
 594:	4388      	bics	r0, r1
 596:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 59a:	2800      	cmp	r0, #0
 59c:	bf18      	it	ne
 59e:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317he886109270308762E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:275
            let eq3 = contains_zero_byte(chunk ^ vn3);
 5a0:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 5a4:	e7ff      	b.n	5a6 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:276
            if eq1 || eq2 || eq3 {
 5a6:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 5aa:	07c0      	lsls	r0, r0, #31
 5ac:	2800      	cmp	r0, #0
 5ae:	d10f      	bne.n	5d0 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5d0>
 5b0:	e012      	b.n	5d8 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5d8>
 5b2:	2001      	movs	r0, #1
 5b4:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5b8:	e004      	b.n	5c4 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5c4>
 5ba:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 5be:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5c2:	e7ff      	b.n	5c4 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5c4>
 5c4:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 5c8:	07c0      	lsls	r0, r0, #31
 5ca:	2800      	cmp	r0, #0
 5cc:	d10f      	bne.n	5ee <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5ee>
 5ce:	e00f      	b.n	5f0 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5f0>
 5d0:	2001      	movs	r0, #1
 5d2:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5d6:	e004      	b.n	5e2 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5e2>
 5d8:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 5dc:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5e0:	e7ff      	b.n	5e2 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5e2>
 5e2:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 5e6:	07c0      	lsls	r0, r0, #31
 5e8:	2800      	cmp	r0, #0
 5ea:	d1e2      	bne.n	5b2 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5b2>
 5ec:	e7e5      	b.n	5ba <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5ba>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:277
                break;
 5ee:	e6e5      	b.n	3bc <_ZN6memchr8fallback8memrchr317he886109270308762E+0x3bc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:279
            ptr = ptr_sub(ptr, USIZE_BYTES);
 5f0:	9829      	ldr	r0, [sp, #164]	; 0xa4
 5f2:	2104      	movs	r1, #4
 5f4:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317he886109270308762E>
 5f8:	9002      	str	r0, [sp, #8]
 5fa:	e7ff      	b.n	5fc <_ZN6memchr8fallback8memrchr317he886109270308762E+0x5fc>
 5fc:	9802      	ldr	r0, [sp, #8]
 5fe:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 600:	e6d2      	b.n	3a8 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x3a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:283
}
 602:	e5e9      	b.n	1d8 <_ZN6memchr8fallback8memrchr317he886109270308762E+0x1d8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:249
    let align = USIZE_BYTES - 1;
 604:	f240 0000 	movw	r0, #0
 608:	f2c0 0000 	movt	r0, #0
 60c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 610:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE:

00000000 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE>:
_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:248
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100d 	strb.w	r1, [sp, #13]
   c:	f89d 000d 	ldrb.w	r0, [sp, #13]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d014      	beq.n	48 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE+0x48>
  1e:	e017      	b.n	50 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE+0x50>
  20:	2001      	movs	r0, #1
  22:	f88d 000e 	strb.w	r0, [sp, #14]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE+0x40>
  28:	f89d 000d 	ldrb.w	r0, [sp, #13]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6889      	ldr	r1, [r1, #8]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000e 	strb.w	r0, [sp, #14]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE+0x40>
  40:	f89d 000e 	ldrb.w	r0, [sp, #14]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr
  48:	2001      	movs	r0, #1
  4a:	f88d 000f 	strb.w	r0, [sp, #15]
  4e:	e00b      	b.n	68 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE+0x68>
  50:	f89d 000d 	ldrb.w	r0, [sp, #13]
  54:	9902      	ldr	r1, [sp, #8]
  56:	6849      	ldr	r1, [r1, #4]
  58:	7809      	ldrb	r1, [r1, #0]
  5a:	1a40      	subs	r0, r0, r1
  5c:	fab0 f080 	clz	r0, r0
  60:	0940      	lsrs	r0, r0, #5
  62:	f88d 000f 	strb.w	r0, [sp, #15]
  66:	e7ff      	b.n	68 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE+0x68>
  68:	f89d 000f 	ldrb.w	r0, [sp, #15]
  6c:	07c0      	lsls	r0, r0, #31
  6e:	2800      	cmp	r0, #0
  70:	d1d6      	bne.n	20 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE+0x20>
  72:	e7d9      	b.n	28 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h845a36bf99ef4acaE+0x28>

Disassembly of section .text._ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE:

00000000 <_ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE>:
_ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:324

/// Increment the given pointer by the given amount.
unsafe fn ptr_add(ptr: *const u8, amt: usize) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:325
    debug_assert!(amt < ::core::isize::MAX as usize);
   e:	2800      	cmp	r0, #0
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	d10e      	bne.n	34 <_ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE+0x34>
  16:	e7ff      	b.n	18 <_ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE+0x18>
  18:	9805      	ldr	r0, [sp, #20]
  1a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  1e:	4288      	cmp	r0, r1
  20:	d307      	bcc.n	32 <_ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE+0x32>
  22:	e7ff      	b.n	24 <_ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE+0x24>
  24:	f240 0000 	movw	r0, #0
  28:	f2c0 0000 	movt	r0, #0
  2c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  30:	defe      	udf	#254	; 0xfe
  32:	e7ff      	b.n	34 <_ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE+0x34>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:326
    ptr.offset(amt as isize)
  34:	9804      	ldr	r0, [sp, #16]
  36:	9905      	ldr	r1, [sp, #20]
  38:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
  3c:	9001      	str	r0, [sp, #4]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7ptr_add17hbd0118d5c8e44cdfE+0x40>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:327
}
  40:	9801      	ldr	r0, [sp, #4]
  42:	b006      	add	sp, #24
  44:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E:

00000000 <_ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E>:
_ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:330

/// Decrement the given pointer by the given amount.
unsafe fn ptr_sub(ptr: *const u8, amt: usize) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:331
    debug_assert!(amt < ::core::isize::MAX as usize);
   e:	2800      	cmp	r0, #0
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	d10e      	bne.n	34 <_ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E+0x34>
  16:	e7ff      	b.n	18 <_ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E+0x18>
  18:	9807      	ldr	r0, [sp, #28]
  1a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  1e:	4288      	cmp	r0, r1
  20:	d307      	bcc.n	32 <_ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E+0x32>
  22:	e7ff      	b.n	24 <_ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E+0x24>
  24:	f240 0000 	movw	r0, #0
  28:	f2c0 0000 	movt	r0, #0
  2c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  30:	defe      	udf	#254	; 0xfe
  32:	e7ff      	b.n	34 <_ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E+0x34>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:332
    ptr.offset((amt as isize).wrapping_neg())
  34:	9806      	ldr	r0, [sp, #24]
  36:	9907      	ldr	r1, [sp, #28]
  38:	9003      	str	r0, [sp, #12]
  3a:	4608      	mov	r0, r1
  3c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E>
  40:	9002      	str	r0, [sp, #8]
  42:	e7ff      	b.n	44 <_ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E+0x44>
  44:	9803      	ldr	r0, [sp, #12]
  46:	9902      	ldr	r1, [sp, #8]
  48:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h5a4ad401428645bdE>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <_ZN6memchr8fallback7ptr_sub17h66d832aa4123f932E+0x50>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:333
}
  50:	9801      	ldr	r0, [sp, #4]
  52:	b008      	add	sp, #32
  54:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback20read_unaligned_usize17ha0af3fa7ab5e4e2dE:

00000000 <_ZN6memchr8fallback20read_unaligned_usize17ha0af3fa7ab5e4e2dE>:
_ZN6memchr8fallback20read_unaligned_usize17ha0af3fa7ab5e4e2dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:335

unsafe fn read_unaligned_usize(ptr: *const u8) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
   8:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:336
    let mut n: usize = 0;
   a:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:337
    ptr::copy_nonoverlapping(ptr, &mut n as *mut _ as *mut u8, USIZE_BYTES);
   c:	9802      	ldr	r0, [sp, #8]
   e:	aa03      	add	r2, sp, #12
  10:	2304      	movs	r3, #4
  12:	9101      	str	r1, [sp, #4]
  14:	4611      	mov	r1, r2
  16:	461a      	mov	r2, r3
  18:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17hdfcf36eef1907770E>
  1c:	e7ff      	b.n	1e <_ZN6memchr8fallback20read_unaligned_usize17ha0af3fa7ab5e4e2dE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:338
    n
  1e:	9803      	ldr	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:339
}
  20:	b004      	add	sp, #16
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback3sub17hea3b146ad8f312acE:

00000000 <_ZN6memchr8fallback3sub17hea3b146ad8f312acE>:
_ZN6memchr8fallback3sub17hea3b146ad8f312acE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:343

/// Subtract `b` from `a` and return the difference. `a` should be greater than
/// or equal to `b`.
fn sub(a: *const u8, b: *const u8) -> usize {
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:344
    debug_assert!(a >= b);
   c:	2800      	cmp	r0, #0
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	d10d      	bne.n	30 <_ZN6memchr8fallback3sub17hea3b146ad8f312acE+0x30>
  14:	e7ff      	b.n	16 <_ZN6memchr8fallback3sub17hea3b146ad8f312acE+0x16>
  16:	9804      	ldr	r0, [sp, #16]
  18:	9905      	ldr	r1, [sp, #20]
  1a:	4288      	cmp	r0, r1
  1c:	d207      	bcs.n	2e <_ZN6memchr8fallback3sub17hea3b146ad8f312acE+0x2e>
  1e:	e7ff      	b.n	20 <_ZN6memchr8fallback3sub17hea3b146ad8f312acE+0x20>
  20:	f240 0000 	movw	r0, #0
  24:	f2c0 0000 	movt	r0, #0
  28:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  2c:	defe      	udf	#254	; 0xfe
  2e:	e7ff      	b.n	30 <_ZN6memchr8fallback3sub17hea3b146ad8f312acE+0x30>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:345
    (a as usize) - (b as usize)
  30:	9804      	ldr	r0, [sp, #16]
  32:	9905      	ldr	r1, [sp, #20]
  34:	1a42      	subs	r2, r0, r1
  36:	4288      	cmp	r0, r1
  38:	9201      	str	r2, [sp, #4]
  3a:	d303      	bcc.n	44 <_ZN6memchr8fallback3sub17hea3b146ad8f312acE+0x44>
  3c:	e7ff      	b.n	3e <_ZN6memchr8fallback3sub17hea3b146ad8f312acE+0x3e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:346
}
  3e:	9801      	ldr	r0, [sp, #4]
  40:	b006      	add	sp, #24
  42:	4770      	bx	lr
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:345
    (a as usize) - (b as usize)
  44:	f240 0000 	movw	r0, #0
  48:	f2c0 0000 	movt	r0, #0
  4c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  50:	defe      	udf	#254	; 0xfe

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.4
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3mem7size_of17h72d2cdbf76441d9dE	00000000 .text._ZN4core3mem7size_of17h72d2cdbf76441d9dE
00000000 l    d  .text._ZN4core3mem8align_of17ha0442691d11a4186E	00000000 .text._ZN4core3mem8align_of17ha0442691d11a4186E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3mem7size_of17h72d2cdbf76441d9dE	00000012 _ZN4core3mem7size_of17h72d2cdbf76441d9dE
00000000 g     F .text._ZN4core3mem8align_of17ha0442691d11a4186E	00000012 _ZN4core3mem8align_of17ha0442691d11a4186E



Disassembly of section .text._ZN4core3mem7size_of17h72d2cdbf76441d9dE:

00000000 <_ZN4core3mem7size_of17h72d2cdbf76441d9dE>:
_ZN4core3mem7size_of17h72d2cdbf76441d9dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:235
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:236
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h72d2cdbf76441d9dE+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:237
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem8align_of17ha0442691d11a4186E:

00000000 <_ZN4core3mem8align_of17ha0442691d11a4186E>:
_ZN4core3mem8align_of17ha0442691d11a4186E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:327
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:328
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem8align_of17ha0442691d11a4186E+0xc>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:329
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.5
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000193 l       .debug_str	00000000 
00000198 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000225 l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
0000023c l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
0000026b l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000276 l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
0000028b l       .debug_str	00000000 
000002a4 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
0000032d l       .debug_str	00000000 
0000034a l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000356 l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b2 l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003c2 l       .debug_str	00000000 
000003db l       .debug_str	00000000 
000003e5 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E	00000000 .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7160b6abac7a3a12E
00000000 g     F .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E	00000072 .hidden _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$usize$GT$3fmt17h27565ff90d14f5eeE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E



Disassembly of section .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E:

00000000 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E>:
_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x34>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x58>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$usize$GT$3fmt17h27565ff90d14f5eeE>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7160b6abac7a3a12E>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h600d211ed6a167a1E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.6
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE	00000000 .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE	00000096 _ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE



Disassembly of section .text._ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE:

00000000 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE>:
_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:367
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
  10:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  12:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  16:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  1a:	2001      	movs	r0, #1
  1c:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  20:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  24:	9804      	ldr	r0, [sp, #16]
  26:	2800      	cmp	r0, #0
  28:	9303      	str	r3, [sp, #12]
  2a:	f8cd c008 	str.w	ip, [sp, #8]
  2e:	f8cd e004 	str.w	lr, [sp, #4]
  32:	9000      	str	r0, [sp, #0]
  34:	d00d      	beq.n	52 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x52>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x38>
  38:	9800      	ldr	r0, [sp, #0]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x40>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:369
  44:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9008      	str	r0, [sp, #32]
  4c:	9808      	ldr	r0, [sp, #32]
  4e:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  50:	e005      	b.n	5e <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x5e>
  52:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:370
  54:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  58:	9806      	ldr	r0, [sp, #24]
  5a:	9007      	str	r0, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:368
  5c:	e7ff      	b.n	5e <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x5e>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:372
  5e:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d104      	bne.n	72 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x72>
  68:	e7ff      	b.n	6a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x6a>
  6a:	9804      	ldr	r0, [sp, #16]
  6c:	2801      	cmp	r0, #1
  6e:	d007      	beq.n	80 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x80>
  70:	e010      	b.n	94 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x94>
  72:	2000      	movs	r0, #0
  74:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  78:	e7f7      	b.n	6a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x6a>
  7a:	9807      	ldr	r0, [sp, #28]
  7c:	b00a      	add	sp, #40	; 0x28
  7e:	bd80      	pop	{r7, pc}
  80:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  84:	07c0      	lsls	r0, r0, #31
  86:	2800      	cmp	r0, #0
  88:	d0f7      	beq.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x7a>
  8a:	e7ff      	b.n	8c <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x8c>
  8c:	2000      	movs	r0, #0
  8e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  92:	e7f2      	b.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x7a>
  94:	e7f1      	b.n	7a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE+0x7a>

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.7
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17hb8d7d8038d5b37deE	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17hb8d7d8038d5b37deE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17hb8d7d8038d5b37deE	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17hb8d7d8038d5b37deE



Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17hb8d7d8038d5b37deE:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17hb8d7d8038d5b37deE>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17hb8d7d8038d5b37deE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/cmp.rs:976
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf98      	it	ls
  1a:	f04f 0c01 	movls.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.8
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002b5 l       .debug_str	00000000 
000002bc l       .debug_str	00000000 
000002c0 l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
000002cb l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
000002e0 l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
00000335 l       .debug_str	00000000 
0000037f l       .debug_str	00000000 
0000038e l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003e9 l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
0000043b l       .debug_str	00000000 
00000445 l       .debug_str	00000000 
0000044a l       .debug_str	00000000 
0000044e l       .debug_str	00000000 
00000450 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h72324a2ba435726eE	00000022 _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h72324a2ba435726eE
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE	00000044 _ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3ba32700c06457e9E	00000006 _ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3ba32700c06457e9E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E	00000050 _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h96ad942fb5f75888E	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h96ad942fb5f75888E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h946497789632e480E	00000006 _ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h946497789632e480E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h72324a2ba435726eE	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h72324a2ba435726eE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3ba32700c06457e9E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3ba32700c06457e9E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h96ad942fb5f75888E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h96ad942fb5f75888E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h946497789632e480E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h946497789632e480E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E	0000001c .hidden _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE	00000022 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE	0000003a .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h72324a2ba435726eE:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h72324a2ba435726eE>:
_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h72324a2ba435726eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1117
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1118
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h72324a2ba435726eE+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1119
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E>:
_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1306
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1307
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E>
  10:	9101      	str	r1, [sp, #4]
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h85c39f3d205807c2E+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1308
  16:	9800      	ldr	r0, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE>:
_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1680
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1681
   8:	9805      	ldr	r0, [sp, #20]
   a:	43c0      	mvns	r0, r0
   c:	2201      	movs	r2, #1
   e:	9104      	str	r1, [sp, #16]
  10:	4611      	mov	r1, r2
  12:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE>
  16:	9003      	str	r0, [sp, #12]
  18:	e7ff      	b.n	1a <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE+0x1a>
  1a:	9805      	ldr	r0, [sp, #20]
  1c:	9002      	str	r0, [sp, #8]
  1e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h56a7dc679d01fafbE+0x26>
  26:	9802      	ldr	r0, [sp, #8]
  28:	9901      	ldr	r1, [sp, #4]
  2a:	1a42      	subs	r2, r0, r1
  2c:	fab2 f282 	clz	r2, r2
  30:	0952      	lsrs	r2, r2, #5
  32:	9b03      	ldr	r3, [sp, #12]
  34:	9306      	str	r3, [sp, #24]
  36:	f88d 201c 	strb.w	r2, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:1682
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	f89d 101c 	ldrb.w	r1, [sp, #28]
  40:	b008      	add	sp, #32
  42:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3ba32700c06457e9E:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3ba32700c06457e9E>:
_ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3ba32700c06457e9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:256
   0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:258
   4:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2722
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2723
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2724
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_mul17h44ca965c74c5c499E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2725
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3070
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3071
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	1a40      	subs	r0, r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17hcdb99bdf5632e3ffE+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3072
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2999
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3000
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9205      	str	r2, [sp, #20]
  12:	9304      	str	r3, [sp, #16]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE>
  18:	9003      	str	r0, [sp, #12]
  1a:	9102      	str	r1, [sp, #8]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE+0x1e>
  1e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17hf15c3a509d44ee6aE>
  30:	9000      	str	r0, [sp, #0]
  32:	e7ff      	b.n	34 <_ZN4core3num23_$LT$impl$u20$usize$GT$14saturating_mul17h8953df29fac3727fE+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3001
  34:	9800      	ldr	r0, [sp, #0]
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h96ad942fb5f75888E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h96ad942fb5f75888E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h96ad942fb5f75888E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3403
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3404
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	fba0 0101 	umull	r0, r1, r0, r1
  12:	2900      	cmp	r1, #0
  14:	bf18      	it	ne
  16:	2101      	movne	r1, #1
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_mul17h96ad942fb5f75888E+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3405
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:3406
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h946497789632e480E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h946497789632e480E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$9max_value17h946497789632e480E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/num/mod.rs:2327
   0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   4:	4770      	bx	lr

memchr-e1cd2cc814641979.memchr.6wcaqjj1-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.6wcaqjj1-cgu.9
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000187 l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
000002d3 l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
000002e3 l       .debug_str	00000000 
000002e7 l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
000002fc l       .debug_str	00000000 
00000000 l    d  .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E	00000000 .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hf319fb87415023cdE	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hf319fb87415023cdE
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E	00000050 _ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17heb54197faf2e1d43E
00000000         *UND*	00000000 _ZN4core5slice20slice_index_len_fail17hedb5bb240677a6b7E
00000000         *UND*	00000000 _ZN4core5slice22slice_index_order_fail17h604ca25004a88762E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hf319fb87415023cdE	00000052 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hf319fb87415023cdE
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE	0000008a _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE



Disassembly of section .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E:

00000000 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E>:
_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2826
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2827
  10:	9807      	ldr	r0, [sp, #28]
  12:	9908      	ldr	r1, [sp, #32]
  14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  16:	9006      	str	r0, [sp, #24]
  18:	4608      	mov	r0, r1
  1a:	4611      	mov	r1, r2
  1c:	9305      	str	r3, [sp, #20]
  1e:	f8cd c010 	str.w	ip, [sp, #16]
  22:	f8cd e00c 	str.w	lr, [sp, #12]
  26:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  2a:	9002      	str	r0, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E+0x2e>
  2e:	9806      	ldr	r0, [sp, #24]
  30:	900a      	str	r0, [sp, #40]	; 0x28
  32:	9902      	ldr	r1, [sp, #8]
  34:	910b      	str	r1, [sp, #44]	; 0x2c
  36:	9a08      	ldr	r2, [sp, #32]
  38:	9b09      	ldr	r3, [sp, #36]	; 0x24
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E>
  42:	9001      	str	r0, [sp, #4]
  44:	9100      	str	r1, [sp, #0]
  46:	e7ff      	b.n	48 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb2380ebb2847e597E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2828
  48:	9801      	ldr	r0, [sp, #4]
  4a:	9900      	ldr	r1, [sp, #0]
  4c:	b00c      	add	sp, #48	; 0x30
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hf319fb87415023cdE:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hf319fb87415023cdE>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hf319fb87415023cdE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2732
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2733
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  28:	9003      	str	r0, [sp, #12]
  2a:	e7ff      	b.n	2c <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hf319fb87415023cdE+0x2c>
  2c:	9908      	ldr	r1, [sp, #32]
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h20881a13872593faE>
  34:	9002      	str	r0, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hf319fb87415023cdE+0x38>
  38:	9808      	ldr	r0, [sp, #32]
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	1a09      	subs	r1, r1, r0
  3e:	9802      	ldr	r0, [sp, #8]
  40:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17heb54197faf2e1d43E>
  44:	9001      	str	r0, [sp, #4]
  46:	9100      	str	r1, [sp, #0]
  48:	e7ff      	b.n	4a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17hf319fb87415023cdE+0x4a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2734
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9900      	ldr	r1, [sp, #0]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2742
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2743
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	4288      	cmp	r0, r1
  1a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1e:	f8cd e020 	str.w	lr, [sp, #32]
  22:	9407      	str	r4, [sp, #28]
  24:	9506      	str	r5, [sp, #24]
  26:	d905      	bls.n	34 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE+0x34>
  28:	e7ff      	b.n	2a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE+0x2a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2744
  2a:	980a      	ldr	r0, [sp, #40]	; 0x28
  2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice22slice_index_order_fail17h604ca25004a88762E>
  32:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2745
  34:	980b      	ldr	r0, [sp, #44]	; 0x2c
  36:	990c      	ldr	r1, [sp, #48]	; 0x30
  38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  3a:	9005      	str	r0, [sp, #20]
  3c:	4608      	mov	r0, r1
  3e:	4611      	mov	r1, r2
  40:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  44:	9004      	str	r0, [sp, #16]
  46:	e7ff      	b.n	48 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE+0x48>
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	4288      	cmp	r0, r1
  4e:	d90f      	bls.n	70 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE+0x70>
  50:	e7ff      	b.n	52 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE+0x52>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2746
  52:	980b      	ldr	r0, [sp, #44]	; 0x2c
  54:	990c      	ldr	r1, [sp, #48]	; 0x30
  56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  58:	9003      	str	r0, [sp, #12]
  5a:	4608      	mov	r0, r1
  5c:	4611      	mov	r1, r2
  5e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  62:	9002      	str	r0, [sp, #8]
  64:	e7ff      	b.n	66 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE+0x66>
  66:	9803      	ldr	r0, [sp, #12]
  68:	9902      	ldr	r1, [sp, #8]
  6a:	f7ff fffe 	bl	0 <_ZN4core5slice20slice_index_len_fail17hedb5bb240677a6b7E>
  6e:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2749
  70:	980a      	ldr	r0, [sp, #40]	; 0x28
  72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  78:	f7ff fffe 	bl	0 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE>
  7c:	9001      	str	r0, [sp, #4]
  7e:	9100      	str	r1, [sp, #0]
  80:	e7ff      	b.n	82 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17heae7ad90837225eeE+0x82>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/slice/mod.rs:2751
  82:	9801      	ldr	r0, [sp, #4]
  84:	9900      	ldr	r1, [sp, #0]
  86:	b00e      	add	sp, #56	; 0x38
  88:	bdb0      	pop	{r4, r5, r7, pc}

mylib-ac95891f38e7979c.1b7do7e5i4j0exrn.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1b7do7e5i4j0exrn
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000075 l       .debug_str	00000000 
0000007f l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000ae l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000c9 l       .debug_str	00000000 
000000d2 l       .debug_str	00000000 
000000d5 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
0000030a l       .debug_str	00000000 
00000313 l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
00000341 l       .debug_str	00000000 
0000034f l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
00000376 l       .debug_str	00000000 
00000380 l       .debug_str	00000000 
000003a0 l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003c0 l       .debug_str	00000000 
000003c9 l       .debug_str	00000000 
000003d2 l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
0000040d l       .debug_str	00000000 
00000418 l       .debug_str	00000000 
0000042e l       .debug_str	00000000 
00000436 l       .debug_str	00000000 
0000046c l       .debug_str	00000000 
0000047f l       .debug_str	00000000 
00000493 l       .debug_str	00000000 
000004cf l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
000004e5 l       .debug_str	00000000 
0000051f l       .debug_str	00000000 
0000055b l       .debug_str	00000000 
0000056e l       .debug_str	00000000 
00000575 l       .debug_str	00000000 
00000578 l       .debug_str	00000000 
0000057b l       .debug_str	00000000 
0000057d l       .debug_str	00000000 
00000581 l       .debug_str	00000000 
00000591 l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
000005de l       .debug_str	00000000 
00000618 l       .debug_str	00000000 
00000629 l       .debug_str	00000000 
0000066d l       .debug_str	00000000 
00000688 l       .debug_str	00000000 
000006cf l       .debug_str	00000000 
000006ed l       .debug_str	00000000 
000006f0 l       .debug_str	00000000 
000006f9 l       .debug_str	00000000 
000006fe l       .debug_str	00000000 
00000708 l       .debug_str	00000000 
0000070d l       .debug_str	00000000 
00000713 l       .debug_str	00000000 
00000718 l       .debug_str	00000000 
0000071d l       .debug_str	00000000 
00000728 l       .debug_str	00000000 
0000072d l       .debug_str	00000000 
00000731 l       .debug_str	00000000 
0000073a l       .debug_str	00000000 
00000741 l       .debug_str	00000000 
00000747 l       .debug_str	00000000 
0000074c l       .debug_str	00000000 
00000750 l       .debug_str	00000000 
00000755 l       .debug_str	00000000 
0000075b l       .debug_str	00000000 
0000075f l       .debug_str	00000000 
0000076f l       .debug_str	00000000 
0000077b l       .debug_str	00000000 
00000795 l       .debug_str	00000000 
000007a1 l       .debug_str	00000000 
000007ab l       .debug_str	00000000 
000007b1 l       .debug_str	00000000 
000007b6 l       .debug_str	00000000 
000007c7 l       .debug_str	00000000 
000007d6 l       .debug_str	00000000 
000007df l       .debug_str	00000000 
000007e7 l       .debug_str	00000000 
000007f1 l       .debug_str	00000000 
000007fe l       .debug_str	00000000 
00000806 l       .debug_str	00000000 
0000080a l       .debug_str	00000000 
0000080f l       .debug_str	00000000 
00000819 l       .debug_str	00000000 
00000824 l       .debug_str	00000000 
00000830 l       .debug_str	00000000 
00000839 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.0	00000013 .Lanon.b35cb14c59c8833032407cee1d6d75cf.0
00000000 l     O .rodata.cst8	00000008 .Lanon.b35cb14c59c8833032407cee1d6d75cf.1
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.11	00000018 .Lanon.b35cb14c59c8833032407cee1d6d75cf.11
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.12	00000010 .Lanon.b35cb14c59c8833032407cee1d6d75cf.12
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.13	00000010 .Lanon.b35cb14c59c8833032407cee1d6d75cf.13
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.14	00000011 .Lanon.b35cb14c59c8833032407cee1d6d75cf.14
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.15	00000018 .Lanon.b35cb14c59c8833032407cee1d6d75cf.15
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.16	00000011 .Lanon.b35cb14c59c8833032407cee1d6d75cf.16
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.17	00000001 .Lanon.b35cb14c59c8833032407cee1d6d75cf.17
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.18	00000010 .Lanon.b35cb14c59c8833032407cee1d6d75cf.18
00000000 l     O .rodata.cst4	00000004 .Lanon.b35cb14c59c8833032407cee1d6d75cf.2
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.20	00000018 .Lanon.b35cb14c59c8833032407cee1d6d75cf.20
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.21	00000010 .Lanon.b35cb14c59c8833032407cee1d6d75cf.21
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.22	00000010 .Lanon.b35cb14c59c8833032407cee1d6d75cf.22
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.24	00000018 .Lanon.b35cb14c59c8833032407cee1d6d75cf.24
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.25	00000018 .Lanon.b35cb14c59c8833032407cee1d6d75cf.25
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.26	0000004b .Lanon.b35cb14c59c8833032407cee1d6d75cf.26
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.27	00000018 .Lanon.b35cb14c59c8833032407cee1d6d75cf.27
00000004 l     O .rodata.cst4	00000004 .Lanon.b35cb14c59c8833032407cee1d6d75cf.29
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.46	00000018 .Lanon.b35cb14c59c8833032407cee1d6d75cf.46
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.47	00000021 .Lanon.b35cb14c59c8833032407cee1d6d75cf.47
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.6	00000018 .Lanon.b35cb14c59c8833032407cee1d6d75cf.6
00000000 l     O .rodata.cst16	00000010 .Lanon.b35cb14c59c8833032407cee1d6d75cf.7
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.8	00000010 .Lanon.b35cb14c59c8833032407cee1d6d75cf.8
00000000 l     O .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.9	0000000a .Lanon.b35cb14c59c8833032407cee1d6d75cf.9
00000000 l     O .bss._ZN5mylib9send_coap12network_task17h0b8e338a12db1cdbE	00000050 _ZN5mylib9send_coap12network_task17h0b8e338a12db1cdbE
00000000 l     O .bss._ZN5mylib9send_coap16NETWORK_IS_READY17hd5f4779bc1ae0f1fE	00000001 _ZN5mylib9send_coap16NETWORK_IS_READY17hd5f4779bc1ae0f1fE
00000000 l     F .text._ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE	00000250 _ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE
00000000 l     O .bss._ZN5mylib9send_coap18NETWORK_TASK_STACK17h1ff48088257b8937E	00000400 _ZN5mylib9send_coap18NETWORK_TASK_STACK17h1ff48088257b8937E
00000000 l     F .text._ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE	00000210 _ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE
00000000 l     F .text._ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E	00000134 _ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E
00000000 l     O .rodata.str.0	00000010 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE	00000000 .text._ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE
00000000 l    d  .text._ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE	00000000 .text._ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE
00000000 l    d  .text._ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E	00000000 .text._ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E
00000000 l    d  .text._ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE	00000000 .text._ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE
00000000 l    d  .text._ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E	00000000 .text._ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E
00000000 l    d  .bss._ZN5mylib9send_coap12network_task17h0b8e338a12db1cdbE	00000000 .bss._ZN5mylib9send_coap12network_task17h0b8e338a12db1cdbE
00000000 l    d  .bss._ZN5mylib9send_coap18NETWORK_TASK_STACK17h1ff48088257b8937E	00000000 .bss._ZN5mylib9send_coap18NETWORK_TASK_STACK17h1ff48088257b8937E
00000000 l    d  .bss._ZN5mylib9send_coap16NETWORK_IS_READY17hd5f4779bc1ae0f1fE	00000000 .bss._ZN5mylib9send_coap16NETWORK_IS_READY17hd5f4779bc1ae0f1fE
00000000 l    d  .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.3	00000000 .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.3
00000000 l    d  .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.4	00000000 .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.4
00000000 l    d  .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.5	00000000 .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.5
00000000 l    d  .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.10	00000000 .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.10
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.19	00000000 .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.19
00000000 l    d  .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.23	00000000 .rodata..Lanon.b35cb14c59c8833032407cee1d6d75cf.23
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54cd33c0767134E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7c3bfec75bb04cE
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h0330c13173882f69E
00000000         *UND*	00000000 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E
00000000         *UND*	00000000 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h47a7ec4e529b3d82E
00000000 g     F .text._ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E	00000092 .hidden _ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E
00000000 g     F .text._ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE	0000011e .hidden _ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE
00000000         *UND*	00000000 .hidden _ZN9cstr_core4CStr6as_ptr17he24d76f5592466e4E
00000000         *UND*	00000000 .hidden _ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E
00000000         *UND*	00000000 cbor_encode_int
00000000         *UND*	00000000 cbor_encode_text_string
00000000         *UND*	00000000 cbor_encoder_close_container
00000000         *UND*	00000000 cbor_encoder_create_map
00000000         *UND*	00000000 do_collector_post
00000000         *UND*	00000000 do_server_post
00000000         *UND*	00000000 g_encoder
00000000         *UND*	00000000 get_device_id
00000000         *UND*	00000000 init_collector_post
00000000         *UND*	00000000 init_server_post
00000000         *UND*	00000000 is_collector_node
00000000         *UND*	00000000 is_sensor_node
00000000         *UND*	00000000 is_standalone_node
00000000         *UND*	00000000 os_task_init
00000000         *UND*	00000000 os_time_delay
00000000         *UND*	00000000 register_collector_transport
00000000         *UND*	00000000 register_server_transport
00000000         *UND*	00000000 root_map
00000000         *UND*	00000000 should_send_to_collector



Disassembly of section .text._ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE:

00000000 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE>:
_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE():
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:65

///  Start the Network Task in the background.  The Network Task prepares the network drivers
///  (ESP8266 and nRF24L01) for transmitting sensor data messages.  
///  Connecting the ESP8266 to the WiFi access point may be slow so we do this in the background.
///  Also perform WiFi Geolocation if it is enabled.  Return 0 if successful.
pub fn start_network_task() -> Result<(), i32>  {  //  Returns an error code upon error.
   0:	b580      	push	{r7, lr}
   2:	b0a4      	sub	sp, #144	; 0x90
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:67
//  pub fn start_network_task() -> i32  {
  console_print(b"start_network_task\n");
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	2113      	movs	r1, #19
   e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  12:	e7ff      	b.n	2 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:70
  let rc = unsafe { os_task_init( //  Create a new task and start it...
	&mut network_task,            //  Task object will be saved here.
	b"network\0".as_ptr(),        //  Name of task.
  14:	f240 0000 	movw	r0, #0
  18:	f2c0 0000 	movt	r0, #0
  1c:	2108      	movs	r1, #8
  1e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  22:	900a      	str	r0, [sp, #40]	; 0x28
  24:	e7ff      	b.n	26 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE+0x26>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:71
	Some(network_task_func),      //  Function to execute when task starts.
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	900e      	str	r0, [sp, #56]	; 0x38
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:75
	0 as *mut ::cty::c_void,      //  Argument to be passed to above function.
	10,  //  Task priority: highest is 0, lowest is 255.  Main task is 127.
	OS_WAIT_FOREVER as u32,       //  Don't do sanity / watchdog checking.
	NETWORK_TASK_STACK.as_ptr() as *mut os_stack_t,  //  Stack space for the task.
  30:	f240 0000 	movw	r0, #0
  34:	f2c0 0000 	movt	r0, #0
  38:	f44f 7180 	mov.w	r1, #256	; 0x100
  3c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h7ab41fd71c3f64d3E>
  40:	9009      	str	r0, [sp, #36]	; 0x24
  42:	e7ff      	b.n	44 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE+0x44>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:68
  let rc = unsafe { os_task_init( //  Create a new task and start it...
  44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  46:	4668      	mov	r0, sp
  48:	f44f 7180 	mov.w	r1, #256	; 0x100
  4c:	60c1      	str	r1, [r0, #12]
  4e:	9909      	ldr	r1, [sp, #36]	; 0x24
  50:	6081      	str	r1, [r0, #8]
  52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  56:	6043      	str	r3, [r0, #4]
  58:	230a      	movs	r3, #10
  5a:	6003      	str	r3, [r0, #0]
  5c:	f240 0000 	movw	r0, #0
  60:	f2c0 0000 	movt	r0, #0
  64:	2300      	movs	r3, #0
  66:	990a      	ldr	r1, [sp, #40]	; 0x28
  68:	f7ff fffe 	bl	0 <os_task_init>
  6c:	900d      	str	r0, [sp, #52]	; 0x34
  6e:	e7ff      	b.n	70 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE+0x70>
  70:	a80d      	add	r0, sp, #52	; 0x34
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:77
	NETWORK_TASK_STACK_SIZE as u16) };  //  Size of the stack (in 4-byte units).
  assert_eq!(rc, 0);
  72:	900f      	str	r0, [sp, #60]	; 0x3c
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	9010      	str	r0, [sp, #64]	; 0x40
  7e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  80:	9011      	str	r0, [sp, #68]	; 0x44
  82:	9810      	ldr	r0, [sp, #64]	; 0x40
  84:	9012      	str	r0, [sp, #72]	; 0x48
  86:	9811      	ldr	r0, [sp, #68]	; 0x44
  88:	6800      	ldr	r0, [r0, #0]
  8a:	9912      	ldr	r1, [sp, #72]	; 0x48
  8c:	6809      	ldr	r1, [r1, #0]
  8e:	4288      	cmp	r0, r1
  90:	d016      	beq.n	c0 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE+0xc0>
  92:	e7ff      	b.n	94 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE+0x94>
  94:	9811      	ldr	r0, [sp, #68]	; 0x44
  96:	901f      	str	r0, [sp, #124]	; 0x7c
  98:	9812      	ldr	r0, [sp, #72]	; 0x48
  9a:	9020      	str	r0, [sp, #128]	; 0x80
  9c:	a81f      	add	r0, sp, #124	; 0x7c
  9e:	901d      	str	r0, [sp, #116]	; 0x74
  a0:	a820      	add	r0, sp, #128	; 0x80
  a2:	901e      	str	r0, [sp, #120]	; 0x78
  a4:	981d      	ldr	r0, [sp, #116]	; 0x74
  a6:	9021      	str	r0, [sp, #132]	; 0x84
  a8:	981e      	ldr	r0, [sp, #120]	; 0x78
  aa:	9022      	str	r0, [sp, #136]	; 0x88
  ac:	9821      	ldr	r0, [sp, #132]	; 0x84
  ae:	f240 0100 	movw	r1, #0
  b2:	f2c0 0100 	movt	r1, #0
  b6:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE>
  ba:	9008      	str	r0, [sp, #32]
  bc:	9107      	str	r1, [sp, #28]
  be:	e005      	b.n	cc <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE+0xcc>
  c0:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:78
  Ok(())
  c2:	900b      	str	r0, [sp, #44]	; 0x2c
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:80
  //  0
}
  c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c6:	990c      	ldr	r1, [sp, #48]	; 0x30
  c8:	b024      	add	sp, #144	; 0x90
  ca:	bd80      	pop	{r7, pc}
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:77
  assert_eq!(rc, 0);
  cc:	9822      	ldr	r0, [sp, #136]	; 0x88
  ce:	f240 0100 	movw	r1, #0
  d2:	f2c0 0100 	movt	r1, #0
  d6:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE>
  da:	9006      	str	r0, [sp, #24]
  dc:	9105      	str	r1, [sp, #20]
  de:	e7ff      	b.n	e0 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE+0xe0>
  e0:	9808      	ldr	r0, [sp, #32]
  e2:	9019      	str	r0, [sp, #100]	; 0x64
  e4:	9907      	ldr	r1, [sp, #28]
  e6:	911a      	str	r1, [sp, #104]	; 0x68
  e8:	9a06      	ldr	r2, [sp, #24]
  ea:	921b      	str	r2, [sp, #108]	; 0x6c
  ec:	9b05      	ldr	r3, [sp, #20]
  ee:	931c      	str	r3, [sp, #112]	; 0x70
  f0:	46ec      	mov	ip, sp
  f2:	f04f 0e02 	mov.w	lr, #2
  f6:	f8cc e000 	str.w	lr, [ip]
  fa:	f240 0100 	movw	r1, #0
  fe:	f2c0 0100 	movt	r1, #0
 102:	a813      	add	r0, sp, #76	; 0x4c
 104:	2203      	movs	r2, #3
 106:	ab19      	add	r3, sp, #100	; 0x64
 108:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h0330c13173882f69E>
 10c:	e7ff      	b.n	2 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE+0x2>
 10e:	f240 0100 	movw	r1, #0
 112:	f2c0 0100 	movt	r1, #0
 116:	a813      	add	r0, sp, #76	; 0x4c
 118:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 11c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE:

00000000 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE>:
_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE():
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:89
///  For Collector Node and Standalone Node: We connect the ESP8266 to the WiFi access point. 
///  Connecting the ESP8266 to the WiFi access point may be slow so we do this in the background.
///  Register the ESP8266 driver as the network transport for CoAP Server.  
///  For Collector Node and Sensor Nodes: We register the nRF24L01 driver as the network transport for 
///  CoAP Collector.
extern "C" fn network_task_func(_arg: *mut ::cty::c_void) {
   0:	b580      	push	{r7, lr}
   2:	b0bc      	sub	sp, #240	; 0xf0
   4:	4601      	mov	r1, r0
   6:	900f      	str	r0, [sp, #60]	; 0x3c
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:90
	console_print(b"NET start\n");  assert!(unsafe { !NETWORK_IS_READY });
   8:	f240 0000 	movw	r0, #0
   c:	f2c0 0000 	movt	r0, #0
  10:	220a      	movs	r2, #10
  12:	910e      	str	r1, [sp, #56]	; 0x38
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  1a:	e7ff      	b.n	2 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x2>
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	7800      	ldrb	r0, [r0, #0]
  26:	07c0      	lsls	r0, r0, #31
  28:	2800      	cmp	r0, #0
  2a:	d007      	beq.n	3c <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x3c>
  2c:	e7ff      	b.n	2e <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x2e>
  2e:	f240 0000 	movw	r0, #0
  32:	f2c0 0000 	movt	r0, #0
  36:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  3a:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:94

	//  For Standalone Node and Collector Node: Connect ESP8266 to WiFi Access Point and register the ESP8266 driver as the network transport for CoAP Server.
	//  Connecting the ESP8266 to the WiFi access point may be slow so we do this in the background.
	if unsafe { is_standalone_node() } || unsafe { is_collector_node() } {
  3c:	f7ff fffe 	bl	0 <is_standalone_node>
  40:	900d      	str	r0, [sp, #52]	; 0x34
  42:	e00d      	b.n	60 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x60>
  44:	2001      	movs	r0, #1
  46:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  4a:	e003      	b.n	a <is_collector_node+0xa>
  4c:	f7ff fffe 	bl	0 <is_collector_node>
  50:	900c      	str	r0, [sp, #48]	; 0x30
  52:	e00a      	b.n	6a <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x6a>
  54:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
  58:	07c0      	lsls	r0, r0, #31
  5a:	2800      	cmp	r0, #0
  5c:	d10b      	bne.n	76 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x76>
  5e:	e060      	b.n	122 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x122>
  60:	980d      	ldr	r0, [sp, #52]	; 0x34
  62:	07c1      	lsls	r1, r0, #31
  64:	2900      	cmp	r1, #0
  66:	d1ed      	bne.n	44 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x44>
  68:	e7f0      	b.n	4c <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x4c>
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	f000 0101 	and.w	r1, r0, #1
  70:	f88d 1043 	strb.w	r1, [sp, #67]	; 0x43
  74:	e7ee      	b.n	ffffffe0 <register_server_transport+0xffffffe0>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:95
		let rc = unsafe { register_server_transport() };  assert_eq!(rc, 0);
  76:	f7ff fffe 	bl	0 <register_server_transport>
  7a:	9011      	str	r0, [sp, #68]	; 0x44
  7c:	e7ff      	b.n	7e <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x7e>
  7e:	a811      	add	r0, sp, #68	; 0x44
  80:	9012      	str	r0, [sp, #72]	; 0x48
  82:	f240 0000 	movw	r0, #0
  86:	f2c0 0000 	movt	r0, #0
  8a:	9013      	str	r0, [sp, #76]	; 0x4c
  8c:	9812      	ldr	r0, [sp, #72]	; 0x48
  8e:	9014      	str	r0, [sp, #80]	; 0x50
  90:	9813      	ldr	r0, [sp, #76]	; 0x4c
  92:	9015      	str	r0, [sp, #84]	; 0x54
  94:	9814      	ldr	r0, [sp, #80]	; 0x50
  96:	6800      	ldr	r0, [r0, #0]
  98:	9915      	ldr	r1, [sp, #84]	; 0x54
  9a:	6809      	ldr	r1, [r1, #0]
  9c:	4288      	cmp	r0, r1
  9e:	d016      	beq.n	ce <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0xce>
  a0:	e7ff      	b.n	a2 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0xa2>
  a2:	9814      	ldr	r0, [sp, #80]	; 0x50
  a4:	9022      	str	r0, [sp, #136]	; 0x88
  a6:	9815      	ldr	r0, [sp, #84]	; 0x54
  a8:	9023      	str	r0, [sp, #140]	; 0x8c
  aa:	a822      	add	r0, sp, #136	; 0x88
  ac:	9020      	str	r0, [sp, #128]	; 0x80
  ae:	a823      	add	r0, sp, #140	; 0x8c
  b0:	9021      	str	r0, [sp, #132]	; 0x84
  b2:	9820      	ldr	r0, [sp, #128]	; 0x80
  b4:	9024      	str	r0, [sp, #144]	; 0x90
  b6:	9821      	ldr	r0, [sp, #132]	; 0x84
  b8:	9025      	str	r0, [sp, #148]	; 0x94
  ba:	9824      	ldr	r0, [sp, #144]	; 0x90
  bc:	f240 0100 	movw	r1, #0
  c0:	f2c0 0100 	movt	r1, #0
  c4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE>
  c8:	900b      	str	r0, [sp, #44]	; 0x2c
  ca:	910a      	str	r1, [sp, #40]	; 0x28
  cc:	e000      	b.n	d0 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0xd0>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:94
	if unsafe { is_standalone_node() } || unsafe { is_collector_node() } {
  ce:	e028      	b.n	122 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x122>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:95
		let rc = unsafe { register_server_transport() };  assert_eq!(rc, 0);
  d0:	9825      	ldr	r0, [sp, #148]	; 0x94
  d2:	f240 0100 	movw	r1, #0
  d6:	f2c0 0100 	movt	r1, #0
  da:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE>
  de:	9009      	str	r0, [sp, #36]	; 0x24
  e0:	9108      	str	r1, [sp, #32]
  e2:	e7ff      	b.n	e4 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0xe4>
  e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  e6:	901c      	str	r0, [sp, #112]	; 0x70
  e8:	990a      	ldr	r1, [sp, #40]	; 0x28
  ea:	911d      	str	r1, [sp, #116]	; 0x74
  ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
  ee:	921e      	str	r2, [sp, #120]	; 0x78
  f0:	9b08      	ldr	r3, [sp, #32]
  f2:	931f      	str	r3, [sp, #124]	; 0x7c
  f4:	46ec      	mov	ip, sp
  f6:	f04f 0e02 	mov.w	lr, #2
  fa:	f8cc e000 	str.w	lr, [ip]
  fe:	f240 0100 	movw	r1, #0
 102:	f2c0 0100 	movt	r1, #0
 106:	a816      	add	r0, sp, #88	; 0x58
 108:	2203      	movs	r2, #3
 10a:	ab1c      	add	r3, sp, #112	; 0x70
 10c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h0330c13173882f69E>
 110:	e7ff      	b.n	2 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x2>
 112:	f240 0100 	movw	r1, #0
 116:	f2c0 0100 	movt	r1, #0
 11a:	a816      	add	r0, sp, #88	; 0x58
 11c:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 120:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:99
	}

	//  For Collector Node and Sensor Nodes: Register the nRF24L01 driver as the network transport for CoAP Collector.
	if unsafe { is_collector_node() } || unsafe { is_sensor_node() } {
 122:	f7ff fffe 	bl	0 <is_collector_node>
 126:	9007      	str	r0, [sp, #28]
 128:	e00d      	b.n	146 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x146>
 12a:	2001      	movs	r0, #1
 12c:	f88d 009b 	strb.w	r0, [sp, #155]	; 0x9b
 130:	e003      	b.n	a <is_sensor_node+0xa>
 132:	f7ff fffe 	bl	0 <is_sensor_node>
 136:	9006      	str	r0, [sp, #24]
 138:	e00a      	b.n	150 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x150>
 13a:	f89d 009b 	ldrb.w	r0, [sp, #155]	; 0x9b
 13e:	07c0      	lsls	r0, r0, #31
 140:	2800      	cmp	r0, #0
 142:	d10b      	bne.n	15c <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x15c>
 144:	e060      	b.n	208 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x208>
 146:	9807      	ldr	r0, [sp, #28]
 148:	07c1      	lsls	r1, r0, #31
 14a:	2900      	cmp	r1, #0
 14c:	d1ed      	bne.n	12a <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x12a>
 14e:	e7f0      	b.n	132 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x132>
 150:	9806      	ldr	r0, [sp, #24]
 152:	f000 0101 	and.w	r1, r0, #1
 156:	f88d 109b 	strb.w	r1, [sp, #155]	; 0x9b
 15a:	e7ee      	b.n	ffffffe0 <register_collector_transport+0xffffffe0>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:100
		let rc = unsafe { register_collector_transport() };  assert_eq!(rc, 0);
 15c:	f7ff fffe 	bl	0 <register_collector_transport>
 160:	9027      	str	r0, [sp, #156]	; 0x9c
 162:	e7ff      	b.n	164 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x164>
 164:	a827      	add	r0, sp, #156	; 0x9c
 166:	9028      	str	r0, [sp, #160]	; 0xa0
 168:	f240 0000 	movw	r0, #0
 16c:	f2c0 0000 	movt	r0, #0
 170:	9029      	str	r0, [sp, #164]	; 0xa4
 172:	9828      	ldr	r0, [sp, #160]	; 0xa0
 174:	902a      	str	r0, [sp, #168]	; 0xa8
 176:	9829      	ldr	r0, [sp, #164]	; 0xa4
 178:	902b      	str	r0, [sp, #172]	; 0xac
 17a:	982a      	ldr	r0, [sp, #168]	; 0xa8
 17c:	6800      	ldr	r0, [r0, #0]
 17e:	992b      	ldr	r1, [sp, #172]	; 0xac
 180:	6809      	ldr	r1, [r1, #0]
 182:	4288      	cmp	r0, r1
 184:	d016      	beq.n	1b4 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x1b4>
 186:	e7ff      	b.n	188 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x188>
 188:	982a      	ldr	r0, [sp, #168]	; 0xa8
 18a:	9038      	str	r0, [sp, #224]	; 0xe0
 18c:	982b      	ldr	r0, [sp, #172]	; 0xac
 18e:	9039      	str	r0, [sp, #228]	; 0xe4
 190:	a838      	add	r0, sp, #224	; 0xe0
 192:	9036      	str	r0, [sp, #216]	; 0xd8
 194:	a839      	add	r0, sp, #228	; 0xe4
 196:	9037      	str	r0, [sp, #220]	; 0xdc
 198:	9836      	ldr	r0, [sp, #216]	; 0xd8
 19a:	903a      	str	r0, [sp, #232]	; 0xe8
 19c:	9837      	ldr	r0, [sp, #220]	; 0xdc
 19e:	903b      	str	r0, [sp, #236]	; 0xec
 1a0:	983a      	ldr	r0, [sp, #232]	; 0xe8
 1a2:	f240 0100 	movw	r1, #0
 1a6:	f2c0 0100 	movt	r1, #0
 1aa:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE>
 1ae:	9005      	str	r0, [sp, #20]
 1b0:	9104      	str	r1, [sp, #16]
 1b2:	e000      	b.n	1b6 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x1b6>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:99
	if unsafe { is_collector_node() } || unsafe { is_sensor_node() } {
 1b4:	e028      	b.n	208 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x208>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:100
		let rc = unsafe { register_collector_transport() };  assert_eq!(rc, 0);
 1b6:	983b      	ldr	r0, [sp, #236]	; 0xec
 1b8:	f240 0100 	movw	r1, #0
 1bc:	f2c0 0100 	movt	r1, #0
 1c0:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE>
 1c4:	9003      	str	r0, [sp, #12]
 1c6:	9102      	str	r1, [sp, #8]
 1c8:	e7ff      	b.n	1ca <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x1ca>
 1ca:	9805      	ldr	r0, [sp, #20]
 1cc:	9032      	str	r0, [sp, #200]	; 0xc8
 1ce:	9904      	ldr	r1, [sp, #16]
 1d0:	9133      	str	r1, [sp, #204]	; 0xcc
 1d2:	9a03      	ldr	r2, [sp, #12]
 1d4:	9234      	str	r2, [sp, #208]	; 0xd0
 1d6:	9b02      	ldr	r3, [sp, #8]
 1d8:	9335      	str	r3, [sp, #212]	; 0xd4
 1da:	46ec      	mov	ip, sp
 1dc:	f04f 0e02 	mov.w	lr, #2
 1e0:	f8cc e000 	str.w	lr, [ip]
 1e4:	f240 0100 	movw	r1, #0
 1e8:	f2c0 0100 	movt	r1, #0
 1ec:	a82c      	add	r0, sp, #176	; 0xb0
 1ee:	2203      	movs	r2, #3
 1f0:	ab32      	add	r3, sp, #200	; 0xc8
 1f2:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h0330c13173882f69E>
 1f6:	e7ff      	b.n	2 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x2>
 1f8:	f240 0100 	movw	r1, #0
 1fc:	f2c0 0100 	movt	r1, #0
 200:	a82c      	add	r0, sp, #176	; 0xb0
 202:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 206:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:105
	}

	//  Network Task has successfully started the ESP8266 or nRF24L01 transceiver. The Sensor Listener will still continue to
	//  run in the background and send sensor data to the server.
	unsafe { NETWORK_IS_READY = true; }  //  Indicate that network is ready.
 208:	f240 0000 	movw	r0, #0
 20c:	f2c0 0000 	movt	r0, #0
 210:	2101      	movs	r1, #1
 212:	7001      	strb	r1, [r0, #0]
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:107

	loop {  //  Loop forever...        
 214:	e7ff      	b.n	216 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x216>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:108
		console_print(b"NET free mbuf %d\n");  //  , os_msys_num_free());  //  Display number of free mbufs, to catch CoAP memory leaks.
 216:	f240 0000 	movw	r0, #0
 21a:	f2c0 0000 	movt	r0, #0
 21e:	2111      	movs	r1, #17
 220:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
 224:	e7ff      	b.n	226 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x226>
 226:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 22a:	210a      	movs	r1, #10
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:109
		unsafe { os_time_delay(10 * OS_TICKS_PER_SEC); }                   //  Wait 10 seconds before repeating.
 22c:	fba1 0100 	umull	r0, r1, r1, r0
 230:	2900      	cmp	r1, #0
 232:	9001      	str	r0, [sp, #4]
 234:	d105      	bne.n	242 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x242>
 236:	e7ff      	b.n	238 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x238>
 238:	9801      	ldr	r0, [sp, #4]
 23a:	f7ff fffe 	bl	0 <os_time_delay>
 23e:	e7ff      	b.n	240 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x240>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:107
	loop {  //  Loop forever...        
 240:	e7e9      	b.n	216 <_ZN5mylib9send_coap17network_task_func17h008f672c6f393e1dE+0x216>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:109
		unsafe { os_time_delay(10 * OS_TICKS_PER_SEC); }                   //  Wait 10 seconds before repeating.
 242:	f240 0000 	movw	r0, #0
 246:	f2c0 0000 	movt	r0, #0
 24a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 24e:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E:

00000000 <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E>:
_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E():
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:123
///  For Collector Node: sensor_node is the Sensor Node Address of the Sensor Node that transmitted
///  the sensor data (like `b3b4b5b6f1`)
///  The message will be enqueued for transmission by the CoAP / OIC Background Task 
///  so this function will return without waiting for the message to be transmitted.  
///  Return 0 if successful, SYS_EAGAIN if network is not ready yet.
pub fn send_sensor_data(sensor_val: &SensorValue, sensor_node: &CStr) -> i32 {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9006      	str	r0, [sp, #24]
   c:	9107      	str	r1, [sp, #28]
   e:	9208      	str	r2, [sp, #32]
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:124
	console_print(b"send_sensor_data\n");
  10:	f240 0000 	movw	r0, #0
  14:	f2c0 0000 	movt	r0, #0
  18:	2111      	movs	r1, #17
  1a:	9305      	str	r3, [sp, #20]
  1c:	f8cd c010 	str.w	ip, [sp, #16]
  20:	f8cd e00c 	str.w	lr, [sp, #12]
  24:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  28:	e7ff      	b.n	2 <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:127
    //  TODO: Remove val
    let mut val = sensor_value{
        key: b"\0".as_ptr(),
  2a:	f240 0000 	movw	r0, #0
  2e:	f2c0 0000 	movt	r0, #0
  32:	2101      	movs	r1, #1
  34:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  38:	9002      	str	r0, [sp, #8]
  3a:	e7ff      	b.n	3c <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E+0x3c>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:126
    let mut val = sensor_value{
  3c:	9802      	ldr	r0, [sp, #8]
  3e:	900a      	str	r0, [sp, #40]	; 0x28
  40:	2100      	movs	r1, #0
  42:	910b      	str	r1, [sp, #44]	; 0x2c
  44:	f8ad 1030 	strh.w	r1, [sp, #48]	; 0x30
  48:	910d      	str	r1, [sp, #52]	; 0x34
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:133
        val_type: 0,
        int_val: 0,
        float_val: 0.0,
    };
	//  For Sensor Node: Transmit the sensor data to the Collector Node as CBOR.
	if unsafe { should_send_to_collector(&mut val, sensor_node.as_ptr()) } { 
  4a:	9807      	ldr	r0, [sp, #28]
  4c:	9908      	ldr	r1, [sp, #32]
  4e:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr6as_ptr17he24d76f5592466e4E>
  52:	9001      	str	r0, [sp, #4]
  54:	e7ff      	b.n	56 <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E+0x56>
  56:	a80a      	add	r0, sp, #40	; 0x28
  58:	9901      	ldr	r1, [sp, #4]
  5a:	f7ff fffe 	bl	0 <should_send_to_collector>
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E+0x62>
  62:	9800      	ldr	r0, [sp, #0]
  64:	07c1      	lsls	r1, r0, #31
  66:	2900      	cmp	r1, #0
  68:	d00b      	beq.n	82 <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E+0x82>
  6a:	e7ff      	b.n	6c <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E+0x6c>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:134
		return send_sensor_data_to_collector(sensor_val, sensor_node); 
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	9907      	ldr	r1, [sp, #28]
  70:	9a08      	ldr	r2, [sp, #32]
  72:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E>
  76:	9009      	str	r0, [sp, #36]	; 0x24
  78:	e7ff      	b.n	7a <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E+0x7a>
  7a:	e7ff      	b.n	7c <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E+0x7c>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:138
	}
	//  For Collector Node and Standalone Node: Transmit the sensor data to the CoAP Server as CoAP JSON.
	send_sensor_data_to_server(sensor_val, sensor_node)
}
  7c:	9809      	ldr	r0, [sp, #36]	; 0x24
  7e:	b00e      	add	sp, #56	; 0x38
  80:	bd80      	pop	{r7, pc}
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:137
	send_sensor_data_to_server(sensor_val, sensor_node)
  82:	9806      	ldr	r0, [sp, #24]
  84:	9907      	ldr	r1, [sp, #28]
  86:	9a08      	ldr	r2, [sp, #32]
  88:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E>
  8c:	9009      	str	r0, [sp, #36]	; 0x24
  8e:	e7ff      	b.n	90 <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E+0x90>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:138
}
  90:	e7f4      	b.n	7c <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E+0x7c>

Disassembly of section .text._ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE:

00000000 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE>:
_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE():
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:158
///    {"key":"device", "value":"0102030405060708090a0b0c0d0e0f10"},
///    {"key":"tmp",    "value":28.7},
///    {"key":"...",    "value":... },
///    ... ]}
///  ```
fn send_sensor_data_to_server(sensor_val: &SensorValue, node_id: &CStr) -> i32 {
   0:	b580      	push	{r7, lr}
   2:	b0bc      	sub	sp, #240	; 0xf0
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900e      	str	r0, [sp, #56]	; 0x38
   c:	910f      	str	r1, [sp, #60]	; 0x3c
   e:	9210      	str	r2, [sp, #64]	; 0x40
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:161
	////  TODO: if let SensorValueType::None = sensor_val.val { assert!(false); }
	////  TODO: assert!(node_id.to_str().unwrap().len() > 0);
    assert_ne!(node_id.to_bytes()[0], 0);
  10:	980f      	ldr	r0, [sp, #60]	; 0x3c
  12:	9910      	ldr	r1, [sp, #64]	; 0x40
  14:	930d      	str	r3, [sp, #52]	; 0x34
  16:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  1a:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
  1e:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E>
  22:	900a      	str	r0, [sp, #40]	; 0x28
  24:	9109      	str	r1, [sp, #36]	; 0x24
  26:	e7ff      	b.n	28 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x28>
  28:	9809      	ldr	r0, [sp, #36]	; 0x24
  2a:	2800      	cmp	r0, #0
  2c:	f000 80e7 	beq.w	1fe <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x1fe>
  30:	e7ff      	b.n	32 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x32>
  32:	980a      	ldr	r0, [sp, #40]	; 0x28
  34:	9012      	str	r0, [sp, #72]	; 0x48
  36:	f240 0100 	movw	r1, #0
  3a:	f2c0 0100 	movt	r1, #0
  3e:	9113      	str	r1, [sp, #76]	; 0x4c
  40:	9912      	ldr	r1, [sp, #72]	; 0x48
  42:	9114      	str	r1, [sp, #80]	; 0x50
  44:	9913      	ldr	r1, [sp, #76]	; 0x4c
  46:	9115      	str	r1, [sp, #84]	; 0x54
  48:	9914      	ldr	r1, [sp, #80]	; 0x50
  4a:	7809      	ldrb	r1, [r1, #0]
  4c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4e:	7812      	ldrb	r2, [r2, #0]
  50:	4291      	cmp	r1, r2
  52:	d116      	bne.n	82 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x82>
  54:	e7ff      	b.n	56 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x56>
  56:	9814      	ldr	r0, [sp, #80]	; 0x50
  58:	9022      	str	r0, [sp, #136]	; 0x88
  5a:	9815      	ldr	r0, [sp, #84]	; 0x54
  5c:	9023      	str	r0, [sp, #140]	; 0x8c
  5e:	a822      	add	r0, sp, #136	; 0x88
  60:	9020      	str	r0, [sp, #128]	; 0x80
  62:	a823      	add	r0, sp, #140	; 0x8c
  64:	9021      	str	r0, [sp, #132]	; 0x84
  66:	9820      	ldr	r0, [sp, #128]	; 0x80
  68:	9024      	str	r0, [sp, #144]	; 0x90
  6a:	9821      	ldr	r0, [sp, #132]	; 0x84
  6c:	9025      	str	r0, [sp, #148]	; 0x94
  6e:	9824      	ldr	r0, [sp, #144]	; 0x90
  70:	f240 0100 	movw	r1, #0
  74:	f2c0 0100 	movt	r1, #0
  78:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E>
  7c:	9008      	str	r0, [sp, #32]
  7e:	9107      	str	r1, [sp, #28]
  80:	e008      	b.n	94 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x94>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:162
	if unsafe { !NETWORK_IS_READY } { return SYS_EAGAIN; }  //  If network is not ready, tell caller (Sensor Listener) to try later.
  82:	f240 0000 	movw	r0, #0
  86:	f2c0 0000 	movt	r0, #0
  8a:	7800      	ldrb	r0, [r0, #0]
  8c:	07c0      	lsls	r0, r0, #31
  8e:	2800      	cmp	r0, #0
  90:	d02d      	beq.n	ee <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0xee>
  92:	e028      	b.n	e6 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0xe6>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:161
    assert_ne!(node_id.to_bytes()[0], 0);
  94:	9825      	ldr	r0, [sp, #148]	; 0x94
  96:	f240 0100 	movw	r1, #0
  9a:	f2c0 0100 	movt	r1, #0
  9e:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E>
  a2:	9006      	str	r0, [sp, #24]
  a4:	9105      	str	r1, [sp, #20]
  a6:	e7ff      	b.n	a8 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0xa8>
  a8:	9808      	ldr	r0, [sp, #32]
  aa:	901c      	str	r0, [sp, #112]	; 0x70
  ac:	9907      	ldr	r1, [sp, #28]
  ae:	911d      	str	r1, [sp, #116]	; 0x74
  b0:	9a06      	ldr	r2, [sp, #24]
  b2:	921e      	str	r2, [sp, #120]	; 0x78
  b4:	9b05      	ldr	r3, [sp, #20]
  b6:	931f      	str	r3, [sp, #124]	; 0x7c
  b8:	46ec      	mov	ip, sp
  ba:	f04f 0e02 	mov.w	lr, #2
  be:	f8cc e000 	str.w	lr, [ip]
  c2:	f240 0100 	movw	r1, #0
  c6:	f2c0 0100 	movt	r1, #0
  ca:	a816      	add	r0, sp, #88	; 0x58
  cc:	2203      	movs	r2, #3
  ce:	ab1c      	add	r3, sp, #112	; 0x70
  d0:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h0330c13173882f69E>
  d4:	e7ff      	b.n	2 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x2>
  d6:	f240 0100 	movw	r1, #0
  da:	f2c0 0100 	movt	r1, #0
  de:	a816      	add	r0, sp, #88	; 0x58
  e0:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
  e4:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:163
	let device_id = unsafe { get_device_id() };  assert_ne!(device_id, 0 as *const ::cty::c_char);
  e6:	f7ff fffe 	bl	0 <get_device_id>
  ea:	9026      	str	r0, [sp, #152]	; 0x98
  ec:	e006      	b.n	fc <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0xfc>
  ee:	f06f 0005 	mvn.w	r0, #5
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:162
	if unsafe { !NETWORK_IS_READY } { return SYS_EAGAIN; }  //  If network is not ready, tell caller (Sensor Listener) to try later.
  f2:	9011      	str	r0, [sp, #68]	; 0x44
  f4:	e7ff      	b.n	f6 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0xf6>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:195
    //  console_printf("NET send data: tmp "); console_printfloat(tmp); console_printf("\n");  ////

    //  The CoAP Background Task will call oc_tx_ucast() in the ESP8266 driver to 
    //  transmit the message: libs/esp8266/src/transport.cpp
    0
}
  f6:	9811      	ldr	r0, [sp, #68]	; 0x44
  f8:	b03c      	add	sp, #240	; 0xf0
  fa:	bd80      	pop	{r7, pc}
  fc:	a826      	add	r0, sp, #152	; 0x98
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:163
	let device_id = unsafe { get_device_id() };  assert_ne!(device_id, 0 as *const ::cty::c_char);
  fe:	9027      	str	r0, [sp, #156]	; 0x9c
 100:	f240 0000 	movw	r0, #0
 104:	f2c0 0000 	movt	r0, #0
 108:	9028      	str	r0, [sp, #160]	; 0xa0
 10a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 10c:	9029      	str	r0, [sp, #164]	; 0xa4
 10e:	9828      	ldr	r0, [sp, #160]	; 0xa0
 110:	902a      	str	r0, [sp, #168]	; 0xa8
 112:	9829      	ldr	r0, [sp, #164]	; 0xa4
 114:	6800      	ldr	r0, [r0, #0]
 116:	992a      	ldr	r1, [sp, #168]	; 0xa8
 118:	6809      	ldr	r1, [r1, #0]
 11a:	4288      	cmp	r0, r1
 11c:	d116      	bne.n	14c <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x14c>
 11e:	e7ff      	b.n	120 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x120>
 120:	9829      	ldr	r0, [sp, #164]	; 0xa4
 122:	9037      	str	r0, [sp, #220]	; 0xdc
 124:	982a      	ldr	r0, [sp, #168]	; 0xa8
 126:	9038      	str	r0, [sp, #224]	; 0xe0
 128:	a837      	add	r0, sp, #220	; 0xdc
 12a:	9035      	str	r0, [sp, #212]	; 0xd4
 12c:	a838      	add	r0, sp, #224	; 0xe0
 12e:	9036      	str	r0, [sp, #216]	; 0xd8
 130:	9835      	ldr	r0, [sp, #212]	; 0xd4
 132:	9039      	str	r0, [sp, #228]	; 0xe4
 134:	9836      	ldr	r0, [sp, #216]	; 0xd8
 136:	903a      	str	r0, [sp, #232]	; 0xe8
 138:	9839      	ldr	r0, [sp, #228]	; 0xe4
 13a:	f240 0100 	movw	r1, #0
 13e:	f2c0 0100 	movt	r1, #0
 142:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E>
 146:	9004      	str	r0, [sp, #16]
 148:	9103      	str	r1, [sp, #12]
 14a:	e005      	b.n	158 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x158>
 14c:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:168
	let rc = unsafe { init_server_post(0 as *const ::cty::c_char) };  assert!(rc);
 14e:	f7ff fffe 	bl	0 <init_server_post>
 152:	f88d 00ee 	strb.w	r0, [sp, #238]	; 0xee
 156:	e028      	b.n	1aa <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x1aa>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:163
	let device_id = unsafe { get_device_id() };  assert_ne!(device_id, 0 as *const ::cty::c_char);
 158:	983a      	ldr	r0, [sp, #232]	; 0xe8
 15a:	f240 0100 	movw	r1, #0
 15e:	f2c0 0100 	movt	r1, #0
 162:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E>
 166:	9002      	str	r0, [sp, #8]
 168:	9101      	str	r1, [sp, #4]
 16a:	e7ff      	b.n	16c <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x16c>
 16c:	9804      	ldr	r0, [sp, #16]
 16e:	9031      	str	r0, [sp, #196]	; 0xc4
 170:	9903      	ldr	r1, [sp, #12]
 172:	9132      	str	r1, [sp, #200]	; 0xc8
 174:	9a02      	ldr	r2, [sp, #8]
 176:	9233      	str	r2, [sp, #204]	; 0xcc
 178:	9b01      	ldr	r3, [sp, #4]
 17a:	9334      	str	r3, [sp, #208]	; 0xd0
 17c:	46ec      	mov	ip, sp
 17e:	f04f 0e02 	mov.w	lr, #2
 182:	f8cc e000 	str.w	lr, [ip]
 186:	f240 0100 	movw	r1, #0
 18a:	f2c0 0100 	movt	r1, #0
 18e:	a82b      	add	r0, sp, #172	; 0xac
 190:	2203      	movs	r2, #3
 192:	ab31      	add	r3, sp, #196	; 0xc4
 194:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h0330c13173882f69E>
 198:	e7ff      	b.n	2 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x2>
 19a:	f240 0100 	movw	r1, #0
 19e:	f2c0 0100 	movt	r1, #0
 1a2:	a82b      	add	r0, sp, #172	; 0xac
 1a4:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
 1a8:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:168
	let rc = unsafe { init_server_post(0 as *const ::cty::c_char) };  assert!(rc);
 1aa:	f89d 00ee 	ldrb.w	r0, [sp, #238]	; 0xee
 1ae:	07c0      	lsls	r0, r0, #31
 1b0:	2800      	cmp	r0, #0
 1b2:	d107      	bne.n	1c4 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x1c4>
 1b4:	e7ff      	b.n	1b6 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x1b6>
 1b6:	f240 0000 	movw	r0, #0
 1ba:	f2c0 0000 	movt	r0, #0
 1be:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 1c2:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:187
    let rc = unsafe { do_server_post() };  assert!(rc);
 1c4:	f7ff fffe 	bl	0 <do_server_post>
 1c8:	f88d 00ef 	strb.w	r0, [sp, #239]	; 0xef
 1cc:	e7ff      	b.n	1ce <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x1ce>
 1ce:	f89d 00ef 	ldrb.w	r0, [sp, #239]	; 0xef
 1d2:	07c0      	lsls	r0, r0, #31
 1d4:	2800      	cmp	r0, #0
 1d6:	d107      	bne.n	1e8 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x1e8>
 1d8:	e7ff      	b.n	1da <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x1da>
 1da:	f240 0000 	movw	r0, #0
 1de:	f2c0 0000 	movt	r0, #0
 1e2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 1e6:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:189
    console_print(b"NET view your sensor at \nhttps://blue-pill-geolocate.appspot.com?device=%s\n");  //  , device_id);
 1e8:	f240 0000 	movw	r0, #0
 1ec:	f2c0 0000 	movt	r0, #0
 1f0:	214b      	movs	r1, #75	; 0x4b
 1f2:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
 1f6:	e7ff      	b.n	1f8 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0x1f8>
 1f8:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:194
    0
 1fa:	9011      	str	r0, [sp, #68]	; 0x44
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:195
}
 1fc:	e77b      	b.n	f6 <_ZN5mylib9send_coap26send_sensor_data_to_server17h0ee163faf4e6461fE+0xf6>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:161
    assert_ne!(node_id.to_bytes()[0], 0);
 1fe:	f240 0000 	movw	r0, #0
 202:	f2c0 0000 	movt	r0, #0
 206:	2100      	movs	r1, #0
 208:	9a09      	ldr	r2, [sp, #36]	; 0x24
 20a:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h946762cd0671aec9E>
 20e:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E:

00000000 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E>:
_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E():
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:209
///  The message will be enqueued for transmission by the CoAP / OIC 
///  Background Task so this function will return without waiting for the message 
///  to be transmitted.  Return 0 if successful, `SYS_EAGAIN` if network is not ready yet.
///  The CoAP payload needs to be very compact (under 32 bytes) so it will be encoded in CBOR like this:
///  `{ t: 2870 }`
fn send_sensor_data_to_collector(sensor_val: &SensorValue, node_id: &CStr) -> i32 {
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900c      	str	r0, [sp, #48]	; 0x30
   c:	910d      	str	r1, [sp, #52]	; 0x34
   e:	920e      	str	r2, [sp, #56]	; 0x38
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:211
	////  TODO: if let SensorValueType::None = sensor_val.val { assert!(false); }
    if unsafe { !NETWORK_IS_READY } { return SYS_EAGAIN; }  //  If network is not ready, tell caller (Sensor Listener) to try later.
  10:	f240 0000 	movw	r0, #0
  14:	f2c0 0000 	movt	r0, #0
  18:	7800      	ldrb	r0, [r0, #0]
  1a:	07c0      	lsls	r0, r0, #31
  1c:	2800      	cmp	r0, #0
  1e:	930b      	str	r3, [sp, #44]	; 0x2c
  20:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
  24:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
  28:	d107      	bne.n	3a <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x3a>
  2a:	e7ff      	b.n	2c <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x2c>
  2c:	f06f 0005 	mvn.w	r0, #5
  30:	900f      	str	r0, [sp, #60]	; 0x3c
  32:	e7ff      	b.n	34 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x34>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:234
    console_print(b"NRF send to collector: rawtmp %d\n");  //  , val->int_val);  ////

    //  The CoAP Background Task will call oc_tx_ucast() in the nRF24L01 driver to 
    //  transmit the message: libs/nrf24l01/src/transport.cpp
    0
}
  34:	980f      	ldr	r0, [sp, #60]	; 0x3c
  36:	b016      	add	sp, #88	; 0x58
  38:	bd80      	pop	{r7, pc}
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:216
    let rc = unsafe { init_collector_post() };  assert!(rc);
  3a:	f7ff fffe 	bl	0 <init_collector_post>
  3e:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  42:	e7ff      	b.n	44 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x44>
  44:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
  48:	07c0      	lsls	r0, r0, #31
  4a:	2800      	cmp	r0, #0
  4c:	d107      	bne.n	5e <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x5e>
  4e:	e7ff      	b.n	50 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x50>
  50:	f240 0000 	movw	r0, #0
  54:	f2c0 0000 	movt	r0, #0
  58:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  5c:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:219
    let _payload = coap!(@cbor {
  5e:	f240 0000 	movw	r0, #0
  62:	f2c0 0000 	movt	r0, #0
  66:	9013      	str	r0, [sp, #76]	; 0x4c
  68:	2004      	movs	r0, #4
  6a:	9014      	str	r0, [sp, #80]	; 0x50
  6c:	f240 0000 	movw	r0, #0
  70:	f2c0 0000 	movt	r0, #0
  74:	f240 0100 	movw	r1, #0
  78:	f2c0 0100 	movt	r1, #0
  7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  80:	f7ff fffe 	bl	0 <cbor_encoder_create_map>
  84:	9008      	str	r0, [sp, #32]
  86:	e7ff      	b.n	88 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x88>
  88:	980c      	ldr	r0, [sp, #48]	; 0x30
  8a:	6801      	ldr	r1, [r0, #0]
  8c:	6840      	ldr	r0, [r0, #4]
  8e:	9007      	str	r0, [sp, #28]
  90:	4608      	mov	r0, r1
  92:	9907      	ldr	r1, [sp, #28]
  94:	f7ff fffe 	bl	0 <_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E>
  98:	9006      	str	r0, [sp, #24]
  9a:	e7ff      	b.n	9c <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x9c>
  9c:	980c      	ldr	r0, [sp, #48]	; 0x30
  9e:	6801      	ldr	r1, [r0, #0]
  a0:	6840      	ldr	r0, [r0, #4]
  a2:	9005      	str	r0, [sp, #20]
  a4:	4608      	mov	r0, r1
  a6:	9905      	ldr	r1, [sp, #20]
  a8:	f7ff fffe 	bl	0 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E>
  ac:	9004      	str	r0, [sp, #16]
  ae:	e7ff      	b.n	b0 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0xb0>
  b0:	f240 0000 	movw	r0, #0
  b4:	f2c0 0000 	movt	r0, #0
  b8:	9906      	ldr	r1, [sp, #24]
  ba:	9a04      	ldr	r2, [sp, #16]
  bc:	f7ff fffe 	bl	0 <cbor_encode_text_string>
  c0:	9003      	str	r0, [sp, #12]
  c2:	e7ff      	b.n	c4 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0xc4>
  c4:	f240 0000 	movw	r0, #0
  c8:	f2c0 0000 	movt	r0, #0
  cc:	f240 42d2 	movw	r2, #1234	; 0x4d2
  d0:	2300      	movs	r3, #0
  d2:	f7ff fffe 	bl	0 <cbor_encode_int>
  d6:	9002      	str	r0, [sp, #8]
  d8:	e7ff      	b.n	da <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0xda>
  da:	f240 0000 	movw	r0, #0
  de:	f2c0 0000 	movt	r0, #0
  e2:	f240 0100 	movw	r1, #0
  e6:	f2c0 0100 	movt	r1, #0
  ea:	f7ff fffe 	bl	0 <cbor_encoder_close_container>
  ee:	9001      	str	r0, [sp, #4]
  f0:	e7ff      	b.n	f2 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0xf2>
  f2:	9813      	ldr	r0, [sp, #76]	; 0x4c
  f4:	9914      	ldr	r1, [sp, #80]	; 0x50
  f6:	9011      	str	r0, [sp, #68]	; 0x44
  f8:	9112      	str	r1, [sp, #72]	; 0x48
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:227
    let rc = unsafe { do_collector_post() };  assert!(rc);
  fa:	f7ff fffe 	bl	0 <do_collector_post>
  fe:	f88d 0057 	strb.w	r0, [sp, #87]	; 0x57
 102:	e7ff      	b.n	104 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x104>
 104:	f89d 0057 	ldrb.w	r0, [sp, #87]	; 0x57
 108:	07c0      	lsls	r0, r0, #31
 10a:	2800      	cmp	r0, #0
 10c:	d107      	bne.n	11e <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x11e>
 10e:	e7ff      	b.n	110 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x110>
 110:	f240 0000 	movw	r0, #0
 114:	f2c0 0000 	movt	r0, #0
 118:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
 11c:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:229
    console_print(b"NRF send to collector: rawtmp %d\n");  //  , val->int_val);  ////
 11e:	f240 0000 	movw	r0, #0
 122:	f2c0 0000 	movt	r0, #0
 126:	2121      	movs	r1, #33	; 0x21
 128:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
 12c:	e7ff      	b.n	12e <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x12e>
 12e:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:233
    0
 130:	900f      	str	r0, [sp, #60]	; 0x3c
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:234
}
 132:	e77f      	b.n	34 <_ZN5mylib9send_coap29send_sensor_data_to_collector17h2775c8d6cc261bd7E+0x34>

mylib-ac95891f38e7979c.1p0bleeal0c8ffkh.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1p0bleeal0c8ffkh
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
00000078 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
0000007e l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000086 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000ac l       .debug_str	00000000 
000000af l       .debug_str	00000000 
000000b3 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000c1 l       .debug_str	00000000 
000000ca l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000db l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001cc l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
0000021d l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000248 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
000002a3 l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002bf l       .debug_str	00000000 
000002ca l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
000002db l       .debug_str	00000000 
000002df l       .debug_str	00000000 
000002e7 l       .debug_str	00000000 
000002fe l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
0000033e l       .debug_str	00000000 
00000348 l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
000003c0 l       .debug_str	00000000 
000003cb l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
00000401 l       .debug_str	00000000 
0000040b l       .debug_str	00000000 
0000043d l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h0330c13173882f69E	00000000 .text._ZN4core3fmt9Arguments6new_v117h0330c13173882f69E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h0330c13173882f69E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h0330c13173882f69E



Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h0330c13173882f69E:

00000000 <_ZN4core3fmt9Arguments6new_v117h0330c13173882f69E>:
_ZN4core3fmt9Arguments6new_v117h0330c13173882f69E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

mylib-ac95891f38e7979c.1sy4lk16z0utqsak.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 1sy4lk16z0utqsak
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
00000078 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
0000007e l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000086 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000ac l       .debug_str	00000000 
000000af l       .debug_str	00000000 
000000b3 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000c0 l       .debug_str	00000000 
000000c9 l       .debug_str	00000000 
000000cd l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001eb l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001f3 l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000219 l       .debug_str	00000000 
00000223 l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
000002a0 l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002cc l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
000002f7 l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
0000032a l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
00000345 l       .debug_str	00000000 
00000353 l       .debug_str	00000000 
00000357 l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
00000369 l       .debug_str	00000000 
0000036f l       .debug_str	00000000 
00000373 l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
0000037f l       .debug_str	00000000 
00000396 l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
000003d6 l       .debug_str	00000000 
000003e0 l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
00000458 l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
00000480 l       .debug_str	00000000 
00000499 l       .debug_str	00000000 
000004a3 l       .debug_str	00000000 
000004b9 l       .debug_str	00000000 
000004d7 l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
000004e5 l       .debug_str	00000000 
000004ea l       .debug_str	00000000 
000004ee l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000519 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.0	00000000 .Lanon.3ed011473997af99b525cde47c9eaaac.0
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.3	00000018 .Lanon.3ed011473997af99b525cde47c9eaaac.3
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.4	00000012 .Lanon.3ed011473997af99b525cde47c9eaaac.4
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.5	00000009 .Lanon.3ed011473997af99b525cde47c9eaaac.5
00000000 l     O .rodata.cst8	00000008 .Lanon.3ed011473997af99b525cde47c9eaaac.6
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.7	00000001 .Lanon.3ed011473997af99b525cde47c9eaaac.7
00000000 l    d  .text.main	00000000 .text.main
00000000 l    d  .text.rust_begin_unwind	00000000 .text.rust_begin_unwind
00000000 l    d  .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.1	00000000 .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.1
00000000 l    d  .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.2	00000000 .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.2
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E
00000000         *UND*	00000000 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E
00000000         *UND*	00000000 _ZN4core5panic8Location4file17h94cc6af18de736c4E
00000000         *UND*	00000000 _ZN4core5panic8Location4line17h3ffc63f14d0a6636E
00000000         *UND*	00000000 _ZN4core5panic9PanicInfo8location17h5226165d8771f8a2E
00000000         *UND*	00000000 _ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000         *UND*	00000000 .hidden _ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h47a7ec4e529b3d82E
00000000         *UND*	00000000 .hidden _ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE
00000000         *UND*	00000000 __bkpt
00000000         *UND*	00000000 console_buffer
00000000         *UND*	00000000 console_flush
00000000         *UND*	00000000 console_printhex
00000000 g     F .text.main	0000005e main
00000000         *UND*	00000000 os_eventq_dflt_get
00000000         *UND*	00000000 os_eventq_run
00000000 g     F .text.rust_begin_unwind	000000b6 rust_begin_unwind
00000000         *UND*	00000000 rust_sysinit



Disassembly of section .text.main:

00000000 <main>:
main():
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:26
use crate::listen_sensor::*;    //  Import listen_sensor.rs for polling the temperature sensor
use crate::send_coap::*;        //  Import send_coap.rs for sending sensor data

///  main() will be called at Mynewt startup. It replaces the C version of the main() function.
#[no_mangle]                     //  Don't mangle the name "main"
pub extern "C" fn main() -> ! {  //  Declare extern "C" because it will be called by Mynewt
   0:	b084      	sub	sp, #16
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:28
    //  Init Mynewt system.
    unsafe { rust_sysinit()  };
   2:	f7ff fffe 	bl	0 <rust_sysinit>
   6:	e7ff      	b.n	2 <console_flush+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:29
    unsafe { console_flush() };
   8:	f7ff fffe 	bl	0 <console_flush>
   c:	e7ff      	b.n	2 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:34

    //  Start the Network Task in the background.  The Network Task prepares the ESP8266 or nRF24L01 transceiver for
    //  sending CoAP messages.  We connect the ESP8266 to the WiFi access point and register
    //  the ESP8266/nRF24L01 driver as the network transport for CoAP.  Also perform WiFi Geolocation if it is enabled.
    let rc = start_network_task();  
   e:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap18start_network_task17hca6051abf27965cbE>
  12:	9102      	str	r1, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <main+0x18>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:35
    rc.expect("");  //  TODO: Use ?
  18:	9801      	ldr	r0, [sp, #4]
  1a:	9902      	ldr	r1, [sp, #8]
  1c:	f240 0200 	movw	r2, #0
  20:	f2c0 0200 	movt	r2, #0
  24:	2300      	movs	r3, #0
  26:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E>
  2a:	e7ff      	b.n	2 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:41
    //  assert!(rc == 0);

    //  Starting polling the temperature sensor every 10 seconds in the background.  
    //  After polling the sensor, call the listener function to send the sensor data to the CoAP server or Collector Node.
    //  If this is the Collector Node, we shall wait for sensor data from the Sensor Nodes and transmit to the CoAP server.
    let rc = start_sensor_listener();  assert!(rc == 0);
  2c:	f7ff fffe 	bl	0 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE>
  30:	9003      	str	r0, [sp, #12]
  32:	e7ff      	b.n	34 <main+0x34>
  34:	9803      	ldr	r0, [sp, #12]
  36:	2800      	cmp	r0, #0
  38:	d007      	beq.n	4a <main+0x4a>
  3a:	e7ff      	b.n	3c <main+0x3c>
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  48:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:53
        }
    }; */
    // ::core::panicking::panic(expr_file_line_col: &(&'static str, &'static str, u32, u32))

    //  Main event loop
    loop {                            //  Loop forever...
  4a:	e7ff      	b.n	4c <main+0x4c>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:56
        unsafe {
            os_eventq_run(            //  Process events...
                os_eventq_dflt_get()  //  From default event queue.
  4c:	f7ff fffe 	bl	0 <os_eventq_dflt_get>
  50:	9000      	str	r0, [sp, #0]
  52:	e7ff      	b.n	54 <main+0x54>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:55
            os_eventq_run(            //  Process events...
  54:	9800      	ldr	r0, [sp, #0]
  56:	f7ff fffe 	bl	0 <os_eventq_run>
  5a:	e7ff      	b.n	5c <main+0x5c>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:53
    loop {                            //  Loop forever...
  5c:	e7f6      	b.n	4c <main+0x4c>

Disassembly of section .text.rust_begin_unwind:

00000000 <rust_begin_unwind>:
rust_begin_unwind():
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:65
    //  Never comes here.
}

///  This function is called on panic, like an assertion failure. We display the filename and line number and pause in the debugger. From https://os.phil-opp.com/freestanding-rust-binary/
#[panic_handler]
fn panic(info: &PanicInfo) -> ! {
   0:	b08a      	sub	sp, #40	; 0x28
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:67
    //  Display the filename and line number to the Semihosting Console.
    if let Some(location) = info.location() {
   6:	9803      	ldr	r0, [sp, #12]
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN4core5panic9PanicInfo8location17h5226165d8771f8a2E>
   e:	9005      	str	r0, [sp, #20]
  10:	e7ff      	b.n	12 <rust_begin_unwind+0x12>
  12:	9805      	ldr	r0, [sp, #20]
  14:	2800      	cmp	r0, #0
  16:	d03f      	beq.n	98 <rust_begin_unwind+0x98>
  18:	e7ff      	b.n	1a <rust_begin_unwind+0x1a>
  1a:	9805      	ldr	r0, [sp, #20]
  1c:	9006      	str	r0, [sp, #24]
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:68
        let file = location.file();
  1e:	9806      	ldr	r0, [sp, #24]
  20:	f7ff fffe 	bl	0 <_ZN4core5panic8Location4file17h94cc6af18de736c4E>
  24:	9108      	str	r1, [sp, #32]
  26:	9007      	str	r0, [sp, #28]
  28:	e7ff      	b.n	2a <rust_begin_unwind+0x2a>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:69
        let line = location.line();
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	f7ff fffe 	bl	0 <_ZN4core5panic8Location4line17h3ffc63f14d0a6636E>
  30:	9009      	str	r0, [sp, #36]	; 0x24
  32:	e7ff      	b.n	34 <rust_begin_unwind+0x34>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:70
        console_print(b"panic at ");
  34:	f240 0000 	movw	r0, #0
  38:	f2c0 0000 	movt	r0, #0
  3c:	2109      	movs	r1, #9
  3e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  42:	e7ff      	b.n	44 <rust_begin_unwind+0x44>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:71
        unsafe { console_buffer(file.as_ptr(), file.len() as u32) }
  44:	9807      	ldr	r0, [sp, #28]
  46:	9908      	ldr	r1, [sp, #32]
  48:	f7ff fffe 	bl	0 <_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <rust_begin_unwind+0x50>
  50:	9807      	ldr	r0, [sp, #28]
  52:	9908      	ldr	r1, [sp, #32]
  54:	f7ff fffe 	bl	0 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E>
  58:	9000      	str	r0, [sp, #0]
  5a:	e7ff      	b.n	5c <rust_begin_unwind+0x5c>
  5c:	9801      	ldr	r0, [sp, #4]
  5e:	9900      	ldr	r1, [sp, #0]
  60:	f7ff fffe 	bl	0 <console_buffer>
  64:	e7ff      	b.n	2 <rust_begin_unwind+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:72
        console_print(b" line 0x");
  66:	f240 0000 	movw	r0, #0
  6a:	f2c0 0000 	movt	r0, #0
  6e:	2108      	movs	r1, #8
  70:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  74:	e7ff      	b.n	76 <rust_begin_unwind+0x76>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:73
        unsafe { console_printhex(line as u8) }  //  TODO: Print in decimal not hex. Allow more than 255 lines.
  76:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  7a:	f7ff fffe 	bl	0 <console_printhex>
  7e:	e7ff      	b.n	2 <rust_begin_unwind+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:74
        console_print(b"\n");
  80:	f240 0000 	movw	r0, #0
  84:	f2c0 0000 	movt	r0, #0
  88:	2101      	movs	r1, #1
  8a:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  8e:	e7ff      	b.n	2 <console_flush+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:75
        unsafe { console_flush() }
  90:	f7ff fffe 	bl	0 <console_flush>
  94:	e7ff      	b.n	96 <rust_begin_unwind+0x96>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:67
    if let Some(location) = info.location() {
  96:	e00a      	b.n	ae <rust_begin_unwind+0xae>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:77
    } else {
        console_print(b"panic unknown loc\n");
  98:	f240 0000 	movw	r0, #0
  9c:	f2c0 0000 	movt	r0, #0
  a0:	2112      	movs	r1, #18
  a2:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  a6:	e7ff      	b.n	2 <console_flush+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:78
        unsafe { console_flush() }
  a8:	f7ff fffe 	bl	0 <console_flush>
  ac:	e7ff      	b.n	2 <__bkpt+0x2>
_ZN8cortex_m3asm4bkpt17ha12387e1b6ef82e6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:19
        () => unsafe {
            extern "C" {
                fn __bkpt();
            }

            __bkpt();
  ae:	f7ff fffe 	bl	0 <__bkpt>
rust_begin_unwind():
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:81
    }
    //  Pause in the debugger.
    bkpt();
  b2:	e7ff      	b.n	b4 <rust_begin_unwind+0xb4>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:83
    //  Loop forever so that device won't restart.
    loop {}
  b4:	e7fe      	b.n	b4 <rust_begin_unwind+0xb4>

mylib-ac95891f38e7979c.26updx3t07wdtj2j.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 26updx3t07wdtj2j
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000079 l       .debug_str	00000000 
0000007f l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000d5 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.dc33403061768eb3c9c87766cc08a14e.0	00000018 .Lanon.dc33403061768eb3c9c87766cc08a14e.0
00000000 l     F .text._ZN9cstr_core4CStr17to_bytes_with_nul17hf88d190b0f53f380E	00000016 _ZN9cstr_core4CStr17to_bytes_with_nul17hf88d190b0f53f380E
00000000 l     O .rodata.str.0	00000055 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN9cstr_core4CStr17to_bytes_with_nul17hf88d190b0f53f380E	00000000 .text._ZN9cstr_core4CStr17to_bytes_with_nul17hf88d190b0f53f380E
00000000 l    d  .text._ZN9cstr_core4CStr6as_ptr17he24d76f5592466e4E	00000000 .text._ZN9cstr_core4CStr6as_ptr17he24d76f5592466e4E
00000000 l    d  .text._ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E	00000000 .text._ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E
00000000         *UND*	00000000 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN9cstr_core4CStr6as_ptr17he24d76f5592466e4E	00000022 .hidden _ZN9cstr_core4CStr6as_ptr17he24d76f5592466e4E
00000000 g     F .text._ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E	00000064 .hidden _ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E



Disassembly of section .text._ZN9cstr_core4CStr17to_bytes_with_nul17hf88d190b0f53f380E:

00000000 <_ZN9cstr_core4CStr17to_bytes_with_nul17hf88d190b0f53f380E>:
_ZN9cstr_core4CStr17to_bytes_with_nul17hf88d190b0f53f380E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1056
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes_with_nul(), b"foo\0");
    /// ```
    #[inline]
    pub fn to_bytes_with_nul(&self) -> &[u8] {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1057
        unsafe { &*(&self.inner as *const [c_char] as *const [u8]) }
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1058
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr6as_ptr17he24d76f5592466e4E:

00000000 <_ZN9cstr_core4CStr6as_ptr17he24d76f5592466e4E>:
_ZN9cstr_core4CStr6as_ptr17he24d76f5592466e4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1005
    pub fn as_ptr(&self) -> *const c_char {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1006
        self.inner.as_ptr()
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN9cstr_core4CStr6as_ptr17he24d76f5592466e4E+0x1c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1007
    }
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E:

00000000 <_ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E>:
_ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1031
    pub fn to_bytes(&self) -> &[u8] {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1032
        let bytes = self.to_bytes_with_nul();
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E>
  18:	910c      	str	r1, [sp, #48]	; 0x30
  1a:	900b      	str	r0, [sp, #44]	; 0x2c
  1c:	e7ff      	b.n	1e <_ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  1e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  20:	990c      	ldr	r1, [sp, #48]	; 0x30
  22:	9006      	str	r0, [sp, #24]
  24:	9105      	str	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  2a:	9004      	str	r0, [sp, #16]
  2c:	e7ff      	b.n	2e <_ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E+0x2e>
  2e:	9804      	ldr	r0, [sp, #16]
  30:	1e41      	subs	r1, r0, #1
  32:	2801      	cmp	r0, #1
  34:	9103      	str	r1, [sp, #12]
  36:	d30e      	bcc.n	56 <_ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E+0x56>
  38:	e7ff      	b.n	3a <_ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	900d      	str	r0, [sp, #52]	; 0x34
  3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40:	9806      	ldr	r0, [sp, #24]
  42:	9905      	ldr	r1, [sp, #20]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h23d2cad5b81b9edeE>
  48:	9002      	str	r0, [sp, #8]
  4a:	9101      	str	r1, [sp, #4]
  4c:	e7ff      	b.n	4e <_ZN9cstr_core4CStr8to_bytes17h69a4c26bfbbcb548E+0x4e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1034
    }
  4e:	9802      	ldr	r0, [sp, #8]
  50:	9901      	ldr	r1, [sp, #4]
  52:	b00e      	add	sp, #56	; 0x38
  54:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  56:	f240 0000 	movw	r0, #0
  5a:	f2c0 0000 	movt	r0, #0
  5e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  62:	defe      	udf	#254	; 0xfe

mylib-ac95891f38e7979c.29x7oqvwgrpr4c8r.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 29x7oqvwgrpr4c8r
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000075 l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000083 l       .debug_str	00000000 
00000087 l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000af l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
000002c8 l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
000002e6 l       .debug_str	00000000 
000002eb l       .debug_str	00000000 
000002f7 l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
0000030a l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
00000336 l       .debug_str	00000000 
0000034a l       .debug_str	00000000 
0000034f l       .debug_str	00000000 
00000360 l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
0000037f l       .debug_str	00000000 
0000038b l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003b0 l       .debug_str	00000000 
000003c2 l       .debug_str	00000000 
000003e2 l       .debug_str	00000000 
000003eb l       .debug_str	00000000 
000003f4 l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.0	0000000a .Lanon.32e44b06c4d24b342963a6a6b9d75415.0
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.1	0000000d .Lanon.32e44b06c4d24b342963a6a6b9d75415.1
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.10	00000018 .Lanon.32e44b06c4d24b342963a6a6b9d75415.10
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.11	00000016 .Lanon.32e44b06c4d24b342963a6a6b9d75415.11
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.12	00000018 .Lanon.32e44b06c4d24b342963a6a6b9d75415.12
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.13	00000018 .Lanon.32e44b06c4d24b342963a6a6b9d75415.13
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.14	00000018 .Lanon.32e44b06c4d24b342963a6a6b9d75415.14
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.15	00000019 .Lanon.32e44b06c4d24b342963a6a6b9d75415.15
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.16	00000001 .Lanon.32e44b06c4d24b342963a6a6b9d75415.16
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.4	00000018 .Lanon.32e44b06c4d24b342963a6a6b9d75415.4
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.6	00000018 .Lanon.32e44b06c4d24b342963a6a6b9d75415.6
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.7	00000018 .Lanon.32e44b06c4d24b342963a6a6b9d75415.7
00000000 l     O .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.8	00000011 .Lanon.32e44b06c4d24b342963a6a6b9d75415.8
00000000 l     F .text._ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE	00000138 _ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE
00000000 l     F .text._ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E	000000f8 _ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E
00000000 l    d  .text._ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE	00000000 .text._ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE
00000000 l    d  .text._ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E	00000000 .text._ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E
00000000 l    d  .text._ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE	00000000 .text._ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE
00000000 l    d  .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.2	00000000 .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.2
00000000 l    d  .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.3	00000000 .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.3
00000000 l    d  .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.5	00000000 .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.5
00000000 l    d  .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.9	00000000 .rodata..Lanon.32e44b06c4d24b342963a6a6b9d75415.9
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE	000000ca .hidden _ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h47a7ec4e529b3d82E
00000000         *UND*	00000000 .hidden _ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E
00000000         *UND*	00000000 .hidden _ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E
00000000         *UND*	00000000 .hidden _ZN67_$LT$mylib..base..SensorValue$u20$as$u20$core..default..Default$GT$7default17hcb08cd325439514dE
00000000         *UND*	00000000 _ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E
00000000         *UND*	00000000 device_get_name
00000000         *UND*	00000000 get_temp_data
00000000         *UND*	00000000 get_temp_raw_data
00000000         *UND*	00000000 is_null_sensor
00000000         *UND*	00000000 is_null_sensor_data
00000000         *UND*	00000000 null_sensor
00000000         *UND*	00000000 sensor_get_device
00000000         *UND*	00000000 sensor_mgr_find_next_bydevname
00000000         *UND*	00000000 sensor_set_poll_rate_ms



Disassembly of section .text._ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE:

00000000 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE>:
_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE():
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:30
///  Listener Function to send the sensor data to the Collector Node (if this is a Sensor Node)
///  or CoAP Server (is this is a Standalone Node).
///  For Collector Node: Start the Listeners for Remote Sensor 
///  Otherwise this is a Standalone Node with ESP8266, or a Sensor Node with nRF24L01.
///  Return 0 if successful.
pub fn start_sensor_listener() -> i32 {
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	b093      	sub	sp, #76	; 0x4c
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:31
    console_print(b"TMP poll \n");  //  SENSOR_DEVICE "\n";
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	210a      	movs	r1, #10
   e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  12:	e7ff      	b.n	2 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:34

    //  Set the sensor polling time to 10 seconds.  SENSOR_DEVICE is either "bme280_0" or "temp_stm32_0"
    let rc = unsafe { sensor_set_poll_rate_ms(SENSOR_DEVICE, SENSOR_POLL_TIME) };
  14:	f240 0000 	movw	r0, #0
  18:	f2c0 0000 	movt	r0, #0
  1c:	f242 7110 	movw	r1, #10000	; 0x2710
  20:	f7ff fffe 	bl	0 <sensor_set_poll_rate_ms>
  24:	9002      	str	r0, [sp, #8]
  26:	e7ff      	b.n	28 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0x28>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:35
    assert!(rc == 0);
  28:	9802      	ldr	r0, [sp, #8]
  2a:	2800      	cmp	r0, #0
  2c:	d007      	beq.n	3e <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0x3e>
  2e:	e7ff      	b.n	30 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0x30>
  30:	f240 0000 	movw	r0, #0
  34:	f2c0 0000 	movt	r0, #0
  38:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  3c:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:38

    //  Fetch the sensor by name, without locking the driver for exclusive access.
    let listen_sensor = unsafe { sensor_mgr_find_next_bydevname(SENSOR_DEVICE, null_sensor()) };
  3e:	f7ff fffe 	bl	0 <null_sensor>
  42:	9001      	str	r0, [sp, #4]
  44:	e7ff      	b.n	46 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0x46>
  46:	f240 0000 	movw	r0, #0
  4a:	f2c0 0000 	movt	r0, #0
  4e:	9901      	ldr	r1, [sp, #4]
  50:	f7ff fffe 	bl	0 <sensor_mgr_find_next_bydevname>
  54:	9003      	str	r0, [sp, #12]
  56:	e7ff      	b.n	58 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0x58>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:39
    assert!(!unsafe{ is_null_sensor(listen_sensor) });
  58:	9803      	ldr	r0, [sp, #12]
  5a:	f7ff fffe 	bl	0 <is_null_sensor>
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0x62>
  62:	9800      	ldr	r0, [sp, #0]
  64:	07c1      	lsls	r1, r0, #31
  66:	2900      	cmp	r1, #0
  68:	d007      	beq.n	7a <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0x7a>
  6a:	e7ff      	b.n	6c <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0x6c>
  6c:	f240 0000 	movw	r0, #0
  70:	f2c0 0000 	movt	r0, #0
  74:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  78:	defe      	udf	#254	; 0xfe
  7a:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:42

    //  Define the listener function to be called after polling the temperature sensor.
    let listener = SensorListener {
  7c:	9005      	str	r0, [sp, #20]
  7e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  82:	9104      	str	r1, [sp, #16]
  84:	f240 0100 	movw	r1, #0
  88:	f2c0 0100 	movt	r1, #0
  8c:	9106      	str	r1, [sp, #24]
  8e:	2101      	movs	r1, #1
  90:	9107      	str	r1, [sp, #28]
  92:	9008      	str	r0, [sp, #32]
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:50
        sl_arg        : LISTENER_CB,           //  Indicate to the listener function that this is a listener callback
        sl_next       : 0,                     //  Must be 0
    };

    //  Register the Listener Function to be called every 10 seconds, with the polled sensor data.
    let rc = register_listener(listen_sensor, listener);
  94:	9803      	ldr	r0, [sp, #12]
  96:	a904      	add	r1, sp, #16
  98:	aa0c      	add	r2, sp, #48	; 0x30
  9a:	4613      	mov	r3, r2
  9c:	e891 50f0 	ldmia.w	r1, {r4, r5, r6, r7, ip, lr}
  a0:	e883 50f0 	stmia.w	r3, {r4, r5, r6, r7, ip, lr}
  a4:	4611      	mov	r1, r2
  a6:	f7ff fffe 	bl	0 <_ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E>
  aa:	900b      	str	r0, [sp, #44]	; 0x2c
  ac:	e7ff      	b.n	ae <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0xae>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:51
    assert!(rc == 0);
  ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
  b0:	2800      	cmp	r0, #0
  b2:	d007      	beq.n	c4 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0xc4>
  b4:	e7ff      	b.n	b6 <_ZN5mylib13listen_sensor21start_sensor_listener17h20948f110386186dE+0xb6>
  b6:	f240 0000 	movw	r0, #0
  ba:	f2c0 0000 	movt	r0, #0
  be:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  c2:	defe      	udf	#254	; 0xfe
  c4:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:55

    //  Return 0 to indicate success.  This line should not end with a semicolon (;).
    0
}
  c6:	b013      	add	sp, #76	; 0x4c
  c8:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text._ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E:

00000000 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E>:
_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E():
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:70
///  This listener function is called by Mynewt every 10 seconds (for local sensors) or when sensor data is received
///  (for Remote Sensors).  Mynewt has fetched the raw or computed temperature value, passed through `sensor_data`.
///  If this is a Sensor Node, we send the sensor data to the Collector Node.
///  If this is a Collector Node or Standalone Node, we send the sensor data to the CoAP server.  
///  Return 0 if we have processed the sensor data successfully.
extern fn read_temperature(sensor: SensorPtr, _arg: SensorArg, sensor_data: SensorDataPtr, sensor_type: SensorType) -> i32 {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   6:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	9007      	str	r0, [sp, #28]
  12:	9108      	str	r1, [sp, #32]
  14:	9209      	str	r2, [sp, #36]	; 0x24
  16:	930b      	str	r3, [sp, #44]	; 0x2c
  18:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:72
    unsafe {
        console_print(b"read_temperature\n");
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	2111      	movs	r1, #17
  26:	f8cd e018 	str.w	lr, [sp, #24]
  2a:	9405      	str	r4, [sp, #20]
  2c:	9504      	str	r5, [sp, #16]
  2e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  32:	e7ff      	b.n	34 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x34>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:75
        //  Check that the temperature data is valid.
        //  TODO
        if is_null_sensor_data(sensor_data) { return SYS_EINVAL; }  //  Exit if data is missing
  34:	9809      	ldr	r0, [sp, #36]	; 0x24
  36:	f7ff fffe 	bl	0 <is_null_sensor_data>
  3a:	9003      	str	r0, [sp, #12]
  3c:	e7ff      	b.n	3e <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x3e>
  3e:	9803      	ldr	r0, [sp, #12]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d007      	beq.n	56 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x56>
  46:	e7ff      	b.n	48 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x48>
  48:	f06f 0001 	mvn.w	r0, #1
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	e7ff      	b.n	50 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x50>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:106
        }
        assert!(rc == 0);
        //#endif  //  MYNEWT_VAL(SENSOR_COAP)
    }
    0
}
  50:	980c      	ldr	r0, [sp, #48]	; 0x30
  52:	b016      	add	sp, #88	; 0x58
  54:	bdb0      	pop	{r4, r5, r7, pc}
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:76
        assert!(!is_null_sensor(sensor));
  56:	9807      	ldr	r0, [sp, #28]
  58:	f7ff fffe 	bl	0 <is_null_sensor>
  5c:	9002      	str	r0, [sp, #8]
  5e:	e7ff      	b.n	60 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x60>
  60:	9802      	ldr	r0, [sp, #8]
  62:	07c1      	lsls	r1, r0, #31
  64:	2900      	cmp	r1, #0
  66:	d007      	beq.n	78 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x78>
  68:	e7ff      	b.n	6a <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x6a>
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  76:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:80
        let device = sensor_get_device(sensor);
  78:	9807      	ldr	r0, [sp, #28]
  7a:	f7ff fffe 	bl	0 <sensor_get_device>
  7e:	900d      	str	r0, [sp, #52]	; 0x34
  80:	e7ff      	b.n	82 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x82>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:81
        let device_name_ptr: *const c_char = device_get_name(device);
  82:	980d      	ldr	r0, [sp, #52]	; 0x34
  84:	f7ff fffe 	bl	0 <device_get_name>
  88:	900e      	str	r0, [sp, #56]	; 0x38
  8a:	e7ff      	b.n	8c <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x8c>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:82
        let device_name: &CStr = CStr::from_ptr(device_name_ptr);
  8c:	980e      	ldr	r0, [sp, #56]	; 0x38
  8e:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17hf882b52c821e39a0E>
  92:	9001      	str	r0, [sp, #4]
  94:	9100      	str	r1, [sp, #0]
  96:	e7ff      	b.n	98 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x98>
  98:	9801      	ldr	r0, [sp, #4]
  9a:	900f      	str	r0, [sp, #60]	; 0x3c
  9c:	9900      	ldr	r1, [sp, #0]
  9e:	9110      	str	r1, [sp, #64]	; 0x40
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:86
        let temp_sensor_value = get_temperature(sensor_data, sensor_type);
  a0:	9909      	ldr	r1, [sp, #36]	; 0x24
  a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  a6:	a811      	add	r0, sp, #68	; 0x44
  a8:	f7ff fffe 	bl	0 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E>
  ac:	e7ff      	b.n	ae <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0xae>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:94
        let rc = send_sensor_data(&temp_sensor_value, device_name);
  ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
  b0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  b2:	a811      	add	r0, sp, #68	; 0x44
  b4:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap16send_sensor_data17h610afad13e46ff09E>
  b8:	9015      	str	r0, [sp, #84]	; 0x54
  ba:	e7ff      	b.n	bc <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0xbc>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:98
        if rc == SYS_EAGAIN {
  bc:	9815      	ldr	r0, [sp, #84]	; 0x54
  be:	3006      	adds	r0, #6
  c0:	2800      	cmp	r0, #0
  c2:	d10b      	bne.n	dc <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0xdc>
  c4:	e7ff      	b.n	c6 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0xc6>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:99
            console_print(b"TMP network not ready\n");
  c6:	f240 0000 	movw	r0, #0
  ca:	f2c0 0000 	movt	r0, #0
  ce:	2116      	movs	r1, #22
  d0:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  d4:	e7ff      	b.n	d6 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0xd6>
  d6:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:100
            return 0; 
  d8:	900c      	str	r0, [sp, #48]	; 0x30
  da:	e7b9      	b.n	50 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x50>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:102
        assert!(rc == 0);
  dc:	9815      	ldr	r0, [sp, #84]	; 0x54
  de:	2800      	cmp	r0, #0
  e0:	d007      	beq.n	f2 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0xf2>
  e2:	e7ff      	b.n	e4 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0xe4>
  e4:	f240 0000 	movw	r0, #0
  e8:	f2c0 0000 	movt	r0, #0
  ec:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  f0:	defe      	udf	#254	; 0xfe
  f2:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:105
    0
  f4:	900c      	str	r0, [sp, #48]	; 0x30
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:106
}
  f6:	e7ab      	b.n	50 <_ZN5mylib13listen_sensor16read_temperature17h98575e0f2df03735E+0x50>

Disassembly of section .text._ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE:

00000000 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE>:
_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE():
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:111

///  Get the temperature value, raw or computed.  `sensor_data` contains the raw or computed temperature. 
///  `sensor_type` indicates whether `sensor_data` contains raw or computed temperature.  We return 
///  the raw or computed temperature, as well as the key and value type.
fn get_temperature(sensor_data: *const CVoid, sensor_type: SensorType) -> SensorValue {
   0:	b510      	push	{r4, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	9105      	str	r1, [sp, #20]
   c:	9307      	str	r3, [sp, #28]
   e:	9206      	str	r2, [sp, #24]
  10:	a909      	add	r1, sp, #36	; 0x24
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:112
    let mut return_value = SensorValue::default();
  12:	9004      	str	r0, [sp, #16]
  14:	4608      	mov	r0, r1
  16:	f8cd c00c 	str.w	ip, [sp, #12]
  1a:	f8cd e008 	str.w	lr, [sp, #8]
  1e:	9401      	str	r4, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN67_$LT$mylib..base..SensorValue$u20$as$u20$core..default..Default$GT$7default17hcb08cd325439514dE>
  24:	e7ff      	b.n	26 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x26>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:114
    match sensor_type {                                //  Is this raw or computed temperature?
        SENSOR_TYPE_AMBIENT_TEMPERATURE_RAW => {  //  If this is raw temperature...
  26:	9806      	ldr	r0, [sp, #24]
  28:	9907      	ldr	r1, [sp, #28]
  2a:	f080 6080 	eor.w	r0, r0, #67108864	; 0x4000000
  2e:	4308      	orrs	r0, r1
  30:	2800      	cmp	r0, #0
  32:	d139      	bne.n	a8 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0xa8>
  34:	e7ff      	b.n	36 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x36>
  36:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:116
            //  Interpret the sensor data as a sensor_temp_raw_data struct that contains raw temp.
            let mut rawtempdata = SensorTempRawData {
  38:	900d      	str	r0, [sp, #52]	; 0x34
  3a:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:120
                strd_temp_raw: 0,
                strd_temp_raw_is_valid: 0,
            };
            let rc = unsafe { get_temp_raw_data(sensor_data, &mut rawtempdata) };
  3e:	9805      	ldr	r0, [sp, #20]
  40:	a90d      	add	r1, sp, #52	; 0x34
  42:	f7ff fffe 	bl	0 <get_temp_raw_data>
  46:	900f      	str	r0, [sp, #60]	; 0x3c
  48:	e7ff      	b.n	4a <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x4a>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:121
            assert!(rc == 0);
  4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4c:	2800      	cmp	r0, #0
  4e:	d007      	beq.n	60 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x60>
  50:	e7ff      	b.n	52 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x52>
  52:	f240 0000 	movw	r0, #0
  56:	f2c0 0000 	movt	r0, #0
  5a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  5e:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:124

            //  Check that the raw temperature data is valid.
            if rawtempdata.strd_temp_raw_is_valid == 0 { return return_value; }  //  Exit if data is not valid
  60:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
  64:	2800      	cmp	r0, #0
  66:	d112      	bne.n	8e <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x8e>
  68:	e7ff      	b.n	6a <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x6a>
  6a:	9809      	ldr	r0, [sp, #36]	; 0x24
  6c:	990a      	ldr	r1, [sp, #40]	; 0x28
  6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  72:	f8dd c010 	ldr.w	ip, [sp, #16]
  76:	f8cc 300c 	str.w	r3, [ip, #12]
  7a:	f8cc 2008 	str.w	r2, [ip, #8]
  7e:	f8cc 1004 	str.w	r1, [ip, #4]
  82:	f8cc 0000 	str.w	r0, [ip]
  86:	e001      	b.n	8c <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x8c>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:158
        }
    }
    //  Return the key and value type for raw or computed temperature, as defined in temp_stm32.h.
    return_value.key = TEMP_SENSOR_KEY;
    return_value
}
  88:	b016      	add	sp, #88	; 0x58
  8a:	bd10      	pop	{r4, pc}
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:124
            if rawtempdata.strd_temp_raw_is_valid == 0 { return return_value; }  //  Exit if data is not valid
  8c:	e7fc      	b.n	88 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x88>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:127
            return_value.val = SensorValueType::Uint(rawtempdata.strd_temp_raw);  //  Raw Temperature in integer (0 to 4095)
  8e:	980d      	ldr	r0, [sp, #52]	; 0x34
  90:	900c      	str	r0, [sp, #48]	; 0x30
  92:	2001      	movs	r0, #1
  94:	900b      	str	r0, [sp, #44]	; 0x2c
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:128
            console_print(b"TMP listener got rawtmp \n");  // return_value->int_val);
  96:	f240 0000 	movw	r0, #0
  9a:	f2c0 0000 	movt	r0, #0
  9e:	2119      	movs	r1, #25
  a0:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>
  a4:	e7ff      	b.n	a6 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0xa6>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:113
    match sensor_type {                                //  Is this raw or computed temperature?
  a6:	e031      	b.n	10c <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x10c>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:130
        SENSOR_TYPE_AMBIENT_TEMPERATURE => {      //  If this is computed temperature...
  a8:	9806      	ldr	r0, [sp, #24]
  aa:	9907      	ldr	r1, [sp, #28]
  ac:	9111      	str	r1, [sp, #68]	; 0x44
  ae:	9010      	str	r0, [sp, #64]	; 0x40
  b0:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:132
            let mut tempdata = SensorTempData {
  b2:	9013      	str	r0, [sp, #76]	; 0x4c
  b4:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:136
            let rc = unsafe { get_temp_data(sensor_data, &mut tempdata) };
  b8:	9805      	ldr	r0, [sp, #20]
  ba:	a913      	add	r1, sp, #76	; 0x4c
  bc:	f7ff fffe 	bl	0 <get_temp_data>
  c0:	9015      	str	r0, [sp, #84]	; 0x54
  c2:	e7ff      	b.n	c4 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0xc4>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:137
            assert!(rc == 0);
  c4:	9815      	ldr	r0, [sp, #84]	; 0x54
  c6:	2800      	cmp	r0, #0
  c8:	d007      	beq.n	da <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0xda>
  ca:	e7ff      	b.n	cc <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0xcc>
  cc:	f240 0000 	movw	r0, #0
  d0:	f2c0 0000 	movt	r0, #0
  d4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  d8:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:140
            if tempdata.std_temp_is_valid == 0 { return return_value; }  //  Exit if data is not valid
  da:	f89d 0050 	ldrb.w	r0, [sp, #80]	; 0x50
  de:	2800      	cmp	r0, #0
  e0:	d10f      	bne.n	102 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x102>
  e2:	e7ff      	b.n	e4 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0xe4>
  e4:	9809      	ldr	r0, [sp, #36]	; 0x24
  e6:	990a      	ldr	r1, [sp, #40]	; 0x28
  e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  ec:	f8dd c010 	ldr.w	ip, [sp, #16]
  f0:	f8cc 300c 	str.w	r3, [ip, #12]
  f4:	f8cc 2008 	str.w	r2, [ip, #8]
  f8:	f8cc 1004 	str.w	r1, [ip, #4]
  fc:	f8cc 0000 	str.w	r0, [ip]
 100:	e7c4      	b.n	8c <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x8c>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:143
            return_value.val = SensorValueType::Float(tempdata.std_temp);  //  Temperature in floating point.
 102:	9813      	ldr	r0, [sp, #76]	; 0x4c
 104:	900c      	str	r0, [sp, #48]	; 0x30
 106:	2002      	movs	r0, #2
 108:	900b      	str	r0, [sp, #44]	; 0x2c
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:113
    match sensor_type {                                //  Is this raw or computed temperature?
 10a:	e7ff      	b.n	10c <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x10c>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:156
    return_value.key = TEMP_SENSOR_KEY;
 10c:	f240 0000 	movw	r0, #0
 110:	f2c0 0000 	movt	r0, #0
 114:	9009      	str	r0, [sp, #36]	; 0x24
 116:	2001      	movs	r0, #1
 118:	900a      	str	r0, [sp, #40]	; 0x28
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:157
    return_value
 11a:	9809      	ldr	r0, [sp, #36]	; 0x24
 11c:	990a      	ldr	r1, [sp, #40]	; 0x28
 11e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 120:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 122:	f8dd c010 	ldr.w	ip, [sp, #16]
 126:	f8cc 300c 	str.w	r3, [ip, #12]
 12a:	f8cc 2008 	str.w	r2, [ip, #8]
 12e:	f8cc 1004 	str.w	r1, [ip, #4]
 132:	f8cc 0000 	str.w	r0, [ip]
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:158
}
 136:	e7a7      	b.n	88 <_ZN5mylib13listen_sensor15get_temperature17hf02a882c2141679eE+0x88>

mylib-ac95891f38e7979c.2k4h3n1psy8odh4v.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 2k4h3n1psy8odh4v
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000076 l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
00000089 l       .debug_str	00000000 
00000092 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000ac l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b3 l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000bc l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
000002e9 l       .debug_str	00000000 
000002ee l       .debug_str	00000000 
000002f2 l       .debug_str	00000000 
00000345 l       .debug_str	00000000 
000003a0 l       .debug_str	00000000 
000003a6 l       .debug_str	00000000 
000003aa l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
0000045a l       .debug_str	00000000 
00000460 l       .debug_str	00000000 
000004bc l       .debug_str	00000000 
000004c2 l       .debug_str	00000000 
000004c6 l       .debug_str	00000000 
0000051a l       .debug_str	00000000 
00000576 l       .debug_str	00000000 
0000057a l       .debug_str	00000000 
000005e0 l       .debug_str	00000000 
0000064e l       .debug_str	00000000 
00000652 l       .debug_str	00000000 
0000065f l       .debug_str	00000000 
00000673 l       .debug_str	00000000 
000006a5 l       .debug_str	00000000 
000006f9 l       .debug_str	00000000 
0000074e l       .debug_str	00000000 
000007a3 l       .debug_str	00000000 
000007f6 l       .debug_str	00000000 
0000085d l       .debug_str	00000000 
000008c4 l       .debug_str	00000000 
000008d2 l       .debug_str	00000000 
000008e6 l       .debug_str	00000000 
00000918 l       .debug_str	00000000 
00000977 l       .debug_str	00000000 
000009d7 l       .debug_str	00000000 
00000a2c l       .debug_str	00000000 
00000a80 l       .debug_str	00000000 
00000a87 l       .debug_str	00000000 
00000a8a l       .debug_str	00000000 
00000a8e l       .debug_str	00000000 
00000a95 l       .debug_str	00000000 
00000a99 l       .debug_str	00000000 
00000a9c l       .debug_str	00000000 
00000a9f l       .debug_str	00000000 
00000aa4 l       .debug_str	00000000 
00000aaa l       .debug_str	00000000 
00000ab1 l       .debug_str	00000000 
00000ab9 l       .debug_str	00000000 
00000ac3 l       .debug_str	00000000 
00000acc l       .debug_str	00000000 
00000b14 l       .debug_str	00000000 
00000b81 l       .debug_str	00000000 
00000bc9 l       .debug_str	00000000 
00000c43 l       .debug_str	00000000 
00000c8b l       .debug_str	00000000 
00000cfa l       .debug_str	00000000 
00000d42 l       .debug_str	00000000 
00000dc3 l       .debug_str	00000000 
00000e0b l       .debug_str	00000000 
00000e79 l       .debug_str	00000000 
00000ec1 l       .debug_str	00000000 
00000f30 l       .debug_str	00000000 
00000f78 l       .debug_str	00000000 
00000fe7 l       .debug_str	00000000 
0000102f l       .debug_str	00000000 
0000109e l       .debug_str	00000000 
000010fe l       .debug_str	00000000 
00001157 l       .debug_str	00000000 
000011b7 l       .debug_str	00000000 
00001210 l       .debug_str	00000000 
00001270 l       .debug_str	00000000 
000012c9 l       .debug_str	00000000 
00001329 l       .debug_str	00000000 
00001380 l       .debug_str	00000000 
000013e0 l       .debug_str	00000000 
0000144b l       .debug_str	00000000 
000014ab l       .debug_str	00000000 
0000150f l       .debug_str	00000000 
0000156f l       .debug_str	00000000 
000015c8 l       .debug_str	00000000 
00001628 l       .debug_str	00000000 
00001680 l       .debug_str	00000000 
00001685 l       .debug_str	00000000 
000016ee l       .debug_str	00000000 
00001758 l       .debug_str	00000000 
0000175a l       .debug_str	00000000 
00001760 l       .debug_str	00000000 
00001765 l       .debug_str	00000000 
0000176a l       .debug_str	00000000 
00001770 l       .debug_str	00000000 
00001776 l       .debug_str	00000000 
00001784 l       .debug_str	00000000 
0000178e l       .debug_str	00000000 
00001792 l       .debug_str	00000000 
0000179a l       .debug_str	00000000 
000017ae l       .debug_str	00000000 
000017ba l       .debug_str	00000000 
000017c5 l       .debug_str	00000000 
000017cc l       .debug_str	00000000 
000017d2 l       .debug_str	00000000 
000017d6 l       .debug_str	00000000 
000017dc l       .debug_str	00000000 
000017e2 l       .debug_str	00000000 
000017e5 l       .debug_str	00000000 
000017f4 l       .debug_str	00000000 
000017fb l       .debug_str	00000000 
000017ff l       .debug_str	00000000 
00001808 l       .debug_str	00000000 
00001814 l       .debug_str	00000000 
0000182d l       .debug_str	00000000 
00001832 l       .debug_str	00000000 
00001843 l       .debug_str	00000000 
0000184d l       .debug_str	00000000 
000018ab l       .debug_str	00000000 
000018b6 l       .debug_str	00000000 
000018d3 l       .debug_str	00000000 
000018d7 l       .debug_str	00000000 
000018df l       .debug_str	00000000 
000018f6 l       .debug_str	00000000 
0000191a l       .debug_str	00000000 
00001936 l       .debug_str	00000000 
0000193b l       .debug_str	00000000 
00001944 l       .debug_str	00000000 
0000194b l       .debug_str	00000000 
00001964 l       .debug_str	00000000 
0000196e l       .debug_str	00000000 
00001988 l       .debug_str	00000000 
000019fe l       .debug_str	00000000 
00001a75 l       .debug_str	00000000 
00001ae0 l       .debug_str	00000000 
00001b4c l       .debug_str	00000000 
00001bc9 l       .debug_str	00000000 
00001c47 l       .debug_str	00000000 
00001cb1 l       .debug_str	00000000 
00001d1c l       .debug_str	00000000 
00001d87 l       .debug_str	00000000 
00001df3 l       .debug_str	00000000 
00001e5e l       .debug_str	00000000 
00001eca l       .debug_str	00000000 
00001f35 l       .debug_str	00000000 
00001fa1 l       .debug_str	00000000 
00001fb5 l       .debug_str	00000000 
00001fbe l       .debug_str	00000000 
00001fc5 l       .debug_str	00000000 
00001fd0 l       .debug_str	00000000 
00001fd5 l       .debug_str	00000000 
00001fe0 l       .debug_str	00000000 
00000000 l     O .rodata.cst4	00000004 .Lanon.277551dcde6ce4a6c96f255a341f39c5.0
00000000 l     O .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.1	00000010 .Lanon.277551dcde6ce4a6c96f255a341f39c5.1
00000004 l     O .rodata.cst4	00000004 .Lanon.277551dcde6ce4a6c96f255a341f39c5.2
00000000 l     O .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.3	00000010 .Lanon.277551dcde6ce4a6c96f255a341f39c5.3
00000000 l     O .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.4	00000010 .Lanon.277551dcde6ce4a6c96f255a341f39c5.4
00000000 l     O .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.5	00000010 .Lanon.277551dcde6ce4a6c96f255a341f39c5.5
00000000 l     O .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.6	00000010 .Lanon.277551dcde6ce4a6c96f255a341f39c5.6
00000000 l     O .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.7	00000010 .Lanon.277551dcde6ce4a6c96f255a341f39c5.7
00000000 l     O .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.8	00000010 .Lanon.277551dcde6ce4a6c96f255a341f39c5.8
00000000 l     O .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.9	00000010 .Lanon.277551dcde6ce4a6c96f255a341f39c5.9
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e42809c79540eacE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e42809c79540eacE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc168511c4a04acE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc168511c4a04acE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ee8b5c7bfa08fb6E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ee8b5c7bfa08fb6E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h621e3e6d7052a7dbE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h621e3e6d7052a7dbE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f3efd56ed4e4138E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f3efd56ed4e4138E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcca20f1604194f1cE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcca20f1604194f1cE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hec02e5d7029bcca7E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hec02e5d7029bcca7E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf76728bd7bf145f4E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf76728bd7bf145f4E
00000000 l    d  .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E	00000000 .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E
00000000 l    d  .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E	00000000 .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E
00000000 l    d  .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE	00000000 .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE
00000000 l    d  .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E	00000000 .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E
00000000 l    d  .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE	00000000 .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE
00000000 l    d  .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E	00000000 .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E
00000000 l    d  .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E	00000000 .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E
00000000 l    d  .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E	00000000 .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E
00000000 l    d  .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.1	00000000 .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.1
00000000 l    d  .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.3	00000000 .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.3
00000000 l    d  .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.4	00000000 .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.4
00000000 l    d  .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.5	00000000 .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.5
00000000 l    d  .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.6	00000000 .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.6
00000000 l    d  .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.7	00000000 .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.7
00000000 l    d  .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.8	00000000 .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.8
00000000 l    d  .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.9	00000000 .rodata..Lanon.277551dcde6ce4a6c96f255a341f39c5.9
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cdca961d1c557e8E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e42809c79540eacE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e42809c79540eacE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ae6f5912530d6ebE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc168511c4a04acE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc168511c4a04acE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ee8b5c7bfa08fb6E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ee8b5c7bfa08fb6E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c003adaa463cb29E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5fbde9a5b4654be1E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h621e3e6d7052a7dbE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h621e3e6d7052a7dbE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ba8836aca212f1E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7cc7f97b20a39a7fE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f3efd56ed4e4138E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f3efd56ed4e4138E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcca20f1604194f1cE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcca20f1604194f1cE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdb644f2e036f0feE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4db4b6915aedee5E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hec02e5d7029bcca7E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hec02e5d7029bcca7E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf76728bd7bf145f4E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf76728bd7bf145f4E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h175fb38fd656f02fE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h17bbbfed65a8fc1bE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h36ed6477c8c6a9e3E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h49d1ba26be8d87bfE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h5a205067a3e014ebE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h763f6247f943a9b0E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hb5870cfa3ea3fad3E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hefbb4eb195fc1257E
00000000 g     F .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E	0000009a _ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E
00000000 g     F .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E	0000009a _ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E
00000000 g     F .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE	0000009a _ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE
00000000 g     F .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E	0000009a _ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E
00000000 g     F .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE	0000009a _ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE
00000000 g     F .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E	0000009a _ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E
00000000 g     F .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E	0000009a _ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E
00000000 g     F .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E	0000009a _ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e42809c79540eacE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e42809c79540eacE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e42809c79540eacE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e42809c79540eacE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e42809c79540eacE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc168511c4a04acE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc168511c4a04acE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc168511c4a04acE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc168511c4a04acE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc168511c4a04acE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ee8b5c7bfa08fb6E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ee8b5c7bfa08fb6E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ee8b5c7bfa08fb6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ee8b5c7bfa08fb6E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ee8b5c7bfa08fb6E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h621e3e6d7052a7dbE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h621e3e6d7052a7dbE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h621e3e6d7052a7dbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h621e3e6d7052a7dbE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h621e3e6d7052a7dbE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f3efd56ed4e4138E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f3efd56ed4e4138E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f3efd56ed4e4138E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f3efd56ed4e4138E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f3efd56ed4e4138E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcca20f1604194f1cE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcca20f1604194f1cE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcca20f1604194f1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcca20f1604194f1cE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcca20f1604194f1cE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hec02e5d7029bcca7E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hec02e5d7029bcca7E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hec02e5d7029bcca7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hec02e5d7029bcca7E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hec02e5d7029bcca7E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf76728bd7bf145f4E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf76728bd7bf145f4E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf76728bd7bf145f4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf76728bd7bf145f4E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf76728bd7bf145f4E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E:

00000000 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E>:
_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	4601      	mov	r1, r0
  18:	bf18      	it	ne
  1a:	2101      	movne	r1, #1
  1c:	2800      	cmp	r0, #0
  1e:	9203      	str	r2, [sp, #12]
  20:	9302      	str	r3, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	d005      	beq.n	32 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x32>
  26:	e7ff      	b.n	28 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d012      	beq.n	54 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x54>
  2e:	e7ff      	b.n	30 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x30>
  30:	defe      	udf	#254	; 0xfe
  32:	9905      	ldr	r1, [sp, #20]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a808      	add	r0, sp, #32
  3e:	2304      	movs	r3, #4
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  44:	e7ff      	b.n	46 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x46>
  46:	a808      	add	r0, sp, #32
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4c:	f88d 001b 	strb.w	r0, [sp, #27]
  50:	e7ff      	b.n	52 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x52>
  52:	e01e      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x92>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  54:	9807      	ldr	r0, [sp, #28]
  56:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  58:	9905      	ldr	r1, [sp, #20]
  5a:	f240 0200 	movw	r2, #0
  5e:	f2c0 0200 	movt	r2, #0
  62:	a80c      	add	r0, sp, #48	; 0x30
  64:	2304      	movs	r3, #4
  66:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  6a:	e7ff      	b.n	6c <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  6e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  70:	f240 0200 	movw	r2, #0
  74:	f2c0 0200 	movt	r2, #0
  78:	a80c      	add	r0, sp, #48	; 0x30
  7a:	a90f      	add	r1, sp, #60	; 0x3c
  7c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  80:	9000      	str	r0, [sp, #0]
  82:	e7ff      	b.n	84 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x84>
  84:	a80c      	add	r0, sp, #48	; 0x30
  86:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8a:	f88d 001b 	strb.w	r0, [sp, #27]
  8e:	e7ff      	b.n	90 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x90>
  90:	e7ff      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h04b2c5ce17469a83E+0x92>
  92:	f89d 001b 	ldrb.w	r0, [sp, #27]
  96:	b010      	add	sp, #64	; 0x40
  98:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E:

00000000 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E>:
_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	4601      	mov	r1, r0
  18:	bf18      	it	ne
  1a:	2101      	movne	r1, #1
  1c:	2800      	cmp	r0, #0
  1e:	9203      	str	r2, [sp, #12]
  20:	9302      	str	r3, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	d005      	beq.n	32 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x32>
  26:	e7ff      	b.n	28 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d012      	beq.n	54 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x54>
  2e:	e7ff      	b.n	30 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x30>
  30:	defe      	udf	#254	; 0xfe
  32:	9905      	ldr	r1, [sp, #20]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a808      	add	r0, sp, #32
  3e:	2304      	movs	r3, #4
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  44:	e7ff      	b.n	46 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x46>
  46:	a808      	add	r0, sp, #32
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4c:	f88d 001b 	strb.w	r0, [sp, #27]
  50:	e7ff      	b.n	52 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x52>
  52:	e01e      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x92>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  54:	9807      	ldr	r0, [sp, #28]
  56:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  58:	9905      	ldr	r1, [sp, #20]
  5a:	f240 0200 	movw	r2, #0
  5e:	f2c0 0200 	movt	r2, #0
  62:	a80c      	add	r0, sp, #48	; 0x30
  64:	2304      	movs	r3, #4
  66:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  6a:	e7ff      	b.n	6c <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  6e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  70:	f240 0200 	movw	r2, #0
  74:	f2c0 0200 	movt	r2, #0
  78:	a80c      	add	r0, sp, #48	; 0x30
  7a:	a90f      	add	r1, sp, #60	; 0x3c
  7c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  80:	9000      	str	r0, [sp, #0]
  82:	e7ff      	b.n	84 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x84>
  84:	a80c      	add	r0, sp, #48	; 0x30
  86:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8a:	f88d 001b 	strb.w	r0, [sp, #27]
  8e:	e7ff      	b.n	90 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x90>
  90:	e7ff      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h30c413ab1f7c87f9E+0x92>
  92:	f89d 001b 	ldrb.w	r0, [sp, #27]
  96:	b010      	add	sp, #64	; 0x40
  98:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE:

00000000 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE>:
_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	4601      	mov	r1, r0
  18:	bf18      	it	ne
  1a:	2101      	movne	r1, #1
  1c:	2800      	cmp	r0, #0
  1e:	9203      	str	r2, [sp, #12]
  20:	9302      	str	r3, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	d005      	beq.n	32 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x32>
  26:	e7ff      	b.n	28 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d012      	beq.n	54 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x54>
  2e:	e7ff      	b.n	30 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x30>
  30:	defe      	udf	#254	; 0xfe
  32:	9905      	ldr	r1, [sp, #20]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a808      	add	r0, sp, #32
  3e:	2304      	movs	r3, #4
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  44:	e7ff      	b.n	46 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x46>
  46:	a808      	add	r0, sp, #32
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4c:	f88d 001b 	strb.w	r0, [sp, #27]
  50:	e7ff      	b.n	52 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x52>
  52:	e01e      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x92>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  54:	9807      	ldr	r0, [sp, #28]
  56:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  58:	9905      	ldr	r1, [sp, #20]
  5a:	f240 0200 	movw	r2, #0
  5e:	f2c0 0200 	movt	r2, #0
  62:	a80c      	add	r0, sp, #48	; 0x30
  64:	2304      	movs	r3, #4
  66:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  6a:	e7ff      	b.n	6c <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  6e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  70:	f240 0200 	movw	r2, #0
  74:	f2c0 0200 	movt	r2, #0
  78:	a80c      	add	r0, sp, #48	; 0x30
  7a:	a90f      	add	r1, sp, #60	; 0x3c
  7c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  80:	9000      	str	r0, [sp, #0]
  82:	e7ff      	b.n	84 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x84>
  84:	a80c      	add	r0, sp, #48	; 0x30
  86:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8a:	f88d 001b 	strb.w	r0, [sp, #27]
  8e:	e7ff      	b.n	90 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x90>
  90:	e7ff      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4afe495048b4c3dbE+0x92>
  92:	f89d 001b 	ldrb.w	r0, [sp, #27]
  96:	b010      	add	sp, #64	; 0x40
  98:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E:

00000000 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E>:
_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	4601      	mov	r1, r0
  18:	bf18      	it	ne
  1a:	2101      	movne	r1, #1
  1c:	2800      	cmp	r0, #0
  1e:	9203      	str	r2, [sp, #12]
  20:	9302      	str	r3, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	d005      	beq.n	32 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x32>
  26:	e7ff      	b.n	28 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d012      	beq.n	54 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x54>
  2e:	e7ff      	b.n	30 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x30>
  30:	defe      	udf	#254	; 0xfe
  32:	9905      	ldr	r1, [sp, #20]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a808      	add	r0, sp, #32
  3e:	2304      	movs	r3, #4
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  44:	e7ff      	b.n	46 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x46>
  46:	a808      	add	r0, sp, #32
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4c:	f88d 001b 	strb.w	r0, [sp, #27]
  50:	e7ff      	b.n	52 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x52>
  52:	e01e      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x92>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  54:	9807      	ldr	r0, [sp, #28]
  56:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  58:	9905      	ldr	r1, [sp, #20]
  5a:	f240 0200 	movw	r2, #0
  5e:	f2c0 0200 	movt	r2, #0
  62:	a80c      	add	r0, sp, #48	; 0x30
  64:	2304      	movs	r3, #4
  66:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  6a:	e7ff      	b.n	6c <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  6e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  70:	f240 0200 	movw	r2, #0
  74:	f2c0 0200 	movt	r2, #0
  78:	a80c      	add	r0, sp, #48	; 0x30
  7a:	a90f      	add	r1, sp, #60	; 0x3c
  7c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  80:	9000      	str	r0, [sp, #0]
  82:	e7ff      	b.n	84 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x84>
  84:	a80c      	add	r0, sp, #48	; 0x30
  86:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8a:	f88d 001b 	strb.w	r0, [sp, #27]
  8e:	e7ff      	b.n	90 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x90>
  90:	e7ff      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f464829a00b6487E+0x92>
  92:	f89d 001b 	ldrb.w	r0, [sp, #27]
  96:	b010      	add	sp, #64	; 0x40
  98:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE:

00000000 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE>:
_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	4601      	mov	r1, r0
  18:	bf18      	it	ne
  1a:	2101      	movne	r1, #1
  1c:	2800      	cmp	r0, #0
  1e:	9203      	str	r2, [sp, #12]
  20:	9302      	str	r3, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	d005      	beq.n	32 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x32>
  26:	e7ff      	b.n	28 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d012      	beq.n	54 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x54>
  2e:	e7ff      	b.n	30 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x30>
  30:	defe      	udf	#254	; 0xfe
  32:	9905      	ldr	r1, [sp, #20]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a808      	add	r0, sp, #32
  3e:	2304      	movs	r3, #4
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  44:	e7ff      	b.n	46 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x46>
  46:	a808      	add	r0, sp, #32
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4c:	f88d 001b 	strb.w	r0, [sp, #27]
  50:	e7ff      	b.n	52 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x52>
  52:	e01e      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x92>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  54:	9807      	ldr	r0, [sp, #28]
  56:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  58:	9905      	ldr	r1, [sp, #20]
  5a:	f240 0200 	movw	r2, #0
  5e:	f2c0 0200 	movt	r2, #0
  62:	a80c      	add	r0, sp, #48	; 0x30
  64:	2304      	movs	r3, #4
  66:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  6a:	e7ff      	b.n	6c <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  6e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  70:	f240 0200 	movw	r2, #0
  74:	f2c0 0200 	movt	r2, #0
  78:	a80c      	add	r0, sp, #48	; 0x30
  7a:	a90f      	add	r1, sp, #60	; 0x3c
  7c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  80:	9000      	str	r0, [sp, #0]
  82:	e7ff      	b.n	84 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x84>
  84:	a80c      	add	r0, sp, #48	; 0x30
  86:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8a:	f88d 001b 	strb.w	r0, [sp, #27]
  8e:	e7ff      	b.n	90 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x90>
  90:	e7ff      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d74c34c2e91d74dE+0x92>
  92:	f89d 001b 	ldrb.w	r0, [sp, #27]
  96:	b010      	add	sp, #64	; 0x40
  98:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E:

00000000 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E>:
_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	4601      	mov	r1, r0
  18:	bf18      	it	ne
  1a:	2101      	movne	r1, #1
  1c:	2800      	cmp	r0, #0
  1e:	9203      	str	r2, [sp, #12]
  20:	9302      	str	r3, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	d005      	beq.n	32 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x32>
  26:	e7ff      	b.n	28 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d012      	beq.n	54 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x54>
  2e:	e7ff      	b.n	30 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x30>
  30:	defe      	udf	#254	; 0xfe
  32:	9905      	ldr	r1, [sp, #20]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a808      	add	r0, sp, #32
  3e:	2304      	movs	r3, #4
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  44:	e7ff      	b.n	46 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x46>
  46:	a808      	add	r0, sp, #32
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4c:	f88d 001b 	strb.w	r0, [sp, #27]
  50:	e7ff      	b.n	52 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x52>
  52:	e01e      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x92>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  54:	9807      	ldr	r0, [sp, #28]
  56:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  58:	9905      	ldr	r1, [sp, #20]
  5a:	f240 0200 	movw	r2, #0
  5e:	f2c0 0200 	movt	r2, #0
  62:	a80c      	add	r0, sp, #48	; 0x30
  64:	2304      	movs	r3, #4
  66:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  6a:	e7ff      	b.n	6c <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  6e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  70:	f240 0200 	movw	r2, #0
  74:	f2c0 0200 	movt	r2, #0
  78:	a80c      	add	r0, sp, #48	; 0x30
  7a:	a90f      	add	r1, sp, #60	; 0x3c
  7c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  80:	9000      	str	r0, [sp, #0]
  82:	e7ff      	b.n	84 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x84>
  84:	a80c      	add	r0, sp, #48	; 0x30
  86:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8a:	f88d 001b 	strb.w	r0, [sp, #27]
  8e:	e7ff      	b.n	90 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x90>
  90:	e7ff      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c47d0054bbf89c7E+0x92>
  92:	f89d 001b 	ldrb.w	r0, [sp, #27]
  96:	b010      	add	sp, #64	; 0x40
  98:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E:

00000000 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E>:
_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	4601      	mov	r1, r0
  18:	bf18      	it	ne
  1a:	2101      	movne	r1, #1
  1c:	2800      	cmp	r0, #0
  1e:	9203      	str	r2, [sp, #12]
  20:	9302      	str	r3, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	d005      	beq.n	32 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x32>
  26:	e7ff      	b.n	28 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d012      	beq.n	54 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x54>
  2e:	e7ff      	b.n	30 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x30>
  30:	defe      	udf	#254	; 0xfe
  32:	9905      	ldr	r1, [sp, #20]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a808      	add	r0, sp, #32
  3e:	2304      	movs	r3, #4
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  44:	e7ff      	b.n	46 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x46>
  46:	a808      	add	r0, sp, #32
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4c:	f88d 001b 	strb.w	r0, [sp, #27]
  50:	e7ff      	b.n	52 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x52>
  52:	e01e      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x92>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  54:	9807      	ldr	r0, [sp, #28]
  56:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  58:	9905      	ldr	r1, [sp, #20]
  5a:	f240 0200 	movw	r2, #0
  5e:	f2c0 0200 	movt	r2, #0
  62:	a80c      	add	r0, sp, #48	; 0x30
  64:	2304      	movs	r3, #4
  66:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  6a:	e7ff      	b.n	6c <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  6e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  70:	f240 0200 	movw	r2, #0
  74:	f2c0 0200 	movt	r2, #0
  78:	a80c      	add	r0, sp, #48	; 0x30
  7a:	a90f      	add	r1, sp, #60	; 0x3c
  7c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  80:	9000      	str	r0, [sp, #0]
  82:	e7ff      	b.n	84 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x84>
  84:	a80c      	add	r0, sp, #48	; 0x30
  86:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8a:	f88d 001b 	strb.w	r0, [sp, #27]
  8e:	e7ff      	b.n	90 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x90>
  90:	e7ff      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha074fb9b0c97a216E+0x92>
  92:	f89d 001b 	ldrb.w	r0, [sp, #27]
  96:	b010      	add	sp, #64	; 0x40
  98:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E:

00000000 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E>:
_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	4601      	mov	r1, r0
  18:	bf18      	it	ne
  1a:	2101      	movne	r1, #1
  1c:	2800      	cmp	r0, #0
  1e:	9203      	str	r2, [sp, #12]
  20:	9302      	str	r3, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	d005      	beq.n	32 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x32>
  26:	e7ff      	b.n	28 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d012      	beq.n	54 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x54>
  2e:	e7ff      	b.n	30 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x30>
  30:	defe      	udf	#254	; 0xfe
  32:	9905      	ldr	r1, [sp, #20]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a808      	add	r0, sp, #32
  3e:	2304      	movs	r3, #4
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  44:	e7ff      	b.n	46 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x46>
  46:	a808      	add	r0, sp, #32
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  4c:	f88d 001b 	strb.w	r0, [sp, #27]
  50:	e7ff      	b.n	52 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x52>
  52:	e01e      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x92>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  54:	9807      	ldr	r0, [sp, #28]
  56:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  58:	9905      	ldr	r1, [sp, #20]
  5a:	f240 0200 	movw	r2, #0
  5e:	f2c0 0200 	movt	r2, #0
  62:	a80c      	add	r0, sp, #48	; 0x30
  64:	2304      	movs	r3, #4
  66:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  6a:	e7ff      	b.n	6c <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:156
  6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  6e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/option.rs:148
  70:	f240 0200 	movw	r2, #0
  74:	f2c0 0200 	movt	r2, #0
  78:	a80c      	add	r0, sp, #48	; 0x30
  7a:	a90f      	add	r1, sp, #60	; 0x3c
  7c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h7da5ac79cde13c49E>
  80:	9000      	str	r0, [sp, #0]
  82:	e7ff      	b.n	84 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x84>
  84:	a80c      	add	r0, sp, #48	; 0x30
  86:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  8a:	f88d 001b 	strb.w	r0, [sp, #27]
  8e:	e7ff      	b.n	90 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x90>
  90:	e7ff      	b.n	92 <_ZN66_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17he23606fdc2867652E+0x92>
  92:	f89d 001b 	ldrb.w	r0, [sp, #27]
  96:	b010      	add	sp, #64	; 0x40
  98:	bd80      	pop	{r7, pc}

mylib-ac95891f38e7979c.341gx5szusdqfzd3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 341gx5szusdqfzd3
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
00000078 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
00000086 l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000b4 l       .debug_str	00000000 
000000bd l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
0000021d l       .debug_str	00000000 
00000232 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002cb l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
0000032a l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
00000000 l    d  .text._ZN86_$LT$mylib..mynewt..sensor_network..sensor_value$u20$as$u20$core..default..Default$GT$7default17h7a531967f8238b18E	00000000 .text._ZN86_$LT$mylib..mynewt..sensor_network..sensor_value$u20$as$u20$core..default..Default$GT$7default17h7a531967f8238b18E
00000000 l    d  .text._ZN98_$LT$mylib..mynewt..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h344a0078507585fbE	00000000 .text._ZN98_$LT$mylib..mynewt..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h344a0078507585fbE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h374e790a6b292e1cE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h92e18ce85b06259eE
00000000 g     F .text._ZN86_$LT$mylib..mynewt..sensor_network..sensor_value$u20$as$u20$core..default..Default$GT$7default17h7a531967f8238b18E	00000012 _ZN86_$LT$mylib..mynewt..sensor_network..sensor_value$u20$as$u20$core..default..Default$GT$7default17h7a531967f8238b18E
00000000 g     F .text._ZN98_$LT$mylib..mynewt..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h344a0078507585fbE	00000012 _ZN98_$LT$mylib..mynewt..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h344a0078507585fbE



Disassembly of section .text._ZN86_$LT$mylib..mynewt..sensor_network..sensor_value$u20$as$u20$core..default..Default$GT$7default17h7a531967f8238b18E:

00000000 <_ZN86_$LT$mylib..mynewt..sensor_network..sensor_value$u20$as$u20$core..default..Default$GT$7default17h7a531967f8238b18E>:
_ZN86_$LT$mylib..mynewt..sensor_network..sensor_value$u20$as$u20$core..default..Default$GT$7default17h7a531967f8238b18E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor_network.rs:14
    pub val_type: ::cty::c_int,
    pub int_val: u16,
    pub float_val: f32,
}
impl Default for sensor_value {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor_network.rs:15
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h92e18ce85b06259eE>
   c:	e7ff      	b.n	e <_ZN86_$LT$mylib..mynewt..sensor_network..sensor_value$u20$as$u20$core..default..Default$GT$7default17h7a531967f8238b18E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor_network.rs:16
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN98_$LT$mylib..mynewt..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h344a0078507585fbE:

00000000 <_ZN98_$LT$mylib..mynewt..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h344a0078507585fbE>:
_ZN98_$LT$mylib..mynewt..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h344a0078507585fbE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor_network.rs:49
        ) -> ::cty::c_int,
    >,
    pub transport_registered: u8,
}
impl Default for sensor_network_interface {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor_network.rs:50
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h374e790a6b292e1cE>
   c:	e7ff      	b.n	e <_ZN98_$LT$mylib..mynewt..sensor_network..sensor_network_interface$u20$as$u20$core..default..Default$GT$7default17h344a0078507585fbE+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor_network.rs:51
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

mylib-ac95891f38e7979c.39numqykf0lihsq7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 39numqykf0lihsq7
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
00000078 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
00000086 l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000a0 l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000a7 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
0000035f l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003c5 l       .debug_str	00000000 
000003cd l       .debug_str	00000000 
00000433 l       .debug_str	00000000 
000004a1 l       .debug_str	00000000 
000004a5 l       .debug_str	00000000 
000004b2 l       .debug_str	00000000 
000004c6 l       .debug_str	00000000 
000004f8 l       .debug_str	00000000 
0000054b l       .debug_str	00000000 
0000059f l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
0000063c l       .debug_str	00000000 
00000691 l       .debug_str	00000000 
000006c6 l       .debug_str	00000000 
0000072f l       .debug_str	00000000 
00000746 l       .debug_str	00000000 
0000075e l       .debug_str	00000000 
00000793 l       .debug_str	00000000 
000007bf l       .debug_str	00000000 
000007c3 l       .debug_str	00000000 
000007c9 l       .debug_str	00000000 
000007ce l       .debug_str	00000000 
00000820 l       .debug_str	00000000 
0000087a l       .debug_str	00000000 
00000887 l       .debug_str	00000000 
000008b4 l       .debug_str	00000000 
000008b9 l       .debug_str	00000000 
000008dc l       .debug_str	00000000 
000008e6 l       .debug_str	00000000 
0000093a l       .debug_str	00000000 
00000996 l       .debug_str	00000000 
00000a01 l       .debug_str	00000000 
00000a36 l       .debug_str	00000000 
00000ab5 l       .debug_str	00000000 
00000b20 l       .debug_str	00000000 
00000b55 l       .debug_str	00000000 
00000bd4 l       .debug_str	00000000 
00000c33 l       .debug_str	00000000 
00000c9a l       .debug_str	00000000 
00000ca8 l       .debug_str	00000000 
00000cbc l       .debug_str	00000000 
00000cee l       .debug_str	00000000 
00000d21 l       .debug_str	00000000 
00000d56 l       .debug_str	00000000 
00000d9d l       .debug_str	00000000 
00000e04 l       .debug_str	00000000 
00000e39 l       .debug_str	00000000 
00000eb4 l       .debug_str	00000000 
00000ee2 l       .debug_str	00000000 
00000f17 l       .debug_str	00000000 
00000f59 l       .debug_str	00000000 
00000f60 l       .debug_str	00000000 
00000f95 l       .debug_str	00000000 
00000fb0 l       .debug_str	00000000 
00001005 l       .debug_str	00000000 
0000103a l       .debug_str	00000000 
000010a3 l       .debug_str	00000000 
00001103 l       .debug_str	00000000 
00001138 l       .debug_str	00000000 
000011ac l       .debug_str	00000000 
000011b1 l       .debug_str	00000000 
000011e6 l       .debug_str	00000000 
000011ff l       .debug_str	00000000 
00001254 l       .debug_str	00000000 
00001289 l       .debug_str	00000000 
000012f2 l       .debug_str	00000000 
0000135d l       .debug_str	00000000 
00001392 l       .debug_str	00000000 
00001411 l       .debug_str	00000000 
00001413 l       .debug_str	00000000 
00001417 l       .debug_str	00000000 
0000141d l       .debug_str	00000000 
00001428 l       .debug_str	00000000 
00001453 l       .debug_str	00000000 
0000147f l       .debug_str	00000000 
000014b4 l       .debug_str	00000000 
000014f4 l       .debug_str	00000000 
0000155f l       .debug_str	00000000 
00001594 l       .debug_str	00000000 
00001613 l       .debug_str	00000000 
00001668 l       .debug_str	00000000 
0000169d l       .debug_str	00000000 
00001706 l       .debug_str	00000000 
0000170b l       .debug_str	00000000 
00001740 l       .debug_str	00000000 
00001759 l       .debug_str	00000000 
000017d6 l       .debug_str	00000000 
0000180b l       .debug_str	00000000 
0000189c l       .debug_str	00000000 
00001905 l       .debug_str	00000000 
0000193a l       .debug_str	00000000 
000019b7 l       .debug_str	00000000 
000019bb l       .debug_str	00000000 
000019f0 l       .debug_str	00000000 
00001a08 l       .debug_str	00000000 
00001a7e l       .debug_str	00000000 
00001ab3 l       .debug_str	00000000 
00001b3d l       .debug_str	00000000 
00001b90 l       .debug_str	00000000 
00001bc5 l       .debug_str	00000000 
00001c2c l       .debug_str	00000000 
00001c96 l       .debug_str	00000000 
00001ccb l       .debug_str	00000000 
00001d49 l       .debug_str	00000000 
00001d7c l       .debug_str	00000000 
00001db1 l       .debug_str	00000000 
00001df8 l       .debug_str	00000000 
00001e02 l       .debug_str	00000000 
00001e5b l       .debug_str	00000000 
00001eb5 l       .debug_str	00000000 
00001ed2 l       .debug_str	00000000 
00001f42 l       .debug_str	00000000 
00001fb2 l       .debug_str	00000000 
00001fea l       .debug_str	00000000 
00002056 l       .debug_str	00000000 
00002089 l       .debug_str	00000000 
00002095 l       .debug_str	00000000 
000020ef l       .debug_str	00000000 
00002154 l       .debug_str	00000000 
0000215e l       .debug_str	00000000 
000021b8 l       .debug_str	00000000 
00002228 l       .debug_str	00000000 
00002259 l       .debug_str	00000000 
000022c9 l       .debug_str	00000000 
00002323 l       .debug_str	00000000 
0000232d l       .debug_str	00000000 
000023af l       .debug_str	00000000 
0000241d l       .debug_str	00000000 
00002426 l       .debug_str	00000000 
000024a1 l       .debug_str	00000000 
000024f9 l       .debug_str	00000000 
00002568 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h0285661cd8494b3dE	00000000 .text._ZN4core3ptr18real_drop_in_place17h0285661cd8494b3dE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h175fb38fd656f02fE	00000000 .text._ZN4core3ptr18real_drop_in_place17h175fb38fd656f02fE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h17bbbfed65a8fc1bE	00000000 .text._ZN4core3ptr18real_drop_in_place17h17bbbfed65a8fc1bE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h1adc7f7cf1df91faE	00000000 .text._ZN4core3ptr18real_drop_in_place17h1adc7f7cf1df91faE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h2c6f01d67e57004eE	00000000 .text._ZN4core3ptr18real_drop_in_place17h2c6f01d67e57004eE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h309ee9e30f5ac4c6E	00000000 .text._ZN4core3ptr18real_drop_in_place17h309ee9e30f5ac4c6E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h3515672942856e83E	00000000 .text._ZN4core3ptr18real_drop_in_place17h3515672942856e83E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h36ed6477c8c6a9e3E	00000000 .text._ZN4core3ptr18real_drop_in_place17h36ed6477c8c6a9e3E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h3c494ee951fd5fc9E	00000000 .text._ZN4core3ptr18real_drop_in_place17h3c494ee951fd5fc9E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h42fdf29cfa820390E	00000000 .text._ZN4core3ptr18real_drop_in_place17h42fdf29cfa820390E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h49d1ba26be8d87bfE	00000000 .text._ZN4core3ptr18real_drop_in_place17h49d1ba26be8d87bfE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h5a205067a3e014ebE	00000000 .text._ZN4core3ptr18real_drop_in_place17h5a205067a3e014ebE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h71a61f5e0b16a079E	00000000 .text._ZN4core3ptr18real_drop_in_place17h71a61f5e0b16a079E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h763f6247f943a9b0E	00000000 .text._ZN4core3ptr18real_drop_in_place17h763f6247f943a9b0E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h90dd0c71a102d6d1E	00000000 .text._ZN4core3ptr18real_drop_in_place17h90dd0c71a102d6d1E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h9af35fa2439d5ce3E	00000000 .text._ZN4core3ptr18real_drop_in_place17h9af35fa2439d5ce3E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hae3b5b64a6552475E	00000000 .text._ZN4core3ptr18real_drop_in_place17hae3b5b64a6552475E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hb5870cfa3ea3fad3E	00000000 .text._ZN4core3ptr18real_drop_in_place17hb5870cfa3ea3fad3E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hc070d4c0ef8e4115E	00000000 .text._ZN4core3ptr18real_drop_in_place17hc070d4c0ef8e4115E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hc0b2e8a3c853570dE	00000000 .text._ZN4core3ptr18real_drop_in_place17hc0b2e8a3c853570dE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hd416f9f658d259f7E	00000000 .text._ZN4core3ptr18real_drop_in_place17hd416f9f658d259f7E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hd87e1c6e9d133217E	00000000 .text._ZN4core3ptr18real_drop_in_place17hd87e1c6e9d133217E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17he7a7ad1b0b27acd3E	00000000 .text._ZN4core3ptr18real_drop_in_place17he7a7ad1b0b27acd3E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hefbb4eb195fc1257E	00000000 .text._ZN4core3ptr18real_drop_in_place17hefbb4eb195fc1257E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hf034633d7358c3dcE	00000000 .text._ZN4core3ptr18real_drop_in_place17hf034633d7358c3dcE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hf4847ab145721afeE	00000000 .text._ZN4core3ptr18real_drop_in_place17hf4847ab145721afeE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h0285661cd8494b3dE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h0285661cd8494b3dE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h175fb38fd656f02fE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h175fb38fd656f02fE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h17bbbfed65a8fc1bE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h17bbbfed65a8fc1bE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h1adc7f7cf1df91faE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h1adc7f7cf1df91faE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h2c6f01d67e57004eE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h2c6f01d67e57004eE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h309ee9e30f5ac4c6E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h309ee9e30f5ac4c6E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h3515672942856e83E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h3515672942856e83E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h36ed6477c8c6a9e3E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h36ed6477c8c6a9e3E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h3c494ee951fd5fc9E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h3c494ee951fd5fc9E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h42fdf29cfa820390E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h42fdf29cfa820390E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h49d1ba26be8d87bfE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h49d1ba26be8d87bfE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h5a205067a3e014ebE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h5a205067a3e014ebE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h71a61f5e0b16a079E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h71a61f5e0b16a079E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h763f6247f943a9b0E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h763f6247f943a9b0E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h90dd0c71a102d6d1E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h90dd0c71a102d6d1E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h9af35fa2439d5ce3E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h9af35fa2439d5ce3E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hae3b5b64a6552475E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hae3b5b64a6552475E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hb5870cfa3ea3fad3E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hb5870cfa3ea3fad3E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hc070d4c0ef8e4115E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hc070d4c0ef8e4115E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hc0b2e8a3c853570dE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hc0b2e8a3c853570dE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hd416f9f658d259f7E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hd416f9f658d259f7E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hd87e1c6e9d133217E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hd87e1c6e9d133217E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17he7a7ad1b0b27acd3E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17he7a7ad1b0b27acd3E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hefbb4eb195fc1257E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hefbb4eb195fc1257E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hf034633d7358c3dcE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hf034633d7358c3dcE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hf4847ab145721afeE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hf4847ab145721afeE



Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h0285661cd8494b3dE:

00000000 <_ZN4core3ptr18real_drop_in_place17h0285661cd8494b3dE>:
_ZN4core3ptr18real_drop_in_place17h0285661cd8494b3dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h175fb38fd656f02fE:

00000000 <_ZN4core3ptr18real_drop_in_place17h175fb38fd656f02fE>:
_ZN4core3ptr18real_drop_in_place17h175fb38fd656f02fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h17bbbfed65a8fc1bE:

00000000 <_ZN4core3ptr18real_drop_in_place17h17bbbfed65a8fc1bE>:
_ZN4core3ptr18real_drop_in_place17h17bbbfed65a8fc1bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h1adc7f7cf1df91faE:

00000000 <_ZN4core3ptr18real_drop_in_place17h1adc7f7cf1df91faE>:
_ZN4core3ptr18real_drop_in_place17h1adc7f7cf1df91faE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h2c6f01d67e57004eE:

00000000 <_ZN4core3ptr18real_drop_in_place17h2c6f01d67e57004eE>:
_ZN4core3ptr18real_drop_in_place17h2c6f01d67e57004eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h309ee9e30f5ac4c6E:

00000000 <_ZN4core3ptr18real_drop_in_place17h309ee9e30f5ac4c6E>:
_ZN4core3ptr18real_drop_in_place17h309ee9e30f5ac4c6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h3515672942856e83E:

00000000 <_ZN4core3ptr18real_drop_in_place17h3515672942856e83E>:
_ZN4core3ptr18real_drop_in_place17h3515672942856e83E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h36ed6477c8c6a9e3E:

00000000 <_ZN4core3ptr18real_drop_in_place17h36ed6477c8c6a9e3E>:
_ZN4core3ptr18real_drop_in_place17h36ed6477c8c6a9e3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h3c494ee951fd5fc9E:

00000000 <_ZN4core3ptr18real_drop_in_place17h3c494ee951fd5fc9E>:
_ZN4core3ptr18real_drop_in_place17h3c494ee951fd5fc9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h42fdf29cfa820390E:

00000000 <_ZN4core3ptr18real_drop_in_place17h42fdf29cfa820390E>:
_ZN4core3ptr18real_drop_in_place17h42fdf29cfa820390E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h49d1ba26be8d87bfE:

00000000 <_ZN4core3ptr18real_drop_in_place17h49d1ba26be8d87bfE>:
_ZN4core3ptr18real_drop_in_place17h49d1ba26be8d87bfE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h5a205067a3e014ebE:

00000000 <_ZN4core3ptr18real_drop_in_place17h5a205067a3e014ebE>:
_ZN4core3ptr18real_drop_in_place17h5a205067a3e014ebE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h71a61f5e0b16a079E:

00000000 <_ZN4core3ptr18real_drop_in_place17h71a61f5e0b16a079E>:
_ZN4core3ptr18real_drop_in_place17h71a61f5e0b16a079E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h763f6247f943a9b0E:

00000000 <_ZN4core3ptr18real_drop_in_place17h763f6247f943a9b0E>:
_ZN4core3ptr18real_drop_in_place17h763f6247f943a9b0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h90dd0c71a102d6d1E:

00000000 <_ZN4core3ptr18real_drop_in_place17h90dd0c71a102d6d1E>:
_ZN4core3ptr18real_drop_in_place17h90dd0c71a102d6d1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h9af35fa2439d5ce3E:

00000000 <_ZN4core3ptr18real_drop_in_place17h9af35fa2439d5ce3E>:
_ZN4core3ptr18real_drop_in_place17h9af35fa2439d5ce3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hae3b5b64a6552475E:

00000000 <_ZN4core3ptr18real_drop_in_place17hae3b5b64a6552475E>:
_ZN4core3ptr18real_drop_in_place17hae3b5b64a6552475E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hb5870cfa3ea3fad3E:

00000000 <_ZN4core3ptr18real_drop_in_place17hb5870cfa3ea3fad3E>:
_ZN4core3ptr18real_drop_in_place17hb5870cfa3ea3fad3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hc070d4c0ef8e4115E:

00000000 <_ZN4core3ptr18real_drop_in_place17hc070d4c0ef8e4115E>:
_ZN4core3ptr18real_drop_in_place17hc070d4c0ef8e4115E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hc0b2e8a3c853570dE:

00000000 <_ZN4core3ptr18real_drop_in_place17hc0b2e8a3c853570dE>:
_ZN4core3ptr18real_drop_in_place17hc0b2e8a3c853570dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hd416f9f658d259f7E:

00000000 <_ZN4core3ptr18real_drop_in_place17hd416f9f658d259f7E>:
_ZN4core3ptr18real_drop_in_place17hd416f9f658d259f7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hd87e1c6e9d133217E:

00000000 <_ZN4core3ptr18real_drop_in_place17hd87e1c6e9d133217E>:
_ZN4core3ptr18real_drop_in_place17hd87e1c6e9d133217E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17he7a7ad1b0b27acd3E:

00000000 <_ZN4core3ptr18real_drop_in_place17he7a7ad1b0b27acd3E>:
_ZN4core3ptr18real_drop_in_place17he7a7ad1b0b27acd3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hefbb4eb195fc1257E:

00000000 <_ZN4core3ptr18real_drop_in_place17hefbb4eb195fc1257E>:
_ZN4core3ptr18real_drop_in_place17hefbb4eb195fc1257E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hf034633d7358c3dcE:

00000000 <_ZN4core3ptr18real_drop_in_place17hf034633d7358c3dcE>:
_ZN4core3ptr18real_drop_in_place17hf034633d7358c3dcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hf4847ab145721afeE:

00000000 <_ZN4core3ptr18real_drop_in_place17hf4847ab145721afeE>:
_ZN4core3ptr18real_drop_in_place17hf4847ab145721afeE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:195
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

mylib-ac95891f38e7979c.3bbvzv7pip6h5983.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3bbvzv7pip6h5983
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
0000007e l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000090 l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000b0 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000be l       .debug_str	00000000 
000000c7 l       .debug_str	00000000 
000000cb l       .debug_str	00000000 
000000cf l       .debug_str	00000000 
000000d5 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
000001b7 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
000002cb l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
0000032d l       .debug_str	00000000 
0000033a l       .debug_str	00000000 
00000396 l       .debug_str	00000000 
0000039a l       .debug_str	00000000 
000003a0 l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
0000047c l       .debug_str	00000000 
00000480 l       .debug_str	00000000 
0000048d l       .debug_str	00000000 
000004a1 l       .debug_str	00000000 
000004d3 l       .debug_str	00000000 
000004d5 l       .debug_str	00000000 
000004d7 l       .debug_str	00000000 
0000057a l       .debug_str	00000000 
000005b9 l       .debug_str	00000000 
0000065c l       .debug_str	00000000 
0000069a l       .debug_str	00000000 
0000073d l       .debug_str	00000000 
0000077c l       .debug_str	00000000 
0000081f l       .debug_str	00000000 
0000085e l       .debug_str	00000000 
00000862 l       .debug_str	00000000 
00000868 l       .debug_str	00000000 
00000872 l       .debug_str	00000000 
000008c6 l       .debug_str	00000000 
00000922 l       .debug_str	00000000 
00000927 l       .debug_str	00000000 
00000981 l       .debug_str	00000000 
0000098e l       .debug_str	00000000 
000009bb l       .debug_str	00000000 
000009c0 l       .debug_str	00000000 
000009e3 l       .debug_str	00000000 
000009e5 l       .debug_str	00000000 
00000a91 l       .debug_str	00000000 
00000acd l       .debug_str	00000000 
00000b34 l       .debug_str	00000000 
00000b42 l       .debug_str	00000000 
00000b56 l       .debug_str	00000000 
00000b88 l       .debug_str	00000000 
00000c34 l       .debug_str	00000000 
00000c7d l       .debug_str	00000000 
00000d29 l       .debug_str	00000000 
00000d67 l       .debug_str	00000000 
00000d69 l       .debug_str	00000000 
00000e1e l       .debug_str	00000000 
00000e6d l       .debug_str	00000000 
00000e72 l       .debug_str	00000000 
00000ec6 l       .debug_str	00000000 
00000f1b l       .debug_str	00000000 
00000f1d l       .debug_str	00000000 
00000f23 l       .debug_str	00000000 
00000f28 l       .debug_str	00000000 
00000f2d l       .debug_str	00000000 
00000f33 l       .debug_str	00000000 
00000f39 l       .debug_str	00000000 
00000f47 l       .debug_str	00000000 
00000f51 l       .debug_str	00000000 
00000f55 l       .debug_str	00000000 
00000f5d l       .debug_str	00000000 
00000f64 l       .debug_str	00000000 
00000f78 l       .debug_str	00000000 
00000f84 l       .debug_str	00000000 
00000f8f l       .debug_str	00000000 
00000f96 l       .debug_str	00000000 
00000f9c l       .debug_str	00000000 
00000fa2 l       .debug_str	00000000 
00000fa8 l       .debug_str	00000000 
00000fab l       .debug_str	00000000 
00000fba l       .debug_str	00000000 
00000fc1 l       .debug_str	00000000 
00000fc5 l       .debug_str	00000000 
00000fce l       .debug_str	00000000 
00000fda l       .debug_str	00000000 
00000ff3 l       .debug_str	00000000 
00000ff8 l       .debug_str	00000000 
00001009 l       .debug_str	00000000 
00001013 l       .debug_str	00000000 
00001071 l       .debug_str	00000000 
0000107c l       .debug_str	00000000 
00001099 l       .debug_str	00000000 
0000109d l       .debug_str	00000000 
000010a5 l       .debug_str	00000000 
000010bc l       .debug_str	00000000 
000010e0 l       .debug_str	00000000 
000010fc l       .debug_str	00000000 
00001101 l       .debug_str	00000000 
0000110a l       .debug_str	00000000 
00001111 l       .debug_str	00000000 
0000112a l       .debug_str	00000000 
00001134 l       .debug_str	00000000 
0000114e l       .debug_str	00000000 
000011a2 l       .debug_str	00000000 
000011f7 l       .debug_str	00000000 
0000124c l       .debug_str	00000000 
0000129e l       .debug_str	00000000 
000012f1 l       .debug_str	00000000 
00001350 l       .debug_str	00000000 
000013b0 l       .debug_str	00000000 
00001405 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h3fb1f20cb1dcac52E	00000000 .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h3fb1f20cb1dcac52E
00000000 l    d  .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h4edbc5696d0c317fE	00000000 .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h4edbc5696d0c317fE
00000000 l    d  .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h53893f4e0b3086caE	00000000 .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h53893f4e0b3086caE
00000000 l    d  .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hc81a0f1b3a058ef8E	00000000 .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hc81a0f1b3a058ef8E
00000000 l    d  .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17ha083e96f88eede30E	00000000 .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17ha083e96f88eede30E
00000000 l    d  .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hbf397bd6bbf1ae14E	00000000 .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hbf397bd6bbf1ae14E
00000000 l    d  .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hfe0812769f629b28E	00000000 .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hfe0812769f629b28E
00000000 l    d  .text._ZN4core3ptr141_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$C$$u20$D$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h638559f450adb14aE	00000000 .text._ZN4core3ptr141_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$C$$u20$D$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h638559f450adb14aE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h3fb1f20cb1dcac52E	0000002c _ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h3fb1f20cb1dcac52E
00000000 g     F .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h4edbc5696d0c317fE	0000002c _ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h4edbc5696d0c317fE
00000000 g     F .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h53893f4e0b3086caE	0000002c _ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h53893f4e0b3086caE
00000000 g     F .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hc81a0f1b3a058ef8E	0000002c _ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hc81a0f1b3a058ef8E
00000000 g     F .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17ha083e96f88eede30E	0000002c _ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17ha083e96f88eede30E
00000000 g     F .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hbf397bd6bbf1ae14E	0000002c _ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hbf397bd6bbf1ae14E
00000000 g     F .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hfe0812769f629b28E	0000002c _ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hfe0812769f629b28E
00000000 g     F .text._ZN4core3ptr141_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$C$$u20$D$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h638559f450adb14aE	0000002c _ZN4core3ptr141_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$C$$u20$D$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h638559f450adb14aE
00000000         *UND*	00000000 _ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E



Disassembly of section .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h3fb1f20cb1dcac52E:

00000000 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h3fb1f20cb1dcac52E>:
_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h3fb1f20cb1dcac52E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2638
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2639
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h3fb1f20cb1dcac52E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2640
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h4edbc5696d0c317fE:

00000000 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h4edbc5696d0c317fE>:
_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h4edbc5696d0c317fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2638
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2639
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h4edbc5696d0c317fE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2640
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h53893f4e0b3086caE:

00000000 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h53893f4e0b3086caE>:
_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h53893f4e0b3086caE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2638
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2639
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h53893f4e0b3086caE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2640
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hc81a0f1b3a058ef8E:

00000000 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hc81a0f1b3a058ef8E>:
_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hc81a0f1b3a058ef8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2638
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2639
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hc81a0f1b3a058ef8E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2640
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17ha083e96f88eede30E:

00000000 <_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17ha083e96f88eede30E>:
_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17ha083e96f88eede30E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2638
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2639
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17ha083e96f88eede30E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2640
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hbf397bd6bbf1ae14E:

00000000 <_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hbf397bd6bbf1ae14E>:
_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hbf397bd6bbf1ae14E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2638
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2639
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hbf397bd6bbf1ae14E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2640
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hfe0812769f629b28E:

00000000 <_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hfe0812769f629b28E>:
_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hfe0812769f629b28E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2638
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2639
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hfe0812769f629b28E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2640
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr141_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$C$$u20$D$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h638559f450adb14aE:

00000000 <_ZN4core3ptr141_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$C$$u20$D$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h638559f450adb14aE>:
_ZN4core3ptr141_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$C$$u20$D$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h638559f450adb14aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2638
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2639
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3ptr141_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$C$$u20$D$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h638559f450adb14aE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/ptr.rs:2640
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

mylib-ac95891f38e7979c.3rzqljy00d1p0zrg.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3rzqljy00d1p0zrg
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
0000007e l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000090 l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000b0 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
000000c9 l       .debug_str	00000000 
000000d0 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000de l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
0000026b l       .debug_str	00000000 
000002bf l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000321 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000379 l       .debug_str	00000000 
000003d5 l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003df l       .debug_str	00000000 
000003e7 l       .debug_str	00000000 
0000044d l       .debug_str	00000000 
000004bb l       .debug_str	00000000 
000004bf l       .debug_str	00000000 
000004cc l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
00000512 l       .debug_str	00000000 
0000055a l       .debug_str	00000000 
00000591 l       .debug_str	00000000 
00000597 l       .debug_str	00000000 
0000059b l       .debug_str	00000000 
000005a0 l       .debug_str	00000000 
000005c3 l       .debug_str	00000000 
000005cd l       .debug_str	00000000 
00000621 l       .debug_str	00000000 
0000067d l       .debug_str	00000000 
00000682 l       .debug_str	00000000 
000006d4 l       .debug_str	00000000 
0000072e l       .debug_str	00000000 
0000073b l       .debug_str	00000000 
00000768 l       .debug_str	00000000 
000007b0 l       .debug_str	00000000 
000007e2 l       .debug_str	00000000 
00000841 l       .debug_str	00000000 
000008a8 l       .debug_str	00000000 
000008b6 l       .debug_str	00000000 
000008ca l       .debug_str	00000000 
000008fc l       .debug_str	00000000 
00000944 l       .debug_str	00000000 
0000097b l       .debug_str	00000000 
0000097d l       .debug_str	00000000 
00000981 l       .debug_str	00000000 
00000987 l       .debug_str	00000000 
00000992 l       .debug_str	00000000 
000009bd l       .debug_str	00000000 
00000a05 l       .debug_str	00000000 
00000a35 l       .debug_str	00000000 
00000a85 l       .debug_str	00000000 
00000ab7 l       .debug_str	00000000 
00000b07 l       .debug_str	00000000 
00000b39 l       .debug_str	00000000 
00000b8b l       .debug_str	00000000 
00000bb6 l       .debug_str	00000000 
00000c08 l       .debug_str	00000000 
00000c31 l       .debug_str	00000000 
00000c83 l       .debug_str	00000000 
00000cd5 l       .debug_str	00000000 
00000d29 l       .debug_str	00000000 
00000d7d l       .debug_str	00000000 
00000dd1 l       .debug_str	00000000 
00000e25 l       .debug_str	00000000 
00000e2a l       .debug_str	00000000 
00000e5d l       .debug_str	00000000 
00000e91 l       .debug_str	00000000 
00000e93 l       .debug_str	00000000 
00000e98 l       .debug_str	00000000 
00000e9d l       .debug_str	00000000 
00000ea3 l       .debug_str	00000000 
00000ea9 l       .debug_str	00000000 
00000eb7 l       .debug_str	00000000 
00000ec1 l       .debug_str	00000000 
00000ec5 l       .debug_str	00000000 
00000ecd l       .debug_str	00000000 
00000ed4 l       .debug_str	00000000 
00000ee8 l       .debug_str	00000000 
00000ef4 l       .debug_str	00000000 
00000eff l       .debug_str	00000000 
00000f06 l       .debug_str	00000000 
00000f0c l       .debug_str	00000000 
00000f10 l       .debug_str	00000000 
00000f16 l       .debug_str	00000000 
00000f1c l       .debug_str	00000000 
00000f1f l       .debug_str	00000000 
00000f2e l       .debug_str	00000000 
00000f35 l       .debug_str	00000000 
00000f39 l       .debug_str	00000000 
00000f42 l       .debug_str	00000000 
00000f4e l       .debug_str	00000000 
00000f67 l       .debug_str	00000000 
00000f6c l       .debug_str	00000000 
00000f7d l       .debug_str	00000000 
00000f87 l       .debug_str	00000000 
00000fe5 l       .debug_str	00000000 
00000ff0 l       .debug_str	00000000 
0000100d l       .debug_str	00000000 
00001015 l       .debug_str	00000000 
0000102c l       .debug_str	00000000 
00001050 l       .debug_str	00000000 
0000106c l       .debug_str	00000000 
00001071 l       .debug_str	00000000 
0000107a l       .debug_str	00000000 
00001081 l       .debug_str	00000000 
0000109a l       .debug_str	00000000 
000010a4 l       .debug_str	00000000 
000010be l       .debug_str	00000000 
000010ec l       .debug_str	00000000 
0000111b l       .debug_str	00000000 
0000114e l       .debug_str	00000000 
00001182 l       .debug_str	00000000 
000011ae l       .debug_str	00000000 
000011db l       .debug_str	00000000 
0000120f l       .debug_str	00000000 
00001244 l       .debug_str	00000000 
0000124e l       .debug_str	00000000 
00001258 l       .debug_str	00000000 
0000125c l       .debug_str	00000000 
00001290 l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6cb858c1b33e980aE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6cb858c1b33e980aE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h840f656d40ad194eE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h840f656d40ad194eE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha62b54af37adecf0E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha62b54af37adecf0E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf37e8052479de84cE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf37e8052479de84cE
00000000 l    d  .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2eed44fb05b85061E	00000000 .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2eed44fb05b85061E
00000000 l    d  .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e8e914ac815482E	00000000 .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e8e914ac815482E
00000000 l    d  .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h74205a9a831ae0aaE	00000000 .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h74205a9a831ae0aaE
00000000 l    d  .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9a2fbb77067ecdcE	00000000 .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9a2fbb77067ecdcE
00000000 l    d  .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hdb9ce0f2a2cb66c8E	00000000 .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hdb9ce0f2a2cb66c8E
00000000 l    d  .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hf16b89b108565f3dE	00000000 .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hf16b89b108565f3dE
00000000 l    d  .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E	00000000 .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E
00000000 l    d  .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E	00000000 .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E
00000000 l    d  .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE	00000000 .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE
00000000 l    d  .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E	00000000 .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6cb858c1b33e980aE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6cb858c1b33e980aE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h840f656d40ad194eE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h840f656d40ad194eE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha62b54af37adecf0E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha62b54af37adecf0E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf37e8052479de84cE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf37e8052479de84cE
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9alternate17hd09f58cee14df2eeE
00000000         *UND*	00000000 _ZN4core3mem7size_of17h033cda7c0b223844E
00000000 g     F .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2eed44fb05b85061E	00000026 _ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2eed44fb05b85061E
00000000 g     F .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e8e914ac815482E	00000026 _ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e8e914ac815482E
00000000 g     F .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h74205a9a831ae0aaE	00000026 _ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h74205a9a831ae0aaE
00000000 g     F .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9a2fbb77067ecdcE	00000026 _ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9a2fbb77067ecdcE
00000000 g     F .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hdb9ce0f2a2cb66c8E	0000002c _ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hdb9ce0f2a2cb66c8E
00000000 g     F .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hf16b89b108565f3dE	0000002c _ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hf16b89b108565f3dE
00000000 g     F .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E	000000a2 _ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E
00000000 g     F .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E	000000a2 _ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E
00000000 g     F .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE	000000a2 _ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE
00000000 g     F .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E	000000a2 _ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6cb858c1b33e980aE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6cb858c1b33e980aE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6cb858c1b33e980aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6cb858c1b33e980aE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6cb858c1b33e980aE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h840f656d40ad194eE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h840f656d40ad194eE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h840f656d40ad194eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h840f656d40ad194eE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h840f656d40ad194eE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha62b54af37adecf0E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha62b54af37adecf0E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha62b54af37adecf0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha62b54af37adecf0E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha62b54af37adecf0E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf37e8052479de84cE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf37e8052479de84cE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf37e8052479de84cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf37e8052479de84cE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf37e8052479de84cE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2eed44fb05b85061E:

00000000 <_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2eed44fb05b85061E>:
_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2eed44fb05b85061E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2062
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2eed44fb05b85061E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2eed44fb05b85061E+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	f000 0001 	and.w	r0, r0, #1
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e8e914ac815482E:

00000000 <_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e8e914ac815482E>:
_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e8e914ac815482E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2062
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e8e914ac815482E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h78e8e914ac815482E+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	f000 0001 	and.w	r0, r0, #1
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h74205a9a831ae0aaE:

00000000 <_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h74205a9a831ae0aaE>:
_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h74205a9a831ae0aaE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2058
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h74205a9a831ae0aaE>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h74205a9a831ae0aaE+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	f000 0001 	and.w	r0, r0, #1
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9a2fbb77067ecdcE:

00000000 <_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9a2fbb77067ecdcE>:
_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9a2fbb77067ecdcE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2058
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9a2fbb77067ecdcE>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd9a2fbb77067ecdcE+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	f000 0001 	and.w	r0, r0, #1
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hdb9ce0f2a2cb66c8E:

00000000 <_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hdb9ce0f2a2cb66c8E>:
_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hdb9ce0f2a2cb66c8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2035
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2036
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hdb9ce0f2a2cb66c8E>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hdb9ce0f2a2cb66c8E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2037
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hf16b89b108565f3dE:

00000000 <_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hf16b89b108565f3dE>:
_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hf16b89b108565f3dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2035
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2036
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hf16b89b108565f3dE>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hf16b89b108565f3dE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2037
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E:

00000000 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E>:
_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2007
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2008
   c:	9806      	ldr	r0, [sp, #24]
   e:	6881      	ldr	r1, [r0, #8]
  10:	68c0      	ldr	r0, [r0, #12]
  12:	9107      	str	r1, [sp, #28]
  14:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2009
  16:	9806      	ldr	r0, [sp, #24]
  18:	6800      	ldr	r0, [r0, #0]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2015
  1c:	9806      	ldr	r0, [sp, #24]
  1e:	9204      	str	r2, [sp, #16]
  20:	9303      	str	r3, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9alternate17hd09f58cee14df2eeE>
  26:	9002      	str	r0, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E+0x2a>
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	07c1      	lsls	r1, r0, #31
  2e:	2900      	cmp	r1, #0
  30:	d01c      	beq.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E+0x6c>
  32:	e7ff      	b.n	34 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2016
  34:	9806      	ldr	r0, [sp, #24]
  36:	6801      	ldr	r1, [r0, #0]
  38:	f041 0108 	orr.w	r1, r1, #8
  3c:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  3e:	9806      	ldr	r0, [sp, #24]
  40:	6880      	ldr	r0, [r0, #8]
  42:	2800      	cmp	r0, #0
  44:	d112      	bne.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E+0x6c>
  46:	e7ff      	b.n	48 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2019
  48:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h033cda7c0b223844E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E+0x50>
  50:	9801      	ldr	r0, [sp, #4]
  52:	00c1      	lsls	r1, r0, #3
  54:	9100      	str	r1, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E+0x58>
  58:	2002      	movs	r0, #2
  5a:	9900      	ldr	r1, [sp, #0]
  5c:	eb00 0091 	add.w	r0, r0, r1, lsr #2
  60:	9a06      	ldr	r2, [sp, #24]
  62:	60d0      	str	r0, [r2, #12]
  64:	9806      	ldr	r0, [sp, #24]
  66:	2201      	movs	r2, #1
  68:	6082      	str	r2, [r0, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  6a:	e7ff      	b.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2022
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	6801      	ldr	r1, [r0, #0]
  70:	f041 0104 	orr.w	r1, r1, #4
  74:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2024
  76:	9805      	ldr	r0, [sp, #20]
  78:	6800      	ldr	r0, [r0, #0]
  7a:	900b      	str	r0, [sp, #44]	; 0x2c
  7c:	9906      	ldr	r1, [sp, #24]
  7e:	a80b      	add	r0, sp, #44	; 0x2c
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE>
  84:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
  88:	e7ff      	b.n	8a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h037cdabdaf3b9a74E+0x8a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2026
  8a:	9807      	ldr	r0, [sp, #28]
  8c:	9908      	ldr	r1, [sp, #32]
  8e:	9a06      	ldr	r2, [sp, #24]
  90:	6090      	str	r0, [r2, #8]
  92:	60d1      	str	r1, [r2, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2027
  94:	9809      	ldr	r0, [sp, #36]	; 0x24
  96:	9906      	ldr	r1, [sp, #24]
  98:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2029
  9a:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2030
  9e:	b00c      	add	sp, #48	; 0x30
  a0:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E:

00000000 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E>:
_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2007
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2008
   c:	9806      	ldr	r0, [sp, #24]
   e:	6881      	ldr	r1, [r0, #8]
  10:	68c0      	ldr	r0, [r0, #12]
  12:	9107      	str	r1, [sp, #28]
  14:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2009
  16:	9806      	ldr	r0, [sp, #24]
  18:	6800      	ldr	r0, [r0, #0]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2015
  1c:	9806      	ldr	r0, [sp, #24]
  1e:	9204      	str	r2, [sp, #16]
  20:	9303      	str	r3, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9alternate17hd09f58cee14df2eeE>
  26:	9002      	str	r0, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E+0x2a>
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	07c1      	lsls	r1, r0, #31
  2e:	2900      	cmp	r1, #0
  30:	d01c      	beq.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E+0x6c>
  32:	e7ff      	b.n	34 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2016
  34:	9806      	ldr	r0, [sp, #24]
  36:	6801      	ldr	r1, [r0, #0]
  38:	f041 0108 	orr.w	r1, r1, #8
  3c:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  3e:	9806      	ldr	r0, [sp, #24]
  40:	6880      	ldr	r0, [r0, #8]
  42:	2800      	cmp	r0, #0
  44:	d112      	bne.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E+0x6c>
  46:	e7ff      	b.n	48 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2019
  48:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h033cda7c0b223844E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E+0x50>
  50:	9801      	ldr	r0, [sp, #4]
  52:	00c1      	lsls	r1, r0, #3
  54:	9100      	str	r1, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E+0x58>
  58:	2002      	movs	r0, #2
  5a:	9900      	ldr	r1, [sp, #0]
  5c:	eb00 0091 	add.w	r0, r0, r1, lsr #2
  60:	9a06      	ldr	r2, [sp, #24]
  62:	60d0      	str	r0, [r2, #12]
  64:	9806      	ldr	r0, [sp, #24]
  66:	2201      	movs	r2, #1
  68:	6082      	str	r2, [r0, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  6a:	e7ff      	b.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2022
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	6801      	ldr	r1, [r0, #0]
  70:	f041 0104 	orr.w	r1, r1, #4
  74:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2024
  76:	9805      	ldr	r0, [sp, #20]
  78:	6800      	ldr	r0, [r0, #0]
  7a:	900b      	str	r0, [sp, #44]	; 0x2c
  7c:	9906      	ldr	r1, [sp, #24]
  7e:	a80b      	add	r0, sp, #44	; 0x2c
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE>
  84:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
  88:	e7ff      	b.n	8a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h89f86cb41e4cb0a0E+0x8a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2026
  8a:	9807      	ldr	r0, [sp, #28]
  8c:	9908      	ldr	r1, [sp, #32]
  8e:	9a06      	ldr	r2, [sp, #24]
  90:	6090      	str	r0, [r2, #8]
  92:	60d1      	str	r1, [r2, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2027
  94:	9809      	ldr	r0, [sp, #36]	; 0x24
  96:	9906      	ldr	r1, [sp, #24]
  98:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2029
  9a:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2030
  9e:	b00c      	add	sp, #48	; 0x30
  a0:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE:

00000000 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE>:
_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2007
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2008
   c:	9806      	ldr	r0, [sp, #24]
   e:	6881      	ldr	r1, [r0, #8]
  10:	68c0      	ldr	r0, [r0, #12]
  12:	9107      	str	r1, [sp, #28]
  14:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2009
  16:	9806      	ldr	r0, [sp, #24]
  18:	6800      	ldr	r0, [r0, #0]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2015
  1c:	9806      	ldr	r0, [sp, #24]
  1e:	9204      	str	r2, [sp, #16]
  20:	9303      	str	r3, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9alternate17hd09f58cee14df2eeE>
  26:	9002      	str	r0, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE+0x2a>
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	07c1      	lsls	r1, r0, #31
  2e:	2900      	cmp	r1, #0
  30:	d01c      	beq.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE+0x6c>
  32:	e7ff      	b.n	34 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2016
  34:	9806      	ldr	r0, [sp, #24]
  36:	6801      	ldr	r1, [r0, #0]
  38:	f041 0108 	orr.w	r1, r1, #8
  3c:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  3e:	9806      	ldr	r0, [sp, #24]
  40:	6880      	ldr	r0, [r0, #8]
  42:	2800      	cmp	r0, #0
  44:	d112      	bne.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE+0x6c>
  46:	e7ff      	b.n	48 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2019
  48:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h033cda7c0b223844E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE+0x50>
  50:	9801      	ldr	r0, [sp, #4]
  52:	00c1      	lsls	r1, r0, #3
  54:	9100      	str	r1, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE+0x58>
  58:	2002      	movs	r0, #2
  5a:	9900      	ldr	r1, [sp, #0]
  5c:	eb00 0091 	add.w	r0, r0, r1, lsr #2
  60:	9a06      	ldr	r2, [sp, #24]
  62:	60d0      	str	r0, [r2, #12]
  64:	9806      	ldr	r0, [sp, #24]
  66:	2201      	movs	r2, #1
  68:	6082      	str	r2, [r0, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  6a:	e7ff      	b.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2022
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	6801      	ldr	r1, [r0, #0]
  70:	f041 0104 	orr.w	r1, r1, #4
  74:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2024
  76:	9805      	ldr	r0, [sp, #20]
  78:	6800      	ldr	r0, [r0, #0]
  7a:	900b      	str	r0, [sp, #44]	; 0x2c
  7c:	9906      	ldr	r1, [sp, #24]
  7e:	a80b      	add	r0, sp, #44	; 0x2c
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE>
  84:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
  88:	e7ff      	b.n	8a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17ha14ea2bff71abe9bE+0x8a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2026
  8a:	9807      	ldr	r0, [sp, #28]
  8c:	9908      	ldr	r1, [sp, #32]
  8e:	9a06      	ldr	r2, [sp, #24]
  90:	6090      	str	r0, [r2, #8]
  92:	60d1      	str	r1, [r2, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2027
  94:	9809      	ldr	r0, [sp, #36]	; 0x24
  96:	9906      	ldr	r1, [sp, #24]
  98:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2029
  9a:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2030
  9e:	b00c      	add	sp, #48	; 0x30
  a0:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E:

00000000 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E>:
_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2007
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2008
   c:	9806      	ldr	r0, [sp, #24]
   e:	6881      	ldr	r1, [r0, #8]
  10:	68c0      	ldr	r0, [r0, #12]
  12:	9107      	str	r1, [sp, #28]
  14:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2009
  16:	9806      	ldr	r0, [sp, #24]
  18:	6800      	ldr	r0, [r0, #0]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2015
  1c:	9806      	ldr	r0, [sp, #24]
  1e:	9204      	str	r2, [sp, #16]
  20:	9303      	str	r3, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9alternate17hd09f58cee14df2eeE>
  26:	9002      	str	r0, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E+0x2a>
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	07c1      	lsls	r1, r0, #31
  2e:	2900      	cmp	r1, #0
  30:	d01c      	beq.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E+0x6c>
  32:	e7ff      	b.n	34 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2016
  34:	9806      	ldr	r0, [sp, #24]
  36:	6801      	ldr	r1, [r0, #0]
  38:	f041 0108 	orr.w	r1, r1, #8
  3c:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  3e:	9806      	ldr	r0, [sp, #24]
  40:	6880      	ldr	r0, [r0, #8]
  42:	2800      	cmp	r0, #0
  44:	d112      	bne.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E+0x6c>
  46:	e7ff      	b.n	48 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2019
  48:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h033cda7c0b223844E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E+0x50>
  50:	9801      	ldr	r0, [sp, #4]
  52:	00c1      	lsls	r1, r0, #3
  54:	9100      	str	r1, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E+0x58>
  58:	2002      	movs	r0, #2
  5a:	9900      	ldr	r1, [sp, #0]
  5c:	eb00 0091 	add.w	r0, r0, r1, lsr #2
  60:	9a06      	ldr	r2, [sp, #24]
  62:	60d0      	str	r0, [r2, #12]
  64:	9806      	ldr	r0, [sp, #24]
  66:	2201      	movs	r2, #1
  68:	6082      	str	r2, [r0, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  6a:	e7ff      	b.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2022
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	6801      	ldr	r1, [r0, #0]
  70:	f041 0104 	orr.w	r1, r1, #4
  74:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2024
  76:	9805      	ldr	r0, [sp, #20]
  78:	6800      	ldr	r0, [r0, #0]
  7a:	900b      	str	r0, [sp, #44]	; 0x2c
  7c:	9906      	ldr	r1, [sp, #24]
  7e:	a80b      	add	r0, sp, #44	; 0x2c
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE>
  84:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
  88:	e7ff      	b.n	8a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he0d6d5453dd79ba4E+0x8a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2026
  8a:	9807      	ldr	r0, [sp, #28]
  8c:	9908      	ldr	r1, [sp, #32]
  8e:	9a06      	ldr	r2, [sp, #24]
  90:	6090      	str	r0, [r2, #8]
  92:	60d1      	str	r1, [r2, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2027
  94:	9809      	ldr	r0, [sp, #36]	; 0x24
  96:	9906      	ldr	r1, [sp, #24]
  98:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2029
  9a:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2030
  9e:	b00c      	add	sp, #48	; 0x30
  a0:	bd80      	pop	{r7, pc}

mylib-ac95891f38e7979c.4497fvddxy6cb2a7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4497fvddxy6cb2a7
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
00000078 l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
000000cb l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d7 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E	00000000 .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E
00000000 l    d  .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E	00000000 .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E	0000003c .hidden _ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E
00000000 g     F .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E	00000014 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E



Disassembly of section .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E:

00000000 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E>:
_ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2070
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2071
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9008      	str	r0, [sp, #32]
  12:	9109      	str	r1, [sp, #36]	; 0x24
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17hbca31947ef6ad219E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2153
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	910b      	str	r1, [sp, #44]	; 0x2c
  1c:	980a      	ldr	r0, [sp, #40]	; 0x28
  1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2071
  20:	9205      	str	r2, [sp, #20]
  22:	9304      	str	r3, [sp, #16]
  24:	9003      	str	r0, [sp, #12]
  26:	9102      	str	r1, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E+0x2a>
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  32:	9001      	str	r0, [sp, #4]
  34:	e7ff      	b.n	36 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17ha2e0db4a9f502071E+0x36>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2072
  36:	9801      	ldr	r0, [sp, #4]
  38:	b00c      	add	sp, #48	; 0x30
  3a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E:

00000000 <_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E>:
_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17hca80eebebc99ccd9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2217
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2218
   a:	9802      	ldr	r0, [sp, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/str/mod.rs:2219
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

mylib-ac95891f38e7979c.4c5oiq6sgmojh33d.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4c5oiq6sgmojh33d
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000076 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
00000086 l       .debug_str	00000000 
0000008b l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000097 l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000a7 l       .debug_str	00000000 
000000ab l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b6 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000c1 l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001b7 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000368 l       .debug_str	00000000 
00000396 l       .debug_str	00000000 
0000039a l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003bc l       .debug_str	00000000 
000003ee l       .debug_str	00000000 
0000044d l       .debug_str	00000000 
000004b4 l       .debug_str	00000000 
0000052a l       .debug_str	00000000 
0000052f l       .debug_str	00000000 
00000533 l       .debug_str	00000000 
0000053e l       .debug_str	00000000 
00000549 l       .debug_str	00000000 
00000550 l       .debug_str	00000000 
00000567 l       .debug_str	00000000 
0000057f l       .debug_str	00000000 
00000586 l       .debug_str	00000000 
000005b9 l       .debug_str	00000000 
000005be l       .debug_str	00000000 
000005c4 l       .debug_str	00000000 
000005c8 l       .debug_str	00000000 
0000061c l       .debug_str	00000000 
00000678 l       .debug_str	00000000 
0000067e l       .debug_str	00000000 
000006d2 l       .debug_str	00000000 
0000072e l       .debug_str	00000000 
00000734 l       .debug_str	00000000 
00000738 l       .debug_str	00000000 
0000078c l       .debug_str	00000000 
000007e8 l       .debug_str	00000000 
000007ec l       .debug_str	00000000 
00000852 l       .debug_str	00000000 
000008c0 l       .debug_str	00000000 
000008c4 l       .debug_str	00000000 
000008d1 l       .debug_str	00000000 
000008e5 l       .debug_str	00000000 
00000917 l       .debug_str	00000000 
0000096a l       .debug_str	00000000 
000009c5 l       .debug_str	00000000 
00000a2f l       .debug_str	00000000 
00000a9a l       .debug_str	00000000 
00000b05 l       .debug_str	00000000 
00000b70 l       .debug_str	00000000 
00000bed l       .debug_str	00000000 
00000c20 l       .debug_str	00000000 
00000c22 l       .debug_str	00000000 
00000c26 l       .debug_str	00000000 
00000c2c l       .debug_str	00000000 
00000c37 l       .debug_str	00000000 
00000c62 l       .debug_str	00000000 
00000c8e l       .debug_str	00000000 
00000c93 l       .debug_str	00000000 
00000c98 l       .debug_str	00000000 
00000c9c l       .debug_str	00000000 
00000ca3 l       .debug_str	00000000 
00000ca6 l       .debug_str	00000000 
00000caa l       .debug_str	00000000 
00000cb1 l       .debug_str	00000000 
00000cb5 l       .debug_str	00000000 
00000cb8 l       .debug_str	00000000 
00000cbb l       .debug_str	00000000 
00000cc0 l       .debug_str	00000000 
00000cc6 l       .debug_str	00000000 
00000ccd l       .debug_str	00000000 
00000cd5 l       .debug_str	00000000 
00000cdf l       .debug_str	00000000 
00000ce8 l       .debug_str	00000000 
00000d50 l       .debug_str	00000000 
00000db0 l       .debug_str	00000000 
00000e1f l       .debug_str	00000000 
00000e85 l       .debug_str	00000000 
00000eec l       .debug_str	00000000 
00000f5b l       .debug_str	00000000 
00000fc1 l       .debug_str	00000000 
00001026 l       .debug_str	00000000 
0000102b l       .debug_str	00000000 
00001052 l       .debug_str	00000000 
00001054 l       .debug_str	00000000 
00001059 l       .debug_str	00000000 
0000105e l       .debug_str	00000000 
00001064 l       .debug_str	00000000 
0000106a l       .debug_str	00000000 
00001078 l       .debug_str	00000000 
00001082 l       .debug_str	00000000 
00001086 l       .debug_str	00000000 
0000108e l       .debug_str	00000000 
000010a2 l       .debug_str	00000000 
000010ae l       .debug_str	00000000 
000010b9 l       .debug_str	00000000 
000010c0 l       .debug_str	00000000 
000010c6 l       .debug_str	00000000 
000010ca l       .debug_str	00000000 
000010d0 l       .debug_str	00000000 
000010d6 l       .debug_str	00000000 
000010d9 l       .debug_str	00000000 
000010e8 l       .debug_str	00000000 
000010ef l       .debug_str	00000000 
000010f3 l       .debug_str	00000000 
000010fc l       .debug_str	00000000 
00001108 l       .debug_str	00000000 
00001121 l       .debug_str	00000000 
00001126 l       .debug_str	00000000 
00001137 l       .debug_str	00000000 
00001141 l       .debug_str	00000000 
0000119f l       .debug_str	00000000 
000011aa l       .debug_str	00000000 
000011c7 l       .debug_str	00000000 
000011cf l       .debug_str	00000000 
000011e6 l       .debug_str	00000000 
0000120a l       .debug_str	00000000 
00001226 l       .debug_str	00000000 
0000122b l       .debug_str	00000000 
00001234 l       .debug_str	00000000 
0000123b l       .debug_str	00000000 
00001254 l       .debug_str	00000000 
0000125e l       .debug_str	00000000 
00001278 l       .debug_str	00000000 
00001283 l       .debug_str	00000000 
0000128e l       .debug_str	00000000 
000012a2 l       .debug_str	00000000 
000012ab l       .debug_str	00000000 
000012b6 l       .debug_str	00000000 
000012bb l       .debug_str	00000000 
000012c7 l       .debug_str	00000000 
000012e6 l       .debug_str	00000000 
00001314 l       .debug_str	00000000 
0000131d l       .debug_str	00000000 
00001325 l       .debug_str	00000000 
00001330 l       .debug_str	00000000 
00001355 l       .debug_str	00000000 
0000135c l       .debug_str	00000000 
00001367 l       .debug_str	00000000 
0000136d l       .debug_str	00000000 
00001379 l       .debug_str	00000000 
0000139f l       .debug_str	00000000 
000013aa l       .debug_str	00000000 
000013b5 l       .debug_str	00000000 
000013e3 l       .debug_str	00000000 
000013ee l       .debug_str	00000000 
000013f9 l       .debug_str	00000000 
00001404 l       .debug_str	00000000 
00001429 l       .debug_str	00000000 
00001430 l       .debug_str	00000000 
00001437 l       .debug_str	00000000 
00001441 l       .debug_str	00000000 
00001447 l       .debug_str	00000000 
0000144d l       .debug_str	00000000 
00001457 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.0	0000000c .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.0
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.1	00000005 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.1
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.10	0000000d .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.10
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.11	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.11
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.12	0000000a .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.12
00000000 l     O .rodata.cst8	00000008 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.13
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.14	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.14
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.15	00000007 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.15
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.16	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.16
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.17	0000000b .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.17
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.18	00000006 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.18
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.19	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.19
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.2	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.2
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.20	0000000a .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.20
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.21	00000005 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.21
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.22	00000005 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.22
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.23	00000013 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.23
00000008 l     O .rodata.cst4	00000004 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.24
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.25	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.25
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.26	00000005 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.26
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.27	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.27
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.28	00000005 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.28
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.29	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.29
00000000 l     O .rodata.cst4	00000004 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.3
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.30	00000005 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.30
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.31	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.31
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.32	00000003 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.32
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.33	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.33
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.34	00000003 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.34
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.35	0000000c .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.35
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.36	0000000a .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.36
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.37	00000001 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.37
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.38	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.38
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.39	00000003 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.39
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.4	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.4
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.40	00000009 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.40
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.41	00000006 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.41
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.42	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.42
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.43	00000006 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.43
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.44	00000009 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.44
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.45	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.45
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.46	00000005 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.46
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.47	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.47
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.48	00000005 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.48
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.49	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.49
00000004 l     O .rodata.cst4	00000004 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.5
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.6	00000003 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.6
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.7	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.7
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.8	00000013 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.8
00000000 l     O .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.9	00000010 .Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.9
00000000 l    d  .text._ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE	00000000 .text._ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE
00000000 l    d  .text._ZN66_$LT$mylib..mynewt..tinycbor..File$u20$as$u20$core..fmt..Debug$GT$3fmt17h08f74d96e687af17E	00000000 .text._ZN66_$LT$mylib..mynewt..tinycbor..File$u20$as$u20$core..fmt..Debug$GT$3fmt17h08f74d96e687af17E
00000000 l    d  .text._ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E	00000000 .text._ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E
00000000 l    d  .text._ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE	00000000 .text._ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE
00000000 l    d  .text._ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E	00000000 .text._ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E
00000000 l    d  .text._ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE	00000000 .text._ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE
00000000 l    d  .text._ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E	00000000 .text._ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E
00000000 l    d  .text._ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E	00000000 .text._ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.2	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.2
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.4	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.4
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.7	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.7
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.9	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.9
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.11	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.11
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.14	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.14
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.16	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.16
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.19	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.19
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.25	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.25
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.27	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.27
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.29	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.29
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.31	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.31
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.33	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.33
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.38	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.38
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.42	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.42
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.45	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.45
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.47	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.47
00000000 l    d  .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.49	00000000 .rodata..Lanon.a1a72fdcd65ef11fc2e2b41f4bdd439e.49
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0aaf8bc5a80c634eE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c004dc6f6942d42E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e42809c79540eacE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0d5056315a9ef1E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc168511c4a04acE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ee8b5c7bfa08fb6E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h621e3e6d7052a7dbE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h65d69163f64827d9E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54cd33c0767134E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6cb858c1b33e980aE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f3efd56ed4e4138E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h840f656d40ad194eE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha62b54af37adecf0E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb35d5ed52829ed06E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcca20f1604194f1cE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hec02e5d7029bcca7E
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf37e8052479de84cE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf76728bd7bf145f4E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h0285661cd8494b3dE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h1adc7f7cf1df91faE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h2c6f01d67e57004eE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h309ee9e30f5ac4c6E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h3515672942856e83E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h3c494ee951fd5fc9E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h42fdf29cfa820390E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h71a61f5e0b16a079E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h90dd0c71a102d6d1E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h9af35fa2439d5ce3E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hae3b5b64a6552475E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hc070d4c0ef8e4115E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hc0b2e8a3c853570dE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hd416f9f658d259f7E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hd87e1c6e9d133217E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17he7a7ad1b0b27acd3E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hf034633d7358c3dcE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hf4847ab145721afeE
00000000 g     F .text._ZN66_$LT$mylib..mynewt..tinycbor..File$u20$as$u20$core..fmt..Debug$GT$3fmt17h08f74d96e687af17E	00000072 _ZN66_$LT$mylib..mynewt..tinycbor..File$u20$as$u20$core..fmt..Debug$GT$3fmt17h08f74d96e687af17E
00000000 g     F .text._ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E	0000014e _ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E
00000000 g     F .text._ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E	000000ca _ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E
00000000 g     F .text._ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE	0000009e _ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE
00000000 g     F .text._ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E	000000f6 _ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E
00000000 g     F .text._ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE	0000009e _ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE
00000000 g     F .text._ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE	0000017a _ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE
00000000 g     F .text._ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E	0000009e _ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E



Disassembly of section .text._ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE:

00000000 <_ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE>:
_ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:11
pub type __int64_t = ::cty::c_longlong;
pub type __uint64_t = ::cty::c_ulonglong;
pub type __uintptr_t = ::cty::c_uint;
pub type FILE = File;
#[repr(C)]
#[derive(Debug, Copy, Clone)]
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9008      	str	r0, [sp, #32]
   a:	9109      	str	r1, [sp, #36]	; 0x24
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:13
pub struct File_methods {
    pub write: ::core::option::Option<
   c:	9808      	ldr	r0, [sp, #32]
   e:	900a      	str	r0, [sp, #40]	; 0x28
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:16
        unsafe extern "C" fn(instance: *mut FILE, bp: *const ::cty::c_char, n: usize) -> usize,
    >,
    pub read: ::core::option::Option<
  10:	9808      	ldr	r0, [sp, #32]
  12:	3004      	adds	r0, #4
  14:	900b      	str	r0, [sp, #44]	; 0x2c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:11
#[derive(Debug, Copy, Clone)]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f240 0000 	movw	r0, #0
  1c:	f2c0 0000 	movt	r0, #0
  20:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
  24:	f04f 0e0c 	mov.w	lr, #12
  28:	9007      	str	r0, [sp, #28]
  2a:	4660      	mov	r0, ip
  2c:	f8dd c01c 	ldr.w	ip, [sp, #28]
  30:	9206      	str	r2, [sp, #24]
  32:	4662      	mov	r2, ip
  34:	9305      	str	r3, [sp, #20]
  36:	4673      	mov	r3, lr
  38:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  3c:	e7ff      	b.n	3e <_ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE+0x3e>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:13
    pub write: ::core::option::Option<
  3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40:	900e      	str	r0, [sp, #56]	; 0x38
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:11
#[derive(Debug, Copy, Clone)]
  42:	f240 0000 	movw	r0, #0
  46:	f2c0 0000 	movt	r0, #0
  4a:	4669      	mov	r1, sp
  4c:	6008      	str	r0, [r1, #0]
  4e:	f240 0100 	movw	r1, #0
  52:	f2c0 0100 	movt	r1, #0
  56:	a80c      	add	r0, sp, #48	; 0x30
  58:	2205      	movs	r2, #5
  5a:	ab0e      	add	r3, sp, #56	; 0x38
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  60:	9004      	str	r0, [sp, #16]
  62:	e7ff      	b.n	64 <_ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE+0x64>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:16
    pub read: ::core::option::Option<
  64:	980b      	ldr	r0, [sp, #44]	; 0x2c
  66:	900f      	str	r0, [sp, #60]	; 0x3c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:11
#[derive(Debug, Copy, Clone)]
  68:	f240 0000 	movw	r0, #0
  6c:	f2c0 0000 	movt	r0, #0
  70:	4669      	mov	r1, sp
  72:	6008      	str	r0, [r1, #0]
  74:	f240 0100 	movw	r1, #0
  78:	f2c0 0100 	movt	r1, #0
  7c:	a80c      	add	r0, sp, #48	; 0x30
  7e:	2204      	movs	r2, #4
  80:	ab0f      	add	r3, sp, #60	; 0x3c
  82:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  86:	9003      	str	r0, [sp, #12]
  88:	e7ff      	b.n	8a <_ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE+0x8a>
  8a:	a80c      	add	r0, sp, #48	; 0x30
  8c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  90:	9002      	str	r0, [sp, #8]
  92:	e7ff      	b.n	94 <_ZN74_$LT$mylib..mynewt..tinycbor..File_methods$u20$as$u20$core..fmt..Debug$GT$3fmt17h5e4e9abbf530ca8aE+0x94>
  94:	9802      	ldr	r0, [sp, #8]
  96:	f000 0001 	and.w	r0, r0, #1
  9a:	b010      	add	sp, #64	; 0x40
  9c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN66_$LT$mylib..mynewt..tinycbor..File$u20$as$u20$core..fmt..Debug$GT$3fmt17h08f74d96e687af17E:

00000000 <_ZN66_$LT$mylib..mynewt..tinycbor..File$u20$as$u20$core..fmt..Debug$GT$3fmt17h08f74d96e687af17E>:
_ZN66_$LT$mylib..mynewt..tinycbor..File$u20$as$u20$core..fmt..Debug$GT$3fmt17h08f74d96e687af17E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:54
            stringify!(read)
        )
    );
}
#[repr(C)]
#[derive(Debug, Copy, Clone)]
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:56
pub struct File {
    pub vmt: *const File_methods,
   c:	9806      	ldr	r0, [sp, #24]
   e:	9008      	str	r0, [sp, #32]
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:54
#[derive(Debug, Copy, Clone)]
  10:	9907      	ldr	r1, [sp, #28]
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1e:	f04f 0e04 	mov.w	lr, #4
  22:	9005      	str	r0, [sp, #20]
  24:	4660      	mov	r0, ip
  26:	f8dd c014 	ldr.w	ip, [sp, #20]
  2a:	9204      	str	r2, [sp, #16]
  2c:	4662      	mov	r2, ip
  2e:	9303      	str	r3, [sp, #12]
  30:	4673      	mov	r3, lr
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  36:	e7ff      	b.n	38 <_ZN66_$LT$mylib..mynewt..tinycbor..File$u20$as$u20$core..fmt..Debug$GT$3fmt17h08f74d96e687af17E+0x38>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:56
    pub vmt: *const File_methods,
  38:	9808      	ldr	r0, [sp, #32]
  3a:	900b      	str	r0, [sp, #44]	; 0x2c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:54
#[derive(Debug, Copy, Clone)]
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	4669      	mov	r1, sp
  46:	6008      	str	r0, [r1, #0]
  48:	f240 0100 	movw	r1, #0
  4c:	f2c0 0100 	movt	r1, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	2203      	movs	r2, #3
  54:	ab0b      	add	r3, sp, #44	; 0x2c
  56:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  5a:	9002      	str	r0, [sp, #8]
  5c:	e7ff      	b.n	5e <_ZN66_$LT$mylib..mynewt..tinycbor..File$u20$as$u20$core..fmt..Debug$GT$3fmt17h08f74d96e687af17E+0x5e>
  5e:	a809      	add	r0, sp, #36	; 0x24
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  64:	9001      	str	r0, [sp, #4]
  66:	e7ff      	b.n	68 <_ZN66_$LT$mylib..mynewt..tinycbor..File$u20$as$u20$core..fmt..Debug$GT$3fmt17h08f74d96e687af17E+0x68>
  68:	9801      	ldr	r0, [sp, #4]
  6a:	f000 0001 	and.w	r0, r0, #1
  6e:	b00c      	add	sp, #48	; 0x30
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E:

00000000 <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E>:
_ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:147
        data: *const ::cty::c_char,
        len: ::cty::c_int,
    ) -> ::cty::c_int,
>;
#[repr(C)]
#[derive(Debug, Copy, Clone)]
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9008      	str	r0, [sp, #32]
   a:	9109      	str	r1, [sp, #36]	; 0x24
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:149
pub struct cbor_encoder_writer {
    pub write: cbor_encoder_write,
   c:	9808      	ldr	r0, [sp, #32]
   e:	900a      	str	r0, [sp, #40]	; 0x28
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:150
    pub bytes_written: ::cty::c_int,
  10:	9808      	ldr	r0, [sp, #32]
  12:	3004      	adds	r0, #4
  14:	900b      	str	r0, [sp, #44]	; 0x2c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:147
#[derive(Debug, Copy, Clone)]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f240 0000 	movw	r0, #0
  1c:	f2c0 0000 	movt	r0, #0
  20:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
  24:	f04f 0e13 	mov.w	lr, #19
  28:	9007      	str	r0, [sp, #28]
  2a:	4660      	mov	r0, ip
  2c:	f8dd c01c 	ldr.w	ip, [sp, #28]
  30:	9206      	str	r2, [sp, #24]
  32:	4662      	mov	r2, ip
  34:	9305      	str	r3, [sp, #20]
  36:	4673      	mov	r3, lr
  38:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  3c:	e7ff      	b.n	3e <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E+0x3e>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:149
    pub write: cbor_encoder_write,
  3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40:	900e      	str	r0, [sp, #56]	; 0x38
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:147
#[derive(Debug, Copy, Clone)]
  42:	f240 0000 	movw	r0, #0
  46:	f2c0 0000 	movt	r0, #0
  4a:	4669      	mov	r1, sp
  4c:	6008      	str	r0, [r1, #0]
  4e:	f240 0100 	movw	r1, #0
  52:	f2c0 0100 	movt	r1, #0
  56:	a80c      	add	r0, sp, #48	; 0x30
  58:	2205      	movs	r2, #5
  5a:	ab0e      	add	r3, sp, #56	; 0x38
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  60:	9004      	str	r0, [sp, #16]
  62:	e7ff      	b.n	64 <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E+0x64>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:150
    pub bytes_written: ::cty::c_int,
  64:	980b      	ldr	r0, [sp, #44]	; 0x2c
  66:	900f      	str	r0, [sp, #60]	; 0x3c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:147
#[derive(Debug, Copy, Clone)]
  68:	f240 0000 	movw	r0, #0
  6c:	f2c0 0000 	movt	r0, #0
  70:	4669      	mov	r1, sp
  72:	6008      	str	r0, [r1, #0]
  74:	f240 0100 	movw	r1, #0
  78:	f2c0 0100 	movt	r1, #0
  7c:	a80c      	add	r0, sp, #48	; 0x30
  7e:	220d      	movs	r2, #13
  80:	ab0f      	add	r3, sp, #60	; 0x3c
  82:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  86:	9003      	str	r0, [sp, #12]
  88:	e7ff      	b.n	8a <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E+0x8a>
  8a:	a80c      	add	r0, sp, #48	; 0x30
  8c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  90:	9002      	str	r0, [sp, #8]
  92:	e7ff      	b.n	94 <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_encoder_writer$u20$as$u20$core..fmt..Debug$GT$3fmt17h144325543e71d5c5E+0x94>
  94:	9802      	ldr	r0, [sp, #8]
  96:	f000 0001 	and.w	r0, r0, #1
  9a:	b010      	add	sp, #64	; 0x40
  9c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE:

00000000 <_ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE>:
_ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:188
            stringify!(bytes_written)
        )
    );
}
#[repr(C)]
#[derive(Debug, Copy, Clone)]
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9008      	str	r0, [sp, #32]
   a:	9109      	str	r1, [sp, #36]	; 0x24
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:190
pub struct cbor_iovec {
    pub iov_base: *mut ::cty::c_void,
   c:	9808      	ldr	r0, [sp, #32]
   e:	900a      	str	r0, [sp, #40]	; 0x28
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:191
    pub iov_len: usize,
  10:	9808      	ldr	r0, [sp, #32]
  12:	3004      	adds	r0, #4
  14:	900b      	str	r0, [sp, #44]	; 0x2c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:188
#[derive(Debug, Copy, Clone)]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f240 0000 	movw	r0, #0
  1c:	f2c0 0000 	movt	r0, #0
  20:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
  24:	f04f 0e0a 	mov.w	lr, #10
  28:	9007      	str	r0, [sp, #28]
  2a:	4660      	mov	r0, ip
  2c:	f8dd c01c 	ldr.w	ip, [sp, #28]
  30:	9206      	str	r2, [sp, #24]
  32:	4662      	mov	r2, ip
  34:	9305      	str	r3, [sp, #20]
  36:	4673      	mov	r3, lr
  38:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  3c:	e7ff      	b.n	3e <_ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE+0x3e>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:190
    pub iov_base: *mut ::cty::c_void,
  3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40:	900e      	str	r0, [sp, #56]	; 0x38
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:188
#[derive(Debug, Copy, Clone)]
  42:	f240 0000 	movw	r0, #0
  46:	f2c0 0000 	movt	r0, #0
  4a:	4669      	mov	r1, sp
  4c:	6008      	str	r0, [r1, #0]
  4e:	f240 0100 	movw	r1, #0
  52:	f2c0 0100 	movt	r1, #0
  56:	a80c      	add	r0, sp, #48	; 0x30
  58:	2208      	movs	r2, #8
  5a:	ab0e      	add	r3, sp, #56	; 0x38
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  60:	9004      	str	r0, [sp, #16]
  62:	e7ff      	b.n	64 <_ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE+0x64>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:191
    pub iov_len: usize,
  64:	980b      	ldr	r0, [sp, #44]	; 0x2c
  66:	900f      	str	r0, [sp, #60]	; 0x3c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:188
#[derive(Debug, Copy, Clone)]
  68:	f240 0000 	movw	r0, #0
  6c:	f2c0 0000 	movt	r0, #0
  70:	4669      	mov	r1, sp
  72:	6008      	str	r0, [r1, #0]
  74:	f240 0100 	movw	r1, #0
  78:	f2c0 0100 	movt	r1, #0
  7c:	a80c      	add	r0, sp, #48	; 0x30
  7e:	2207      	movs	r2, #7
  80:	ab0f      	add	r3, sp, #60	; 0x3c
  82:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  86:	9003      	str	r0, [sp, #12]
  88:	e7ff      	b.n	8a <_ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE+0x8a>
  8a:	a80c      	add	r0, sp, #48	; 0x30
  8c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  90:	9002      	str	r0, [sp, #8]
  92:	e7ff      	b.n	94 <_ZN72_$LT$mylib..mynewt..tinycbor..cbor_iovec$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eaa7e565bb58badE+0x94>
  94:	9802      	ldr	r0, [sp, #8]
  96:	f000 0001 	and.w	r0, r0, #1
  9a:	b010      	add	sp, #64	; 0x40
  9c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E:

00000000 <_ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E>:
_ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:227
            stringify!(iov_len)
        )
    );
}
#[repr(C)]
#[derive(Debug, Copy, Clone)]
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900a      	str	r0, [sp, #40]	; 0x28
   a:	910b      	str	r1, [sp, #44]	; 0x2c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:229
pub struct CborEncoder {
    pub writer: *mut cbor_encoder_writer,
   c:	980a      	ldr	r0, [sp, #40]	; 0x28
   e:	900c      	str	r0, [sp, #48]	; 0x30
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:230
    pub writer_arg: *mut ::cty::c_void,
  10:	980a      	ldr	r0, [sp, #40]	; 0x28
  12:	3004      	adds	r0, #4
  14:	900d      	str	r0, [sp, #52]	; 0x34
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:231
    pub added: usize,
  16:	980a      	ldr	r0, [sp, #40]	; 0x28
  18:	3008      	adds	r0, #8
  1a:	900e      	str	r0, [sp, #56]	; 0x38
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:232
    pub flags: ::cty::c_int,
  1c:	980a      	ldr	r0, [sp, #40]	; 0x28
  1e:	300c      	adds	r0, #12
  20:	900f      	str	r0, [sp, #60]	; 0x3c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:227
#[derive(Debug, Copy, Clone)]
  22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  24:	f240 0000 	movw	r0, #0
  28:	f2c0 0000 	movt	r0, #0
  2c:	f10d 0c40 	add.w	ip, sp, #64	; 0x40
  30:	f04f 0e0b 	mov.w	lr, #11
  34:	9009      	str	r0, [sp, #36]	; 0x24
  36:	4660      	mov	r0, ip
  38:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  3c:	9208      	str	r2, [sp, #32]
  3e:	4662      	mov	r2, ip
  40:	9307      	str	r3, [sp, #28]
  42:	4673      	mov	r3, lr
  44:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  48:	e7ff      	b.n	4a <_ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E+0x4a>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:229
    pub writer: *mut cbor_encoder_writer,
  4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  4c:	9012      	str	r0, [sp, #72]	; 0x48
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:227
#[derive(Debug, Copy, Clone)]
  4e:	f240 0000 	movw	r0, #0
  52:	f2c0 0000 	movt	r0, #0
  56:	4669      	mov	r1, sp
  58:	6008      	str	r0, [r1, #0]
  5a:	f240 0100 	movw	r1, #0
  5e:	f2c0 0100 	movt	r1, #0
  62:	a810      	add	r0, sp, #64	; 0x40
  64:	2206      	movs	r2, #6
  66:	ab12      	add	r3, sp, #72	; 0x48
  68:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  6c:	9006      	str	r0, [sp, #24]
  6e:	e7ff      	b.n	70 <_ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E+0x70>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:230
    pub writer_arg: *mut ::cty::c_void,
  70:	980d      	ldr	r0, [sp, #52]	; 0x34
  72:	9013      	str	r0, [sp, #76]	; 0x4c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:227
#[derive(Debug, Copy, Clone)]
  74:	f240 0000 	movw	r0, #0
  78:	f2c0 0000 	movt	r0, #0
  7c:	4669      	mov	r1, sp
  7e:	6008      	str	r0, [r1, #0]
  80:	f240 0100 	movw	r1, #0
  84:	f2c0 0100 	movt	r1, #0
  88:	a810      	add	r0, sp, #64	; 0x40
  8a:	220a      	movs	r2, #10
  8c:	ab13      	add	r3, sp, #76	; 0x4c
  8e:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  92:	9005      	str	r0, [sp, #20]
  94:	e7ff      	b.n	96 <_ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E+0x96>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:231
    pub added: usize,
  96:	980e      	ldr	r0, [sp, #56]	; 0x38
  98:	9014      	str	r0, [sp, #80]	; 0x50
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:227
#[derive(Debug, Copy, Clone)]
  9a:	f240 0000 	movw	r0, #0
  9e:	f2c0 0000 	movt	r0, #0
  a2:	4669      	mov	r1, sp
  a4:	6008      	str	r0, [r1, #0]
  a6:	f240 0100 	movw	r1, #0
  aa:	f2c0 0100 	movt	r1, #0
  ae:	a810      	add	r0, sp, #64	; 0x40
  b0:	2205      	movs	r2, #5
  b2:	ab14      	add	r3, sp, #80	; 0x50
  b4:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  b8:	9004      	str	r0, [sp, #16]
  ba:	e7ff      	b.n	bc <_ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E+0xbc>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:232
    pub flags: ::cty::c_int,
  bc:	980f      	ldr	r0, [sp, #60]	; 0x3c
  be:	9015      	str	r0, [sp, #84]	; 0x54
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:227
#[derive(Debug, Copy, Clone)]
  c0:	f240 0000 	movw	r0, #0
  c4:	f2c0 0000 	movt	r0, #0
  c8:	4669      	mov	r1, sp
  ca:	6008      	str	r0, [r1, #0]
  cc:	f240 0100 	movw	r1, #0
  d0:	f2c0 0100 	movt	r1, #0
  d4:	a810      	add	r0, sp, #64	; 0x40
  d6:	2205      	movs	r2, #5
  d8:	ab15      	add	r3, sp, #84	; 0x54
  da:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  de:	9003      	str	r0, [sp, #12]
  e0:	e7ff      	b.n	e2 <_ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E+0xe2>
  e2:	a810      	add	r0, sp, #64	; 0x40
  e4:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  e8:	9002      	str	r0, [sp, #8]
  ea:	e7ff      	b.n	ec <_ZN73_$LT$mylib..mynewt..tinycbor..CborEncoder$u20$as$u20$core..fmt..Debug$GT$3fmt17hc65cec1eb1bc6a79E+0xec>
  ec:	9802      	ldr	r0, [sp, #8]
  ee:	f000 0001 	and.w	r0, r0, #1
  f2:	b016      	add	sp, #88	; 0x58
  f4:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE:

00000000 <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE>:
_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:405
        offset: ::cty::c_int,
        len: usize,
    ) -> usize,
>;
#[repr(C)]
#[derive(Debug, Copy, Clone)]
   0:	b580      	push	{r7, lr}
   2:	b09e      	sub	sp, #120	; 0x78
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900c      	str	r0, [sp, #48]	; 0x30
   a:	910d      	str	r1, [sp, #52]	; 0x34
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:407
pub struct cbor_decoder_reader {
    pub get8: cbor_reader_get8,
   c:	980c      	ldr	r0, [sp, #48]	; 0x30
   e:	900e      	str	r0, [sp, #56]	; 0x38
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:408
    pub get16: cbor_reader_get16,
  10:	980c      	ldr	r0, [sp, #48]	; 0x30
  12:	3004      	adds	r0, #4
  14:	900f      	str	r0, [sp, #60]	; 0x3c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:409
    pub get32: cbor_reader_get32,
  16:	980c      	ldr	r0, [sp, #48]	; 0x30
  18:	3008      	adds	r0, #8
  1a:	9010      	str	r0, [sp, #64]	; 0x40
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:410
    pub get64: cbor_reader_get64,
  1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  1e:	300c      	adds	r0, #12
  20:	9011      	str	r0, [sp, #68]	; 0x44
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:411
    pub cmp: cbor_memcmp,
  22:	980c      	ldr	r0, [sp, #48]	; 0x30
  24:	3010      	adds	r0, #16
  26:	9012      	str	r0, [sp, #72]	; 0x48
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:412
    pub cpy: cbor_memcpy,
  28:	980c      	ldr	r0, [sp, #48]	; 0x30
  2a:	3014      	adds	r0, #20
  2c:	9013      	str	r0, [sp, #76]	; 0x4c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:413
    pub message_size: usize,
  2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  30:	3018      	adds	r0, #24
  32:	9014      	str	r0, [sp, #80]	; 0x50
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:405
#[derive(Debug, Copy, Clone)]
  34:	990d      	ldr	r1, [sp, #52]	; 0x34
  36:	f240 0000 	movw	r0, #0
  3a:	f2c0 0000 	movt	r0, #0
  3e:	f10d 0c54 	add.w	ip, sp, #84	; 0x54
  42:	f04f 0e13 	mov.w	lr, #19
  46:	900b      	str	r0, [sp, #44]	; 0x2c
  48:	4660      	mov	r0, ip
  4a:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  4e:	920a      	str	r2, [sp, #40]	; 0x28
  50:	4662      	mov	r2, ip
  52:	9309      	str	r3, [sp, #36]	; 0x24
  54:	4673      	mov	r3, lr
  56:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  5a:	e7ff      	b.n	5c <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE+0x5c>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:407
    pub get8: cbor_reader_get8,
  5c:	980e      	ldr	r0, [sp, #56]	; 0x38
  5e:	9017      	str	r0, [sp, #92]	; 0x5c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:405
#[derive(Debug, Copy, Clone)]
  60:	f240 0000 	movw	r0, #0
  64:	f2c0 0000 	movt	r0, #0
  68:	4669      	mov	r1, sp
  6a:	6008      	str	r0, [r1, #0]
  6c:	f240 0100 	movw	r1, #0
  70:	f2c0 0100 	movt	r1, #0
  74:	a815      	add	r0, sp, #84	; 0x54
  76:	2204      	movs	r2, #4
  78:	ab17      	add	r3, sp, #92	; 0x5c
  7a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  7e:	9008      	str	r0, [sp, #32]
  80:	e7ff      	b.n	82 <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE+0x82>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:408
    pub get16: cbor_reader_get16,
  82:	980f      	ldr	r0, [sp, #60]	; 0x3c
  84:	9018      	str	r0, [sp, #96]	; 0x60
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:405
#[derive(Debug, Copy, Clone)]
  86:	f240 0000 	movw	r0, #0
  8a:	f2c0 0000 	movt	r0, #0
  8e:	4669      	mov	r1, sp
  90:	6008      	str	r0, [r1, #0]
  92:	f240 0100 	movw	r1, #0
  96:	f2c0 0100 	movt	r1, #0
  9a:	a815      	add	r0, sp, #84	; 0x54
  9c:	2205      	movs	r2, #5
  9e:	ab18      	add	r3, sp, #96	; 0x60
  a0:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  a4:	9007      	str	r0, [sp, #28]
  a6:	e7ff      	b.n	a8 <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE+0xa8>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:409
    pub get32: cbor_reader_get32,
  a8:	9810      	ldr	r0, [sp, #64]	; 0x40
  aa:	9019      	str	r0, [sp, #100]	; 0x64
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:405
#[derive(Debug, Copy, Clone)]
  ac:	f240 0000 	movw	r0, #0
  b0:	f2c0 0000 	movt	r0, #0
  b4:	4669      	mov	r1, sp
  b6:	6008      	str	r0, [r1, #0]
  b8:	f240 0100 	movw	r1, #0
  bc:	f2c0 0100 	movt	r1, #0
  c0:	a815      	add	r0, sp, #84	; 0x54
  c2:	2205      	movs	r2, #5
  c4:	ab19      	add	r3, sp, #100	; 0x64
  c6:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  ca:	9006      	str	r0, [sp, #24]
  cc:	e7ff      	b.n	ce <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE+0xce>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:410
    pub get64: cbor_reader_get64,
  ce:	9811      	ldr	r0, [sp, #68]	; 0x44
  d0:	901a      	str	r0, [sp, #104]	; 0x68
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:405
#[derive(Debug, Copy, Clone)]
  d2:	f240 0000 	movw	r0, #0
  d6:	f2c0 0000 	movt	r0, #0
  da:	4669      	mov	r1, sp
  dc:	6008      	str	r0, [r1, #0]
  de:	f240 0100 	movw	r1, #0
  e2:	f2c0 0100 	movt	r1, #0
  e6:	a815      	add	r0, sp, #84	; 0x54
  e8:	2205      	movs	r2, #5
  ea:	ab1a      	add	r3, sp, #104	; 0x68
  ec:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  f0:	9005      	str	r0, [sp, #20]
  f2:	e7ff      	b.n	f4 <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE+0xf4>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:411
    pub cmp: cbor_memcmp,
  f4:	9812      	ldr	r0, [sp, #72]	; 0x48
  f6:	901b      	str	r0, [sp, #108]	; 0x6c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:405
#[derive(Debug, Copy, Clone)]
  f8:	f240 0000 	movw	r0, #0
  fc:	f2c0 0000 	movt	r0, #0
 100:	4669      	mov	r1, sp
 102:	6008      	str	r0, [r1, #0]
 104:	f240 0100 	movw	r1, #0
 108:	f2c0 0100 	movt	r1, #0
 10c:	a815      	add	r0, sp, #84	; 0x54
 10e:	2203      	movs	r2, #3
 110:	ab1b      	add	r3, sp, #108	; 0x6c
 112:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
 116:	9004      	str	r0, [sp, #16]
 118:	e7ff      	b.n	11a <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE+0x11a>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:412
    pub cpy: cbor_memcpy,
 11a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 11c:	901c      	str	r0, [sp, #112]	; 0x70
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:405
#[derive(Debug, Copy, Clone)]
 11e:	f240 0000 	movw	r0, #0
 122:	f2c0 0000 	movt	r0, #0
 126:	4669      	mov	r1, sp
 128:	6008      	str	r0, [r1, #0]
 12a:	f240 0100 	movw	r1, #0
 12e:	f2c0 0100 	movt	r1, #0
 132:	a815      	add	r0, sp, #84	; 0x54
 134:	2203      	movs	r2, #3
 136:	ab1c      	add	r3, sp, #112	; 0x70
 138:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
 13c:	9003      	str	r0, [sp, #12]
 13e:	e7ff      	b.n	140 <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE+0x140>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:413
    pub message_size: usize,
 140:	9814      	ldr	r0, [sp, #80]	; 0x50
 142:	901d      	str	r0, [sp, #116]	; 0x74
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:405
#[derive(Debug, Copy, Clone)]
 144:	f240 0000 	movw	r0, #0
 148:	f2c0 0000 	movt	r0, #0
 14c:	4669      	mov	r1, sp
 14e:	6008      	str	r0, [r1, #0]
 150:	f240 0100 	movw	r1, #0
 154:	f2c0 0100 	movt	r1, #0
 158:	a815      	add	r0, sp, #84	; 0x54
 15a:	220c      	movs	r2, #12
 15c:	ab1d      	add	r3, sp, #116	; 0x74
 15e:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
 162:	9002      	str	r0, [sp, #8]
 164:	e7ff      	b.n	166 <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE+0x166>
 166:	a815      	add	r0, sp, #84	; 0x54
 168:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
 16c:	9001      	str	r0, [sp, #4]
 16e:	e7ff      	b.n	170 <_ZN81_$LT$mylib..mynewt..tinycbor..cbor_decoder_reader$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb3beeca788e9aedE+0x170>
 170:	9801      	ldr	r0, [sp, #4]
 172:	f000 0001 	and.w	r0, r0, #1
 176:	b01e      	add	sp, #120	; 0x78
 178:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E:

00000000 <_ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E>:
_ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:501
            stringify!(message_size)
        )
    );
}
#[repr(C)]
#[derive(Debug, Copy, Clone)]
   0:	b580      	push	{r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9008      	str	r0, [sp, #32]
   a:	9109      	str	r1, [sp, #36]	; 0x24
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:503
pub struct CborParser {
    pub d: *mut cbor_decoder_reader,
   c:	9808      	ldr	r0, [sp, #32]
   e:	900a      	str	r0, [sp, #40]	; 0x28
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:504
    pub end: ::cty::c_int,
  10:	9808      	ldr	r0, [sp, #32]
  12:	3004      	adds	r0, #4
  14:	900b      	str	r0, [sp, #44]	; 0x2c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:505
    pub flags: ::cty::c_int,
  16:	9808      	ldr	r0, [sp, #32]
  18:	3008      	adds	r0, #8
  1a:	900c      	str	r0, [sp, #48]	; 0x30
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:501
#[derive(Debug, Copy, Clone)]
  1c:	9909      	ldr	r1, [sp, #36]	; 0x24
  1e:	f240 0000 	movw	r0, #0
  22:	f2c0 0000 	movt	r0, #0
  26:	f10d 0c34 	add.w	ip, sp, #52	; 0x34
  2a:	f04f 0e0a 	mov.w	lr, #10
  2e:	9007      	str	r0, [sp, #28]
  30:	4660      	mov	r0, ip
  32:	f8dd c01c 	ldr.w	ip, [sp, #28]
  36:	9206      	str	r2, [sp, #24]
  38:	4662      	mov	r2, ip
  3a:	9305      	str	r3, [sp, #20]
  3c:	4673      	mov	r3, lr
  3e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  42:	e7ff      	b.n	44 <_ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E+0x44>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:503
    pub d: *mut cbor_decoder_reader,
  44:	980a      	ldr	r0, [sp, #40]	; 0x28
  46:	900f      	str	r0, [sp, #60]	; 0x3c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:501
#[derive(Debug, Copy, Clone)]
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	4669      	mov	r1, sp
  52:	6008      	str	r0, [r1, #0]
  54:	f240 0100 	movw	r1, #0
  58:	f2c0 0100 	movt	r1, #0
  5c:	a80d      	add	r0, sp, #52	; 0x34
  5e:	2201      	movs	r2, #1
  60:	ab0f      	add	r3, sp, #60	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  66:	9004      	str	r0, [sp, #16]
  68:	e7ff      	b.n	6a <_ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E+0x6a>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:504
    pub end: ::cty::c_int,
  6a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  6c:	9010      	str	r0, [sp, #64]	; 0x40
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:501
#[derive(Debug, Copy, Clone)]
  6e:	f240 0000 	movw	r0, #0
  72:	f2c0 0000 	movt	r0, #0
  76:	4669      	mov	r1, sp
  78:	6008      	str	r0, [r1, #0]
  7a:	f240 0100 	movw	r1, #0
  7e:	f2c0 0100 	movt	r1, #0
  82:	a80d      	add	r0, sp, #52	; 0x34
  84:	2203      	movs	r2, #3
  86:	ab10      	add	r3, sp, #64	; 0x40
  88:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  8c:	9003      	str	r0, [sp, #12]
  8e:	e7ff      	b.n	90 <_ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E+0x90>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:505
    pub flags: ::cty::c_int,
  90:	980c      	ldr	r0, [sp, #48]	; 0x30
  92:	9011      	str	r0, [sp, #68]	; 0x44
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:501
#[derive(Debug, Copy, Clone)]
  94:	f240 0000 	movw	r0, #0
  98:	f2c0 0000 	movt	r0, #0
  9c:	4669      	mov	r1, sp
  9e:	6008      	str	r0, [r1, #0]
  a0:	f240 0100 	movw	r1, #0
  a4:	f2c0 0100 	movt	r1, #0
  a8:	a80d      	add	r0, sp, #52	; 0x34
  aa:	2205      	movs	r2, #5
  ac:	ab11      	add	r3, sp, #68	; 0x44
  ae:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  b2:	9002      	str	r0, [sp, #8]
  b4:	e7ff      	b.n	b6 <_ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E+0xb6>
  b6:	a80d      	add	r0, sp, #52	; 0x34
  b8:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
  bc:	9001      	str	r0, [sp, #4]
  be:	e7ff      	b.n	c0 <_ZN72_$LT$mylib..mynewt..tinycbor..CborParser$u20$as$u20$core..fmt..Debug$GT$3fmt17h172cf134992c6de8E+0xc0>
  c0:	9801      	ldr	r0, [sp, #4]
  c2:	f000 0001 	and.w	r0, r0, #1
  c6:	b012      	add	sp, #72	; 0x48
  c8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E:

00000000 <_ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E>:
_ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:551
            stringify!(flags)
        )
    );
}
#[repr(C)]
#[derive(Debug, Copy, Clone)]
   0:	b580      	push	{r7, lr}
   2:	b09c      	sub	sp, #112	; 0x70
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900c      	str	r0, [sp, #48]	; 0x30
   a:	910d      	str	r1, [sp, #52]	; 0x34
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:553
pub struct CborValue {
    pub parser: *const CborParser,
   c:	980c      	ldr	r0, [sp, #48]	; 0x30
   e:	900e      	str	r0, [sp, #56]	; 0x38
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:554
    pub offset: ::cty::c_int,
  10:	980c      	ldr	r0, [sp, #48]	; 0x30
  12:	3004      	adds	r0, #4
  14:	900f      	str	r0, [sp, #60]	; 0x3c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:555
    pub remaining: u32,
  16:	980c      	ldr	r0, [sp, #48]	; 0x30
  18:	3008      	adds	r0, #8
  1a:	9010      	str	r0, [sp, #64]	; 0x40
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:556
    pub extra: u16,
  1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  1e:	300c      	adds	r0, #12
  20:	9011      	str	r0, [sp, #68]	; 0x44
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:557
    pub type_: u8,
  22:	980c      	ldr	r0, [sp, #48]	; 0x30
  24:	300e      	adds	r0, #14
  26:	9012      	str	r0, [sp, #72]	; 0x48
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:558
    pub flags: u8,
  28:	980c      	ldr	r0, [sp, #48]	; 0x30
  2a:	300f      	adds	r0, #15
  2c:	9013      	str	r0, [sp, #76]	; 0x4c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:551
#[derive(Debug, Copy, Clone)]
  2e:	990d      	ldr	r1, [sp, #52]	; 0x34
  30:	f240 0000 	movw	r0, #0
  34:	f2c0 0000 	movt	r0, #0
  38:	f10d 0c50 	add.w	ip, sp, #80	; 0x50
  3c:	f04f 0e09 	mov.w	lr, #9
  40:	900b      	str	r0, [sp, #44]	; 0x2c
  42:	4660      	mov	r0, ip
  44:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  48:	920a      	str	r2, [sp, #40]	; 0x28
  4a:	4662      	mov	r2, ip
  4c:	9309      	str	r3, [sp, #36]	; 0x24
  4e:	4673      	mov	r3, lr
  50:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h0a14031b095ee1baE>
  54:	e7ff      	b.n	56 <_ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E+0x56>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:553
    pub parser: *const CborParser,
  56:	980e      	ldr	r0, [sp, #56]	; 0x38
  58:	9016      	str	r0, [sp, #88]	; 0x58
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:551
#[derive(Debug, Copy, Clone)]
  5a:	f240 0000 	movw	r0, #0
  5e:	f2c0 0000 	movt	r0, #0
  62:	4669      	mov	r1, sp
  64:	6008      	str	r0, [r1, #0]
  66:	f240 0100 	movw	r1, #0
  6a:	f2c0 0100 	movt	r1, #0
  6e:	a814      	add	r0, sp, #80	; 0x50
  70:	2206      	movs	r2, #6
  72:	ab16      	add	r3, sp, #88	; 0x58
  74:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  78:	9008      	str	r0, [sp, #32]
  7a:	e7ff      	b.n	7c <_ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E+0x7c>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:554
    pub offset: ::cty::c_int,
  7c:	980f      	ldr	r0, [sp, #60]	; 0x3c
  7e:	9017      	str	r0, [sp, #92]	; 0x5c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:551
#[derive(Debug, Copy, Clone)]
  80:	f240 0000 	movw	r0, #0
  84:	f2c0 0000 	movt	r0, #0
  88:	4669      	mov	r1, sp
  8a:	6008      	str	r0, [r1, #0]
  8c:	f240 0100 	movw	r1, #0
  90:	f2c0 0100 	movt	r1, #0
  94:	a814      	add	r0, sp, #80	; 0x50
  96:	2206      	movs	r2, #6
  98:	ab17      	add	r3, sp, #92	; 0x5c
  9a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  9e:	9007      	str	r0, [sp, #28]
  a0:	e7ff      	b.n	a2 <_ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E+0xa2>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:555
    pub remaining: u32,
  a2:	9810      	ldr	r0, [sp, #64]	; 0x40
  a4:	9018      	str	r0, [sp, #96]	; 0x60
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:551
#[derive(Debug, Copy, Clone)]
  a6:	f240 0000 	movw	r0, #0
  aa:	f2c0 0000 	movt	r0, #0
  ae:	4669      	mov	r1, sp
  b0:	6008      	str	r0, [r1, #0]
  b2:	f240 0100 	movw	r1, #0
  b6:	f2c0 0100 	movt	r1, #0
  ba:	a814      	add	r0, sp, #80	; 0x50
  bc:	2209      	movs	r2, #9
  be:	ab18      	add	r3, sp, #96	; 0x60
  c0:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  c4:	9006      	str	r0, [sp, #24]
  c6:	e7ff      	b.n	c8 <_ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E+0xc8>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:556
    pub extra: u16,
  c8:	9811      	ldr	r0, [sp, #68]	; 0x44
  ca:	9019      	str	r0, [sp, #100]	; 0x64
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:551
#[derive(Debug, Copy, Clone)]
  cc:	f240 0000 	movw	r0, #0
  d0:	f2c0 0000 	movt	r0, #0
  d4:	4669      	mov	r1, sp
  d6:	6008      	str	r0, [r1, #0]
  d8:	f240 0100 	movw	r1, #0
  dc:	f2c0 0100 	movt	r1, #0
  e0:	a814      	add	r0, sp, #80	; 0x50
  e2:	2205      	movs	r2, #5
  e4:	ab19      	add	r3, sp, #100	; 0x64
  e6:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
  ea:	9005      	str	r0, [sp, #20]
  ec:	e7ff      	b.n	ee <_ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E+0xee>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:557
    pub type_: u8,
  ee:	9812      	ldr	r0, [sp, #72]	; 0x48
  f0:	901a      	str	r0, [sp, #104]	; 0x68
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:551
#[derive(Debug, Copy, Clone)]
  f2:	f240 0000 	movw	r0, #0
  f6:	f2c0 0000 	movt	r0, #0
  fa:	4669      	mov	r1, sp
  fc:	6008      	str	r0, [r1, #0]
  fe:	f240 0100 	movw	r1, #0
 102:	f2c0 0100 	movt	r1, #0
 106:	a814      	add	r0, sp, #80	; 0x50
 108:	2205      	movs	r2, #5
 10a:	ab1a      	add	r3, sp, #104	; 0x68
 10c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
 110:	9004      	str	r0, [sp, #16]
 112:	e7ff      	b.n	114 <_ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E+0x114>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:558
    pub flags: u8,
 114:	9813      	ldr	r0, [sp, #76]	; 0x4c
 116:	901b      	str	r0, [sp, #108]	; 0x6c
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/tinycbor.rs:551
#[derive(Debug, Copy, Clone)]
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	4669      	mov	r1, sp
 122:	6008      	str	r0, [r1, #0]
 124:	f240 0100 	movw	r1, #0
 128:	f2c0 0100 	movt	r1, #0
 12c:	a814      	add	r0, sp, #80	; 0x50
 12e:	2205      	movs	r2, #5
 130:	ab1b      	add	r3, sp, #108	; 0x6c
 132:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17h80023aaf54882542E>
 136:	9003      	str	r0, [sp, #12]
 138:	e7ff      	b.n	13a <_ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E+0x13a>
 13a:	a814      	add	r0, sp, #80	; 0x50
 13c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17h9090cd1e84004b71E>
 140:	9002      	str	r0, [sp, #8]
 142:	e7ff      	b.n	144 <_ZN71_$LT$mylib..mynewt..tinycbor..CborValue$u20$as$u20$core..fmt..Debug$GT$3fmt17he716596da4deb764E+0x144>
 144:	9802      	ldr	r0, [sp, #8]
 146:	f000 0001 	and.w	r0, r0, #1
 14a:	b01c      	add	sp, #112	; 0x70
 14c:	bd80      	pop	{r7, pc}

mylib-ac95891f38e7979c.4fs43327d33gbryi.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4fs43327d33gbryi
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
0000007e l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000090 l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000b0 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000be l       .debug_str	00000000 
000000c7 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001ab l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
0000024c l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
000002aa l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
00000312 l       .debug_str	00000000 
0000031d l       .debug_str	00000000 
0000033a l       .debug_str	00000000 
0000033e l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000035d l       .debug_str	00000000 
00000381 l       .debug_str	00000000 
0000039d l       .debug_str	00000000 
000003a2 l       .debug_str	00000000 
000003ab l       .debug_str	00000000 
000003b2 l       .debug_str	00000000 
000003cb l       .debug_str	00000000 
000003d5 l       .debug_str	00000000 
000003ef l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE	00000000 .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE
00000000 l    d  .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E	00000000 .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i32$GT$3fmt17h33b3bbdbc74b88baE
00000000         *UND*	00000000 _ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17hc4c95b945dca8c87E
00000000 g     F .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE	00000072 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE
00000000 g     F .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E	00000072 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i32$GT$3fmt17hb2119167a92723afE
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h64ef524a23a0177cE
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i32$GT$3fmt17hc44988ae29d24532E
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h0cc208c1b57a04edE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E



Disassembly of section .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE:

00000000 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE>:
_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x34>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i32$GT$3fmt17hb2119167a92723afE>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x58>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i32$GT$3fmt17hc44988ae29d24532E>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i32$GT$3fmt17h33b3bbdbc74b88baE>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E:

00000000 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E>:
_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h6ead2f28bb05b574E>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d008      	beq.n	34 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x34>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x24>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h64ef524a23a0177cE>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e7ff      	b.n	32 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  32:	e01a      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  34:	9806      	ldr	r0, [sp, #24]
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17hd6d96e6aa5cb78d8E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d008      	beq.n	58 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x58>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h0cc208c1b57a04edE>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e7ff      	b.n	56 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x56>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  56:	e007      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:152
  58:	9805      	ldr	r0, [sp, #20]
  5a:	9906      	ldr	r1, [sp, #24]
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17hc4c95b945dca8c87E>
  60:	f88d 001f 	strb.w	r0, [sp, #31]
  64:	e7ff      	b.n	66 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x66>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:149
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x68>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E+0x6a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

mylib-ac95891f38e7979c.4gfa6aki8v0cc60q.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4gfa6aki8v0cc60q
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000075 l       .debug_str	00000000 
0000007a l       .debug_str	00000000 
00000083 l       .debug_str	00000000 
000000b5 l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
00000198 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.1ce793ee7c0b9d4423da42755329a706.0	00000000 .Lanon.1ce793ee7c0b9d4423da42755329a706.0
00000000 l    d  .text._ZN5mylib4base13console_print17h47a7ec4e529b3d82E	00000000 .text._ZN5mylib4base13console_print17h47a7ec4e529b3d82E
00000000 l    d  .text._ZN67_$LT$mylib..base..SensorValue$u20$as$u20$core..default..Default$GT$7default17hcb08cd325439514dE	00000000 .text._ZN67_$LT$mylib..base..SensorValue$u20$as$u20$core..default..Default$GT$7default17hcb08cd325439514dE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E
00000000 g     F .text._ZN5mylib4base13console_print17h47a7ec4e529b3d82E	0000003c .hidden _ZN5mylib4base13console_print17h47a7ec4e529b3d82E
00000000 g     F .text._ZN67_$LT$mylib..base..SensorValue$u20$as$u20$core..default..Default$GT$7default17hcb08cd325439514dE	00000022 .hidden _ZN67_$LT$mylib..base..SensorValue$u20$as$u20$core..default..Default$GT$7default17hcb08cd325439514dE
00000000         *UND*	00000000 console_buffer
00000000         *UND*	00000000 console_flush



Disassembly of section .text._ZN5mylib4base13console_print17h47a7ec4e529b3d82E:

00000000 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E>:
_ZN5mylib4base13console_print17h47a7ec4e529b3d82E():
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:7

use cty::*;            //  Import string utilities from cty library: https://crates.io/crates/cty
use crate::mynewt::sensor::*;  //  Import sensor.rs for Mynewt Sensor API

///  Display message `msg` on the Arm Semihosting console (via OpenOCD).
pub fn console_print(msg: &[u8]) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:8
    let len = msg.len();
   c:	9803      	ldr	r0, [sp, #12]
   e:	9904      	ldr	r1, [sp, #16]
  10:	9202      	str	r2, [sp, #8]
  12:	9301      	str	r3, [sp, #4]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h8c76a39fea4234d0E>
  18:	9005      	str	r0, [sp, #20]
  1a:	e7ff      	b.n	1c <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E+0x1c>
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:11
    unsafe {
        //  Call the Semihosting Console API, which is unsafe.
        console_buffer(msg.as_ptr(), len as u32);
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	9904      	ldr	r1, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6e6820e87d479c61E>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E+0x28>
  28:	9905      	ldr	r1, [sp, #20]
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f7ff fffe 	bl	0 <console_buffer>
  30:	e7ff      	b.n	2 <console_flush+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:12
        console_flush();  //  TODO: Remove this.
  32:	f7ff fffe 	bl	0 <console_flush>
  36:	e7ff      	b.n	38 <_ZN5mylib4base13console_print17h47a7ec4e529b3d82E+0x38>
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:14
    }
}
  38:	b006      	add	sp, #24
  3a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN67_$LT$mylib..base..SensorValue$u20$as$u20$core..default..Default$GT$7default17hcb08cd325439514dE:

00000000 <_ZN67_$LT$mylib..base..SensorValue$u20$as$u20$core..default..Default$GT$7default17hcb08cd325439514dE>:
_ZN67_$LT$mylib..base..SensorValue$u20$as$u20$core..default..Default$GT$7default17hcb08cd325439514dE():
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:145
}

///  Default sensor value is `None`
impl Default for SensorValue {
  #[inline]
  fn default() -> SensorValue {
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	2200      	movs	r2, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:148
    SensorValue {
      key: "",
      val: SensorValueType::None,
   6:	9201      	str	r2, [sp, #4]
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:146
    SensorValue {
   8:	f240 0300 	movw	r3, #0
   c:	f2c0 0300 	movt	r3, #0
  10:	6003      	str	r3, [r0, #0]
  12:	6042      	str	r2, [r0, #4]
  14:	9a01      	ldr	r2, [sp, #4]
  16:	9b02      	ldr	r3, [sp, #8]
  18:	60c3      	str	r3, [r0, #12]
  1a:	6082      	str	r2, [r0, #8]
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:150
    }
  }
  1c:	9100      	str	r1, [sp, #0]
  1e:	b003      	add	sp, #12
  20:	4770      	bx	lr

mylib-ac95891f38e7979c.4q7xp3fheufr030k.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4q7xp3fheufr030k
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
00000078 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
00000086 l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
0000009c l       .debug_str	00000000 
000000a2 l       .debug_str	00000000 
000000a9 l       .debug_str	00000000 
000000ac l       .debug_str	00000000 
000000b3 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000be l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
000000cf l       .debug_str	00000000 
000000d6 l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
00000199 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002ca l       .debug_str	00000000 
000002d3 l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
0000034b l       .debug_str	00000000 
00000373 l       .debug_str	00000000 
000003a6 l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003c1 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
00000437 l       .debug_str	00000000 
0000043e l       .debug_str	00000000 
00000446 l       .debug_str	00000000 
0000045d l       .debug_str	00000000 
00000466 l       .debug_str	00000000 
00000487 l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
000004b7 l       .debug_str	00000000 
000004cf l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
0000052a l       .debug_str	00000000 
00000535 l       .debug_str	00000000 
0000053e l       .debug_str	00000000 
00000549 l       .debug_str	00000000 
00000555 l       .debug_str	00000000 
00000559 l       .debug_str	00000000 
00000562 l       .debug_str	00000000 
00000569 l       .debug_str	00000000 
00000571 l       .debug_str	00000000 
00000579 l       .debug_str	00000000 
00000583 l       .debug_str	00000000 
00000589 l       .debug_str	00000000 
00000590 l       .debug_str	00000000 
0000059a l       .debug_str	00000000 
000005a1 l       .debug_str	00000000 
000005ce l       .debug_str	00000000 
00000603 l       .debug_str	00000000 
00000609 l       .debug_str	00000000 
0000060f l       .debug_str	00000000 
0000061e l       .debug_str	00000000 
0000062e l       .debug_str	00000000 
0000063e l       .debug_str	00000000 
00000646 l       .debug_str	00000000 
0000066e l       .debug_str	00000000 
000006cb l       .debug_str	00000000 
00000730 l       .debug_str	00000000 
00000737 l       .debug_str	00000000 
0000073f l       .debug_str	00000000 
00000748 l       .debug_str	00000000 
00000766 l       .debug_str	00000000 
00000776 l       .debug_str	00000000 
00000784 l       .debug_str	00000000 
0000078f l       .debug_str	00000000 
0000079c l       .debug_str	00000000 
000007ab l       .debug_str	00000000 
000007c1 l       .debug_str	00000000 
000007cb l       .debug_str	00000000 
000007d4 l       .debug_str	00000000 
000007dd l       .debug_str	00000000 
00000802 l       .debug_str	00000000 
00000818 l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
00000839 l       .debug_str	00000000 
00000841 l       .debug_str	00000000 
00000861 l       .debug_str	00000000 
00000870 l       .debug_str	00000000 
00000898 l       .debug_str	00000000 
000008c2 l       .debug_str	00000000 
000008ca l       .debug_str	00000000 
000008ee l       .debug_str	00000000 
00000908 l       .debug_str	00000000 
00000914 l       .debug_str	00000000 
0000093c l       .debug_str	00000000 
00000963 l       .debug_str	00000000 
0000096c l       .debug_str	00000000 
00000976 l       .debug_str	00000000 
0000098b l       .debug_str	00000000 
00000990 l       .debug_str	00000000 
0000099b l       .debug_str	00000000 
000009a2 l       .debug_str	00000000 
000009ca l       .debug_str	00000000 
000009ec l       .debug_str	00000000 
000009f6 l       .debug_str	00000000 
000009fe l       .debug_str	00000000 
00000a05 l       .debug_str	00000000 
00000a0c l       .debug_str	00000000 
00000a11 l       .debug_str	00000000 
00000a33 l       .debug_str	00000000 
00000a5a l       .debug_str	00000000 
00000a72 l       .debug_str	00000000 
00000a7c l       .debug_str	00000000 
00000aa4 l       .debug_str	00000000 
00000ac9 l       .debug_str	00000000 
00000ad8 l       .debug_str	00000000 
00000ae3 l       .debug_str	00000000 
00000af2 l       .debug_str	00000000 
00000b07 l       .debug_str	00000000 
00000b1f l       .debug_str	00000000 
00000b72 l       .debug_str	00000000 
00000bcd l       .debug_str	00000000 
00000be2 l       .debug_str	00000000 
00000bfb l       .debug_str	00000000 
00000c23 l       .debug_str	00000000 
00000c63 l       .debug_str	00000000 
00000c6d l       .debug_str	00000000 
00000c76 l       .debug_str	00000000 
00000c7f l       .debug_str	00000000 
00000c89 l       .debug_str	00000000 
00000cb1 l       .debug_str	00000000 
00000cd6 l       .debug_str	00000000 
00000ced l       .debug_str	00000000 
00000d15 l       .debug_str	00000000 
00000d47 l       .debug_str	00000000 
00000d4f l       .debug_str	00000000 
00000d59 l       .debug_str	00000000 
00000d62 l       .debug_str	00000000 
00000d7f l       .debug_str	00000000 
00000d8e l       .debug_str	00000000 
00000db5 l       .debug_str	00000000 
00000de1 l       .debug_str	00000000 
00000df9 l       .debug_str	00000000 
00000e21 l       .debug_str	00000000 
00000e54 l       .debug_str	00000000 
00000e7c l       .debug_str	00000000 
00000eae l       .debug_str	00000000 
00000ed6 l       .debug_str	00000000 
00000f07 l       .debug_str	00000000 
00000f11 l       .debug_str	00000000 
00000f1a l       .debug_str	00000000 
00000f27 l       .debug_str	00000000 
00000f4f l       .debug_str	00000000 
00000f77 l       .debug_str	00000000 
00000f7c l       .debug_str	00000000 
00000f82 l       .debug_str	00000000 
00000fa4 l       .debug_str	00000000 
00000fac l       .debug_str	00000000 
00000fb3 l       .debug_str	00000000 
00000fbe l       .debug_str	00000000 
00000fe1 l       .debug_str	00000000 
00001009 l       .debug_str	00000000 
00001022 l       .debug_str	00000000 
0000104a l       .debug_str	00000000 
0000107e l       .debug_str	00000000 
000010a6 l       .debug_str	00000000 
000010d7 l       .debug_str	00000000 
000010df l       .debug_str	00000000 
000010e5 l       .debug_str	00000000 
000010ef l       .debug_str	00000000 
00001117 l       .debug_str	00000000 
0000113c l       .debug_str	00000000 
00001148 l       .debug_str	00000000 
00001150 l       .debug_str	00000000 
0000116f l       .debug_str	00000000 
000011c8 l       .debug_str	00000000 
00001229 l       .debug_str	00000000 
00001234 l       .debug_str	00000000 
0000127a l       .debug_str	00000000 
000012c8 l       .debug_str	00000000 
000012d2 l       .debug_str	00000000 
0000130e l       .debug_str	00000000 
00001352 l       .debug_str	00000000 
0000135b l       .debug_str	00000000 
0000136b l       .debug_str	00000000 
00001373 l       .debug_str	00000000 
000013c7 l       .debug_str	00000000 
00001423 l       .debug_str	00000000 
0000142f l       .debug_str	00000000 
00001438 l       .debug_str	00000000 
00001444 l       .debug_str	00000000 
00001450 l       .debug_str	00000000 
00001459 l       .debug_str	00000000 
00001461 l       .debug_str	00000000 
00001469 l       .debug_str	00000000 
0000147e l       .debug_str	00000000 
00001485 l       .debug_str	00000000 
000014ad l       .debug_str	00000000 
000014cf l       .debug_str	00000000 
000014f7 l       .debug_str	00000000 
00001530 l       .debug_str	00000000 
00001538 l       .debug_str	00000000 
00001540 l       .debug_str	00000000 
00001549 l       .debug_str	00000000 
00001552 l       .debug_str	00000000 
0000155b l       .debug_str	00000000 
00001583 l       .debug_str	00000000 
000015a7 l       .debug_str	00000000 
000015b7 l       .debug_str	00000000 
000015c0 l       .debug_str	00000000 
000015ce l       .debug_str	00000000 
000015dc l       .debug_str	00000000 
000015e8 l       .debug_str	00000000 
000015f4 l       .debug_str	00000000 
000015fd l       .debug_str	00000000 
0000160c l       .debug_str	00000000 
00001614 l       .debug_str	00000000 
0000162d l       .debug_str	00000000 
0000163e l       .debug_str	00000000 
00001657 l       .debug_str	00000000 
0000165c l       .debug_str	00000000 
00001664 l       .debug_str	00000000 
0000166f l       .debug_str	00000000 
00001692 l       .debug_str	00000000 
000016b7 l       .debug_str	00000000 
000016d2 l       .debug_str	00000000 
000016df l       .debug_str	00000000 
00001707 l       .debug_str	00000000 
0000172f l       .debug_str	00000000 
00001749 l       .debug_str	00000000 
00001771 l       .debug_str	00000000 
000017a6 l       .debug_str	00000000 
000017ce l       .debug_str	00000000 
000017f1 l       .debug_str	00000000 
00001819 l       .debug_str	00000000 
0000184f l       .debug_str	00000000 
0000185f l       .debug_str	00000000 
00001887 l       .debug_str	00000000 
000018b2 l       .debug_str	00000000 
000018da l       .debug_str	00000000 
00001900 l       .debug_str	00000000 
00001928 l       .debug_str	00000000 
00001958 l       .debug_str	00000000 
0000195c l       .debug_str	00000000 
00001965 l       .debug_str	00000000 
0000196d l       .debug_str	00000000 
00001977 l       .debug_str	00000000 
0000197b l       .debug_str	00000000 
00001988 l       .debug_str	00000000 
000019b0 l       .debug_str	00000000 
000019e4 l       .debug_str	00000000 
000019eb l       .debug_str	00000000 
000019f6 l       .debug_str	00000000 
00001a1d l       .debug_str	00000000 
00001a91 l       .debug_str	00000000 
00001b0d l       .debug_str	00000000 
00001b19 l       .debug_str	00000000 
00001b28 l       .debug_str	00000000 
00001b50 l       .debug_str	00000000 
00001b7a l       .debug_str	00000000 
00001b82 l       .debug_str	00000000 
00001b8b l       .debug_str	00000000 
00001b99 l       .debug_str	00000000 
00001ba0 l       .debug_str	00000000 
00001ba7 l       .debug_str	00000000 
00001baf l       .debug_str	00000000 
00001bba l       .debug_str	00000000 
00001bc1 l       .debug_str	00000000 
00001bd1 l       .debug_str	00000000 
00001bd5 l       .debug_str	00000000 
00001be9 l       .debug_str	00000000 
00001c04 l       .debug_str	00000000 
00001c0c l       .debug_str	00000000 
00001c2c l       .debug_str	00000000 
00001c42 l       .debug_str	00000000 
00001c6a l       .debug_str	00000000 
00001c9b l       .debug_str	00000000 
00001cc3 l       .debug_str	00000000 
00001cf3 l       .debug_str	00000000 
00001d1b l       .debug_str	00000000 
00001d45 l       .debug_str	00000000 
00001d6d l       .debug_str	00000000 
00001d90 l       .debug_str	00000000 
00001db8 l       .debug_str	00000000 
00001deb l       .debug_str	00000000 
00001e13 l       .debug_str	00000000 
00001e48 l       .debug_str	00000000 
00001e70 l       .debug_str	00000000 
00001ea4 l       .debug_str	00000000 
00001ead l       .debug_str	00000000 
00001eb9 l       .debug_str	00000000 
00001ee1 l       .debug_str	00000000 
00001f08 l       .debug_str	00000000 
00001f30 l       .debug_str	00000000 
00001f61 l       .debug_str	00000000 
00001f89 l       .debug_str	00000000 
00001fb4 l       .debug_str	00000000 
00001fdc l       .debug_str	00000000 
00002010 l       .debug_str	00000000 
00002038 l       .debug_str	00000000 
0000205c l       .debug_str	00000000 
00002084 l       .debug_str	00000000 
000020b3 l       .debug_str	00000000 
000020db l       .debug_str	00000000 
0000211c l       .debug_str	00000000 
00002144 l       .debug_str	00000000 
0000217c l       .debug_str	00000000 
000021a4 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3mem6zeroed17h08155ea49050dc3eE	00000000 .text._ZN4core3mem6zeroed17h08155ea49050dc3eE
00000000 l    d  .text._ZN4core3mem6zeroed17h1b7c9138926d7b9cE	00000000 .text._ZN4core3mem6zeroed17h1b7c9138926d7b9cE
00000000 l    d  .text._ZN4core3mem6zeroed17h2c5a9e6369ada9ebE	00000000 .text._ZN4core3mem6zeroed17h2c5a9e6369ada9ebE
00000000 l    d  .text._ZN4core3mem6zeroed17h2c7747257aa272c7E	00000000 .text._ZN4core3mem6zeroed17h2c7747257aa272c7E
00000000 l    d  .text._ZN4core3mem6zeroed17h2fcb95fac63f0f37E	00000000 .text._ZN4core3mem6zeroed17h2fcb95fac63f0f37E
00000000 l    d  .text._ZN4core3mem6zeroed17h3319ebf41e5ebcd3E	00000000 .text._ZN4core3mem6zeroed17h3319ebf41e5ebcd3E
00000000 l    d  .text._ZN4core3mem6zeroed17h374e790a6b292e1cE	00000000 .text._ZN4core3mem6zeroed17h374e790a6b292e1cE
00000000 l    d  .text._ZN4core3mem6zeroed17h38e1ce7c1e5873d8E	00000000 .text._ZN4core3mem6zeroed17h38e1ce7c1e5873d8E
00000000 l    d  .text._ZN4core3mem6zeroed17h4a90a962f223a34bE	00000000 .text._ZN4core3mem6zeroed17h4a90a962f223a34bE
00000000 l    d  .text._ZN4core3mem6zeroed17h4cab47ee70a5f420E	00000000 .text._ZN4core3mem6zeroed17h4cab47ee70a5f420E
00000000 l    d  .text._ZN4core3mem6zeroed17h54d1c270f7c18682E	00000000 .text._ZN4core3mem6zeroed17h54d1c270f7c18682E
00000000 l    d  .text._ZN4core3mem6zeroed17h5935ad08c7a7043bE	00000000 .text._ZN4core3mem6zeroed17h5935ad08c7a7043bE
00000000 l    d  .text._ZN4core3mem6zeroed17h5ce3b1a147c0b31cE	00000000 .text._ZN4core3mem6zeroed17h5ce3b1a147c0b31cE
00000000 l    d  .text._ZN4core3mem6zeroed17h5fca9c1a1095d517E	00000000 .text._ZN4core3mem6zeroed17h5fca9c1a1095d517E
00000000 l    d  .text._ZN4core3mem6zeroed17h64045bbfaa0998f4E	00000000 .text._ZN4core3mem6zeroed17h64045bbfaa0998f4E
00000000 l    d  .text._ZN4core3mem6zeroed17h64b6ac68acfa6d7aE	00000000 .text._ZN4core3mem6zeroed17h64b6ac68acfa6d7aE
00000000 l    d  .text._ZN4core3mem6zeroed17h6c16a59c940a3294E	00000000 .text._ZN4core3mem6zeroed17h6c16a59c940a3294E
00000000 l    d  .text._ZN4core3mem6zeroed17h6c97548100b53c02E	00000000 .text._ZN4core3mem6zeroed17h6c97548100b53c02E
00000000 l    d  .text._ZN4core3mem6zeroed17h6fd0826c5284d1e7E	00000000 .text._ZN4core3mem6zeroed17h6fd0826c5284d1e7E
00000000 l    d  .text._ZN4core3mem6zeroed17h70df674b60665696E	00000000 .text._ZN4core3mem6zeroed17h70df674b60665696E
00000000 l    d  .text._ZN4core3mem6zeroed17h79f6a622198a28bbE	00000000 .text._ZN4core3mem6zeroed17h79f6a622198a28bbE
00000000 l    d  .text._ZN4core3mem6zeroed17h7bfc2859ca9f5340E	00000000 .text._ZN4core3mem6zeroed17h7bfc2859ca9f5340E
00000000 l    d  .text._ZN4core3mem6zeroed17h80594db7b20bcd9dE	00000000 .text._ZN4core3mem6zeroed17h80594db7b20bcd9dE
00000000 l    d  .text._ZN4core3mem6zeroed17h82caf1239ac4833bE	00000000 .text._ZN4core3mem6zeroed17h82caf1239ac4833bE
00000000 l    d  .text._ZN4core3mem6zeroed17h88fd50400cb1a996E	00000000 .text._ZN4core3mem6zeroed17h88fd50400cb1a996E
00000000 l    d  .text._ZN4core3mem6zeroed17h8dbad459a4b2071aE	00000000 .text._ZN4core3mem6zeroed17h8dbad459a4b2071aE
00000000 l    d  .text._ZN4core3mem6zeroed17h92e18ce85b06259eE	00000000 .text._ZN4core3mem6zeroed17h92e18ce85b06259eE
00000000 l    d  .text._ZN4core3mem6zeroed17h92eefd0ad2717dd3E	00000000 .text._ZN4core3mem6zeroed17h92eefd0ad2717dd3E
00000000 l    d  .text._ZN4core3mem6zeroed17h98e0c4c0deb7c86bE	00000000 .text._ZN4core3mem6zeroed17h98e0c4c0deb7c86bE
00000000 l    d  .text._ZN4core3mem6zeroed17h9aa2c627ba372f2fE	00000000 .text._ZN4core3mem6zeroed17h9aa2c627ba372f2fE
00000000 l    d  .text._ZN4core3mem6zeroed17h9ad70ac399f4322bE	00000000 .text._ZN4core3mem6zeroed17h9ad70ac399f4322bE
00000000 l    d  .text._ZN4core3mem6zeroed17ha188dc5e0bd4fd78E	00000000 .text._ZN4core3mem6zeroed17ha188dc5e0bd4fd78E
00000000 l    d  .text._ZN4core3mem6zeroed17ha42de8d78d848b40E	00000000 .text._ZN4core3mem6zeroed17ha42de8d78d848b40E
00000000 l    d  .text._ZN4core3mem6zeroed17ha8a888d7a5d79574E	00000000 .text._ZN4core3mem6zeroed17ha8a888d7a5d79574E
00000000 l    d  .text._ZN4core3mem6zeroed17hb09e7ec69bda6ad0E	00000000 .text._ZN4core3mem6zeroed17hb09e7ec69bda6ad0E
00000000 l    d  .text._ZN4core3mem6zeroed17hb6404f5abcb541feE	00000000 .text._ZN4core3mem6zeroed17hb6404f5abcb541feE
00000000 l    d  .text._ZN4core3mem6zeroed17hd940eb44d903adefE	00000000 .text._ZN4core3mem6zeroed17hd940eb44d903adefE
00000000 l    d  .text._ZN4core3mem6zeroed17hdab47f1c2f229790E	00000000 .text._ZN4core3mem6zeroed17hdab47f1c2f229790E
00000000 l    d  .text._ZN4core3mem6zeroed17hded35ad507f971e3E	00000000 .text._ZN4core3mem6zeroed17hded35ad507f971e3E
00000000 l    d  .text._ZN4core3mem6zeroed17he26129cc1a6bd652E	00000000 .text._ZN4core3mem6zeroed17he26129cc1a6bd652E
00000000 l    d  .text._ZN4core3mem6zeroed17he8704dfe99657d04E	00000000 .text._ZN4core3mem6zeroed17he8704dfe99657d04E
00000000 l    d  .text._ZN4core3mem6zeroed17hee2152239e6bc116E	00000000 .text._ZN4core3mem6zeroed17hee2152239e6bc116E
00000000 l    d  .text._ZN4core3mem6zeroed17hfcb0e8ea495ca665E	00000000 .text._ZN4core3mem6zeroed17hfcb0e8ea495ca665E
00000000 l    d  .text._ZN4core3mem6zeroed17hfd350443cca8fc90E	00000000 .text._ZN4core3mem6zeroed17hfd350443cca8fc90E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3mem6zeroed17h08155ea49050dc3eE	00000016 _ZN4core3mem6zeroed17h08155ea49050dc3eE
00000000 g     F .text._ZN4core3mem6zeroed17h1b7c9138926d7b9cE	0000001c _ZN4core3mem6zeroed17h1b7c9138926d7b9cE
00000000 g     F .text._ZN4core3mem6zeroed17h2c5a9e6369ada9ebE	0000001c _ZN4core3mem6zeroed17h2c5a9e6369ada9ebE
00000000 g     F .text._ZN4core3mem6zeroed17h2c7747257aa272c7E	00000010 _ZN4core3mem6zeroed17h2c7747257aa272c7E
00000000 g     F .text._ZN4core3mem6zeroed17h2fcb95fac63f0f37E	00000014 _ZN4core3mem6zeroed17h2fcb95fac63f0f37E
00000000 g     F .text._ZN4core3mem6zeroed17h3319ebf41e5ebcd3E	0000001c _ZN4core3mem6zeroed17h3319ebf41e5ebcd3E
00000000 g     F .text._ZN4core3mem6zeroed17h374e790a6b292e1cE	0000001a _ZN4core3mem6zeroed17h374e790a6b292e1cE
00000000 g     F .text._ZN4core3mem6zeroed17h38e1ce7c1e5873d8E	00000018 _ZN4core3mem6zeroed17h38e1ce7c1e5873d8E
00000000 g     F .text._ZN4core3mem6zeroed17h4a90a962f223a34bE	00000010 _ZN4core3mem6zeroed17h4a90a962f223a34bE
00000000 g     F .text._ZN4core3mem6zeroed17h4cab47ee70a5f420E	0000001c _ZN4core3mem6zeroed17h4cab47ee70a5f420E
00000000 g     F .text._ZN4core3mem6zeroed17h54d1c270f7c18682E	00000010 _ZN4core3mem6zeroed17h54d1c270f7c18682E
00000000 g     F .text._ZN4core3mem6zeroed17h5935ad08c7a7043bE	00000010 _ZN4core3mem6zeroed17h5935ad08c7a7043bE
00000000 g     F .text._ZN4core3mem6zeroed17h5ce3b1a147c0b31cE	0000001c _ZN4core3mem6zeroed17h5ce3b1a147c0b31cE
00000000 g     F .text._ZN4core3mem6zeroed17h5fca9c1a1095d517E	0000001c _ZN4core3mem6zeroed17h5fca9c1a1095d517E
00000000 g     F .text._ZN4core3mem6zeroed17h64045bbfaa0998f4E	0000001c _ZN4core3mem6zeroed17h64045bbfaa0998f4E
00000000 g     F .text._ZN4core3mem6zeroed17h64b6ac68acfa6d7aE	0000001c _ZN4core3mem6zeroed17h64b6ac68acfa6d7aE
00000000 g     F .text._ZN4core3mem6zeroed17h6c16a59c940a3294E	00000016 _ZN4core3mem6zeroed17h6c16a59c940a3294E
00000000 g     F .text._ZN4core3mem6zeroed17h6c97548100b53c02E	00000010 _ZN4core3mem6zeroed17h6c97548100b53c02E
00000000 g     F .text._ZN4core3mem6zeroed17h6fd0826c5284d1e7E	00000016 _ZN4core3mem6zeroed17h6fd0826c5284d1e7E
00000000 g     F .text._ZN4core3mem6zeroed17h70df674b60665696E	00000016 _ZN4core3mem6zeroed17h70df674b60665696E
00000000 g     F .text._ZN4core3mem6zeroed17h79f6a622198a28bbE	00000010 _ZN4core3mem6zeroed17h79f6a622198a28bbE
00000000 g     F .text._ZN4core3mem6zeroed17h7bfc2859ca9f5340E	00000016 _ZN4core3mem6zeroed17h7bfc2859ca9f5340E
00000000 g     F .text._ZN4core3mem6zeroed17h80594db7b20bcd9dE	00000010 _ZN4core3mem6zeroed17h80594db7b20bcd9dE
00000000 g     F .text._ZN4core3mem6zeroed17h82caf1239ac4833bE	0000001c _ZN4core3mem6zeroed17h82caf1239ac4833bE
00000000 g     F .text._ZN4core3mem6zeroed17h88fd50400cb1a996E	0000001e _ZN4core3mem6zeroed17h88fd50400cb1a996E
00000000 g     F .text._ZN4core3mem6zeroed17h8dbad459a4b2071aE	00000010 _ZN4core3mem6zeroed17h8dbad459a4b2071aE
00000000 g     F .text._ZN4core3mem6zeroed17h92e18ce85b06259eE	00000018 _ZN4core3mem6zeroed17h92e18ce85b06259eE
00000000 g     F .text._ZN4core3mem6zeroed17h92eefd0ad2717dd3E	00000016 _ZN4core3mem6zeroed17h92eefd0ad2717dd3E
00000000 g     F .text._ZN4core3mem6zeroed17h98e0c4c0deb7c86bE	00000010 _ZN4core3mem6zeroed17h98e0c4c0deb7c86bE
00000000 g     F .text._ZN4core3mem6zeroed17h9aa2c627ba372f2fE	00000010 _ZN4core3mem6zeroed17h9aa2c627ba372f2fE
00000000 g     F .text._ZN4core3mem6zeroed17h9ad70ac399f4322bE	00000014 _ZN4core3mem6zeroed17h9ad70ac399f4322bE
00000000 g     F .text._ZN4core3mem6zeroed17ha188dc5e0bd4fd78E	00000018 _ZN4core3mem6zeroed17ha188dc5e0bd4fd78E
00000000 g     F .text._ZN4core3mem6zeroed17ha42de8d78d848b40E	0000001c _ZN4core3mem6zeroed17ha42de8d78d848b40E
00000000 g     F .text._ZN4core3mem6zeroed17ha8a888d7a5d79574E	00000010 _ZN4core3mem6zeroed17ha8a888d7a5d79574E
00000000 g     F .text._ZN4core3mem6zeroed17hb09e7ec69bda6ad0E	00000010 _ZN4core3mem6zeroed17hb09e7ec69bda6ad0E
00000000 g     F .text._ZN4core3mem6zeroed17hb6404f5abcb541feE	00000010 _ZN4core3mem6zeroed17hb6404f5abcb541feE
00000000 g     F .text._ZN4core3mem6zeroed17hd940eb44d903adefE	00000010 _ZN4core3mem6zeroed17hd940eb44d903adefE
00000000 g     F .text._ZN4core3mem6zeroed17hdab47f1c2f229790E	0000001a _ZN4core3mem6zeroed17hdab47f1c2f229790E
00000000 g     F .text._ZN4core3mem6zeroed17hded35ad507f971e3E	00000010 _ZN4core3mem6zeroed17hded35ad507f971e3E
00000000 g     F .text._ZN4core3mem6zeroed17he26129cc1a6bd652E	00000018 _ZN4core3mem6zeroed17he26129cc1a6bd652E
00000000 g     F .text._ZN4core3mem6zeroed17he8704dfe99657d04E	0000001a _ZN4core3mem6zeroed17he8704dfe99657d04E
00000000 g     F .text._ZN4core3mem6zeroed17hee2152239e6bc116E	00000010 _ZN4core3mem6zeroed17hee2152239e6bc116E
00000000 g     F .text._ZN4core3mem6zeroed17hfcb0e8ea495ca665E	00000010 _ZN4core3mem6zeroed17hfcb0e8ea495ca665E
00000000 g     F .text._ZN4core3mem6zeroed17hfd350443cca8fc90E	00000020 _ZN4core3mem6zeroed17hfd350443cca8fc90E
00000000         *UND*	00000000 __aeabi_memclr4



Disassembly of section .text._ZN4core3mem6zeroed17h08155ea49050dc3eE:

00000000 <_ZN4core3mem6zeroed17h08155ea49050dc3eE>:
_ZN4core3mem6zeroed17h08155ea49050dc3eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h08155ea49050dc3eE+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6088      	str	r0, [r1, #8]
   c:	6048      	str	r0, [r1, #4]
   e:	6008      	str	r0, [r1, #0]
  10:	e7ff      	b.n	12 <_ZN4core3mem6zeroed17h08155ea49050dc3eE+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b001      	add	sp, #4
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h1b7c9138926d7b9cE:

00000000 <_ZN4core3mem6zeroed17h1b7c9138926d7b9cE>:
_ZN4core3mem6zeroed17h1b7c9138926d7b9cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h1b7c9138926d7b9cE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17h1b7c9138926d7b9cE+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h2c5a9e6369ada9ebE:

00000000 <_ZN4core3mem6zeroed17h2c5a9e6369ada9ebE>:
_ZN4core3mem6zeroed17h2c5a9e6369ada9ebE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h2c5a9e6369ada9ebE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17h2c5a9e6369ada9ebE+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h2c7747257aa272c7E:

00000000 <_ZN4core3mem6zeroed17h2c7747257aa272c7E>:
_ZN4core3mem6zeroed17h2c7747257aa272c7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h2c7747257aa272c7E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17h2c7747257aa272c7E+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h2fcb95fac63f0f37E:

00000000 <_ZN4core3mem6zeroed17h2fcb95fac63f0f37E>:
_ZN4core3mem6zeroed17h2fcb95fac63f0f37E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h2fcb95fac63f0f37E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6048      	str	r0, [r1, #4]
   c:	6008      	str	r0, [r1, #0]
   e:	e7ff      	b.n	10 <_ZN4core3mem6zeroed17h2fcb95fac63f0f37E+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  10:	b001      	add	sp, #4
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h3319ebf41e5ebcd3E:

00000000 <_ZN4core3mem6zeroed17h3319ebf41e5ebcd3E>:
_ZN4core3mem6zeroed17h3319ebf41e5ebcd3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h3319ebf41e5ebcd3E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6148      	str	r0, [r1, #20]
   c:	6108      	str	r0, [r1, #16]
   e:	60c8      	str	r0, [r1, #12]
  10:	6088      	str	r0, [r1, #8]
  12:	6048      	str	r0, [r1, #4]
  14:	6008      	str	r0, [r1, #0]
  16:	e7ff      	b.n	18 <_ZN4core3mem6zeroed17h3319ebf41e5ebcd3E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  18:	b001      	add	sp, #4
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h374e790a6b292e1cE:

00000000 <_ZN4core3mem6zeroed17h374e790a6b292e1cE>:
_ZN4core3mem6zeroed17h374e790a6b292e1cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h374e790a6b292e1cE+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6108      	str	r0, [r1, #16]
   c:	60c8      	str	r0, [r1, #12]
   e:	6088      	str	r0, [r1, #8]
  10:	6048      	str	r0, [r1, #4]
  12:	6008      	str	r0, [r1, #0]
  14:	e7ff      	b.n	16 <_ZN4core3mem6zeroed17h374e790a6b292e1cE+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  16:	b001      	add	sp, #4
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h38e1ce7c1e5873d8E:

00000000 <_ZN4core3mem6zeroed17h38e1ce7c1e5873d8E>:
_ZN4core3mem6zeroed17h38e1ce7c1e5873d8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h38e1ce7c1e5873d8E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17h38e1ce7c1e5873d8E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h4a90a962f223a34bE:

00000000 <_ZN4core3mem6zeroed17h4a90a962f223a34bE>:
_ZN4core3mem6zeroed17h4a90a962f223a34bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h4a90a962f223a34bE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17h4a90a962f223a34bE+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h4cab47ee70a5f420E:

00000000 <_ZN4core3mem6zeroed17h4cab47ee70a5f420E>:
_ZN4core3mem6zeroed17h4cab47ee70a5f420E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h4cab47ee70a5f420E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17h4cab47ee70a5f420E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h54d1c270f7c18682E:

00000000 <_ZN4core3mem6zeroed17h54d1c270f7c18682E>:
_ZN4core3mem6zeroed17h54d1c270f7c18682E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h54d1c270f7c18682E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17h54d1c270f7c18682E+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h5935ad08c7a7043bE:

00000000 <_ZN4core3mem6zeroed17h5935ad08c7a7043bE>:
_ZN4core3mem6zeroed17h5935ad08c7a7043bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h5935ad08c7a7043bE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17h5935ad08c7a7043bE+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h5ce3b1a147c0b31cE:

00000000 <_ZN4core3mem6zeroed17h5ce3b1a147c0b31cE>:
_ZN4core3mem6zeroed17h5ce3b1a147c0b31cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h5ce3b1a147c0b31cE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17h5ce3b1a147c0b31cE+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h5fca9c1a1095d517E:

00000000 <_ZN4core3mem6zeroed17h5fca9c1a1095d517E>:
_ZN4core3mem6zeroed17h5fca9c1a1095d517E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h5fca9c1a1095d517E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17h5fca9c1a1095d517E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h64045bbfaa0998f4E:

00000000 <_ZN4core3mem6zeroed17h64045bbfaa0998f4E>:
_ZN4core3mem6zeroed17h64045bbfaa0998f4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h64045bbfaa0998f4E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17h64045bbfaa0998f4E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h64b6ac68acfa6d7aE:

00000000 <_ZN4core3mem6zeroed17h64b6ac68acfa6d7aE>:
_ZN4core3mem6zeroed17h64b6ac68acfa6d7aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h64b6ac68acfa6d7aE+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6148      	str	r0, [r1, #20]
   c:	6108      	str	r0, [r1, #16]
   e:	60c8      	str	r0, [r1, #12]
  10:	6088      	str	r0, [r1, #8]
  12:	6048      	str	r0, [r1, #4]
  14:	6008      	str	r0, [r1, #0]
  16:	e7ff      	b.n	18 <_ZN4core3mem6zeroed17h64b6ac68acfa6d7aE+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  18:	b001      	add	sp, #4
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h6c16a59c940a3294E:

00000000 <_ZN4core3mem6zeroed17h6c16a59c940a3294E>:
_ZN4core3mem6zeroed17h6c16a59c940a3294E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <_ZN4core3mem6zeroed17h6c16a59c940a3294E+0x8>
   8:	2124      	movs	r1, #36	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr4>
  10:	e7ff      	b.n	12 <_ZN4core3mem6zeroed17h6c16a59c940a3294E+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17h6c97548100b53c02E:

00000000 <_ZN4core3mem6zeroed17h6c97548100b53c02E>:
_ZN4core3mem6zeroed17h6c97548100b53c02E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h6c97548100b53c02E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17h6c97548100b53c02E+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h6fd0826c5284d1e7E:

00000000 <_ZN4core3mem6zeroed17h6fd0826c5284d1e7E>:
_ZN4core3mem6zeroed17h6fd0826c5284d1e7E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h6fd0826c5284d1e7E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6088      	str	r0, [r1, #8]
   c:	6048      	str	r0, [r1, #4]
   e:	6008      	str	r0, [r1, #0]
  10:	e7ff      	b.n	12 <_ZN4core3mem6zeroed17h6fd0826c5284d1e7E+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b001      	add	sp, #4
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h70df674b60665696E:

00000000 <_ZN4core3mem6zeroed17h70df674b60665696E>:
_ZN4core3mem6zeroed17h70df674b60665696E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h70df674b60665696E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6088      	str	r0, [r1, #8]
   c:	6048      	str	r0, [r1, #4]
   e:	6008      	str	r0, [r1, #0]
  10:	e7ff      	b.n	12 <_ZN4core3mem6zeroed17h70df674b60665696E+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b001      	add	sp, #4
  14:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h79f6a622198a28bbE:

00000000 <_ZN4core3mem6zeroed17h79f6a622198a28bbE>:
_ZN4core3mem6zeroed17h79f6a622198a28bbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h79f6a622198a28bbE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17h79f6a622198a28bbE+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h7bfc2859ca9f5340E:

00000000 <_ZN4core3mem6zeroed17h7bfc2859ca9f5340E>:
_ZN4core3mem6zeroed17h7bfc2859ca9f5340E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <_ZN4core3mem6zeroed17h7bfc2859ca9f5340E+0x8>
   8:	2150      	movs	r1, #80	; 0x50
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr4>
  10:	e7ff      	b.n	12 <_ZN4core3mem6zeroed17h7bfc2859ca9f5340E+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17h80594db7b20bcd9dE:

00000000 <_ZN4core3mem6zeroed17h80594db7b20bcd9dE>:
_ZN4core3mem6zeroed17h80594db7b20bcd9dE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h80594db7b20bcd9dE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17h80594db7b20bcd9dE+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h82caf1239ac4833bE:

00000000 <_ZN4core3mem6zeroed17h82caf1239ac4833bE>:
_ZN4core3mem6zeroed17h82caf1239ac4833bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h82caf1239ac4833bE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17h82caf1239ac4833bE+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h88fd50400cb1a996E:

00000000 <_ZN4core3mem6zeroed17h88fd50400cb1a996E>:
_ZN4core3mem6zeroed17h88fd50400cb1a996E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h88fd50400cb1a996E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6188      	str	r0, [r1, #24]
   c:	6148      	str	r0, [r1, #20]
   e:	6108      	str	r0, [r1, #16]
  10:	60c8      	str	r0, [r1, #12]
  12:	6088      	str	r0, [r1, #8]
  14:	6048      	str	r0, [r1, #4]
  16:	6008      	str	r0, [r1, #0]
  18:	e7ff      	b.n	1a <_ZN4core3mem6zeroed17h88fd50400cb1a996E+0x1a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  1a:	b001      	add	sp, #4
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h8dbad459a4b2071aE:

00000000 <_ZN4core3mem6zeroed17h8dbad459a4b2071aE>:
_ZN4core3mem6zeroed17h8dbad459a4b2071aE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h8dbad459a4b2071aE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17h8dbad459a4b2071aE+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h92e18ce85b06259eE:

00000000 <_ZN4core3mem6zeroed17h92e18ce85b06259eE>:
_ZN4core3mem6zeroed17h92e18ce85b06259eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h92e18ce85b06259eE+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17h92e18ce85b06259eE+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h92eefd0ad2717dd3E:

00000000 <_ZN4core3mem6zeroed17h92eefd0ad2717dd3E>:
_ZN4core3mem6zeroed17h92eefd0ad2717dd3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   4:	9001      	str	r0, [sp, #4]
   6:	e7ff      	b.n	8 <_ZN4core3mem6zeroed17h92eefd0ad2717dd3E+0x8>
   8:	2124      	movs	r1, #36	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   a:	9801      	ldr	r0, [sp, #4]
   c:	f7ff fffe 	bl	0 <__aeabi_memclr4>
  10:	e7ff      	b.n	12 <_ZN4core3mem6zeroed17h92eefd0ad2717dd3E+0x12>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem6zeroed17h98e0c4c0deb7c86bE:

00000000 <_ZN4core3mem6zeroed17h98e0c4c0deb7c86bE>:
_ZN4core3mem6zeroed17h98e0c4c0deb7c86bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h98e0c4c0deb7c86bE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17h98e0c4c0deb7c86bE+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h9aa2c627ba372f2fE:

00000000 <_ZN4core3mem6zeroed17h9aa2c627ba372f2fE>:
_ZN4core3mem6zeroed17h9aa2c627ba372f2fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17h9aa2c627ba372f2fE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17h9aa2c627ba372f2fE+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17h9ad70ac399f4322bE:

00000000 <_ZN4core3mem6zeroed17h9ad70ac399f4322bE>:
_ZN4core3mem6zeroed17h9ad70ac399f4322bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17h9ad70ac399f4322bE+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6048      	str	r0, [r1, #4]
   c:	6008      	str	r0, [r1, #0]
   e:	e7ff      	b.n	10 <_ZN4core3mem6zeroed17h9ad70ac399f4322bE+0x10>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  10:	b001      	add	sp, #4
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17ha188dc5e0bd4fd78E:

00000000 <_ZN4core3mem6zeroed17ha188dc5e0bd4fd78E>:
_ZN4core3mem6zeroed17ha188dc5e0bd4fd78E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17ha188dc5e0bd4fd78E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17ha188dc5e0bd4fd78E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17ha42de8d78d848b40E:

00000000 <_ZN4core3mem6zeroed17ha42de8d78d848b40E>:
_ZN4core3mem6zeroed17ha42de8d78d848b40E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b084      	sub	sp, #16
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17ha42de8d78d848b40E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9003      	str	r0, [sp, #12]
   8:	9002      	str	r0, [sp, #8]
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9001      	str	r0, [sp, #4]
  10:	9100      	str	r1, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17ha42de8d78d848b40E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	9801      	ldr	r0, [sp, #4]
  16:	9900      	ldr	r1, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17ha8a888d7a5d79574E:

00000000 <_ZN4core3mem6zeroed17ha8a888d7a5d79574E>:
_ZN4core3mem6zeroed17ha8a888d7a5d79574E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17ha8a888d7a5d79574E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17ha8a888d7a5d79574E+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hb09e7ec69bda6ad0E:

00000000 <_ZN4core3mem6zeroed17hb09e7ec69bda6ad0E>:
_ZN4core3mem6zeroed17hb09e7ec69bda6ad0E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17hb09e7ec69bda6ad0E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17hb09e7ec69bda6ad0E+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hb6404f5abcb541feE:

00000000 <_ZN4core3mem6zeroed17hb6404f5abcb541feE>:
_ZN4core3mem6zeroed17hb6404f5abcb541feE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17hb6404f5abcb541feE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17hb6404f5abcb541feE+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hd940eb44d903adefE:

00000000 <_ZN4core3mem6zeroed17hd940eb44d903adefE>:
_ZN4core3mem6zeroed17hd940eb44d903adefE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17hd940eb44d903adefE+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17hd940eb44d903adefE+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hdab47f1c2f229790E:

00000000 <_ZN4core3mem6zeroed17hdab47f1c2f229790E>:
_ZN4core3mem6zeroed17hdab47f1c2f229790E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17hdab47f1c2f229790E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6108      	str	r0, [r1, #16]
   c:	60c8      	str	r0, [r1, #12]
   e:	6088      	str	r0, [r1, #8]
  10:	6048      	str	r0, [r1, #4]
  12:	6008      	str	r0, [r1, #0]
  14:	e7ff      	b.n	16 <_ZN4core3mem6zeroed17hdab47f1c2f229790E+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  16:	b001      	add	sp, #4
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hded35ad507f971e3E:

00000000 <_ZN4core3mem6zeroed17hded35ad507f971e3E>:
_ZN4core3mem6zeroed17hded35ad507f971e3E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17hded35ad507f971e3E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17hded35ad507f971e3E+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17he26129cc1a6bd652E:

00000000 <_ZN4core3mem6zeroed17he26129cc1a6bd652E>:
_ZN4core3mem6zeroed17he26129cc1a6bd652E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17he26129cc1a6bd652E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	60c8      	str	r0, [r1, #12]
   c:	6088      	str	r0, [r1, #8]
   e:	6048      	str	r0, [r1, #4]
  10:	6008      	str	r0, [r1, #0]
  12:	e7ff      	b.n	14 <_ZN4core3mem6zeroed17he26129cc1a6bd652E+0x14>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  14:	b001      	add	sp, #4
  16:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17he8704dfe99657d04E:

00000000 <_ZN4core3mem6zeroed17he8704dfe99657d04E>:
_ZN4core3mem6zeroed17he8704dfe99657d04E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17he8704dfe99657d04E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	6108      	str	r0, [r1, #16]
   c:	60c8      	str	r0, [r1, #12]
   e:	6088      	str	r0, [r1, #8]
  10:	6048      	str	r0, [r1, #4]
  12:	6008      	str	r0, [r1, #0]
  14:	e7ff      	b.n	16 <_ZN4core3mem6zeroed17he8704dfe99657d04E+0x16>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  16:	b001      	add	sp, #4
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hee2152239e6bc116E:

00000000 <_ZN4core3mem6zeroed17hee2152239e6bc116E>:
_ZN4core3mem6zeroed17hee2152239e6bc116E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17hee2152239e6bc116E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17hee2152239e6bc116E+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hfcb0e8ea495ca665E:

00000000 <_ZN4core3mem6zeroed17hfcb0e8ea495ca665E>:
_ZN4core3mem6zeroed17hfcb0e8ea495ca665E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	e7ff      	b.n	4 <_ZN4core3mem6zeroed17hfcb0e8ea495ca665E+0x4>
   4:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   6:	9000      	str	r0, [sp, #0]
   8:	e7ff      	b.n	a <_ZN4core3mem6zeroed17hfcb0e8ea495ca665E+0xa>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
   a:	9800      	ldr	r0, [sp, #0]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem6zeroed17hfd350443cca8fc90E:

00000000 <_ZN4core3mem6zeroed17hfd350443cca8fc90E>:
_ZN4core3mem6zeroed17hfd350443cca8fc90E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:445
   0:	b081      	sub	sp, #4
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:446
   2:	9000      	str	r0, [sp, #0]
   4:	e7ff      	b.n	6 <_ZN4core3mem6zeroed17hfd350443cca8fc90E+0x6>
   6:	2000      	movs	r0, #0
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:447
   8:	9900      	ldr	r1, [sp, #0]
   a:	61c8      	str	r0, [r1, #28]
   c:	6188      	str	r0, [r1, #24]
   e:	6148      	str	r0, [r1, #20]
  10:	6108      	str	r0, [r1, #16]
  12:	60c8      	str	r0, [r1, #12]
  14:	6088      	str	r0, [r1, #8]
  16:	6048      	str	r0, [r1, #4]
  18:	6008      	str	r0, [r1, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3mem6zeroed17hfd350443cca8fc90E+0x1c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/mem.rs:448
  1c:	b001      	add	sp, #4
  1e:	4770      	bx	lr

mylib-ac95891f38e7979c.4qnbhyi3l9cd8p4p.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4qnbhyi3l9cd8p4p
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000075 l       .debug_str	00000000 
0000007c l       .debug_str	00000000 
00000083 l       .debug_str	00000000 
00000095 l       .debug_str	00000000 
000000a4 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000b0 l       .debug_str	00000000 
000000b4 l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
000000cc l       .debug_str	00000000 
000000d2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
0000027c l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.51a1014dc85d25258f5a7b11ed5e2070.2	00000018 .Lanon.51a1014dc85d25258f5a7b11ed5e2070.2
00000000 l     O .data._ZN5mylib6mynewt6sensor17LISTENER_INTERNAL17h64bb8eaf7ffdbdb3E	00000018 _ZN5mylib6mynewt6sensor17LISTENER_INTERNAL17h64bb8eaf7ffdbdb3E
00000000 l     F .text._ZN5mylib6mynewt6sensor21null_sensor_data_func17hc753d7de5ec3ecbdE	0000002a _ZN5mylib6mynewt6sensor21null_sensor_data_func17hc753d7de5ec3ecbdE
00000000 l    d  .text._ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E	00000000 .text._ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E
00000000 l    d  .text._ZN5mylib6mynewt6sensor21null_sensor_data_func17hc753d7de5ec3ecbdE	00000000 .text._ZN5mylib6mynewt6sensor21null_sensor_data_func17hc753d7de5ec3ecbdE
00000000 l    d  .rodata..Lanon.51a1014dc85d25258f5a7b11ed5e2070.0	00000000 .rodata..Lanon.51a1014dc85d25258f5a7b11ed5e2070.0
00000000 l    d  .rodata..Lanon.51a1014dc85d25258f5a7b11ed5e2070.1	00000000 .rodata..Lanon.51a1014dc85d25258f5a7b11ed5e2070.1
00000000 l    d  .data._ZN5mylib6mynewt6sensor17LISTENER_INTERNAL17h64bb8eaf7ffdbdb3E	00000000 .data._ZN5mylib6mynewt6sensor17LISTENER_INTERNAL17h64bb8eaf7ffdbdb3E
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core9panicking5panic17h53ca63c6ac6312f8E
00000000 g     F .text._ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E	0000005e .hidden _ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E
00000000         *UND*	00000000 sensor_register_listener



Disassembly of section .text._ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E:

00000000 <_ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E>:
_ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor.rs:14
///  for the sensor listener structure.
///
///  `sensor`: The sensor to register a listener on.
///  `listener`: The listener to register onto the sensor.
///  Return 0 on success, non-zero error code on failure.
pub fn register_listener(sensor: SensorPtr, listener: SensorListener) -> i32 {    
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4602      	mov	r2, r0
   6:	9003      	str	r0, [sp, #12]
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor.rs:15
    unsafe { assert!(LISTENER_INTERNAL.sl_sensor_type == 0) };  //  Make sure it's not used.
   8:	f240 0000 	movw	r0, #0
   c:	f2c0 0000 	movt	r0, #0
  10:	6803      	ldr	r3, [r0, #0]
  12:	6840      	ldr	r0, [r0, #4]
  14:	4318      	orrs	r0, r3
  16:	2800      	cmp	r0, #0
  18:	9102      	str	r1, [sp, #8]
  1a:	9201      	str	r2, [sp, #4]
  1c:	d007      	beq.n	2e <_ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E+0x2e>
  1e:	e7ff      	b.n	20 <_ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E+0x20>
  20:	f240 0000 	movw	r0, #0
  24:	f2c0 0000 	movt	r0, #0
  28:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h53ca63c6ac6312f8E>
  2c:	defe      	udf	#254	; 0xfe
  2e:	a804      	add	r0, sp, #16
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor.rs:17
    //  Copy the caller's listener to the internal listener.
    unsafe { LISTENER_INTERNAL = listener };
  30:	9902      	ldr	r1, [sp, #8]
  32:	4602      	mov	r2, r0
  34:	e891 5078 	ldmia.w	r1, {r3, r4, r5, r6, ip, lr}
  38:	e882 5078 	stmia.w	r2, {r3, r4, r5, r6, ip, lr}
  3c:	f240 0100 	movw	r1, #0
  40:	f2c0 0100 	movt	r1, #0
  44:	460a      	mov	r2, r1
  46:	e890 5078 	ldmia.w	r0, {r3, r4, r5, r6, ip, lr}
  4a:	e882 5078 	stmia.w	r2, {r3, r4, r5, r6, ip, lr}
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor.rs:19
    //  Pass the internal listener to the unsafe Mynewt API.
    unsafe { sensor_register_listener(sensor, &mut LISTENER_INTERNAL) }
  4e:	9803      	ldr	r0, [sp, #12]
  50:	f7ff fffe 	bl	0 <sensor_register_listener>
  54:	9000      	str	r0, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN5mylib6mynewt6sensor17register_listener17h36152b4d732de144E+0x58>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor.rs:20
}
  58:	9800      	ldr	r0, [sp, #0]
  5a:	b00a      	add	sp, #40	; 0x28
  5c:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN5mylib6mynewt6sensor21null_sensor_data_func17hc753d7de5ec3ecbdE:

00000000 <_ZN5mylib6mynewt6sensor21null_sensor_data_func17hc753d7de5ec3ecbdE>:
_ZN5mylib6mynewt6sensor21null_sensor_data_func17hc753d7de5ec3ecbdE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/sensor.rs:33
    sl_arg        : 0,
    sl_next       : 0,
};

///  Define a dummy sensor data function in case there is none.
extern fn null_sensor_data_func(_sensor: SensorPtr, _arg: SensorArg, _sensor_data: SensorDataPtr, _sensor_type: SensorType) -> i32 { 0 }
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b088      	sub	sp, #32
   4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   6:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	9003      	str	r0, [sp, #12]
  12:	9104      	str	r1, [sp, #16]
  14:	9205      	str	r2, [sp, #20]
  16:	9307      	str	r3, [sp, #28]
  18:	f8cd c018 	str.w	ip, [sp, #24]
  1c:	2000      	movs	r0, #0
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	9401      	str	r4, [sp, #4]
  24:	9500      	str	r5, [sp, #0]
  26:	b008      	add	sp, #32
  28:	bdb0      	pop	{r4, r5, r7, pc}

mylib-ac95891f38e7979c.541s4ibcgernpkgl.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 541s4ibcgernpkgl
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
0000007f l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
00000086 l       .debug_str	00000000 
00000089 l       .debug_str	00000000 
0000008b l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000095 l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.f53c71e115d2729da6dd16a088e85c6e.2	00000010 .Lanon.f53c71e115d2729da6dd16a088e85c6e.2
00000000 l     O .rodata..Lanon.f53c71e115d2729da6dd16a088e85c6e.4	00000010 .Lanon.f53c71e115d2729da6dd16a088e85c6e.4
00000000 l    d  .text._ZN4core6result13unwrap_failed17h07a2116b0728a952E	00000000 .text._ZN4core6result13unwrap_failed17h07a2116b0728a952E
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E
00000000 l    d  .rodata..Lanon.f53c71e115d2729da6dd16a088e85c6e.0	00000000 .rodata..Lanon.f53c71e115d2729da6dd16a088e85c6e.0
00000000 l    d  .rodata..Lanon.f53c71e115d2729da6dd16a088e85c6e.1	00000000 .rodata..Lanon.f53c71e115d2729da6dd16a088e85c6e.1
00000000 l    d  .rodata..Lanon.f53c71e115d2729da6dd16a088e85c6e.3	00000000 .rodata..Lanon.f53c71e115d2729da6dd16a088e85c6e.3
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h3783dcd2d2b56f30E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h0330c13173882f69E
00000000 g     F .text._ZN4core6result13unwrap_failed17h07a2116b0728a952E	0000008e _ZN4core6result13unwrap_failed17h07a2116b0728a952E
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E	00000052 _ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E



Disassembly of section .text._ZN4core6result13unwrap_failed17h07a2116b0728a952E:

00000000 <_ZN4core6result13unwrap_failed17h07a2116b0728a952E>:
_ZN4core6result13unwrap_failed17h07a2116b0728a952E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:998
   0:	b09a      	sub	sp, #104	; 0x68
   2:	4613      	mov	r3, r2
   4:	468c      	mov	ip, r1
   6:	4686      	mov	lr, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
   c:	920b      	str	r2, [sp, #44]	; 0x2c
   e:	a809      	add	r0, sp, #36	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:999
  10:	9016      	str	r0, [sp, #88]	; 0x58
  12:	a80b      	add	r0, sp, #44	; 0x2c
  14:	9017      	str	r0, [sp, #92]	; 0x5c
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:1
//!  Sensor app that reads sensor data from a temperature sensor and sends the sensor data to a CoAP server or Collector Node.
  16:	9816      	ldr	r0, [sp, #88]	; 0x58
  18:	9018      	str	r0, [sp, #96]	; 0x60
  1a:	9817      	ldr	r0, [sp, #92]	; 0x5c
  1c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:999
  1e:	9818      	ldr	r0, [sp, #96]	; 0x60
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
  20:	f240 0100 	movw	r1, #0
  24:	f2c0 0100 	movt	r1, #0
  28:	9308      	str	r3, [sp, #32]
  2a:	f8cd c01c 	str.w	ip, [sp, #28]
  2e:	f8cd e018 	str.w	lr, [sp, #24]
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE>
  36:	9005      	str	r0, [sp, #20]
  38:	9104      	str	r1, [sp, #16]
  3a:	e7ff      	b.n	3c <_ZN4core6result13unwrap_failed17h07a2116b0728a952E+0x3c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:999
  3c:	9819      	ldr	r0, [sp, #100]	; 0x64
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
  3e:	f240 0100 	movw	r1, #0
  42:	f2c0 0100 	movt	r1, #0
  46:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E>
  4a:	9003      	str	r0, [sp, #12]
  4c:	9102      	str	r1, [sp, #8]
  4e:	e7ff      	b.n	50 <_ZN4core6result13unwrap_failed17h07a2116b0728a952E+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:999
  50:	9805      	ldr	r0, [sp, #20]
  52:	9012      	str	r0, [sp, #72]	; 0x48
  54:	9904      	ldr	r1, [sp, #16]
  56:	9113      	str	r1, [sp, #76]	; 0x4c
  58:	9a03      	ldr	r2, [sp, #12]
  5a:	9214      	str	r2, [sp, #80]	; 0x50
  5c:	9b02      	ldr	r3, [sp, #8]
  5e:	9315      	str	r3, [sp, #84]	; 0x54
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/macros.rs:18
  60:	46ec      	mov	ip, sp
  62:	f04f 0e02 	mov.w	lr, #2
  66:	f8cc e000 	str.w	lr, [ip]
  6a:	f240 0100 	movw	r1, #0
  6e:	f2c0 0100 	movt	r1, #0
  72:	a80c      	add	r0, sp, #48	; 0x30
  74:	ab12      	add	r3, sp, #72	; 0x48
  76:	4672      	mov	r2, lr
  78:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h0330c13173882f69E>
  7c:	e7ff      	b.n	2 <_ZN4core6result13unwrap_failed17h07a2116b0728a952E+0x2>
  7e:	f240 0100 	movw	r1, #0
  82:	f2c0 0100 	movt	r1, #0
  86:	a80c      	add	r0, sp, #48	; 0x30
  88:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h6b4d8e87b0965449E>
  8c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E:

00000000 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E>:
_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:824
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:826
  14:	9806      	ldr	r0, [sp, #24]
  16:	2800      	cmp	r0, #0
  18:	f8cd c014 	str.w	ip, [sp, #20]
  1c:	f8cd e010 	str.w	lr, [sp, #16]
  20:	9403      	str	r4, [sp, #12]
  22:	9502      	str	r5, [sp, #8]
  24:	9001      	str	r0, [sp, #4]
  26:	d005      	beq.n	34 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E+0x34>
  28:	e7ff      	b.n	2a <_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E+0x2a>
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	2801      	cmp	r0, #1
  2e:	d005      	beq.n	3c <_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E+0x3c>
  30:	e7ff      	b.n	32 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E+0x32>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:829
  32:	defe      	udf	#254	; 0xfe
  34:	9806      	ldr	r0, [sp, #24]
  36:	2800      	cmp	r0, #0
  38:	d008      	beq.n	4c <_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E+0x4c>
  3a:	e009      	b.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E+0x50>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:827
  3c:	9807      	ldr	r0, [sp, #28]
  3e:	900b      	str	r0, [sp, #44]	; 0x2c
  40:	9808      	ldr	r0, [sp, #32]
  42:	9909      	ldr	r1, [sp, #36]	; 0x24
  44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  46:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E>
  4a:	defe      	udf	#254	; 0xfe
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/result.rs:829
  4c:	b00c      	add	sp, #48	; 0x30
  4e:	bdb0      	pop	{r4, r5, r7, pc}
  50:	e7fc      	b.n	4c <_ZN4core6result19Result$LT$T$C$E$GT$6expect17hf656a3fd5c2cb345E+0x4c>

mylib-ac95891f38e7979c.5a1y3gwwctyoomvh.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 5a1y3gwwctyoomvh
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
00000078 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
00000086 l       .debug_str	00000000 
00000091 l       .debug_str	00000000 
00000098 l       .debug_str	00000000 
0000009e l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
000002a0 l       .debug_str	00000000 
000002aa l       .debug_str	00000000 
000002b1 l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002bc l       .debug_str	00000000 
000002c1 l       .debug_str	00000000 
000002ef l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
00000364 l       .debug_str	00000000 
00000369 l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003e2 l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
0000042a l       .debug_str	00000000 
00000450 l       .debug_str	00000000 
000004c7 l       .debug_str	00000000 
0000053d l       .debug_str	00000000 
00000547 l       .debug_str	00000000 
0000054d l       .debug_str	00000000 
00000584 l       .debug_str	00000000 
000005c3 l       .debug_str	00000000 
000005ca l       .debug_str	00000000 
000005d2 l       .debug_str	00000000 
000005db l       .debug_str	00000000 
000005fc l       .debug_str	00000000 
00000613 l       .debug_str	00000000 
0000067b l       .debug_str	00000000 
000006f2 l       .debug_str	00000000 
000006fd l       .debug_str	00000000 
00000707 l       .debug_str	00000000 
0000072d l       .debug_str	00000000 
00000745 l       .debug_str	00000000 
000007ae l       .debug_str	00000000 
000007b8 l       .debug_str	00000000 
000007c3 l       .debug_str	00000000 
000007cc l       .debug_str	00000000 
000007d7 l       .debug_str	00000000 
000007e3 l       .debug_str	00000000 
000007e7 l       .debug_str	00000000 
000007f0 l       .debug_str	00000000 
000007f7 l       .debug_str	00000000 
000007ff l       .debug_str	00000000 
00000807 l       .debug_str	00000000 
00000811 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
0000081e l       .debug_str	00000000 
00000828 l       .debug_str	00000000 
0000082f l       .debug_str	00000000 
0000085c l       .debug_str	00000000 
00000891 l       .debug_str	00000000 
00000897 l       .debug_str	00000000 
0000089d l       .debug_str	00000000 
000008ac l       .debug_str	00000000 
000008bc l       .debug_str	00000000 
000008cc l       .debug_str	00000000 
000008d4 l       .debug_str	00000000 
000008fc l       .debug_str	00000000 
00000959 l       .debug_str	00000000 
000009be l       .debug_str	00000000 
000009c5 l       .debug_str	00000000 
000009cd l       .debug_str	00000000 
000009d6 l       .debug_str	00000000 
000009f4 l       .debug_str	00000000 
00000a04 l       .debug_str	00000000 
00000a12 l       .debug_str	00000000 
00000a1d l       .debug_str	00000000 
00000a2a l       .debug_str	00000000 
00000a39 l       .debug_str	00000000 
00000a4f l       .debug_str	00000000 
00000a59 l       .debug_str	00000000 
00000a62 l       .debug_str	00000000 
00000a6b l       .debug_str	00000000 
00000a90 l       .debug_str	00000000 
00000aa6 l       .debug_str	00000000 
00000ab1 l       .debug_str	00000000 
00000ac7 l       .debug_str	00000000 
00000acf l       .debug_str	00000000 
00000aef l       .debug_str	00000000 
00000af8 l       .debug_str	00000000 
00000b01 l       .debug_str	00000000 
00000b0b l       .debug_str	00000000 
00000b83 l       .debug_str	00000000 
00000b88 l       .debug_str	00000000 
00000b8e l       .debug_str	00000000 
00000bb0 l       .debug_str	00000000 
00000bb8 l       .debug_str	00000000 
00000bbf l       .debug_str	00000000 
00000bca l       .debug_str	00000000 
00000bed l       .debug_str	00000000 
00000c15 l       .debug_str	00000000 
00000c2e l       .debug_str	00000000 
00000c98 l       .debug_str	00000000 
00000d07 l       .debug_str	00000000 
00000d11 l       .debug_str	00000000 
00000d1a l       .debug_str	00000000 
00000d2a l       .debug_str	00000000 
00000da1 l       .debug_str	00000000 
00000dab l       .debug_str	00000000 
00000db3 l       .debug_str	00000000 
00000dba l       .debug_str	00000000 
00000dc1 l       .debug_str	00000000 
00000dc6 l       .debug_str	00000000 
00000dd0 l       .debug_str	00000000 
00000df2 l       .debug_str	00000000 
00000e19 l       .debug_str	00000000 
00000e31 l       .debug_str	00000000 
00000e9a l       .debug_str	00000000 
00000f0e l       .debug_str	00000000 
00000f1a l       .debug_str	00000000 
00000f22 l       .debug_str	00000000 
00000f7b l       .debug_str	00000000 
00000fdc l       .debug_str	00000000 
00000fe7 l       .debug_str	00000000 
0000102d l       .debug_str	00000000 
0000107b l       .debug_str	00000000 
00001085 l       .debug_str	00000000 
000010c1 l       .debug_str	00000000 
00001105 l       .debug_str	00000000 
0000110e l       .debug_str	00000000 
0000111e l       .debug_str	00000000 
00001126 l       .debug_str	00000000 
0000117a l       .debug_str	00000000 
000011d6 l       .debug_str	00000000 
000011e2 l       .debug_str	00000000 
000011eb l       .debug_str	00000000 
000011f7 l       .debug_str	00000000 
00001203 l       .debug_str	00000000 
0000120c l       .debug_str	00000000 
00001214 l       .debug_str	00000000 
0000121c l       .debug_str	00000000 
00001223 l       .debug_str	00000000 
00001242 l       .debug_str	00000000 
00001257 l       .debug_str	00000000 
000012bd l       .debug_str	00000000 
00001337 l       .debug_str	00000000 
00001347 l       .debug_str	00000000 
00001350 l       .debug_str	00000000 
0000135e l       .debug_str	00000000 
0000136c l       .debug_str	00000000 
00001378 l       .debug_str	00000000 
00001384 l       .debug_str	00000000 
0000138d l       .debug_str	00000000 
0000139c l       .debug_str	00000000 
000013a4 l       .debug_str	00000000 
000013bd l       .debug_str	00000000 
000013ce l       .debug_str	00000000 
000013d8 l       .debug_str	00000000 
000013e0 l       .debug_str	00000000 
000013fa l       .debug_str	00000000 
00001406 l       .debug_str	00000000 
0000142a l       .debug_str	00000000 
00001443 l       .debug_str	00000000 
00001448 l       .debug_str	00000000 
00001450 l       .debug_str	00000000 
0000145b l       .debug_str	00000000 
0000147e l       .debug_str	00000000 
00001487 l       .debug_str	00000000 
00001494 l       .debug_str	00000000 
000014b9 l       .debug_str	00000000 
000014d4 l       .debug_str	00000000 
00001540 l       .debug_str	00000000 
000015bc l       .debug_str	00000000 
000015c4 l       .debug_str	00000000 
000015ce l       .debug_str	00000000 
000015dd l       .debug_str	00000000 
00001604 l       .debug_str	00000000 
00001621 l       .debug_str	00000000 
0000168f l       .debug_str	00000000 
00001704 l       .debug_str	00000000 
0000170c l       .debug_str	00000000 
00001715 l       .debug_str	00000000 
00001723 l       .debug_str	00000000 
0000172a l       .debug_str	00000000 
00001731 l       .debug_str	00000000 
00001739 l       .debug_str	00000000 
00001744 l       .debug_str	00000000 
0000174b l       .debug_str	00000000 
0000175b l       .debug_str	00000000 
0000175f l       .debug_str	00000000 
00001773 l       .debug_str	00000000 
0000178e l       .debug_str	00000000 
00001796 l       .debug_str	00000000 
000017b6 l       .debug_str	00000000 
000017cc l       .debug_str	00000000 
00001833 l       .debug_str	00000000 
000018aa l       .debug_str	00000000 
000018d6 l       .debug_str	00000000 
000018ee l       .debug_str	00000000 
00001957 l       .debug_str	00000000 
0000195f l       .debug_str	00000000 
00001965 l       .debug_str	00000000 
0000196f l       .debug_str	00000000 
000019e8 l       .debug_str	00000000 
00001a53 l       .debug_str	00000000 
00001acb l       .debug_str	00000000 
00001b43 l       .debug_str	00000000 
00001bad l       .debug_str	00000000 
00001c1b l       .debug_str	00000000 
00001c22 l       .debug_str	00000000 
00001c2d l       .debug_str	00000000 
00001c54 l       .debug_str	00000000 
00001cc8 l       .debug_str	00000000 
00001d44 l       .debug_str	00000000 
00001d50 l       .debug_str	00000000 
00001d5f l       .debug_str	00000000 
00001dd5 l       .debug_str	00000000 
00001dec l       .debug_str	00000000 
00001e54 l       .debug_str	00000000 
00001e5c l       .debug_str	00000000 
00001e61 l       .debug_str	00000000 
00001e69 l       .debug_str	00000000 
00001e72 l       .debug_str	00000000 
00001e7b l       .debug_str	00000000 
00001e84 l       .debug_str	00000000 
00001f01 l       .debug_str	00000000 
00001f70 l       .debug_str	00000000 
00001fe9 l       .debug_str	00000000 
00002003 l       .debug_str	00000000 
0000206e l       .debug_str	00000000 
00002077 l       .debug_str	00000000 
00002083 l       .debug_str	00000000 
000020f8 l       .debug_str	00000000 
0000216d l       .debug_str	00000000 
000021e2 l       .debug_str	00000000 
00002249 l       .debug_str	00000000 
000022b7 l       .debug_str	00000000 
000022c6 l       .debug_str	00000000 
00002332 l       .debug_str	00000000 
0000233f l       .debug_str	00000000 
000023b3 l       .debug_str	00000000 
000023c8 l       .debug_str	00000000 
0000242e l       .debug_str	00000000 
00002437 l       .debug_str	00000000 
00002442 l       .debug_str	00000000 
00000000 l    d  .text._ZN81_$LT$mylib..mynewt..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h6cea679964405056E	00000000 .text._ZN81_$LT$mylib..mynewt..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h6cea679964405056E
00000000 l    d  .text._ZN99_$LT$mylib..mynewt..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2cb641613af9efdbE	00000000 .text._ZN99_$LT$mylib..mynewt..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2cb641613af9efdbE
00000000 l    d  .text._ZN85_$LT$mylib..mynewt..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h525aa6cae0cce1a4E	00000000 .text._ZN85_$LT$mylib..mynewt..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h525aa6cae0cce1a4E
00000000 l    d  .text._ZN84_$LT$mylib..mynewt..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8fe16523975ac09bE	00000000 .text._ZN84_$LT$mylib..mynewt..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8fe16523975ac09bE
00000000 l    d  .text._ZN70_$LT$mylib..mynewt..os..os_event$u20$as$u20$core..default..Default$GT$7default17h66424e5eddc7b7f0E	00000000 .text._ZN70_$LT$mylib..mynewt..os..os_event$u20$as$u20$core..default..Default$GT$7default17h66424e5eddc7b7f0E
00000000 l    d  .text._ZN85_$LT$mylib..mynewt..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba640a24853c0ec0E	00000000 .text._ZN85_$LT$mylib..mynewt..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba640a24853c0ec0E
00000000 l    d  .text._ZN71_$LT$mylib..mynewt..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hf03d9e86dac90013E	00000000 .text._ZN71_$LT$mylib..mynewt..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hf03d9e86dac90013E
00000000 l    d  .text._ZN86_$LT$mylib..mynewt..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h30b8ab0fbb6e6127E	00000000 .text._ZN86_$LT$mylib..mynewt..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h30b8ab0fbb6e6127E
00000000 l    d  .text._ZN72_$LT$mylib..mynewt..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h198d22e0efdbfbadE	00000000 .text._ZN72_$LT$mylib..mynewt..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h198d22e0efdbfbadE
00000000 l    d  .text._ZN77_$LT$mylib..mynewt..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hafa2589540bc989cE	00000000 .text._ZN77_$LT$mylib..mynewt..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hafa2589540bc989cE
00000000 l    d  .text._ZN85_$LT$mylib..mynewt..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h407795a53c69308eE	00000000 .text._ZN85_$LT$mylib..mynewt..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h407795a53c69308eE
00000000 l    d  .text._ZN71_$LT$mylib..mynewt..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17h2acf0a66fe6c7029E	00000000 .text._ZN71_$LT$mylib..mynewt..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17h2acf0a66fe6c7029E
00000000 l    d  .text._ZN82_$LT$mylib..mynewt..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he0833dd4e18431c4E	00000000 .text._ZN82_$LT$mylib..mynewt..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he0833dd4e18431c4E
00000000 l    d  .text._ZN68_$LT$mylib..mynewt..os..os_dev$u20$as$u20$core..default..Default$GT$7default17h1412b1c8db1a0b8bE	00000000 .text._ZN68_$LT$mylib..mynewt..os..os_dev$u20$as$u20$core..default..Default$GT$7default17h1412b1c8db1a0b8bE
00000000 l    d  .text._ZN88_$LT$mylib..mynewt..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h95cd085344296abdE	00000000 .text._ZN88_$LT$mylib..mynewt..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h95cd085344296abdE
00000000 l    d  .text._ZN74_$LT$mylib..mynewt..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h077f7a3159631585E	00000000 .text._ZN74_$LT$mylib..mynewt..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h077f7a3159631585E
00000000 l    d  .text._ZN90_$LT$mylib..mynewt..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h047ef58c499eb403E	00000000 .text._ZN90_$LT$mylib..mynewt..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h047ef58c499eb403E
00000000 l    d  .text._ZN76_$LT$mylib..mynewt..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17hb9420dbe855ce86fE	00000000 .text._ZN76_$LT$mylib..mynewt..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17hb9420dbe855ce86fE
00000000 l    d  .text._ZN83_$LT$mylib..mynewt..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h893a8f1d01795f47E	00000000 .text._ZN83_$LT$mylib..mynewt..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h893a8f1d01795f47E
00000000 l    d  .text._ZN69_$LT$mylib..mynewt..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h611852fc16586423E	00000000 .text._ZN69_$LT$mylib..mynewt..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h611852fc16586423E
00000000 l    d  .text._ZN85_$LT$mylib..mynewt..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h17ce14023712f6faE	00000000 .text._ZN85_$LT$mylib..mynewt..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h17ce14023712f6faE
00000000 l    d  .text._ZN71_$LT$mylib..mynewt..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h69ed1b99e5663808E	00000000 .text._ZN71_$LT$mylib..mynewt..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h69ed1b99e5663808E
00000000 l    d  .text._ZN87_$LT$mylib..mynewt..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h55003f9bbb37063fE	00000000 .text._ZN87_$LT$mylib..mynewt..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h55003f9bbb37063fE
00000000 l    d  .text._ZN73_$LT$mylib..mynewt..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h273217c970aea815E	00000000 .text._ZN73_$LT$mylib..mynewt..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h273217c970aea815E
00000000 l    d  .text._ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3aa73c7cd0fc6a3bE	00000000 .text._ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3aa73c7cd0fc6a3bE
00000000 l    d  .text._ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h70e08da27e8745cfE	00000000 .text._ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h70e08da27e8745cfE
00000000 l    d  .text._ZN72_$LT$mylib..mynewt..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17hbadc4ad5691bc104E	00000000 .text._ZN72_$LT$mylib..mynewt..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17hbadc4ad5691bc104E
00000000 l    d  .text._ZN76_$LT$mylib..mynewt..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17hff4894421a7ccd81E	00000000 .text._ZN76_$LT$mylib..mynewt..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17hff4894421a7ccd81E
00000000 l    d  .text._ZN84_$LT$mylib..mynewt..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc8f39c37b6ffe101E	00000000 .text._ZN84_$LT$mylib..mynewt..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc8f39c37b6ffe101E
00000000 l    d  .text._ZN70_$LT$mylib..mynewt..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17haea3c694df4e36eeE	00000000 .text._ZN70_$LT$mylib..mynewt..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17haea3c694df4e36eeE
00000000 l    d  .text._ZN91_$LT$mylib..mynewt..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4ed295c1d2075008E	00000000 .text._ZN91_$LT$mylib..mynewt..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4ed295c1d2075008E
00000000 l    d  .text._ZN77_$LT$mylib..mynewt..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h3066a52d65ff2ba3E	00000000 .text._ZN77_$LT$mylib..mynewt..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h3066a52d65ff2ba3E
00000000 l    d  .text._ZN87_$LT$mylib..mynewt..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbbd7e1dbafd5e832E	00000000 .text._ZN87_$LT$mylib..mynewt..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbbd7e1dbafd5e832E
00000000 l    d  .text._ZN73_$LT$mylib..mynewt..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17h67b00553140338f7E	00000000 .text._ZN73_$LT$mylib..mynewt..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17h67b00553140338f7E
00000000 l    d  .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3ae116785e4dd12E	00000000 .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3ae116785e4dd12E
00000000 l    d  .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17he2c896c1c865c9eeE	00000000 .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17he2c896c1c865c9eeE
00000000 l    d  .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17heda70455ac32de4bE	00000000 .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17heda70455ac32de4bE
00000000 l    d  .text._ZN69_$LT$mylib..mynewt..os..os_task$u20$as$u20$core..default..Default$GT$7default17h155d954fefd7a04cE	00000000 .text._ZN69_$LT$mylib..mynewt..os..os_task$u20$as$u20$core..default..Default$GT$7default17h155d954fefd7a04cE
00000000 l    d  .text._ZN76_$LT$mylib..mynewt..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h37658d8c0de15ca5E	00000000 .text._ZN76_$LT$mylib..mynewt..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h37658d8c0de15ca5E
00000000 l    d  .text._ZN74_$LT$mylib..mynewt..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h469cdf5fe49f14c4E	00000000 .text._ZN74_$LT$mylib..mynewt..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h469cdf5fe49f14c4E
00000000 l    d  .text._ZN82_$LT$mylib..mynewt..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h79df8c47d06ea967E	00000000 .text._ZN82_$LT$mylib..mynewt..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h79df8c47d06ea967E
00000000 l    d  .text._ZN68_$LT$mylib..mynewt..os..os_sem$u20$as$u20$core..default..Default$GT$7default17heb40b96bce90a330E	00000000 .text._ZN68_$LT$mylib..mynewt..os..os_sem$u20$as$u20$core..default..Default$GT$7default17heb40b96bce90a330E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h08155ea49050dc3eE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h1b7c9138926d7b9cE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h2c5a9e6369ada9ebE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h2c7747257aa272c7E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h2fcb95fac63f0f37E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h3319ebf41e5ebcd3E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h38e1ce7c1e5873d8E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h4a90a962f223a34bE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h4cab47ee70a5f420E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h54d1c270f7c18682E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h5935ad08c7a7043bE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h5ce3b1a147c0b31cE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h5fca9c1a1095d517E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h64045bbfaa0998f4E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h64b6ac68acfa6d7aE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h6c16a59c940a3294E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h6c97548100b53c02E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h6fd0826c5284d1e7E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h70df674b60665696E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h79f6a622198a28bbE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h7bfc2859ca9f5340E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h80594db7b20bcd9dE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h82caf1239ac4833bE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h88fd50400cb1a996E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h8dbad459a4b2071aE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h92eefd0ad2717dd3E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h98e0c4c0deb7c86bE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h9aa2c627ba372f2fE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17h9ad70ac399f4322bE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17ha188dc5e0bd4fd78E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17ha42de8d78d848b40E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17ha8a888d7a5d79574E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17hb09e7ec69bda6ad0E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17hb6404f5abcb541feE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17hd940eb44d903adefE
00000000         *UND*	00000000 _ZN4core3mem6zeroed17hdab47f1c2f229790E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17hded35ad507f971e3E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17he26129cc1a6bd652E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17he8704dfe99657d04E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17hee2152239e6bc116E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17hfcb0e8ea495ca665E
00000000         *UND*	00000000 _ZN4core3mem6zeroed17hfd350443cca8fc90E
00000000 g     F .text._ZN68_$LT$mylib..mynewt..os..os_dev$u20$as$u20$core..default..Default$GT$7default17h1412b1c8db1a0b8bE	00000012 _ZN68_$LT$mylib..mynewt..os..os_dev$u20$as$u20$core..default..Default$GT$7default17h1412b1c8db1a0b8bE
00000000 g     F .text._ZN68_$LT$mylib..mynewt..os..os_sem$u20$as$u20$core..default..Default$GT$7default17heb40b96bce90a330E	00000012 _ZN68_$LT$mylib..mynewt..os..os_sem$u20$as$u20$core..default..Default$GT$7default17heb40b96bce90a330E
00000000 g     F .text._ZN69_$LT$mylib..mynewt..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h611852fc16586423E	00000012 _ZN69_$LT$mylib..mynewt..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h611852fc16586423E
00000000 g     F .text._ZN69_$LT$mylib..mynewt..os..os_task$u20$as$u20$core..default..Default$GT$7default17h155d954fefd7a04cE	00000012 _ZN69_$LT$mylib..mynewt..os..os_task$u20$as$u20$core..default..Default$GT$7default17h155d954fefd7a04cE
00000000 g     F .text._ZN70_$LT$mylib..mynewt..os..os_event$u20$as$u20$core..default..Default$GT$7default17h66424e5eddc7b7f0E	00000012 _ZN70_$LT$mylib..mynewt..os..os_event$u20$as$u20$core..default..Default$GT$7default17h66424e5eddc7b7f0E
00000000 g     F .text._ZN70_$LT$mylib..mynewt..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17haea3c694df4e36eeE	00000012 _ZN70_$LT$mylib..mynewt..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17haea3c694df4e36eeE
00000000 g     F .text._ZN71_$LT$mylib..mynewt..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17h2acf0a66fe6c7029E	00000012 _ZN71_$LT$mylib..mynewt..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17h2acf0a66fe6c7029E
00000000 g     F .text._ZN71_$LT$mylib..mynewt..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hf03d9e86dac90013E	00000012 _ZN71_$LT$mylib..mynewt..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hf03d9e86dac90013E
00000000 g     F .text._ZN71_$LT$mylib..mynewt..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h69ed1b99e5663808E	00000012 _ZN71_$LT$mylib..mynewt..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h69ed1b99e5663808E
00000000 g     F .text._ZN72_$LT$mylib..mynewt..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h198d22e0efdbfbadE	00000012 _ZN72_$LT$mylib..mynewt..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h198d22e0efdbfbadE
00000000 g     F .text._ZN72_$LT$mylib..mynewt..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17hbadc4ad5691bc104E	00000012 _ZN72_$LT$mylib..mynewt..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17hbadc4ad5691bc104E
00000000 g     F .text._ZN73_$LT$mylib..mynewt..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h273217c970aea815E	00000016 _ZN73_$LT$mylib..mynewt..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h273217c970aea815E
00000000 g     F .text._ZN73_$LT$mylib..mynewt..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17h67b00553140338f7E	00000016 _ZN73_$LT$mylib..mynewt..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17h67b00553140338f7E
00000000 g     F .text._ZN74_$LT$mylib..mynewt..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h077f7a3159631585E	00000012 _ZN74_$LT$mylib..mynewt..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h077f7a3159631585E
00000000 g     F .text._ZN74_$LT$mylib..mynewt..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h469cdf5fe49f14c4E	00000016 _ZN74_$LT$mylib..mynewt..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h469cdf5fe49f14c4E
00000000 g     F .text._ZN76_$LT$mylib..mynewt..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17hb9420dbe855ce86fE	00000012 _ZN76_$LT$mylib..mynewt..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17hb9420dbe855ce86fE
00000000 g     F .text._ZN76_$LT$mylib..mynewt..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17hff4894421a7ccd81E	00000012 _ZN76_$LT$mylib..mynewt..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17hff4894421a7ccd81E
00000000 g     F .text._ZN76_$LT$mylib..mynewt..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h37658d8c0de15ca5E	00000016 _ZN76_$LT$mylib..mynewt..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h37658d8c0de15ca5E
00000000 g     F .text._ZN77_$LT$mylib..mynewt..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hafa2589540bc989cE	00000016 _ZN77_$LT$mylib..mynewt..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hafa2589540bc989cE
00000000 g     F .text._ZN77_$LT$mylib..mynewt..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h3066a52d65ff2ba3E	00000012 _ZN77_$LT$mylib..mynewt..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h3066a52d65ff2ba3E
00000000 g     F .text._ZN81_$LT$mylib..mynewt..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h6cea679964405056E	00000012 _ZN81_$LT$mylib..mynewt..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h6cea679964405056E
00000000 g     F .text._ZN82_$LT$mylib..mynewt..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he0833dd4e18431c4E	00000016 _ZN82_$LT$mylib..mynewt..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he0833dd4e18431c4E
00000000 g     F .text._ZN82_$LT$mylib..mynewt..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h79df8c47d06ea967E	00000016 _ZN82_$LT$mylib..mynewt..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h79df8c47d06ea967E
00000000 g     F .text._ZN83_$LT$mylib..mynewt..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h893a8f1d01795f47E	00000016 _ZN83_$LT$mylib..mynewt..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h893a8f1d01795f47E
00000000 g     F .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3ae116785e4dd12E	00000016 _ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3ae116785e4dd12E
00000000 g     F .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17he2c896c1c865c9eeE	00000016 _ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17he2c896c1c865c9eeE
00000000 g     F .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17heda70455ac32de4bE	00000016 _ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17heda70455ac32de4bE
00000000 g     F .text._ZN84_$LT$mylib..mynewt..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8fe16523975ac09bE	00000016 _ZN84_$LT$mylib..mynewt..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8fe16523975ac09bE
00000000 g     F .text._ZN84_$LT$mylib..mynewt..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc8f39c37b6ffe101E	00000016 _ZN84_$LT$mylib..mynewt..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc8f39c37b6ffe101E
00000000 g     F .text._ZN85_$LT$mylib..mynewt..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h407795a53c69308eE	00000016 _ZN85_$LT$mylib..mynewt..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h407795a53c69308eE
00000000 g     F .text._ZN85_$LT$mylib..mynewt..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba640a24853c0ec0E	00000016 _ZN85_$LT$mylib..mynewt..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba640a24853c0ec0E
00000000 g     F .text._ZN85_$LT$mylib..mynewt..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h17ce14023712f6faE	00000016 _ZN85_$LT$mylib..mynewt..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h17ce14023712f6faE
00000000 g     F .text._ZN85_$LT$mylib..mynewt..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h525aa6cae0cce1a4E	00000012 _ZN85_$LT$mylib..mynewt..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h525aa6cae0cce1a4E
00000000 g     F .text._ZN86_$LT$mylib..mynewt..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h30b8ab0fbb6e6127E	00000016 _ZN86_$LT$mylib..mynewt..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h30b8ab0fbb6e6127E
00000000 g     F .text._ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3aa73c7cd0fc6a3bE	00000016 _ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3aa73c7cd0fc6a3bE
00000000 g     F .text._ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h70e08da27e8745cfE	00000016 _ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h70e08da27e8745cfE
00000000 g     F .text._ZN87_$LT$mylib..mynewt..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h55003f9bbb37063fE	00000016 _ZN87_$LT$mylib..mynewt..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h55003f9bbb37063fE
00000000 g     F .text._ZN87_$LT$mylib..mynewt..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbbd7e1dbafd5e832E	00000016 _ZN87_$LT$mylib..mynewt..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbbd7e1dbafd5e832E
00000000 g     F .text._ZN88_$LT$mylib..mynewt..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h95cd085344296abdE	00000016 _ZN88_$LT$mylib..mynewt..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h95cd085344296abdE
00000000 g     F .text._ZN90_$LT$mylib..mynewt..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h047ef58c499eb403E	00000016 _ZN90_$LT$mylib..mynewt..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h047ef58c499eb403E
00000000 g     F .text._ZN91_$LT$mylib..mynewt..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4ed295c1d2075008E	00000016 _ZN91_$LT$mylib..mynewt..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4ed295c1d2075008E
00000000 g     F .text._ZN99_$LT$mylib..mynewt..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2cb641613af9efdbE	00000016 _ZN99_$LT$mylib..mynewt..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2cb641613af9efdbE



Disassembly of section .text._ZN81_$LT$mylib..mynewt..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h6cea679964405056E:

00000000 <_ZN81_$LT$mylib..mynewt..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h6cea679964405056E>:
_ZN81_$LT$mylib..mynewt..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h6cea679964405056E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:234
    pub tci_cur_tv: *const os_timeval,
    pub tci_cur_tz: *const os_timezone,
    pub tci_newly_synced: bool,
}
impl Default for os_time_change_info {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:235
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17he8704dfe99657d04E>
   c:	e7ff      	b.n	e <_ZN81_$LT$mylib..mynewt..os..os_time_change_info$u20$as$u20$core..default..Default$GT$7default17h6cea679964405056E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:236
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN99_$LT$mylib..mynewt..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2cb641613af9efdbE:

00000000 <_ZN99_$LT$mylib..mynewt..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2cb641613af9efdbE>:
_ZN99_$LT$mylib..mynewt..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2cb641613af9efdbE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:252
#[repr(C)]
pub struct os_time_change_listener__bindgen_ty_1 {
    pub stqe_next: *mut os_time_change_listener,
}
impl Default for os_time_change_listener__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:253
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17hee2152239e6bc116E>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN99_$LT$mylib..mynewt..os..os_time_change_listener__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h2cb641613af9efdbE+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:254
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN85_$LT$mylib..mynewt..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h525aa6cae0cce1a4E:

00000000 <_ZN85_$LT$mylib..mynewt..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h525aa6cae0cce1a4E>:
_ZN85_$LT$mylib..mynewt..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h525aa6cae0cce1a4E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:257
}
impl Default for os_time_change_listener {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:258
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h08155ea49050dc3eE>
   c:	e7ff      	b.n	e <_ZN85_$LT$mylib..mynewt..os..os_time_change_listener$u20$as$u20$core..default..Default$GT$7default17h525aa6cae0cce1a4E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:259
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN84_$LT$mylib..mynewt..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8fe16523975ac09bE:

00000000 <_ZN84_$LT$mylib..mynewt..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8fe16523975ac09bE>:
_ZN84_$LT$mylib..mynewt..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8fe16523975ac09bE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:301
#[repr(C)]
pub struct os_event__bindgen_ty_1 {
    pub stqe_next: *mut os_event,
}
impl Default for os_event__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:302
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h54d1c270f7c18682E>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN84_$LT$mylib..mynewt..os..os_event__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h8fe16523975ac09bE+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:303
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN70_$LT$mylib..mynewt..os..os_event$u20$as$u20$core..default..Default$GT$7default17h66424e5eddc7b7f0E:

00000000 <_ZN70_$LT$mylib..mynewt..os..os_event$u20$as$u20$core..default..Default$GT$7default17h66424e5eddc7b7f0E>:
_ZN70_$LT$mylib..mynewt..os..os_event$u20$as$u20$core..default..Default$GT$7default17h66424e5eddc7b7f0E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:306
}
impl Default for os_event {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:307
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17he26129cc1a6bd652E>
   c:	e7ff      	b.n	e <_ZN70_$LT$mylib..mynewt..os..os_event$u20$as$u20$core..default..Default$GT$7default17h66424e5eddc7b7f0E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:308
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN85_$LT$mylib..mynewt..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba640a24853c0ec0E:

00000000 <_ZN85_$LT$mylib..mynewt..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba640a24853c0ec0E>:
_ZN85_$LT$mylib..mynewt..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba640a24853c0ec0E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:322
pub struct os_eventq__bindgen_ty_1 {
    pub stqh_first: *mut os_event,
    pub stqh_last: *mut *mut os_event,
}
impl Default for os_eventq__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:323
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h1b7c9138926d7b9cE>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <_ZN85_$LT$mylib..mynewt..os..os_eventq__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hba640a24853c0ec0E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:324
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$mylib..mynewt..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hf03d9e86dac90013E:

00000000 <_ZN71_$LT$mylib..mynewt..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hf03d9e86dac90013E>:
_ZN71_$LT$mylib..mynewt..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hf03d9e86dac90013E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:327
}
impl Default for os_eventq {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:328
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h38e1ce7c1e5873d8E>
   c:	e7ff      	b.n	e <_ZN71_$LT$mylib..mynewt..os..os_eventq$u20$as$u20$core..default..Default$GT$7default17hf03d9e86dac90013E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:329
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$mylib..mynewt..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h30b8ab0fbb6e6127E:

00000000 <_ZN86_$LT$mylib..mynewt..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h30b8ab0fbb6e6127E>:
_ZN86_$LT$mylib..mynewt..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h30b8ab0fbb6e6127E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:382
pub struct os_callout__bindgen_ty_1 {
    pub tqe_next: *mut os_callout,
    pub tqe_prev: *mut *mut os_callout,
}
impl Default for os_callout__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:383
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h5fca9c1a1095d517E>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <_ZN86_$LT$mylib..mynewt..os..os_callout__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h30b8ab0fbb6e6127E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:384
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$mylib..mynewt..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h198d22e0efdbfbadE:

00000000 <_ZN72_$LT$mylib..mynewt..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h198d22e0efdbfbadE>:
_ZN72_$LT$mylib..mynewt..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h198d22e0efdbfbadE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:387
}
impl Default for os_callout {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:388
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17hfd350443cca8fc90E>
   c:	e7ff      	b.n	e <_ZN72_$LT$mylib..mynewt..os..os_callout$u20$as$u20$core..default..Default$GT$7default17h198d22e0efdbfbadE+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:389
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$mylib..mynewt..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hafa2589540bc989cE:

00000000 <_ZN77_$LT$mylib..mynewt..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hafa2589540bc989cE>:
_ZN77_$LT$mylib..mynewt..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hafa2589540bc989cE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:397
pub struct os_callout_list {
    pub tqh_first: *mut os_callout,
    pub tqh_last: *mut *mut os_callout,
}
impl Default for os_callout_list {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:398
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h82caf1239ac4833bE>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <_ZN77_$LT$mylib..mynewt..os..os_callout_list$u20$as$u20$core..default..Default$GT$7default17hafa2589540bc989cE+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:399
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN85_$LT$mylib..mynewt..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h407795a53c69308eE:

00000000 <_ZN85_$LT$mylib..mynewt..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h407795a53c69308eE>:
_ZN85_$LT$mylib..mynewt..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h407795a53c69308eE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:439
pub struct hal_timer__bindgen_ty_1 {
    pub tqe_next: *mut hal_timer,
    pub tqe_prev: *mut *mut hal_timer,
}
impl Default for hal_timer__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:440
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17ha42de8d78d848b40E>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <_ZN85_$LT$mylib..mynewt..os..hal_timer__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h407795a53c69308eE+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:441
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$mylib..mynewt..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17h2acf0a66fe6c7029E:

00000000 <_ZN71_$LT$mylib..mynewt..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17h2acf0a66fe6c7029E>:
_ZN71_$LT$mylib..mynewt..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17h2acf0a66fe6c7029E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:444
}
impl Default for hal_timer {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:445
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h3319ebf41e5ebcd3E>
   c:	e7ff      	b.n	e <_ZN71_$LT$mylib..mynewt..os..hal_timer$u20$as$u20$core..default..Default$GT$7default17h2acf0a66fe6c7029E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:446
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN82_$LT$mylib..mynewt..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he0833dd4e18431c4E:

00000000 <_ZN82_$LT$mylib..mynewt..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he0833dd4e18431c4E>:
_ZN82_$LT$mylib..mynewt..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he0833dd4e18431c4E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:519
#[repr(C)]
pub struct os_dev__bindgen_ty_1 {
    pub stqe_next: *mut os_dev,
}
impl Default for os_dev__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:520
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h9aa2c627ba372f2fE>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN82_$LT$mylib..mynewt..os..os_dev__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17he0833dd4e18431c4E+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:521
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN68_$LT$mylib..mynewt..os..os_dev$u20$as$u20$core..default..Default$GT$7default17h1412b1c8db1a0b8bE:

00000000 <_ZN68_$LT$mylib..mynewt..os..os_dev$u20$as$u20$core..default..Default$GT$7default17h1412b1c8db1a0b8bE>:
_ZN68_$LT$mylib..mynewt..os..os_dev$u20$as$u20$core..default..Default$GT$7default17h1412b1c8db1a0b8bE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:524
}
impl Default for os_dev {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:525
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h6c16a59c940a3294E>
   c:	e7ff      	b.n	e <_ZN68_$LT$mylib..mynewt..os..os_dev$u20$as$u20$core..default..Default$GT$7default17h1412b1c8db1a0b8bE+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:526
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN88_$LT$mylib..mynewt..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h95cd085344296abdE:

00000000 <_ZN88_$LT$mylib..mynewt..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h95cd085344296abdE>:
_ZN88_$LT$mylib..mynewt..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h95cd085344296abdE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:597
#[repr(C)]
pub struct os_mbuf_pool__bindgen_ty_1 {
    pub stqe_next: *mut os_mbuf_pool,
}
impl Default for os_mbuf_pool__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:598
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h80594db7b20bcd9dE>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN88_$LT$mylib..mynewt..os..os_mbuf_pool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h95cd085344296abdE+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:599
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$mylib..mynewt..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h077f7a3159631585E:

00000000 <_ZN74_$LT$mylib..mynewt..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h077f7a3159631585E>:
_ZN74_$LT$mylib..mynewt..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h077f7a3159631585E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:602
}
impl Default for os_mbuf_pool {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:603
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h70df674b60665696E>
   c:	e7ff      	b.n	e <_ZN74_$LT$mylib..mynewt..os..os_mbuf_pool$u20$as$u20$core..default..Default$GT$7default17h077f7a3159631585E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:604
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$mylib..mynewt..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h047ef58c499eb403E:

00000000 <_ZN90_$LT$mylib..mynewt..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h047ef58c499eb403E>:
_ZN90_$LT$mylib..mynewt..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h047ef58c499eb403E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:617
#[repr(C)]
pub struct os_mbuf_pkthdr__bindgen_ty_1 {
    pub stqe_next: *mut os_mbuf_pkthdr,
}
impl Default for os_mbuf_pkthdr__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:618
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17hfcb0e8ea495ca665E>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN90_$LT$mylib..mynewt..os..os_mbuf_pkthdr__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h047ef58c499eb403E+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:619
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN76_$LT$mylib..mynewt..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17hb9420dbe855ce86fE:

00000000 <_ZN76_$LT$mylib..mynewt..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17hb9420dbe855ce86fE>:
_ZN76_$LT$mylib..mynewt..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17hb9420dbe855ce86fE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:622
}
impl Default for os_mbuf_pkthdr {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:623
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h9ad70ac399f4322bE>
   c:	e7ff      	b.n	e <_ZN76_$LT$mylib..mynewt..os..os_mbuf_pkthdr$u20$as$u20$core..default..Default$GT$7default17hb9420dbe855ce86fE+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:624
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN83_$LT$mylib..mynewt..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h893a8f1d01795f47E:

00000000 <_ZN83_$LT$mylib..mynewt..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h893a8f1d01795f47E>:
_ZN83_$LT$mylib..mynewt..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h893a8f1d01795f47E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:641
#[repr(C)]
pub struct os_mbuf__bindgen_ty_1 {
    pub sle_next: *mut os_mbuf,
}
impl Default for os_mbuf__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:642
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h98e0c4c0deb7c86bE>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN83_$LT$mylib..mynewt..os..os_mbuf__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h893a8f1d01795f47E+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:643
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN69_$LT$mylib..mynewt..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h611852fc16586423E:

00000000 <_ZN69_$LT$mylib..mynewt..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h611852fc16586423E>:
_ZN69_$LT$mylib..mynewt..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h611852fc16586423E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:646
}
impl Default for os_mbuf {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:647
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17ha188dc5e0bd4fd78E>
   c:	e7ff      	b.n	e <_ZN69_$LT$mylib..mynewt..os..os_mbuf$u20$as$u20$core..default..Default$GT$7default17h611852fc16586423E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:648
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN85_$LT$mylib..mynewt..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h17ce14023712f6faE:

00000000 <_ZN85_$LT$mylib..mynewt..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h17ce14023712f6faE>:
_ZN85_$LT$mylib..mynewt..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h17ce14023712f6faE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:661
pub struct os_mqueue__bindgen_ty_1 {
    pub stqh_first: *mut os_mbuf_pkthdr,
    pub stqh_last: *mut *mut os_mbuf_pkthdr,
}
impl Default for os_mqueue__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:662
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h4cab47ee70a5f420E>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <_ZN85_$LT$mylib..mynewt..os..os_mqueue__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h17ce14023712f6faE+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:663
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$mylib..mynewt..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h69ed1b99e5663808E:

00000000 <_ZN71_$LT$mylib..mynewt..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h69ed1b99e5663808E>:
_ZN71_$LT$mylib..mynewt..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h69ed1b99e5663808E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:666
}
impl Default for os_mqueue {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:667
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h64b6ac68acfa6d7aE>
   c:	e7ff      	b.n	e <_ZN71_$LT$mylib..mynewt..os..os_mqueue$u20$as$u20$core..default..Default$GT$7default17h69ed1b99e5663808E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:668
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN87_$LT$mylib..mynewt..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h55003f9bbb37063fE:

00000000 <_ZN87_$LT$mylib..mynewt..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h55003f9bbb37063fE>:
_ZN87_$LT$mylib..mynewt..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h55003f9bbb37063fE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:811
#[repr(C)]
pub struct os_memblock__bindgen_ty_1 {
    pub sle_next: *mut os_memblock,
}
impl Default for os_memblock__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:812
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17ha8a888d7a5d79574E>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN87_$LT$mylib..mynewt..os..os_memblock__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h55003f9bbb37063fE+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:813
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$mylib..mynewt..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h273217c970aea815E:

00000000 <_ZN73_$LT$mylib..mynewt..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h273217c970aea815E>:
_ZN73_$LT$mylib..mynewt..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h273217c970aea815E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:816
}
impl Default for os_memblock {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:817
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h2c7747257aa272c7E>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN73_$LT$mylib..mynewt..os..os_memblock$u20$as$u20$core..default..Default$GT$7default17h273217c970aea815E+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:818
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3aa73c7cd0fc6a3bE:

00000000 <_ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3aa73c7cd0fc6a3bE>:
_ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3aa73c7cd0fc6a3bE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:837
#[repr(C)]
pub struct os_mempool__bindgen_ty_1 {
    pub stqe_next: *mut os_mempool,
}
impl Default for os_mempool__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:838
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17hded35ad507f971e3E>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h3aa73c7cd0fc6a3bE+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:839
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h70e08da27e8745cfE:

00000000 <_ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h70e08da27e8745cfE>:
_ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h70e08da27e8745cfE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:846
#[repr(C)]
pub struct os_mempool__bindgen_ty_2 {
    pub slh_first: *mut os_memblock,
}
impl Default for os_mempool__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:847
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17hb09e7ec69bda6ad0E>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN86_$LT$mylib..mynewt..os..os_mempool__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17h70e08da27e8745cfE+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:848
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$mylib..mynewt..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17hbadc4ad5691bc104E:

00000000 <_ZN72_$LT$mylib..mynewt..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17hbadc4ad5691bc104E>:
_ZN72_$LT$mylib..mynewt..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17hbadc4ad5691bc104E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:851
}
impl Default for os_mempool {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:852
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h88fd50400cb1a996E>
   c:	e7ff      	b.n	e <_ZN72_$LT$mylib..mynewt..os..os_mempool$u20$as$u20$core..default..Default$GT$7default17hbadc4ad5691bc104E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:853
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN76_$LT$mylib..mynewt..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17hff4894421a7ccd81E:

00000000 <_ZN76_$LT$mylib..mynewt..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17hff4894421a7ccd81E>:
_ZN76_$LT$mylib..mynewt..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17hff4894421a7ccd81E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:869
    pub mpe_mp: os_mempool,
    pub mpe_put_cb: os_mempool_put_fn,
    pub mpe_put_arg: *mut ::cty::c_void,
}
impl Default for os_mempool_ext {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:870
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h92eefd0ad2717dd3E>
   c:	e7ff      	b.n	e <_ZN76_$LT$mylib..mynewt..os..os_mempool_ext$u20$as$u20$core..default..Default$GT$7default17hff4894421a7ccd81E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:871
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN84_$LT$mylib..mynewt..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc8f39c37b6ffe101E:

00000000 <_ZN84_$LT$mylib..mynewt..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc8f39c37b6ffe101E>:
_ZN84_$LT$mylib..mynewt..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc8f39c37b6ffe101E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:947
#[repr(C)]
pub struct os_mutex__bindgen_ty_1 {
    pub slh_first: *mut os_task,
}
impl Default for os_mutex__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:948
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h4a90a962f223a34bE>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN84_$LT$mylib..mynewt..os..os_mutex__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hc8f39c37b6ffe101E+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:949
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN70_$LT$mylib..mynewt..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17haea3c694df4e36eeE:

00000000 <_ZN70_$LT$mylib..mynewt..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17haea3c694df4e36eeE>:
_ZN70_$LT$mylib..mynewt..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17haea3c694df4e36eeE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:952
}
impl Default for os_mutex {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:953
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h6fd0826c5284d1e7E>
   c:	e7ff      	b.n	e <_ZN70_$LT$mylib..mynewt..os..os_mutex$u20$as$u20$core..default..Default$GT$7default17haea3c694df4e36eeE+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:954
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN91_$LT$mylib..mynewt..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4ed295c1d2075008E:

00000000 <_ZN91_$LT$mylib..mynewt..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4ed295c1d2075008E>:
_ZN91_$LT$mylib..mynewt..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4ed295c1d2075008E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:981
#[repr(C)]
pub struct os_sanity_check__bindgen_ty_1 {
    pub sle_next: *mut os_sanity_check,
}
impl Default for os_sanity_check__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:982
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h6c97548100b53c02E>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN91_$LT$mylib..mynewt..os..os_sanity_check__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h4ed295c1d2075008E+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:983
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$mylib..mynewt..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h3066a52d65ff2ba3E:

00000000 <_ZN77_$LT$mylib..mynewt..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h3066a52d65ff2ba3E>:
_ZN77_$LT$mylib..mynewt..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h3066a52d65ff2ba3E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:986
}
impl Default for os_sanity_check {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:987
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17hdab47f1c2f229790E>
   c:	e7ff      	b.n	e <_ZN77_$LT$mylib..mynewt..os..os_sanity_check$u20$as$u20$core..default..Default$GT$7default17h3066a52d65ff2ba3E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:988
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN87_$LT$mylib..mynewt..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbbd7e1dbafd5e832E:

00000000 <_ZN87_$LT$mylib..mynewt..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbbd7e1dbafd5e832E>:
_ZN87_$LT$mylib..mynewt..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbbd7e1dbafd5e832E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1017
#[repr(C)]
pub struct os_task_obj__bindgen_ty_1 {
    pub slh_first: *mut os_task,
}
impl Default for os_task_obj__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1018
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h79f6a622198a28bbE>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN87_$LT$mylib..mynewt..os..os_task_obj__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17hbbd7e1dbafd5e832E+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1019
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$mylib..mynewt..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17h67b00553140338f7E:

00000000 <_ZN73_$LT$mylib..mynewt..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17h67b00553140338f7E>:
_ZN73_$LT$mylib..mynewt..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17h67b00553140338f7E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1022
}
impl Default for os_task_obj {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1023
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17hb6404f5abcb541feE>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN73_$LT$mylib..mynewt..os..os_task_obj$u20$as$u20$core..default..Default$GT$7default17h67b00553140338f7E+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1024
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3ae116785e4dd12E:

00000000 <_ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3ae116785e4dd12E>:
_ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3ae116785e4dd12E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1059
#[repr(C)]
pub struct os_task__bindgen_ty_1 {
    pub stqe_next: *mut os_task,
}
impl Default for os_task__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1060
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17hd940eb44d903adefE>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17ha3ae116785e4dd12E+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1061
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17he2c896c1c865c9eeE:

00000000 <_ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17he2c896c1c865c9eeE>:
_ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17he2c896c1c865c9eeE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1069
pub struct os_task__bindgen_ty_2 {
    pub tqe_next: *mut os_task,
    pub tqe_prev: *mut *mut os_task,
}
impl Default for os_task__bindgen_ty_2 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1070
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h64045bbfaa0998f4E>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <_ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_2$u20$as$u20$core..default..Default$GT$7default17he2c896c1c865c9eeE+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1071
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17heda70455ac32de4bE:

00000000 <_ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17heda70455ac32de4bE>:
_ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17heda70455ac32de4bE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1078
#[repr(C)]
pub struct os_task__bindgen_ty_3 {
    pub sle_next: *mut os_task,
}
impl Default for os_task__bindgen_ty_3 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1079
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h5935ad08c7a7043bE>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN83_$LT$mylib..mynewt..os..os_task__bindgen_ty_3$u20$as$u20$core..default..Default$GT$7default17heda70455ac32de4bE+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1080
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN69_$LT$mylib..mynewt..os..os_task$u20$as$u20$core..default..Default$GT$7default17h155d954fefd7a04cE:

00000000 <_ZN69_$LT$mylib..mynewt..os..os_task$u20$as$u20$core..default..Default$GT$7default17h155d954fefd7a04cE>:
_ZN69_$LT$mylib..mynewt..os..os_task$u20$as$u20$core..default..Default$GT$7default17h155d954fefd7a04cE():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1083
}
impl Default for os_task {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1084
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h7bfc2859ca9f5340E>
   c:	e7ff      	b.n	e <_ZN69_$LT$mylib..mynewt..os..os_task$u20$as$u20$core..default..Default$GT$7default17h155d954fefd7a04cE+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1085
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN76_$LT$mylib..mynewt..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h37658d8c0de15ca5E:

00000000 <_ZN76_$LT$mylib..mynewt..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h37658d8c0de15ca5E>:
_ZN76_$LT$mylib..mynewt..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h37658d8c0de15ca5E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1093
pub struct os_task_stailq {
    pub stqh_first: *mut os_task,
    pub stqh_last: *mut *mut os_task,
}
impl Default for os_task_stailq {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1094
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h2c5a9e6369ada9ebE>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <_ZN76_$LT$mylib..mynewt..os..os_task_stailq$u20$as$u20$core..default..Default$GT$7default17h37658d8c0de15ca5E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1095
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$mylib..mynewt..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h469cdf5fe49f14c4E:

00000000 <_ZN74_$LT$mylib..mynewt..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h469cdf5fe49f14c4E>:
_ZN74_$LT$mylib..mynewt..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h469cdf5fe49f14c4E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1138
pub struct os_task_list {
    pub tqh_first: *mut os_task,
    pub tqh_last: *mut *mut os_task,
}
impl Default for os_task_list {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1139
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h5ce3b1a147c0b31cE>
   8:	9001      	str	r0, [sp, #4]
   a:	9100      	str	r1, [sp, #0]
   c:	e7ff      	b.n	e <_ZN74_$LT$mylib..mynewt..os..os_task_list$u20$as$u20$core..default..Default$GT$7default17h469cdf5fe49f14c4E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1140
    }
   e:	9801      	ldr	r0, [sp, #4]
  10:	9900      	ldr	r1, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN82_$LT$mylib..mynewt..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h79df8c47d06ea967E:

00000000 <_ZN82_$LT$mylib..mynewt..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h79df8c47d06ea967E>:
_ZN82_$LT$mylib..mynewt..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h79df8c47d06ea967E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1189
#[repr(C)]
pub struct os_sem__bindgen_ty_1 {
    pub slh_first: *mut os_task,
}
impl Default for os_sem__bindgen_ty_1 {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1190
        unsafe { ::core::mem::zeroed() }
   4:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h8dbad459a4b2071aE>
   8:	9001      	str	r0, [sp, #4]
   a:	9801      	ldr	r0, [sp, #4]
   c:	9000      	str	r0, [sp, #0]
   e:	e7ff      	b.n	10 <_ZN82_$LT$mylib..mynewt..os..os_sem__bindgen_ty_1$u20$as$u20$core..default..Default$GT$7default17h79df8c47d06ea967E+0x10>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1191
    }
  10:	9800      	ldr	r0, [sp, #0]
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN68_$LT$mylib..mynewt..os..os_sem$u20$as$u20$core..default..Default$GT$7default17heb40b96bce90a330E:

00000000 <_ZN68_$LT$mylib..mynewt..os..os_sem$u20$as$u20$core..default..Default$GT$7default17heb40b96bce90a330E>:
_ZN68_$LT$mylib..mynewt..os..os_sem$u20$as$u20$core..default..Default$GT$7default17heb40b96bce90a330E():
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1194
}
impl Default for os_sem {
    fn default() -> Self {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	4601      	mov	r1, r0
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1195
        unsafe { ::core::mem::zeroed() }
   6:	9101      	str	r1, [sp, #4]
   8:	f7ff fffe 	bl	0 <_ZN4core3mem6zeroed17h2fcb95fac63f0f37E>
   c:	e7ff      	b.n	e <_ZN68_$LT$mylib..mynewt..os..os_sem$u20$as$u20$core..default..Default$GT$7default17heb40b96bce90a330E+0xe>
/mnt/c/stm32bluepill-mynewt-sensor/src/mynewt/os.rs:1196
    }
   e:	b002      	add	sp, #8
  10:	bd80      	pop	{r7, pc}

mylib-ac95891f38e7979c.gf4ix36rm4u0qfa.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 gf4ix36rm4u0qfa
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
0000007e l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000090 l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000b0 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
000000c9 l       .debug_str	00000000 
000000cf l       .debug_str	00000000 
000000d2 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000193 l       .debug_str	00000000 
00000199 l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
0000026b l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
0000029e l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
00000321 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
00000376 l       .debug_str	00000000 
0000037c l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
0000038c l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
0000039e l       .debug_str	00000000 
000003f9 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
00000457 l       .debug_str	00000000 
000004b3 l       .debug_str	00000000 
000004b9 l       .debug_str	00000000 
0000050d l       .debug_str	00000000 
00000569 l       .debug_str	00000000 
0000056f l       .debug_str	00000000 
00000573 l       .debug_str	00000000 
000005c7 l       .debug_str	00000000 
00000623 l       .debug_str	00000000 
00000627 l       .debug_str	00000000 
0000068d l       .debug_str	00000000 
000006fb l       .debug_str	00000000 
000006ff l       .debug_str	00000000 
0000070c l       .debug_str	00000000 
00000720 l       .debug_str	00000000 
00000752 l       .debug_str	00000000 
000007a5 l       .debug_str	00000000 
000007ed l       .debug_str	00000000 
00000845 l       .debug_str	00000000 
00000849 l       .debug_str	00000000 
0000084f l       .debug_str	00000000 
000008ab l       .debug_str	00000000 
000008b0 l       .debug_str	00000000 
00000902 l       .debug_str	00000000 
0000095c l       .debug_str	00000000 
00000969 l       .debug_str	00000000 
00000996 l       .debug_str	00000000 
0000099b l       .debug_str	00000000 
000009be l       .debug_str	00000000 
000009c8 l       .debug_str	00000000 
00000a1c l       .debug_str	00000000 
00000a64 l       .debug_str	00000000 
00000abd l       .debug_str	00000000 
00000b24 l       .debug_str	00000000 
00000b32 l       .debug_str	00000000 
00000b46 l       .debug_str	00000000 
00000b78 l       .debug_str	00000000 
00000bd7 l       .debug_str	00000000 
00000c1f l       .debug_str	00000000 
00000c83 l       .debug_str	00000000 
00000ccb l       .debug_str	00000000 
00000d36 l       .debug_str	00000000 
00000d7e l       .debug_str	00000000 
00000d87 l       .debug_str	00000000 
00000dcf l       .debug_str	00000000 
00000dde l       .debug_str	00000000 
00000e26 l       .debug_str	00000000 
00000e7f l       .debug_str	00000000 
00000ec7 l       .debug_str	00000000 
00000f20 l       .debug_str	00000000 
00000f68 l       .debug_str	00000000 
00000fc1 l       .debug_str	00000000 
00001009 l       .debug_str	00000000 
00001060 l       .debug_str	00000000 
00001063 l       .debug_str	00000000 
000010ad l       .debug_str	00000000 
000010b6 l       .debug_str	00000000 
000010bb l       .debug_str	00000000 
000010ec l       .debug_str	00000000 
000010f6 l       .debug_str	00000000 
000010fa l       .debug_str	00000000 
0000112b l       .debug_str	00000000 
00001134 l       .debug_str	00000000 
00001139 l       .debug_str	00000000 
0000116a l       .debug_str	00000000 
00001174 l       .debug_str	00000000 
000011a5 l       .debug_str	00000000 
000011ae l       .debug_str	00000000 
000011b9 l       .debug_str	00000000 
000011ea l       .debug_str	00000000 
000011fa l       .debug_str	00000000 
0000124c l       .debug_str	00000000 
00001254 l       .debug_str	00000000 
000012a8 l       .debug_str	00000000 
000012fc l       .debug_str	00000000 
00001304 l       .debug_str	00000000 
00001309 l       .debug_str	00000000 
0000130e l       .debug_str	00000000 
00001314 l       .debug_str	00000000 
00001316 l       .debug_str	00000000 
0000136a l       .debug_str	00000000 
000013bf l       .debug_str	00000000 
00001414 l       .debug_str	00000000 
0000146a l       .debug_str	00000000 
000014ca l       .debug_str	00000000 
0000152b l       .debug_str	00000000 
00001592 l       .debug_str	00000000 
000015fa l       .debug_str	00000000 
00001600 l       .debug_str	00000000 
0000160c l       .debug_str	00000000 
00001661 l       .debug_str	00000000 
000016b7 l       .debug_str	00000000 
0000170c l       .debug_str	00000000 
00001762 l       .debug_str	00000000 
000017b7 l       .debug_str	00000000 
0000180d l       .debug_str	00000000 
00001860 l       .debug_str	00000000 
000018b4 l       .debug_str	00000000 
000018ba l       .debug_str	00000000 
000018bc l       .debug_str	00000000 
0000190f l       .debug_str	00000000 
00001914 l       .debug_str	00000000 
00001966 l       .debug_str	00000000 
000019b9 l       .debug_str	00000000 
00001a0b l       .debug_str	00000000 
00001a64 l       .debug_str	00000000 
00001a6e l       .debug_str	00000000 
00001a78 l       .debug_str	00000000 
00001a7c l       .debug_str	00000000 
00001a86 l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c004dc6f6942d42E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c004dc6f6942d42E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cdca961d1c557e8E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cdca961d1c557e8E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ae6f5912530d6ebE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ae6f5912530d6ebE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c003adaa463cb29E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c003adaa463cb29E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5fbde9a5b4654be1E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5fbde9a5b4654be1E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54cd33c0767134E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54cd33c0767134E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7c3bfec75bb04cE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7c3bfec75bb04cE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ba8836aca212f1E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ba8836aca212f1E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7cc7f97b20a39a7fE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7cc7f97b20a39a7fE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdb644f2e036f0feE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdb644f2e036f0feE
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4db4b6915aedee5E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4db4b6915aedee5E
00000000 l    d  .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h3783dcd2d2b56f30E	00000000 .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h3783dcd2d2b56f30E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE	00000000 .text._ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E	00000000 .text._ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE	00000000 .text._ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E	00000000 .text._ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E	00000000 .text._ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E
00000000 l    d  .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f0ecbf1b43940b8E	00000000 .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f0ecbf1b43940b8E
00000000 l    d  .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE	00000000 .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE
00000000 l    d  .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E	00000000 .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c004dc6f6942d42E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c004dc6f6942d42E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cdca961d1c557e8E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cdca961d1c557e8E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ae6f5912530d6ebE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ae6f5912530d6ebE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c003adaa463cb29E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c003adaa463cb29E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5fbde9a5b4654be1E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5fbde9a5b4654be1E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54cd33c0767134E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54cd33c0767134E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7c3bfec75bb04cE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7c3bfec75bb04cE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ba8836aca212f1E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ba8836aca212f1E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7cc7f97b20a39a7fE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7cc7f97b20a39a7fE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdb644f2e036f0feE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdb644f2e036f0feE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4db4b6915aedee5E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4db4b6915aedee5E
00000000         *UND*	00000000 _ZN42_$LT$str$u20$as$u20$core..fmt..Display$GT$3fmt17h3a34938e29ce59dcE
00000000 g     F .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h3783dcd2d2b56f30E	00000034 _ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h3783dcd2d2b56f30E
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE	00000032 _ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E	00000032 _ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE	00000032 _ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E	00000032 _ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E	00000032 _ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9alternate17hd09f58cee14df2eeE
00000000         *UND*	00000000 _ZN4core3mem7size_of17h033cda7c0b223844E
00000000         *UND*	00000000 _ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h3fb1f20cb1dcac52E
00000000         *UND*	00000000 _ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h4edbc5696d0c317fE
00000000         *UND*	00000000 _ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h53893f4e0b3086caE
00000000         *UND*	00000000 _ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hc81a0f1b3a058ef8E
00000000         *UND*	00000000 _ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17ha083e96f88eede30E
00000000         *UND*	00000000 _ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hbf397bd6bbf1ae14E
00000000         *UND*	00000000 _ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hfe0812769f629b28E
00000000         *UND*	00000000 _ZN4core3ptr141_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$C$$u20$D$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h638559f450adb14aE
00000000 g     F .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f0ecbf1b43940b8E	00000026 _ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f0ecbf1b43940b8E
00000000 g     F .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE	000000a2 _ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE
00000000 g     F .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E	000000a2 _ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c004dc6f6942d42E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c004dc6f6942d42E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c004dc6f6942d42E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h85fea0f7ac7209d6E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c004dc6f6942d42E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cdca961d1c557e8E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cdca961d1c557e8E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cdca961d1c557e8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h4edbc5696d0c317fE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cdca961d1c557e8E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ae6f5912530d6ebE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ae6f5912530d6ebE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ae6f5912530d6ebE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hfe0812769f629b28E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ae6f5912530d6ebE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c003adaa463cb29E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c003adaa463cb29E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c003adaa463cb29E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hbf397bd6bbf1ae14E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c003adaa463cb29E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5fbde9a5b4654be1E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5fbde9a5b4654be1E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5fbde9a5b4654be1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr141_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$C$$u20$D$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h638559f450adb14aE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5fbde9a5b4654be1E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54cd33c0767134E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54cd33c0767134E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54cd33c0767134E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17hbbb46498fb3ead3eE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54cd33c0767134E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7c3bfec75bb04cE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7c3bfec75bb04cE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7c3bfec75bb04cE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7c3bfec75bb04cE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e7c3bfec75bb04cE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ba8836aca212f1E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ba8836aca212f1E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ba8836aca212f1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17hc81a0f1b3a058ef8E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h76ba8836aca212f1E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7cc7f97b20a39a7fE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7cc7f97b20a39a7fE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7cc7f97b20a39a7fE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h3fb1f20cb1dcac52E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7cc7f97b20a39a7fE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdb644f2e036f0feE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdb644f2e036f0feE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdb644f2e036f0feE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr123_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$RP$$u20$.$GT$$u20$Ret$GT$3fmt17h53893f4e0b3086caE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcdb644f2e036f0feE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4db4b6915aedee5E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4db4b6915aedee5E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4db4b6915aedee5E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr132_$LT$impl$u20$core..fmt..Debug$u20$for$u20$unsafe$u20$extern$u20$$u22$C$u22$$u20$fn$LP$A$C$$u20$B$C$$u20$C$RP$$u20$.$GT$$u20$Ret$GT$3fmt17ha083e96f88eede30E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4db4b6915aedee5E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h3783dcd2d2b56f30E:

00000000 <_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h3783dcd2d2b56f30E>:
_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h3783dcd2d2b56f30E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6801      	ldr	r1, [r0, #0]
  10:	6840      	ldr	r0, [r0, #4]
  12:	f8dd c014 	ldr.w	ip, [sp, #20]
  16:	9003      	str	r0, [sp, #12]
  18:	4608      	mov	r0, r1
  1a:	9903      	ldr	r1, [sp, #12]
  1c:	9202      	str	r2, [sp, #8]
  1e:	4662      	mov	r2, ip
  20:	9301      	str	r3, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN42_$LT$str$u20$as$u20$core..fmt..Display$GT$3fmt17h3a34938e29ce59dcE>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h3783dcd2d2b56f30E+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE:

00000000 <_ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE>:
_ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h05d4954a4919dcdbE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E:

00000000 <_ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E>:
_ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h17eece399e82c5f4E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE:

00000000 <_ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE>:
_ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h26e8f734fca6286bE+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E:

00000000 <_ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E>:
_ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h47ed94b94e242b01E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E:

00000000 <_ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E>:
_ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E+0x18>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h99468556cb7f6d86E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f0ecbf1b43940b8E:

00000000 <_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f0ecbf1b43940b8E>:
_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f0ecbf1b43940b8E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2058
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f0ecbf1b43940b8E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN52_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f0ecbf1b43940b8E+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	f000 0001 	and.w	r0, r0, #1
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE:

00000000 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE>:
_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2007
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2008
   c:	9806      	ldr	r0, [sp, #24]
   e:	6881      	ldr	r1, [r0, #8]
  10:	68c0      	ldr	r0, [r0, #12]
  12:	9107      	str	r1, [sp, #28]
  14:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2009
  16:	9806      	ldr	r0, [sp, #24]
  18:	6800      	ldr	r0, [r0, #0]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2015
  1c:	9806      	ldr	r0, [sp, #24]
  1e:	9204      	str	r2, [sp, #16]
  20:	9303      	str	r3, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9alternate17hd09f58cee14df2eeE>
  26:	9002      	str	r0, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE+0x2a>
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	07c1      	lsls	r1, r0, #31
  2e:	2900      	cmp	r1, #0
  30:	d01c      	beq.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE+0x6c>
  32:	e7ff      	b.n	34 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2016
  34:	9806      	ldr	r0, [sp, #24]
  36:	6801      	ldr	r1, [r0, #0]
  38:	f041 0108 	orr.w	r1, r1, #8
  3c:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  3e:	9806      	ldr	r0, [sp, #24]
  40:	6880      	ldr	r0, [r0, #8]
  42:	2800      	cmp	r0, #0
  44:	d112      	bne.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE+0x6c>
  46:	e7ff      	b.n	48 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2019
  48:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h033cda7c0b223844E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE+0x50>
  50:	9801      	ldr	r0, [sp, #4]
  52:	00c1      	lsls	r1, r0, #3
  54:	9100      	str	r1, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE+0x58>
  58:	2002      	movs	r0, #2
  5a:	9900      	ldr	r1, [sp, #0]
  5c:	eb00 0091 	add.w	r0, r0, r1, lsr #2
  60:	9a06      	ldr	r2, [sp, #24]
  62:	60d0      	str	r0, [r2, #12]
  64:	9806      	ldr	r0, [sp, #24]
  66:	2201      	movs	r2, #1
  68:	6082      	str	r2, [r0, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  6a:	e7ff      	b.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2022
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	6801      	ldr	r1, [r0, #0]
  70:	f041 0104 	orr.w	r1, r1, #4
  74:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2024
  76:	9805      	ldr	r0, [sp, #20]
  78:	6800      	ldr	r0, [r0, #0]
  7a:	900b      	str	r0, [sp, #44]	; 0x2c
  7c:	9906      	ldr	r1, [sp, #24]
  7e:	a80b      	add	r0, sp, #44	; 0x2c
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE>
  84:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
  88:	e7ff      	b.n	8a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hd2a13db4f57a64adE+0x8a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2026
  8a:	9807      	ldr	r0, [sp, #28]
  8c:	9908      	ldr	r1, [sp, #32]
  8e:	9a06      	ldr	r2, [sp, #24]
  90:	6090      	str	r0, [r2, #8]
  92:	60d1      	str	r1, [r2, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2027
  94:	9809      	ldr	r0, [sp, #36]	; 0x24
  96:	9906      	ldr	r1, [sp, #24]
  98:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2029
  9a:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2030
  9e:	b00c      	add	sp, #48	; 0x30
  a0:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E:

00000000 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E>:
_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2007
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2008
   c:	9806      	ldr	r0, [sp, #24]
   e:	6881      	ldr	r1, [r0, #8]
  10:	68c0      	ldr	r0, [r0, #12]
  12:	9107      	str	r1, [sp, #28]
  14:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2009
  16:	9806      	ldr	r0, [sp, #24]
  18:	6800      	ldr	r0, [r0, #0]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2015
  1c:	9806      	ldr	r0, [sp, #24]
  1e:	9204      	str	r2, [sp, #16]
  20:	9303      	str	r3, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9alternate17hd09f58cee14df2eeE>
  26:	9002      	str	r0, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E+0x2a>
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	07c1      	lsls	r1, r0, #31
  2e:	2900      	cmp	r1, #0
  30:	d01c      	beq.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E+0x6c>
  32:	e7ff      	b.n	34 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2016
  34:	9806      	ldr	r0, [sp, #24]
  36:	6801      	ldr	r1, [r0, #0]
  38:	f041 0108 	orr.w	r1, r1, #8
  3c:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  3e:	9806      	ldr	r0, [sp, #24]
  40:	6880      	ldr	r0, [r0, #8]
  42:	2800      	cmp	r0, #0
  44:	d112      	bne.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E+0x6c>
  46:	e7ff      	b.n	48 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2019
  48:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h033cda7c0b223844E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E+0x50>
  50:	9801      	ldr	r0, [sp, #4]
  52:	00c1      	lsls	r1, r0, #3
  54:	9100      	str	r1, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E+0x58>
  58:	2002      	movs	r0, #2
  5a:	9900      	ldr	r1, [sp, #0]
  5c:	eb00 0091 	add.w	r0, r0, r1, lsr #2
  60:	9a06      	ldr	r2, [sp, #24]
  62:	60d0      	str	r0, [r2, #12]
  64:	9806      	ldr	r0, [sp, #24]
  66:	2201      	movs	r2, #1
  68:	6082      	str	r2, [r0, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  6a:	e7ff      	b.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2022
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	6801      	ldr	r1, [r0, #0]
  70:	f041 0104 	orr.w	r1, r1, #4
  74:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2024
  76:	9805      	ldr	r0, [sp, #20]
  78:	6800      	ldr	r0, [r0, #0]
  7a:	900b      	str	r0, [sp, #44]	; 0x2c
  7c:	9906      	ldr	r1, [sp, #24]
  7e:	a80b      	add	r0, sp, #44	; 0x2c
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE>
  84:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
  88:	e7ff      	b.n	8a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17he4f54e4c19abbcc9E+0x8a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2026
  8a:	9807      	ldr	r0, [sp, #28]
  8c:	9908      	ldr	r1, [sp, #32]
  8e:	9a06      	ldr	r2, [sp, #24]
  90:	6090      	str	r0, [r2, #8]
  92:	60d1      	str	r1, [r2, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2027
  94:	9809      	ldr	r0, [sp, #36]	; 0x24
  96:	9906      	ldr	r1, [sp, #24]
  98:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2029
  9a:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2030
  9e:	b00c      	add	sp, #48	; 0x30
  a0:	bd80      	pop	{r7, pc}

mylib-ac95891f38e7979c.qtt5z7aexjho3ih.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 qtt5z7aexjho3ih
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
0000004c l       .debug_str	00000000 
0000006f l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
0000007b l       .debug_str	00000000 
0000007e l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000085 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000090 l       .debug_str	00000000 
0000009b l       .debug_str	00000000 
000000a6 l       .debug_str	00000000 
000000ad l       .debug_str	00000000 
000000b1 l       .debug_str	00000000 
000000b4 l       .debug_str	00000000 
000000b7 l       .debug_str	00000000 
000000bc l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
000000c9 l       .debug_str	00000000 
000000d1 l       .debug_str	00000000 
000000db l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000273 l       .debug_str	00000000 
0000028b l       .debug_str	00000000 
000002a4 l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002ac l       .debug_str	00000000 
000002b0 l       .debug_str	00000000 
000002b5 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002c0 l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
000002e1 l       .debug_str	00000000 
000002ef l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
00000305 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000314 l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
00000334 l       .debug_str	00000000 
0000033f l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
00000350 l       .debug_str	00000000 
00000356 l       .debug_str	00000000 
0000035c l       .debug_str	00000000 
0000035f l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000375 l       .debug_str	00000000 
00000379 l       .debug_str	00000000 
00000382 l       .debug_str	00000000 
0000038e l       .debug_str	00000000 
000003a7 l       .debug_str	00000000 
000003ac l       .debug_str	00000000 
000003bd l       .debug_str	00000000 
000003c7 l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000430 l       .debug_str	00000000 
0000044d l       .debug_str	00000000 
00000451 l       .debug_str	00000000 
00000459 l       .debug_str	00000000 
00000470 l       .debug_str	00000000 
00000494 l       .debug_str	00000000 
000004b0 l       .debug_str	00000000 
000004b5 l       .debug_str	00000000 
000004be l       .debug_str	00000000 
000004c5 l       .debug_str	00000000 
000004de l       .debug_str	00000000 
000004e8 l       .debug_str	00000000 
00000502 l       .debug_str	00000000 
0000051b l       .debug_str	00000000 
00000535 l       .debug_str	00000000 
0000053f l       .debug_str	00000000 
00000549 l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0d5056315a9ef1E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0d5056315a9ef1E
00000000 l    d  .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6fad86a2695427eE	00000000 .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6fad86a2695427eE
00000000 l    d  .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hb121d45b1b1c1ac1E	00000000 .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hb121d45b1b1c1ac1E
00000000 l    d  .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E	00000000 .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0d5056315a9ef1E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0d5056315a9ef1E
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9alternate17hd09f58cee14df2eeE
00000000         *UND*	00000000 _ZN4core3mem7size_of17h033cda7c0b223844E
00000000 g     F .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6fad86a2695427eE	00000026 _ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6fad86a2695427eE
00000000 g     F .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hb121d45b1b1c1ac1E	0000002c _ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hb121d45b1b1c1ac1E
00000000 g     F .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E	000000a2 _ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0d5056315a9ef1E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0d5056315a9ef1E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0d5056315a9ef1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0d5056315a9ef1E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0d5056315a9ef1E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6fad86a2695427eE:

00000000 <_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6fad86a2695427eE>:
_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6fad86a2695427eE():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2062
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6fad86a2695427eE>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN50_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he6fad86a2695427eE+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	f000 0001 	and.w	r0, r0, #1
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hb121d45b1b1c1ac1E:

00000000 <_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hb121d45b1b1c1ac1E>:
_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hb121d45b1b1c1ac1E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2035
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2036
   c:	9803      	ldr	r0, [sp, #12]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9005      	str	r0, [sp, #20]
  12:	9904      	ldr	r1, [sp, #16]
  14:	a805      	add	r0, sp, #20
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	f7ff fffe 	bl	0 <_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hb121d45b1b1c1ac1E>
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN52_$LT$$BP$mut$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17hb121d45b1b1c1ac1E+0x22>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2037
  22:	9800      	ldr	r0, [sp, #0]
  24:	f000 0001 	and.w	r0, r0, #1
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E:

00000000 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E>:
_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E():
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2007
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2008
   c:	9806      	ldr	r0, [sp, #24]
   e:	6881      	ldr	r1, [r0, #8]
  10:	68c0      	ldr	r0, [r0, #12]
  12:	9107      	str	r1, [sp, #28]
  14:	9008      	str	r0, [sp, #32]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2009
  16:	9806      	ldr	r0, [sp, #24]
  18:	6800      	ldr	r0, [r0, #0]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2015
  1c:	9806      	ldr	r0, [sp, #24]
  1e:	9204      	str	r2, [sp, #16]
  20:	9303      	str	r3, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9alternate17hd09f58cee14df2eeE>
  26:	9002      	str	r0, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E+0x2a>
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	07c1      	lsls	r1, r0, #31
  2e:	2900      	cmp	r1, #0
  30:	d01c      	beq.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E+0x6c>
  32:	e7ff      	b.n	34 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E+0x34>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2016
  34:	9806      	ldr	r0, [sp, #24]
  36:	6801      	ldr	r1, [r0, #0]
  38:	f041 0108 	orr.w	r1, r1, #8
  3c:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  3e:	9806      	ldr	r0, [sp, #24]
  40:	6880      	ldr	r0, [r0, #8]
  42:	2800      	cmp	r0, #0
  44:	d112      	bne.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E+0x6c>
  46:	e7ff      	b.n	48 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E+0x48>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2019
  48:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h033cda7c0b223844E>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E+0x50>
  50:	9801      	ldr	r0, [sp, #4]
  52:	00c1      	lsls	r1, r0, #3
  54:	9100      	str	r1, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E+0x58>
  58:	2002      	movs	r0, #2
  5a:	9900      	ldr	r1, [sp, #0]
  5c:	eb00 0091 	add.w	r0, r0, r1, lsr #2
  60:	9a06      	ldr	r2, [sp, #24]
  62:	60d0      	str	r0, [r2, #12]
  64:	9806      	ldr	r0, [sp, #24]
  66:	2201      	movs	r2, #1
  68:	6082      	str	r2, [r0, #8]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2018
  6a:	e7ff      	b.n	6c <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E+0x6c>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2022
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	6801      	ldr	r1, [r0, #0]
  70:	f041 0104 	orr.w	r1, r1, #4
  74:	6001      	str	r1, [r0, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2024
  76:	9805      	ldr	r0, [sp, #20]
  78:	6800      	ldr	r0, [r0, #0]
  7a:	900b      	str	r0, [sp, #44]	; 0x2c
  7c:	9906      	ldr	r1, [sp, #24]
  7e:	a80b      	add	r0, sp, #44	; 0x2c
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17h562f60f4fbcc2e1dE>
  84:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
  88:	e7ff      	b.n	8a <_ZN54_$LT$$BP$const$u20$T$u20$as$u20$core..fmt..Pointer$GT$3fmt17h2a0c6005f019d940E+0x8a>
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2026
  8a:	9807      	ldr	r0, [sp, #28]
  8c:	9908      	ldr	r1, [sp, #32]
  8e:	9a06      	ldr	r2, [sp, #24]
  90:	6090      	str	r0, [r2, #8]
  92:	60d1      	str	r1, [r2, #12]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2027
  94:	9809      	ldr	r0, [sp, #36]	; 0x24
  96:	9906      	ldr	r1, [sp, #24]
  98:	6008      	str	r0, [r1, #0]
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2029
  9a:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
/rustc/50a0defd5a93523067ef239936cc2e0755220904/src/libcore/fmt/mod.rs:2030
  9e:	b00c      	add	sp, #48	; 0x30
  a0:	bd80      	pop	{r7, pc}

stable_deref_trait-9b7a129081d17762.stable_deref_trait.cnw51tu7-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 stable_deref_trait.cnw51tu7-cgu.0



typenum-e98adbae55d39656.typenum.b3ld9jf0-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.b3ld9jf0-cgu.0
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
00000000 l    d  .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417hef21a6ade1a90586E	00000000 .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417hef21a6ade1a90586E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417hef21a6ade1a90586E	0000000c _ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417hef21a6ade1a90586E



Disassembly of section .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417hef21a6ade1a90586E:

00000000 <_ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417hef21a6ade1a90586E>:
_ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417hef21a6ade1a90586E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/private.rs:114
pub trait InvertedUnsigned {
    fn to_u64() -> u64;
}

impl InvertedUnsigned for InvertedUTerm {
    fn to_u64() -> u64 {
   0:	b081      	sub	sp, #4
   2:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/private.rs:116
        0
    }
   4:	9000      	str	r0, [sp, #0]
   6:	9900      	ldr	r1, [sp, #0]
   8:	b001      	add	sp, #4
   a:	4770      	bx	lr

typenum-e98adbae55d39656.typenum.b3ld9jf0-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.b3ld9jf0-cgu.1
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
000001df l       .debug_str	00000000 
00000230 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
0000023d l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
0000025b l       .debug_str	00000000 
00000260 l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
0000026b l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
00000285 l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
0000029c l       .debug_str	00000000 
000002a6 l       .debug_str	00000000 
000002aa l       .debug_str	00000000 
000002b2 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002c1 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002e1 l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
00000309 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
0000032f l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
00000354 l       .debug_str	00000000 
00000359 l       .debug_str	00000000 
0000036a l       .debug_str	00000000 
00000374 l       .debug_str	00000000 
000003d2 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000441 l       .debug_str	00000000 
0000045d l       .debug_str	00000000 
00000462 l       .debug_str	00000000 
0000046b l       .debug_str	00000000 
00000472 l       .debug_str	00000000 
0000048b l       .debug_str	00000000 
00000495 l       .debug_str	00000000 
000004af l       .debug_str	00000000 
000004c3 l       .debug_str	00000000 
000004cc l       .debug_str	00000000 
000004d3 l       .debug_str	00000000 
000004de l       .debug_str	00000000 
000004e3 l       .debug_str	00000000 
000004ee l       .debug_str	00000000 
000004f3 l       .debug_str	00000000 
00000502 l       .debug_str	00000000 
00000508 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.d34325097c14c2b674c1b011dadb9ab2.0	00000007 .Lanon.d34325097c14c2b674c1b011dadb9ab2.0
00000000 l     O .rodata.cst4	00000004 .Lanon.d34325097c14c2b674c1b011dadb9ab2.1
00000000 l     O .rodata..Lanon.d34325097c14c2b674c1b011dadb9ab2.2	00000005 .Lanon.d34325097c14c2b674c1b011dadb9ab2.2
00000000 l    d  .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f6ccc974e19931E	00000000 .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f6ccc974e19931E
00000000 l    d  .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h45de5084aa6ebc43E	00000000 .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h45de5084aa6ebc43E
00000000 l    d  .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h094bb9767856f938E	00000000 .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h094bb9767856f938E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h45de5084aa6ebc43E	00000048 _ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h45de5084aa6ebc43E
00000000 g     F .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h094bb9767856f938E	00000048 _ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h094bb9767856f938E
00000000 g     F .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f6ccc974e19931E	00000048 _ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f6ccc974e19931E



Disassembly of section .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f6ccc974e19931E:

00000000 <_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f6ccc974e19931E>:
_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f6ccc974e19931E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:84
pub use int::{NInt, PInt};
pub use array::{ATerm, TArr};

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Greater`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e07 	mov.w	lr, #7
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f6ccc974e19931E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h07f6ccc974e19931E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h45de5084aa6ebc43E:

00000000 <_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h45de5084aa6ebc43E>:
_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h45de5084aa6ebc43E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:89
pub struct Greater;

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Less`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e04 	mov.w	lr, #4
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h45de5084aa6ebc43E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h45de5084aa6ebc43E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h094bb9767856f938E:

00000000 <_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h094bb9767856f938E>:
_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h094bb9767856f938E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:94
pub struct Less;

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Equal`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h094bb9767856f938E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h094bb9767856f938E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-e98adbae55d39656.typenum.b3ld9jf0-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.b3ld9jf0-cgu.2
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
00000187 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
000002c1 l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
00000339 l       .debug_str	00000000 
0000033d l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
000004cc l       .debug_str	00000000 
00000528 l       .debug_str	00000000 
0000059a l       .debug_str	00000000 
0000059e l       .debug_str	00000000 
00000610 l       .debug_str	00000000 
00000682 l       .debug_str	00000000 
00000686 l       .debug_str	00000000 
000006f8 l       .debug_str	00000000 
0000076c l       .debug_str	00000000 
00000770 l       .debug_str	00000000 
000007e4 l       .debug_str	00000000 
0000083b l       .debug_str	00000000 
00000840 l       .debug_str	00000000 
00000856 l       .debug_str	00000000 
00000859 l       .debug_str	00000000 
0000085b l       .debug_str	00000000 
00000861 l       .debug_str	00000000 
00000865 l       .debug_str	00000000 
0000086a l       .debug_str	00000000 
0000086f l       .debug_str	00000000 
00000875 l       .debug_str	00000000 
0000087b l       .debug_str	00000000 
00000882 l       .debug_str	00000000 
00000887 l       .debug_str	00000000 
0000088d l       .debug_str	00000000 
00000892 l       .debug_str	00000000 
000008a0 l       .debug_str	00000000 
000008aa l       .debug_str	00000000 
000008ae l       .debug_str	00000000 
000008b6 l       .debug_str	00000000 
000008be l       .debug_str	00000000 
000008c5 l       .debug_str	00000000 
000008d9 l       .debug_str	00000000 
000008e5 l       .debug_str	00000000 
000008f0 l       .debug_str	00000000 
000008f7 l       .debug_str	00000000 
000008fd l       .debug_str	00000000 
00000901 l       .debug_str	00000000 
00000907 l       .debug_str	00000000 
0000090d l       .debug_str	00000000 
00000910 l       .debug_str	00000000 
0000091f l       .debug_str	00000000 
00000923 l       .debug_str	00000000 
0000092c l       .debug_str	00000000 
00000938 l       .debug_str	00000000 
00000951 l       .debug_str	00000000 
00000956 l       .debug_str	00000000 
00000967 l       .debug_str	00000000 
00000971 l       .debug_str	00000000 
000009cf l       .debug_str	00000000 
000009da l       .debug_str	00000000 
000009f7 l       .debug_str	00000000 
000009fb l       .debug_str	00000000 
00000a12 l       .debug_str	00000000 
00000a36 l       .debug_str	00000000 
00000a52 l       .debug_str	00000000 
00000a57 l       .debug_str	00000000 
00000a60 l       .debug_str	00000000 
00000a67 l       .debug_str	00000000 
00000a80 l       .debug_str	00000000 
00000a8a l       .debug_str	00000000 
00000aa4 l       .debug_str	00000000 
00000ab8 l       .debug_str	00000000 
00000ac1 l       .debug_str	00000000 
00000ac8 l       .debug_str	00000000 
00000ad3 l       .debug_str	00000000 
00000ad8 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.3de62aca6a9f5396002862f5ef4cd3f9.0	00000005 .Lanon.3de62aca6a9f5396002862f5ef4cd3f9.0
00000000 l    d  .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17hcf92afe640851f57E	00000000 .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17hcf92afe640851f57E
00000000 l    d  .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17hf9cd8ac4a978a438E	00000000 .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17hf9cd8ac4a978a438E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h40855f2a72927519E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h40855f2a72927519E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6823ee80801a9735E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6823ee80801a9735E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h83bf0c1281087f13E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h83bf0c1281087f13E
00000000 l    d  .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h1ab185eab8ed13baE	00000000 .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h1ab185eab8ed13baE
00000000 l    d  .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hb431d042838e7c76E	00000000 .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hb431d042838e7c76E
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17hf967ccbb5a492e4eE	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17hf967ccbb5a492e4eE
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17hbe7caffa2993b3a7E	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17hbe7caffa2993b3a7E
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h032eb92a24f80d09E	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h032eb92a24f80d09E
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17hc3ba2f85ba9fd2a2E	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17hc3ba2f85ba9fd2a2E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17he2011556ab018753E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17he2011556ab018753E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17hb3d0f425d4be108eE	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17hb3d0f425d4be108eE
00000000 l    d  .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h7479e2fa2dfa5dacE	00000000 .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h7479e2fa2dfa5dacE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h1ab185eab8ed13baE	00000006 _ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h1ab185eab8ed13baE
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h7479e2fa2dfa5dacE	00000048 _ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h7479e2fa2dfa5dacE
00000000 g     F .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hb431d042838e7c76E	00000006 _ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hb431d042838e7c76E
00000000 g     F .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17hf9cd8ac4a978a438E	0000000c _ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17hf9cd8ac4a978a438E
00000000 g     F .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17hcf92afe640851f57E	00000006 _ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17hcf92afe640851f57E
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17hf967ccbb5a492e4eE	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17hf967ccbb5a492e4eE
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17hbe7caffa2993b3a7E	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17hbe7caffa2993b3a7E
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h032eb92a24f80d09E	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h032eb92a24f80d09E
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17hc3ba2f85ba9fd2a2E	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17hc3ba2f85ba9fd2a2E
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h40855f2a72927519E	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h40855f2a72927519E
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6823ee80801a9735E	0000000e _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6823ee80801a9735E
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17he2011556ab018753E	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17he2011556ab018753E
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17hb3d0f425d4be108eE	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17hb3d0f425d4be108eE
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h83bf0c1281087f13E	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h83bf0c1281087f13E



Disassembly of section .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17hcf92afe640851f57E:

00000000 <_ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17hcf92afe640851f57E>:
_ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17hcf92afe640851f57E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:154
}

impl<U: Unsigned, B: Bit> UInt<U, B> {
    /// Instantiates a singleton representing this unsigned integer.
    #[inline]
    pub fn new() -> UInt<U, B> {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:158
        UInt {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17hf9cd8ac4a978a438E:

00000000 <_ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17hf9cd8ac4a978a438E>:
_ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17hf9cd8ac4a978a438E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:242
// Getting length of unsigned integers, which is defined as the number of bits before `UTerm`

/// Length of `UTerm` by itself is 0
impl Len for UTerm {
    type Output = U0;
    fn len(&self) -> Self::Output {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:244
        UTerm
    }
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h40855f2a72927519E:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h40855f2a72927519E>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h40855f2a72927519E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:266
// Adding bits to unsigned integers

/// `UTerm + B0 = UTerm`
impl Add<B0> for UTerm {
    type Output = UTerm;
    fn add(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:268
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6823ee80801a9735E:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6823ee80801a9735E>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6823ee80801a9735E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:282
}

/// `UTerm + B1 = UInt<UTerm, B1>`
impl Add<B1> for UTerm {
    type Output = UInt<UTerm, B1>;
    fn add(self, _: B1) -> Self::Output {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:283
        UInt::new()
   4:	f7ff fffe 	bl	0 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6823ee80801a9735E>
   8:	e7ff      	b.n	a <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17h6823ee80801a9735E+0xa>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:284
    }
   a:	b002      	add	sp, #8
   c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h83bf0c1281087f13E:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h83bf0c1281087f13E>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17h83bf0c1281087f13E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:377
// Subtracting bits from unsigned integers

/// `UTerm - B0 = Term`
impl Sub<B0> for UTerm {
    type Output = UTerm;
    fn sub(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:379
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h1ab185eab8ed13baE:

00000000 <_ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h1ab185eab8ed13baE>:
_ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h1ab185eab8ed13baE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:401
}

/// `UInt<UTerm, B1> - B1 = UTerm`
impl Sub<B1> for UInt<UTerm, B1> {
    type Output = UTerm;
    fn sub(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:403
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hb431d042838e7c76E:

00000000 <_ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hb431d042838e7c76E>:
_ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17hb431d042838e7c76E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:424
// Subtracting unsigned integers

/// `UTerm - UTerm = UTerm`
impl Sub<UTerm> for UTerm {
    type Output = UTerm;
    fn sub(self, _: UTerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:426
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17hf967ccbb5a492e4eE:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17hf967ccbb5a492e4eE>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17hf967ccbb5a492e4eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:680
// Shl unsigned integers

/// Shifting `UTerm` by a 0 bit: `UTerm << B0 = UTerm`
impl Shl<B0> for UTerm {
    type Output = UTerm;
    fn shl(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:682
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17hbe7caffa2993b3a7E:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17hbe7caffa2993b3a7E>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17hbe7caffa2993b3a7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:688
}

/// Shifting `UTerm` by a 1 bit: `UTerm << B1 = UTerm`
impl Shl<B1> for UTerm {
    type Output = UTerm;
    fn shl(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:690
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h032eb92a24f80d09E:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h032eb92a24f80d09E>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h032eb92a24f80d09E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:759
}

/// Shifting right `UTerm` by a 0 bit: `UTerm >> B0 = UTerm`
impl Shr<B0> for UTerm {
    type Output = UTerm;
    fn shr(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:761
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17hc3ba2f85ba9fd2a2E:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17hc3ba2f85ba9fd2a2E>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17hc3ba2f85ba9fd2a2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:767
}

/// Shifting right `UTerm` by a 1 bit: `UTerm >> B1 = UTerm`
impl Shr<B1> for UTerm {
    type Output = UTerm;
    fn shr(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:769
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17he2011556ab018753E:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17he2011556ab018753E>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17he2011556ab018753E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:814
}

/// `UTerm * B0 = UTerm`
impl Mul<B0> for UTerm {
    type Output = UTerm;
    fn mul(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:816
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17hb3d0f425d4be108eE:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17hb3d0f425d4be108eE>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17hb3d0f425d4be108eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:822
}

/// `UTerm * B1 = UTerm`
impl Mul<B1> for UTerm {
    type Output = UTerm;
    fn mul(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:824
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h7479e2fa2dfa5dacE:

00000000 <_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h7479e2fa2dfa5dacE>:
_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h7479e2fa2dfa5dacE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:49
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h7479e2fa2dfa5dacE+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h7479e2fa2dfa5dacE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-e98adbae55d39656.typenum.b3ld9jf0-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.b3ld9jf0-cgu.3
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001f3 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
0000032d l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
000004ea l       .debug_str	00000000 
00000546 l       .debug_str	00000000 
000005a5 l       .debug_str	00000000 
000005a9 l       .debug_str	00000000 
00000620 l       .debug_str	00000000 
00000697 l       .debug_str	00000000 
000006f6 l       .debug_str	00000000 
00000755 l       .debug_str	00000000 
00000759 l       .debug_str	00000000 
000007d0 l       .debug_str	00000000 
00000847 l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008f9 l       .debug_str	00000000 
0000094c l       .debug_str	00000000 
00000951 l       .debug_str	00000000 
00000955 l       .debug_str	00000000 
00000967 l       .debug_str	00000000 
00000969 l       .debug_str	00000000 
0000096f l       .debug_str	00000000 
00000973 l       .debug_str	00000000 
00000978 l       .debug_str	00000000 
0000097d l       .debug_str	00000000 
00000983 l       .debug_str	00000000 
00000989 l       .debug_str	00000000 
00000990 l       .debug_str	00000000 
00000995 l       .debug_str	00000000 
0000099b l       .debug_str	00000000 
0000099d l       .debug_str	00000000 
000009a2 l       .debug_str	00000000 
000009a6 l       .debug_str	00000000 
000009b4 l       .debug_str	00000000 
000009be l       .debug_str	00000000 
000009c2 l       .debug_str	00000000 
000009ca l       .debug_str	00000000 
000009d2 l       .debug_str	00000000 
000009d9 l       .debug_str	00000000 
000009ed l       .debug_str	00000000 
000009f9 l       .debug_str	00000000 
00000a04 l       .debug_str	00000000 
00000a0b l       .debug_str	00000000 
00000a11 l       .debug_str	00000000 
00000a15 l       .debug_str	00000000 
00000a1b l       .debug_str	00000000 
00000a21 l       .debug_str	00000000 
00000a24 l       .debug_str	00000000 
00000a33 l       .debug_str	00000000 
00000a3a l       .debug_str	00000000 
00000a3e l       .debug_str	00000000 
00000a47 l       .debug_str	00000000 
00000a53 l       .debug_str	00000000 
00000a6c l       .debug_str	00000000 
00000a71 l       .debug_str	00000000 
00000a82 l       .debug_str	00000000 
00000a8c l       .debug_str	00000000 
00000aea l       .debug_str	00000000 
00000af5 l       .debug_str	00000000 
00000b12 l       .debug_str	00000000 
00000b16 l       .debug_str	00000000 
00000b1e l       .debug_str	00000000 
00000b35 l       .debug_str	00000000 
00000b59 l       .debug_str	00000000 
00000b75 l       .debug_str	00000000 
00000b7a l       .debug_str	00000000 
00000b83 l       .debug_str	00000000 
00000b8a l       .debug_str	00000000 
00000ba3 l       .debug_str	00000000 
00000bad l       .debug_str	00000000 
00000bc7 l       .debug_str	00000000 
00000bdb l       .debug_str	00000000 
00000be4 l       .debug_str	00000000 
00000beb l       .debug_str	00000000 
00000bf6 l       .debug_str	00000000 
00000bfb l       .debug_str	00000000 
00000c06 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.5b93f989e9298b22dc4809ee3e706f9d.0	00000002 .Lanon.5b93f989e9298b22dc4809ee3e706f9d.0
00000000 l     O .rodata..Lanon.5b93f989e9298b22dc4809ee3e706f9d.1	00000002 .Lanon.5b93f989e9298b22dc4809ee3e706f9d.1
00000000 l    d  .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h0b61bbf15fdaad74E	00000000 .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h0b61bbf15fdaad74E
00000000 l    d  .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h29ff6c04a7d76327E	00000000 .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h29ff6c04a7d76327E
00000000 l    d  .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h64fb92bb266b5fa3E	00000000 .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h64fb92bb266b5fa3E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h5de92f83d20e8186E	00000000 .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h5de92f83d20e8186E
00000000 l    d  .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17he94ea46dbe32f832E	00000000 .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17he94ea46dbe32f832E
00000000 l    d  .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17hc19254d631fc3f34E	00000000 .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17hc19254d631fc3f34E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h191d0b92b0edf2a7E	00000000 .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h191d0b92b0edf2a7E
00000000 l    d  .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h0d6e348522d25bf8E	00000000 .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h0d6e348522d25bf8E
00000000 l    d  .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17hc7f443af3bd25725E	00000000 .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17hc7f443af3bd25725E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h738c685ae508d6dbE	00000000 .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h738c685ae508d6dbE
00000000 l    d  .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17ha882cb5a221f15fcE	00000000 .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17ha882cb5a221f15fcE
00000000 l    d  .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h7e44d868ada33ecfE	00000000 .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h7e44d868ada33ecfE
00000000 l    d  .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17hcce4c95f32368fbbE	00000000 .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17hcce4c95f32368fbbE
00000000 l    d  .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h8d3f58f93200dc94E	00000000 .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h8d3f58f93200dc94E
00000000 l    d  .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h877c7535b43382d4E	00000000 .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h877c7535b43382d4E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17he35712f25274e494E	00000000 .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17he35712f25274e494E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h9e18b6d0f7308b4bE	00000000 .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h9e18b6d0f7308b4bE
00000000 l    d  .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h6f0a62c5d49212d3E	00000000 .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h6f0a62c5d49212d3E
00000000 l    d  .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17h90bda5e0dd202fe7E	00000000 .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17h90bda5e0dd202fe7E
00000000 l    d  .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h39eab39738ebaaaaE	00000000 .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h39eab39738ebaaaaE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17h90bda5e0dd202fe7E	00000048 _ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17h90bda5e0dd202fe7E
00000000 g     F .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h39eab39738ebaaaaE	00000048 _ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h39eab39738ebaaaaE
00000000 g     F .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h0b61bbf15fdaad74E	00000006 _ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h0b61bbf15fdaad74E
00000000 g     F .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h29ff6c04a7d76327E	00000006 _ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h29ff6c04a7d76327E
00000000 g     F .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17he94ea46dbe32f832E	00000006 _ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17he94ea46dbe32f832E
00000000 g     F .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h191d0b92b0edf2a7E	00000006 _ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h191d0b92b0edf2a7E
00000000 g     F .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h5de92f83d20e8186E	00000006 _ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h5de92f83d20e8186E
00000000 g     F .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h738c685ae508d6dbE	00000006 _ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h738c685ae508d6dbE
00000000 g     F .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h877c7535b43382d4E	00000006 _ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h877c7535b43382d4E
00000000 g     F .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17ha882cb5a221f15fcE	00000006 _ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17ha882cb5a221f15fcE
00000000 g     F .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h6f0a62c5d49212d3E	00000006 _ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h6f0a62c5d49212d3E
00000000 g     F .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h8d3f58f93200dc94E	00000006 _ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h8d3f58f93200dc94E
00000000 g     F .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17hc19254d631fc3f34E	00000006 _ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17hc19254d631fc3f34E
00000000 g     F .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17hc7f443af3bd25725E	00000006 _ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17hc7f443af3bd25725E
00000000 g     F .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h64fb92bb266b5fa3E	00000006 _ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h64fb92bb266b5fa3E
00000000 g     F .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h0d6e348522d25bf8E	00000006 _ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h0d6e348522d25bf8E
00000000 g     F .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17he35712f25274e494E	00000006 _ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17he35712f25274e494E
00000000 g     F .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h7e44d868ada33ecfE	00000006 _ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h7e44d868ada33ecfE
00000000 g     F .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h9e18b6d0f7308b4bE	00000006 _ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h9e18b6d0f7308b4bE
00000000 g     F .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17hcce4c95f32368fbbE	00000006 _ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17hcce4c95f32368fbbE



Disassembly of section .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h0b61bbf15fdaad74E:

00000000 <_ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h0b61bbf15fdaad74E>:
_ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h0b61bbf15fdaad74E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:76
impl PowerOfTwo for B1 {}

/// Not of 0 (!0 = 1)
impl Not for B0 {
    type Output = B1;
    fn not(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:78
        B1
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h29ff6c04a7d76327E:

00000000 <_ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h29ff6c04a7d76327E>:
_ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h29ff6c04a7d76327E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:83
}
/// Not of 1 (!1 = 0)
impl Not for B1 {
    type Output = B0;
    fn not(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:85
        B0
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h64fb92bb266b5fa3E:

00000000 <_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h64fb92bb266b5fa3E>:
_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h64fb92bb266b5fa3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:99
}

/// And with 1 ( 1 & 0 = 0)
impl BitAnd<B0> for B1 {
    type Output = B0;
    fn bitand(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:101
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h5de92f83d20e8186E:

00000000 <_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h5de92f83d20e8186E>:
_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h5de92f83d20e8186E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:107
}

/// And with 1 ( 1 & 1 = 1)
impl BitAnd<B1> for B1 {
    type Output = B1;
    fn bitand(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:109
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17he94ea46dbe32f832E:

00000000 <_ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17he94ea46dbe32f832E>:
_ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17he94ea46dbe32f832E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:115
}

/// Or with 0 ( 0 | 0 = 0)
impl BitOr<B0> for B0 {
    type Output = B0;
    fn bitor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:117
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17hc19254d631fc3f34E:

00000000 <_ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17hc19254d631fc3f34E>:
_ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17hc19254d631fc3f34E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:123
}

/// Or with 0 ( 0 | 1 = 1)
impl BitOr<B1> for B0 {
    type Output = B1;
    fn bitor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:125
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h191d0b92b0edf2a7E:

00000000 <_ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h191d0b92b0edf2a7E>:
_ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h191d0b92b0edf2a7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:139
}

/// Xor between 0 and 0 ( 0 ^ 0 = 0)
impl BitXor<B0> for B0 {
    type Output = B0;
    fn bitxor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:141
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h0d6e348522d25bf8E:

00000000 <_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h0d6e348522d25bf8E>:
_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h0d6e348522d25bf8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:146
}
/// Xor between 1 and 0 ( 1 ^ 0 = 1)
impl BitXor<B0> for B1 {
    type Output = B1;
    fn bitxor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:148
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17hc7f443af3bd25725E:

00000000 <_ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17hc7f443af3bd25725E>:
_ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17hc7f443af3bd25725E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:153
}
/// Xor between 0 and 1 ( 0 ^ 1 = 1)
impl BitXor<B1> for B0 {
    type Output = B1;
    fn bitxor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:155
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h738c685ae508d6dbE:

00000000 <_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h738c685ae508d6dbE>:
_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h738c685ae508d6dbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:160
}
/// Xor between 1 and 1 ( 1 ^ 1 = 0)
impl BitXor<B1> for B1 {
    type Output = B0;
    fn bitxor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:162
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17ha882cb5a221f15fcE:

00000000 <_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17ha882cb5a221f15fcE>:
_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17ha882cb5a221f15fcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:225
}

use Min;
impl Min<B0> for B0 {
    type Output = B0;
    fn min(self, _: B0) -> B0 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:227
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h7e44d868ada33ecfE:

00000000 <_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h7e44d868ada33ecfE>:
_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h7e44d868ada33ecfE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:231
}
impl Min<B1> for B0 {
    type Output = B0;
    fn min(self, _: B1) -> B0 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:233
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17hcce4c95f32368fbbE:

00000000 <_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17hcce4c95f32368fbbE>:
_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17hcce4c95f32368fbbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:237
}
impl Min<B0> for B1 {
    type Output = B0;
    fn min(self, rhs: B0) -> B0 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:239
        rhs
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h8d3f58f93200dc94E:

00000000 <_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h8d3f58f93200dc94E>:
_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h8d3f58f93200dc94E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:243
}
impl Min<B1> for B1 {
    type Output = B1;
    fn min(self, _: B1) -> B1 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:245
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h877c7535b43382d4E:

00000000 <_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h877c7535b43382d4E>:
_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17h877c7535b43382d4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:251
}

use Max;
impl Max<B0> for B0 {
    type Output = B0;
    fn max(self, _: B0) -> B0 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:253
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17he35712f25274e494E:

00000000 <_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17he35712f25274e494E>:
_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17he35712f25274e494E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:257
}
impl Max<B1> for B0 {
    type Output = B1;
    fn max(self, rhs: B1) -> B1 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:259
        rhs
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h9e18b6d0f7308b4bE:

00000000 <_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h9e18b6d0f7308b4bE>:
_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h9e18b6d0f7308b4bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:263
}
impl Max<B0> for B1 {
    type Output = B1;
    fn max(self, _: B0) -> B1 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:265
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h6f0a62c5d49212d3E:

00000000 <_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h6f0a62c5d49212d3E>:
_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h6f0a62c5d49212d3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:269
}
impl Max<B1> for B1 {
    type Output = B1;
    fn max(self, _: B1) -> B1 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:271
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17h90bda5e0dd202fe7E:

00000000 <_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17h90bda5e0dd202fe7E>:
_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17h90bda5e0dd202fe7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:19
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17h90bda5e0dd202fe7E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17h90bda5e0dd202fe7E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h39eab39738ebaaaaE:

00000000 <_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h39eab39738ebaaaaE>:
_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h39eab39738ebaaaaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:31
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h39eab39738ebaaaaE+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h39eab39738ebaaaaE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-e98adbae55d39656.typenum.b3ld9jf0-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.b3ld9jf0-cgu.4
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000286 l       .debug_str	00000000 
0000028c l       .debug_str	00000000 
000002c3 l       .debug_str	00000000 
00000304 l       .debug_str	00000000 
0000035c l       .debug_str	00000000 
00000360 l       .debug_str	00000000 
00000363 l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
00000437 l       .debug_str	00000000 
0000043c l       .debug_str	00000000 
0000049b l       .debug_str	00000000 
0000049f l       .debug_str	00000000 
000004fe l       .debug_str	00000000 
00000502 l       .debug_str	00000000 
0000058f l       .debug_str	00000000 
00000593 l       .debug_str	00000000 
00000599 l       .debug_str	00000000 
000005ec l       .debug_str	00000000 
000005f1 l       .debug_str	00000000 
00000603 l       .debug_str	00000000 
00000605 l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
0000060f l       .debug_str	00000000 
00000614 l       .debug_str	00000000 
00000619 l       .debug_str	00000000 
0000061f l       .debug_str	00000000 
00000625 l       .debug_str	00000000 
0000062c l       .debug_str	00000000 
00000631 l       .debug_str	00000000 
00000637 l       .debug_str	00000000 
0000063c l       .debug_str	00000000 
0000064a l       .debug_str	00000000 
00000654 l       .debug_str	00000000 
00000658 l       .debug_str	00000000 
00000660 l       .debug_str	00000000 
00000668 l       .debug_str	00000000 
0000066f l       .debug_str	00000000 
00000683 l       .debug_str	00000000 
0000068f l       .debug_str	00000000 
0000069a l       .debug_str	00000000 
000006a1 l       .debug_str	00000000 
000006a7 l       .debug_str	00000000 
000006ab l       .debug_str	00000000 
000006b1 l       .debug_str	00000000 
000006b7 l       .debug_str	00000000 
000006ba l       .debug_str	00000000 
000006c9 l       .debug_str	00000000 
000006cd l       .debug_str	00000000 
000006d6 l       .debug_str	00000000 
000006e2 l       .debug_str	00000000 
000006fb l       .debug_str	00000000 
00000700 l       .debug_str	00000000 
00000711 l       .debug_str	00000000 
0000071b l       .debug_str	00000000 
00000779 l       .debug_str	00000000 
00000784 l       .debug_str	00000000 
000007a1 l       .debug_str	00000000 
000007a5 l       .debug_str	00000000 
000007bc l       .debug_str	00000000 
000007e0 l       .debug_str	00000000 
000007fc l       .debug_str	00000000 
00000801 l       .debug_str	00000000 
0000080a l       .debug_str	00000000 
00000811 l       .debug_str	00000000 
0000082a l       .debug_str	00000000 
00000834 l       .debug_str	00000000 
0000084e l       .debug_str	00000000 
00000862 l       .debug_str	00000000 
0000086b l       .debug_str	00000000 
00000872 l       .debug_str	00000000 
0000087d l       .debug_str	00000000 
00000882 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.6a2f4e9b6222fe581ce474b186a4f398.0	00000002 .Lanon.6a2f4e9b6222fe581ce474b186a4f398.0
00000000 l    d  .text._ZN7typenum3int13PInt$LT$U$GT$3new17h1c575c85511c52d5E	00000000 .text._ZN7typenum3int13PInt$LT$U$GT$3new17h1c575c85511c52d5E
00000000 l    d  .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h53ff0397e0d5d9ebE	00000000 .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h53ff0397e0d5d9ebE
00000000 l    d  .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h6bececb86eda2747E	00000000 .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h6bececb86eda2747E
00000000 l    d  .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h1ac12f133a65a150E	00000000 .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h1ac12f133a65a150E
00000000 l    d  .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hdceb04ae906f16cbE	00000000 .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hdceb04ae906f16cbE
00000000 l    d  .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17ha4e28f4f0bee723aE	00000000 .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17ha4e28f4f0bee723aE
00000000 l    d  .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h99b6be1b2cb89422E	00000000 .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h99b6be1b2cb89422E
00000000 l    d  .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h59f9b70d34b74353E	00000000 .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h59f9b70d34b74353E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h59f9b70d34b74353E	00000048 _ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h59f9b70d34b74353E
00000000 g     F .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h53ff0397e0d5d9ebE	00000006 _ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h53ff0397e0d5d9ebE
00000000 g     F .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h6bececb86eda2747E	00000006 _ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h6bececb86eda2747E
00000000 g     F .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17ha4e28f4f0bee723aE	00000006 _ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17ha4e28f4f0bee723aE
00000000 g     F .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hdceb04ae906f16cbE	00000006 _ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hdceb04ae906f16cbE
00000000 g     F .text._ZN7typenum3int13PInt$LT$U$GT$3new17h1c575c85511c52d5E	00000006 _ZN7typenum3int13PInt$LT$U$GT$3new17h1c575c85511c52d5E
00000000 g     F .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h99b6be1b2cb89422E	00000006 _ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h99b6be1b2cb89422E
00000000 g     F .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h1ac12f133a65a150E	0000000e _ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h1ac12f133a65a150E



Disassembly of section .text._ZN7typenum3int13PInt$LT$U$GT$3new17h1c575c85511c52d5E:

00000000 <_ZN7typenum3int13PInt$LT$U$GT$3new17h1c575c85511c52d5E>:
_ZN7typenum3int13PInt$LT$U$GT$3new17h1c575c85511c52d5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:56
}

impl<U: Unsigned + NonZero> PInt<U> {
    /// Instantiates a singleton representing this strictly positive integer.
    #[inline]
    pub fn new() -> PInt<U> {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:60
        PInt {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h53ff0397e0d5d9ebE:

00000000 <_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h53ff0397e0d5d9ebE>:
_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17h53ff0397e0d5d9ebE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:204
// Neg

/// `-Z0 = Z0`
impl Neg for Z0 {
    type Output = Z0;
    fn neg(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:206
        Z0
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h6bececb86eda2747E:

00000000 <_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h6bececb86eda2747E>:
_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h6bececb86eda2747E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:328
// Sub

/// `Z0 - Z0 = Z0`
impl Sub<Z0> for Z0 {
    type Output = Z0;
    fn sub(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:330
        Z0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h1ac12f133a65a150E:

00000000 <_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h1ac12f133a65a150E>:
_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h1ac12f133a65a150E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:647
// Pow

/// 0^0 = 1
impl Pow<Z0> for Z0 {
    type Output = P1;
    fn powi(self, _: Z0) -> Self::Output {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:648
        P1::new()
   4:	f7ff fffe 	bl	0 <_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h1ac12f133a65a150E>
   8:	e7ff      	b.n	a <_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h1ac12f133a65a150E+0xa>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:649
    }
   a:	b002      	add	sp, #8
   c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hdceb04ae906f16cbE:

00000000 <_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hdceb04ae906f16cbE>:
_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hdceb04ae906f16cbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:750
// Min
use {Max, Maximum, Min, Minimum};

impl Min<Z0> for Z0 {
    type Output = Z0;
    fn min(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:752
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17ha4e28f4f0bee723aE:

00000000 <_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17ha4e28f4f0bee723aE>:
_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17ha4e28f4f0bee723aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:846
// ---------------------------------------------------------------------------------------
// Max

impl Max<Z0> for Z0 {
    type Output = Z0;
    fn max(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:848
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h99b6be1b2cb89422E:

00000000 <_ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h99b6be1b2cb89422E>:
_ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h99b6be1b2cb89422E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:141
    }
}

impl Mul<ATerm> for Z0 {
    type Output = ATerm;
    fn mul(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:143
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h59f9b70d34b74353E:

00000000 <_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h59f9b70d34b74353E>:
_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h59f9b70d34b74353E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:74
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h59f9b70d34b74353E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h59f9b70d34b74353E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-e98adbae55d39656.typenum.b3ld9jf0-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.b3ld9jf0-cgu.5
00000000 l       .debug_str	00000000 
00000041 l       .debug_str	00000000 
00000096 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
00000212 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000279 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
000002da l       .debug_str	00000000 
000002de l       .debug_str	00000000 
00000336 l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
00000354 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000363 l       .debug_str	00000000 
00000368 l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000374 l       .debug_str	00000000 
0000037b l       .debug_str	00000000 
00000380 l       .debug_str	00000000 
00000386 l       .debug_str	00000000 
00000388 l       .debug_str	00000000 
0000038d l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
000003bd l       .debug_str	00000000 
000003c4 l       .debug_str	00000000 
000003d8 l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
000003ef l       .debug_str	00000000 
000003f6 l       .debug_str	00000000 
000003fc l       .debug_str	00000000 
00000400 l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
0000040c l       .debug_str	00000000 
0000040f l       .debug_str	00000000 
0000041e l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
00000432 l       .debug_str	00000000 
0000043e l       .debug_str	00000000 
00000457 l       .debug_str	00000000 
0000045c l       .debug_str	00000000 
0000046d l       .debug_str	00000000 
00000477 l       .debug_str	00000000 
000004d5 l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
000004fd l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000509 l       .debug_str	00000000 
00000520 l       .debug_str	00000000 
00000544 l       .debug_str	00000000 
00000560 l       .debug_str	00000000 
00000565 l       .debug_str	00000000 
0000056e l       .debug_str	00000000 
00000575 l       .debug_str	00000000 
0000058e l       .debug_str	00000000 
00000598 l       .debug_str	00000000 
000005b2 l       .debug_str	00000000 
000005c6 l       .debug_str	00000000 
000005cf l       .debug_str	00000000 
000005d6 l       .debug_str	00000000 
000005e1 l       .debug_str	00000000 
000005e6 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.cbddfff22305f6de1afa3d376dfc73e7.0	00000005 .Lanon.cbddfff22305f6de1afa3d376dfc73e7.0
00000000 l    d  .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h98b040d1c5d5490bE	00000000 .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h98b040d1c5d5490bE
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17h573f4f52867a3cd3E	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17h573f4f52867a3cd3E
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0cf392ca4a31ff43E	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0cf392ca4a31ff43E
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hc2ab297649372930E	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hc2ab297649372930E
00000000 l    d  .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h896e986601e68bfaE	00000000 .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h896e986601e68bfaE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E
00000000 g     F .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h896e986601e68bfaE	00000048 _ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h896e986601e68bfaE
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17h573f4f52867a3cd3E	00000006 _ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17h573f4f52867a3cd3E
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hc2ab297649372930E	00000006 _ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hc2ab297649372930E
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0cf392ca4a31ff43E	00000006 _ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0cf392ca4a31ff43E
00000000 g     F .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h98b040d1c5d5490bE	0000000c _ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h98b040d1c5d5490bE



Disassembly of section .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h98b040d1c5d5490bE:

00000000 <_ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h98b040d1c5d5490bE>:
_ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h98b040d1c5d5490bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:56
// Length

/// Length of `ATerm` by itself is 0
impl Len for ATerm {
    type Output = U0;
    fn len(&self) -> Self::Output {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:58
        UTerm
    }
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17h573f4f52867a3cd3E:

00000000 <_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17h573f4f52867a3cd3E>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17h573f4f52867a3cd3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:80
// Add arrays
// Note that two arrays are only addable if they are the same length.

impl Add<ATerm> for ATerm {
    type Output = ATerm;
    fn add(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:82
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0cf392ca4a31ff43E:

00000000 <_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0cf392ca4a31ff43E>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0cf392ca4a31ff43E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:102
// Subtract arrays
// Note that two arrays are only subtractable if they are the same length.

impl Sub<ATerm> for ATerm {
    type Output = ATerm;
    fn sub(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:104
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hc2ab297649372930E:

00000000 <_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hc2ab297649372930E>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17hc2ab297649372930E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:268
// Negate an array
use core::ops::Neg;

impl Neg for ATerm {
    type Output = ATerm;
    fn neg(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:270
        ATerm
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h896e986601e68bfaE:

00000000 <_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h896e986601e68bfaE>:
_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h896e986601e68bfaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:11
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17h793087e8ecab9022E>
  32:	e7ff      	b.n	34 <_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h896e986601e68bfaE+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17h24d91625b3672e6dE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h896e986601e68bfaE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

vcell-0004ce3cd1b174dd.vcell.2wg5cldq-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 vcell.2wg5cldq-cgu.0



volatile_register-ff1ef90ab70389f2.volatile_register.b8ysv6hk-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 volatile_register.b8ysv6hk-cgu.0


