INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jorda/HDL/Digital_Design_Labs/Digital_Design_Lab4/Digital_Design_Lab4.srcs/sources_1/new/Register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jorda/HDL/Digital_Design_Labs/Digital_Design_Lab4/Digital_Design_Lab4.srcs/sources_1/new/Laser_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Laser_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jorda/HDL/Digital_Design_Labs/Digital_Design_Lab4/Digital_Design_Lab4.srcs/sim_1/new/register_8ibt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8ibt_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jorda/HDL/Digital_Design_Labs/Digital_Design_Lab4/Digital_Design_Lab4.srcs/sim_1/new/Laser_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Laser_FSM
