\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler}{}\section{v8\+:\+:internal\+:\+:Reg\+Exp\+Macro\+Assembler Class Reference}
\label{classv8_1_1internal_1_1_reg_exp_macro_assembler}\index{v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler@{v8\+::internal\+::\+Reg\+Exp\+Macro\+Assembler}}
Inheritance diagram for v8\+:\+:internal\+:\+:Reg\+Exp\+Macro\+Assembler\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=11.000000cm]{classv8_1_1internal_1_1_reg_exp_macro_assembler}
\end{center}
\end{figure}
\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum {\bfseries Irregexp\+Implementation} \{ \\*
{\bfseries k\+I\+A32\+Implementation}, 
\\*
{\bfseries k\+A\+R\+M\+Implementation}, 
\\*
{\bfseries k\+A\+R\+M64\+Implementation}, 
\\*
{\bfseries k\+M\+I\+P\+S\+Implementation}, 
\\*
{\bfseries k\+S390\+Implementation}, 
\\*
{\bfseries k\+P\+P\+C\+Implementation}, 
\\*
{\bfseries k\+X64\+Implementation}, 
\\*
{\bfseries k\+X87\+Implementation}, 
\\*
{\bfseries k\+Bytecode\+Implementation}
 \}\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_aa25bfd5e513b3364931b82afd32f087d}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_aa25bfd5e513b3364931b82afd32f087d}

\item 
enum {\bfseries Stack\+Check\+Flag} \{ \\*
{\bfseries k\+No\+Stack\+Limit\+Check} = false, 
\\*
{\bfseries k\+Check\+Stack\+Limit} = true
 \}\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a91a9710d7239b05c338264daf2730f3b}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a91a9710d7239b05c338264daf2730f3b}

\item 
enum {\bfseries Global\+Mode} \{ \\*
{\bfseries N\+O\+T\+\_\+\+G\+L\+O\+B\+AL}, 
\\*
{\bfseries G\+L\+O\+B\+A\+L\+\_\+\+N\+O\+\_\+\+Z\+E\+R\+O\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+C\+H\+E\+CK}, 
\\*
{\bfseries G\+L\+O\+B\+AL}, 
\\*
{\bfseries G\+L\+O\+B\+A\+L\+\_\+\+U\+N\+I\+C\+O\+DE}
 \}\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a8c5dd9fba6bb0f236a08e824e5b83198}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a8c5dd9fba6bb0f236a08e824e5b83198}

\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bfseries Reg\+Exp\+Macro\+Assembler} (\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate, \hyperlink{classv8_1_1internal_1_1_zone}{Zone} $\ast$zone)\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_aa4fc46f0406a21347225142b47201327}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_aa4fc46f0406a21347225142b47201327}

\item 
virtual void {\bfseries Aborted\+Code\+Generation} ()\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a3fdb2dd4ace9521cee0995f9e3c2b29e}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a3fdb2dd4ace9521cee0995f9e3c2b29e}

\item 
virtual int {\bfseries stack\+\_\+limit\+\_\+slack} ()=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_ac8301db0110b57d8ee371480fd2f0475}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_ac8301db0110b57d8ee371480fd2f0475}

\item 
virtual bool {\bfseries Can\+Read\+Unaligned} ()=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_ac12553b824b0bd97c2cce6d8637a6fd7}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_ac12553b824b0bd97c2cce6d8637a6fd7}

\item 
virtual void {\bfseries Advance\+Current\+Position} (int by)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_abd0e490196a7e5485e6f4f024d35688f}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_abd0e490196a7e5485e6f4f024d35688f}

\item 
virtual void {\bfseries Advance\+Register} (int reg, int by)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_aebf719b9944a4a6be84c46d5554e8283}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_aebf719b9944a4a6be84c46d5554e8283}

\item 
virtual void {\bfseries Backtrack} ()=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a5dcae018cbb0d117c0ccd0062ecf67ef}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a5dcae018cbb0d117c0ccd0062ecf67ef}

\item 
virtual void {\bfseries Bind} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a391acf2eec9925c733a0d12349bdb165}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a391acf2eec9925c733a0d12349bdb165}

\item 
virtual void {\bfseries Check\+At\+Start} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+at\+\_\+start)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a5ecd7a813bf293dc9325c65840a2353b}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a5ecd7a813bf293dc9325c65840a2353b}

\item 
virtual void {\bfseries Check\+Character} (unsigned c, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+equal)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a7d8a5cb9434ebe6a748b75bff7849eaa}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a7d8a5cb9434ebe6a748b75bff7849eaa}

\item 
virtual void {\bfseries Check\+Character\+After\+And} (unsigned c, unsigned and\+\_\+with, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+equal)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a663101d81689ecee9375b9b2216b827b}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a663101d81689ecee9375b9b2216b827b}

\item 
virtual void {\bfseries Check\+Character\+GT} (uc16 limit, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+greater)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a828b95b58f1f3173e5dcbd4268239bde}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a828b95b58f1f3173e5dcbd4268239bde}

\item 
virtual void {\bfseries Check\+Character\+LT} (uc16 limit, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+less)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a6da6588d1142120898c35726d44ba28a}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a6da6588d1142120898c35726d44ba28a}

\item 
virtual void {\bfseries Check\+Greedy\+Loop} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+tos\+\_\+equals\+\_\+current\+\_\+position)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_abc266b4989f0c084987f50f20f1f3e23}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_abc266b4989f0c084987f50f20f1f3e23}

\item 
virtual void {\bfseries Check\+Not\+At\+Start} (int cp\+\_\+offset, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+not\+\_\+at\+\_\+start)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a12b0a00f2d90487e6eccc9559f45a104}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a12b0a00f2d90487e6eccc9559f45a104}

\item 
virtual void {\bfseries Check\+Not\+Back\+Reference} (int start\+\_\+reg, bool read\+\_\+backward, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+no\+\_\+match)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a3f57a3263201ff4724ee6504a079d72a}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a3f57a3263201ff4724ee6504a079d72a}

\item 
virtual void {\bfseries Check\+Not\+Back\+Reference\+Ignore\+Case} (int start\+\_\+reg, bool read\+\_\+backward, bool unicode, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+no\+\_\+match)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a167317edcfc0cd3ef2326d7c08938875}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a167317edcfc0cd3ef2326d7c08938875}

\item 
virtual void {\bfseries Check\+Not\+Character} (unsigned c, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+not\+\_\+equal)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_ae8333c77adc1f824766f1b8450e7135d}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_ae8333c77adc1f824766f1b8450e7135d}

\item 
virtual void {\bfseries Check\+Not\+Character\+After\+And} (unsigned c, unsigned and\+\_\+with, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+not\+\_\+equal)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_afca08e02faa3cddd9ab89ecd5505e28c}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_afca08e02faa3cddd9ab89ecd5505e28c}

\item 
virtual void {\bfseries Check\+Not\+Character\+After\+Minus\+And} (uc16 c, uc16 minus, uc16 and\+\_\+with, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+not\+\_\+equal)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a6ec10ec5fa6560fa42fc8c473774852d}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a6ec10ec5fa6560fa42fc8c473774852d}

\item 
virtual void {\bfseries Check\+Character\+In\+Range} (uc16 from, uc16 to, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+in\+\_\+range)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a873c96a4e121d2d86129085b086d3ced}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a873c96a4e121d2d86129085b086d3ced}

\item 
virtual void {\bfseries Check\+Character\+Not\+In\+Range} (uc16 from, uc16 to, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+not\+\_\+in\+\_\+range)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a63f2f1fe5214dbbd5143dc25d3c25279}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a63f2f1fe5214dbbd5143dc25d3c25279}

\item 
virtual void {\bfseries Check\+Bit\+In\+Table} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_byte_array}{Byte\+Array} $>$ table, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+bit\+\_\+set)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a26238606beb5c4dd46ccf3bd08f400ac}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a26238606beb5c4dd46ccf3bd08f400ac}

\item 
virtual void {\bfseries Check\+Position} (int cp\+\_\+offset, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+outside\+\_\+input)\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_aa506d0e3f87c6934d21ced6a776a729c}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_aa506d0e3f87c6934d21ced6a776a729c}

\item 
virtual bool {\bfseries Check\+Special\+Character\+Class} (uc16 type, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+no\+\_\+match)\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a50f9c35c57778c72994841897fda6d6b}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a50f9c35c57778c72994841897fda6d6b}

\item 
virtual void {\bfseries Fail} ()=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a0a9cebd794b4db9b3561ef1c2193887e}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a0a9cebd794b4db9b3561ef1c2193887e}

\item 
virtual \hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_heap_object}{Heap\+Object} $>$ {\bfseries Get\+Code} (\hyperlink{classv8_1_1internal_1_1_handle}{Handle}$<$ \hyperlink{classv8_1_1internal_1_1_string}{String} $>$ source)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_abcd2973036a4f070c0fccf2ed45af9ce}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_abcd2973036a4f070c0fccf2ed45af9ce}

\item 
virtual void {\bfseries Go\+To} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_ae917b8d08e28a52204d8e3cfb65ae21e}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_ae917b8d08e28a52204d8e3cfb65ae21e}

\item 
virtual void {\bfseries If\+Register\+GE} (int reg, int comparand, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$if\+\_\+ge)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_af9c100b024fc5106d78164a6ad832581}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_af9c100b024fc5106d78164a6ad832581}

\item 
virtual void {\bfseries If\+Register\+LT} (int reg, int comparand, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$if\+\_\+lt)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a903c065fc63c4c470c3fab190f732691}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a903c065fc63c4c470c3fab190f732691}

\item 
virtual void {\bfseries If\+Register\+Eq\+Pos} (int reg, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$if\+\_\+eq)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a4097b2943c7d1e5aa0d44df625c5cdf4}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a4097b2943c7d1e5aa0d44df625c5cdf4}

\item 
virtual Irregexp\+Implementation {\bfseries Implementation} ()=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a95d43ccae92f8edbd7cfb002360fd151}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a95d43ccae92f8edbd7cfb002360fd151}

\item 
virtual void {\bfseries Load\+Current\+Character} (int cp\+\_\+offset, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+end\+\_\+of\+\_\+input, bool check\+\_\+bounds=true, int characters=1)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a19c605442aa08ffb088368a98fed0243}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a19c605442aa08ffb088368a98fed0243}

\item 
virtual void {\bfseries Pop\+Current\+Position} ()=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_ad2077cab7ae1f13f8d8be972afd6e220}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_ad2077cab7ae1f13f8d8be972afd6e220}

\item 
virtual void {\bfseries Pop\+Register} (int register\+\_\+index)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_accf76e0091230e0e29f58bed22826fcb}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_accf76e0091230e0e29f58bed22826fcb}

\item 
virtual void {\bfseries Push\+Backtrack} (\hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$label)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a3c79da20c15da3339defb598cdaeb45e}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a3c79da20c15da3339defb598cdaeb45e}

\item 
virtual void {\bfseries Push\+Current\+Position} ()=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a96c21dc359474e6db50893c0b8fea4fe}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a96c21dc359474e6db50893c0b8fea4fe}

\item 
virtual void {\bfseries Push\+Register} (int register\+\_\+index, Stack\+Check\+Flag check\+\_\+stack\+\_\+limit)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a2d225e3c6813a1f170ae2aeb48898490}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a2d225e3c6813a1f170ae2aeb48898490}

\item 
virtual void {\bfseries Read\+Current\+Position\+From\+Register} (int reg)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a810b1e8b1bf498658765a4d3358b8ead}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a810b1e8b1bf498658765a4d3358b8ead}

\item 
virtual void {\bfseries Read\+Stack\+Pointer\+From\+Register} (int reg)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a9da08910342d85b0ae9b444d9dd9a443}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a9da08910342d85b0ae9b444d9dd9a443}

\item 
virtual void {\bfseries Set\+Current\+Position\+From\+End} (int by)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a7bd6e918db0bc938c5d26728c63b0b46}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a7bd6e918db0bc938c5d26728c63b0b46}

\item 
virtual void {\bfseries Set\+Register} (int register\+\_\+index, int to)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a545e20d50385d80782124f3562907417}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a545e20d50385d80782124f3562907417}

\item 
virtual bool {\bfseries Succeed} ()=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a1e08e084eb2fa2e7ebe538631fcaaefb}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a1e08e084eb2fa2e7ebe538631fcaaefb}

\item 
virtual void {\bfseries Write\+Current\+Position\+To\+Register} (int reg, int cp\+\_\+offset)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_ab2c114d6736c553fb03d898c05aa19ec}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_ab2c114d6736c553fb03d898c05aa19ec}

\item 
virtual void {\bfseries Clear\+Registers} (int reg\+\_\+from, int reg\+\_\+to)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_af27c82d6793671c4e55baa50655943e4}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_af27c82d6793671c4e55baa50655943e4}

\item 
virtual void {\bfseries Write\+Stack\+Pointer\+To\+Register} (int reg)=0\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_ab20c01102f11c10c5077539e898bf063}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_ab20c01102f11c10c5077539e898bf063}

\item 
void {\bfseries Check\+Not\+In\+Surrogate\+Pair} (int cp\+\_\+offset, \hyperlink{classv8_1_1internal_1_1_label}{Label} $\ast$on\+\_\+failure)\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a213197a543acbc5e2aef5e4d2a11096b}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a213197a543acbc5e2aef5e4d2a11096b}

\item 
void {\bfseries set\+\_\+slow\+\_\+safe} (bool ssc)\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a5b98ff624af82e98e5fb7369aba4f334}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a5b98ff624af82e98e5fb7369aba4f334}

\item 
bool {\bfseries slow\+\_\+safe} ()\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a514e68e2f362575d6666a85cc4366e6e}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a514e68e2f362575d6666a85cc4366e6e}

\item 
void {\bfseries set\+\_\+global\+\_\+mode} (Global\+Mode mode)\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a4fa0c060dbcabb9dac145301a719c37f}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a4fa0c060dbcabb9dac145301a719c37f}

\item 
bool {\bfseries global} ()\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_aa5d11940ad624a215a8706d01573ca22}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_aa5d11940ad624a215a8706d01573ca22}

\item 
bool {\bfseries global\+\_\+with\+\_\+zero\+\_\+length\+\_\+check} ()\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_ab5f358d7a47b7993cc9cf8160836acd5}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_ab5f358d7a47b7993cc9cf8160836acd5}

\item 
bool {\bfseries global\+\_\+unicode} ()\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a49f5c3d17a70dfc99a0a46c2cfce0ef9}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a49f5c3d17a70dfc99a0a46c2cfce0ef9}

\item 
\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$ {\bfseries isolate} () const \hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a4a0b67d793689b4368f295a049bc125d}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a4a0b67d793689b4368f295a049bc125d}

\item 
\hyperlink{classv8_1_1internal_1_1_zone}{Zone} $\ast$ {\bfseries zone} () const \hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a5f6f5aa8bc536e716a0c316036df5742}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a5f6f5aa8bc536e716a0c316036df5742}

\end{DoxyCompactItemize}
\subsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static int {\bfseries Case\+Insensitive\+Compare\+U\+C16} (Address byte\+\_\+offset1, Address byte\+\_\+offset2, size\+\_\+t byte\+\_\+length, \hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$isolate)\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_ae69f86f4af77ac94c6b6570704f37d89}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_ae69f86f4af77ac94c6b6570704f37d89}

\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static const int {\bfseries k\+Max\+Register} = (1 $<$$<$ 16) -\/ 1\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_aab3ae21c4255e84293d23f61d9916cbf}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_aab3ae21c4255e84293d23f61d9916cbf}

\item 
static const int {\bfseries k\+Max\+C\+P\+Offset} = (1 $<$$<$ 15) -\/ 1\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_ab05cfb65132cef288534e395a058d773}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_ab05cfb65132cef288534e395a058d773}

\item 
static const int {\bfseries k\+Min\+C\+P\+Offset} = -\/(1 $<$$<$ 15)\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a70bb0c9a038cdaff24b24f4af8fd9586}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a70bb0c9a038cdaff24b24f4af8fd9586}

\item 
static const int {\bfseries k\+Table\+Size\+Bits} = 7\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a8718bcee67dbdf905a30f8e81dfce44f}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a8718bcee67dbdf905a30f8e81dfce44f}

\item 
static const int {\bfseries k\+Table\+Size} = 1 $<$$<$ k\+Table\+Size\+Bits\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_aed8b41d2ad7dc04d332f8051017a12ea}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_aed8b41d2ad7dc04d332f8051017a12ea}

\item 
static const int {\bfseries k\+Table\+Mask} = k\+Table\+Size -\/ 1\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a9337d4910330fb9eb954b2b5e2ae933f}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a9337d4910330fb9eb954b2b5e2ae933f}

\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
bool {\bfseries slow\+\_\+safe\+\_\+compiler\+\_\+}\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a2357efbc563c1deeb1ab7f1fb7494a3d}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a2357efbc563c1deeb1ab7f1fb7494a3d}

\item 
Global\+Mode {\bfseries global\+\_\+mode\+\_\+}\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a7cef49db1b38e1f892e49626e4415a42}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a7cef49db1b38e1f892e49626e4415a42}

\item 
\hyperlink{classv8_1_1internal_1_1_isolate}{Isolate} $\ast$ {\bfseries isolate\+\_\+}\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a3fe359ddfdd9cf6a3c1f57a6502ec6c7}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a3fe359ddfdd9cf6a3c1f57a6502ec6c7}

\item 
\hyperlink{classv8_1_1internal_1_1_zone}{Zone} $\ast$ {\bfseries zone\+\_\+}\hypertarget{classv8_1_1internal_1_1_reg_exp_macro_assembler_a81e97e7085f2d48b2f5147557834a974}{}\label{classv8_1_1internal_1_1_reg_exp_macro_assembler_a81e97e7085f2d48b2f5147557834a974}

\end{DoxyCompactItemize}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/\+Users/joshgav/node/v8/src/regexp/regexp-\/macro-\/assembler.\+h\item 
/\+Users/joshgav/node/v8/src/regexp/regexp-\/macro-\/assembler.\+cc\end{DoxyCompactItemize}
