#define	IS_BITS	\
	"\020"	\
	"\040HW_ERR"	\
	"\037STAT_BMU"	\
	"\036ASF"	\
	"\034POLL_CHK"	\
	"\033TWSI_RDY"	\
	"\032SW"	\
	"\031TIMINT"	\
	"\015PHY2"	\
	"\014MAC2"	\
	"\013CHK_RX2"	\
	"\012CHK_TXS2"	\
	"\011CHK_TXA2"	\
	"\005PHY1"	\
	"\004MAC1"	\
	"\003CHK_RX1"	\
	"\002CHK_TXS1"	\
	"\001CHK_TXA1"

#define	PEX_UNC_STAT_BITS	\
	"\020"	\
	"\025UNSUP_REQ"	\
	"\023MALFOR_TLP"	\
	"\022RX_OV"	\
	"\021UNEXP_COMP"	\
	"\017COMP_TO"	\
	"\016FLOW_CTRL_P"	\
	"\015POIS_TLP"	\
	"\005DATA_LINK_P"

#define	GPCR_BITS	\
	"\020"	\
	"\020RMII_PH_ENA"	\
	"\017RMII_LB_ENA"	\
	"\016FC_TX_DIS"	\
	"\015TX_ENA"	\
	"\014RX_ENA"	\
	"\012LOOP_ENA"	\
	"\011PART_ENA"	\
	"\010GIGS_ENA"	\
	"\007FL_PASS"	\
	"\006DUP_FULL"	\
	"\005FC_RX_DIS"	\
	"\004SPEED_100"	\
	"\003AU_DUP_DIS"	\
	"\002AU_FCT_DIS"	\
	"\001AU_SPD_DIS"

#define	PHY_MARV_PHY_STAT_BITS	\
	"\020"	\
	"\020SPEED_1000"	\
	"\017SPEED_100"	\
	"\017SPEED_10"	\
	"\016FULL_DUP"	\
	"\015PAGE_REC"	\
	"\014SPDUP_RES"	\
	"\013LINK_UP"	\
	"\007MDI_X_STAT"	\
	"\006DOWNS_STAT"	\
	"\005ENDET_STAT"	\
	"\004TX_P_EN"	\
	"\003RX_P_EN"	\
	"\002POL_REV"	\
	"\001JABBER"

#define	PHY_MARV_INT_BITS	\
	"\020IS_AN_ERROR"	\
	"\017IS_LSP_CHANGE"	\
	"\016IS_DUP_CHANGE"	\
	"\015IS_AN_PR"	\
	"\014IS_AN_COMPL"	\
	"\013IS_LST_CHANGE"	\
	"\012IS_SYMB_ERROR"	\
	"\011IS_FALSE_CARR"	\
	"\010IS_FIFO_ERROR"	\
	"\007IS_MDI_CHANGE"	\
	"\006IS_DOWNSH_DET"	\
	"\005IS_END_CHANGE"	\
	"\003IS_DTE_CHANGE"	\
	"\002IS_POL_CHANGE"	\
	"\001IS_JABBER"
