{
	"author": ["Syed Zahid Ahmed", "Julien Eydoux", "Laurent Rouge", "Jean-Baptiste Cuelle", "Gilles Sassatelli", "Lionel Torres"],
	"booktitle": "DATE",
	"crossref": "conf/date/2009",
	"dblpkey": "conf/date/AhmedERCST09",
	"ieeearid": 5090655,
	"pages": "184-189",
	"publisher": "IEEE",
	"stemmed": ["explor", "of", "power", "reduct", "and", "perform", "enhanc", "in", "leon", "processor", "with", "esl", "reprogramm", "efpga", "in", "processor", "pipelin", "and", "as", "a", "co", "processor"],
	"tag": ["performance", "pipes and filters", "programmable", "reduction"],
	"title": "Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2009
}