obj_dir
.stamp.verilate
waveform.vcd


sim_build
results.xml
dump.vcd

rtl/decoder_old.sv
rtl/alu_old.sv
rtl/top.sv

verification/unittests/__pycache__

utils

synthesis/stat.log
synthesis/*.v