[1] F. Bellard, “QEMU, a fast and portable dynamic translator”, in Proceedings of
the annual conference on USENIX Annual Technical Conference, April 2005.

[2] P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J.
Hogberg, F. Larsson, A. Moestedt, and B. Werner, “Simics: A Full System
Simulation Platform”, Computer, Vol. 35, Issue 2, February 2002 Page 50-58

[3] S. Asaad, R. Bellofatto, B. Brezzo, C. Haymes, M. Kapur, B. Parker, T.
Roewer, P. Saha, T. Takken, and J. Tierno, "A Cycle-accurate, Cyclereproducible multi-FPGA System for Accelerating Multi-core Processor
Simulation”, in Proceedings of the ACM/SIGDA International Symposium on
Field-Programmable Gate Arrays, February 22—24, 2012.

[4] Q. Wang, R. Kassa, W. Shen, N. Ijih, B. Chitlur, M. Konow, D. Liu, A.
Sheiman, and P. Gupta “An FPGA based Hybrid Processor Emulation
Platform”, in Proceedings of the International Conference on Field
Programmable Logic and Applications, Aug. 31st - Sep. 2nd, 2010

[5] W. J. Starke, J. Stuecheli, D. M. Daly, J. S. Dodson, F. Auernhammer, P. M.
Sagmeister, G. L. Guthrie, C. F. Marino, M. Siegel, and B. Blaner, “The cache
and memory subsystems of the IBM POWERS processor”, JBM Journal of
Research and Development, Volume: 59 Issue: 1, Jan.-Feb. 2015

[6] “POWER8 Memory Buffer User’s Manual” 22 April 2014 Version 1.1

[7] A. B. Caldeira, B. Grabowski, V. Haug, M. Kahle, A. Laidlaw, C. Diniz, M. M,
Sanchez, and S. Y. Sung, “IBM Power Systems $814 and $824 Technical
Overview and Introduction”, IBM Redbook REDP-5097-00, August 2014,
http://Awww.redbooks.ibm.com/abstracts/redp5097. html

[8] SRC Computers Inc. Colorado Springs, CO, SRC MAP Architecture

[9] “DDR3 SDRAM High-Performance Controller MegaCore Functions”
https://www.altera.com/products/intellectual-property/ip/memory-interfacesand-controllers/m-alt-hpddr3.html

[10] “Persistent Memory Programming” http://pmem.io

[11] K. Lim, J. Chang, T. Mudge, P. Ranganathan, S. K. Reinhardt, and T. F.
Wenisch, “Disaggregated Memory for Expansion and Sharing in Blade
Servers”, in Proceedings of the 36th annual International Symposium on
Computer Architecture, June 20 - 24, 2009

[12] B. Abali, R. J. Eickemeyer, H. Franke, C. S. Li, and M. A. Taubenblatt,
“Disaggregated and optically interconnected memory: when will it be cost
effective”, arXiv: 1503.01416 [cs.DC]

[13] T. Hady, “Wicked Fast Storage and Beyond”, 7th Annual Non-Volatile
Memories Workshop, March 6-8, 2016

[14] T. V. Hulett , “All MRAM NVMeé SSD - It is Fast!”, Flash Memory Summit,
August 8-11, 2016

[15] “General Parallel File System”,
https://www.ibm.com/support/knowledgecenter/en/SSFKCN/gpfs_welcome.ht
ml

[16] J. Axbeo, “Flexible I/O Tester”, https://github.com/axboe/fio

[17] H. Giefers, R. Polig, and C. Hagleitner, “Accelerating arithmetic kernels with
coherent attached FPGA coprocessors”, in Proceedings of the 2015 Design,
Automation & Test in Europe Conference & Exhibition (DATE'15), Grenoble,
FR, March 2015, Pages 1072-1077

[18] “Zynq: All Programmable SoC with Hardware and Software Programmability”,
https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html