{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743085923706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743085923706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 10:32:03 2025 " "Processing started: Thu Mar 27 10:32:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743085923706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085923706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dc_update -c dc_update " "Command: quartus_map --read_settings_files=on --write_settings_files=off dc_update -c dc_update" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085923706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743085924097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743085924097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rosenthal.andr/documents/eece2160/press_detection/press_detection.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/rosenthal.andr/documents/eece2160/press_detection/press_detection.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 press_detection " "Found entity 1: press_detection" {  } { { "../press_detection/press_detection.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/press_detection/press_detection.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_upadte_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file dc_upadte_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_UPADTE_ADD_SUB " "Found entity 1: DC_UPADTE_ADD_SUB" {  } { { "DC_UPADTE_ADD_SUB.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_UPADTE_ADD_SUB.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_min.v 1 1 " "Found 1 design units, including 1 entities, in source file dc_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MIN " "Found entity 1: DC_MIN" {  } { { "DC_MIN.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_MIN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_max.v 1 1 " "Found 1 design units, including 1 entities, in source file dc_max.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MAX " "Found entity 1: DC_MAX" {  } { { "DC_MAX.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_MAX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_init_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file dc_init_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_INIT_COMP " "Found entity 1: DC_INIT_COMP" {  } { { "DC_INIT_COMP.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_INIT_COMP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_update_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file dc_update_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_UPDATE_MUX " "Found entity 1: DC_UPDATE_MUX" {  } { { "DC_UPDATE_MUX.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_UPDATE_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_75000.v 2 2 " "Found 2 design units, including 2 entities, in source file constant_75000.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONSTANT_75000_lpm_constant_039 " "Found entity 1: CONSTANT_75000_lpm_constant_039" {  } { { "CONSTANT_75000.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/CONSTANT_75000.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930223 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONSTANT_75000 " "Found entity 2: CONSTANT_75000" {  } { { "CONSTANT_75000.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/CONSTANT_75000.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_update.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dc_update.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc_update " "Found entity 1: dc_update" {  } { { "dc_update.bdf" "" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/dc_update.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dc_update " "Elaborating entity \"dc_update\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743085930254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_UPDATE_MUX DC_UPDATE_MUX:inst5 " "Elaborating entity \"DC_UPDATE_MUX\" for hierarchy \"DC_UPDATE_MUX:inst5\"" {  } { { "dc_update.bdf" "inst5" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/dc_update.bdf" { { 120 1016 1160 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "DC_UPDATE_MUX.v" "LPM_MUX_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_UPDATE_MUX.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "DC_UPDATE_MUX.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_UPDATE_MUX.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 3 " "Parameter \"lpm_size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930348 ""}  } { { "DC_UPDATE_MUX.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_UPDATE_MUX.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743085930348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"DC_UPDATE_MUX:inst5\|lpm_mux:LPM_MUX_component\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_UPADTE_ADD_SUB DC_UPADTE_ADD_SUB:inst " "Elaborating entity \"DC_UPADTE_ADD_SUB\" for hierarchy \"DC_UPADTE_ADD_SUB:inst\"" {  } { { "dc_update.bdf" "inst" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/dc_update.bdf" { { 176 424 584 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "DC_UPADTE_ADD_SUB.v" "LPM_ADD_SUB_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_UPADTE_ADD_SUB.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "DC_UPADTE_ADD_SUB.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_UPADTE_ADD_SUB.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930473 ""}  } { { "DC_UPADTE_ADD_SUB.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_UPADTE_ADD_SUB.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743085930473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkg " "Found entity 1: add_sub_gkg" {  } { { "db/add_sub_gkg.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/db/add_sub_gkg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gkg DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_gkg:auto_generated " "Elaborating entity \"add_sub_gkg\" for hierarchy \"DC_UPADTE_ADD_SUB:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_gkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTANT_75000 CONSTANT_75000:inst6 " "Elaborating entity \"CONSTANT_75000\" for hierarchy \"CONSTANT_75000:inst6\"" {  } { { "dc_update.bdf" "inst6" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/dc_update.bdf" { { 120 752 864 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTANT_75000_lpm_constant_039 CONSTANT_75000:inst6\|CONSTANT_75000_lpm_constant_039:CONSTANT_75000_lpm_constant_039_component " "Elaborating entity \"CONSTANT_75000_lpm_constant_039\" for hierarchy \"CONSTANT_75000:inst6\|CONSTANT_75000_lpm_constant_039:CONSTANT_75000_lpm_constant_039_component\"" {  } { { "CONSTANT_75000.v" "CONSTANT_75000_lpm_constant_039_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/CONSTANT_75000.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_INIT_COMP DC_INIT_COMP:inst4 " "Elaborating entity \"DC_INIT_COMP\" for hierarchy \"DC_INIT_COMP:inst4\"" {  } { { "dc_update.bdf" "inst4" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/dc_update.bdf" { { 616 672 800 712 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "DC_INIT_COMP.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_INIT_COMP.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "DC_INIT_COMP.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_INIT_COMP.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930566 ""}  } { { "DC_INIT_COMP.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_INIT_COMP.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743085930566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9li.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9li " "Found entity 1: cmpr_9li" {  } { { "db/cmpr_9li.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/db/cmpr_9li.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9li DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_9li:auto_generated " "Elaborating entity \"cmpr_9li\" for hierarchy \"DC_INIT_COMP:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_9li:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MAX DC_MAX:inst3 " "Elaborating entity \"DC_MAX\" for hierarchy \"DC_MAX:inst3\"" {  } { { "dc_update.bdf" "inst3" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/dc_update.bdf" { { 504 672 800 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "DC_MAX.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_MAX.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\"" {  } { { "DC_MAX.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_MAX.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930644 ""}  } { { "DC_MAX.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_MAX.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743085930644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_76j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_76j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_76j " "Found entity 1: cmpr_76j" {  } { { "db/cmpr_76j.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/db/cmpr_76j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_76j DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_76j:auto_generated " "Elaborating entity \"cmpr_76j\" for hierarchy \"DC_MAX:inst3\|lpm_compare:LPM_COMPARE_component\|cmpr_76j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MIN DC_MIN:inst2 " "Elaborating entity \"DC_MIN\" for hierarchy \"DC_MIN:inst2\"" {  } { { "dc_update.bdf" "inst2" { Schematic "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/dc_update.bdf" { { 392 672 800 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "DC_MIN.v" "LPM_COMPARE_component" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_MIN.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "DC_MIN.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_MIN.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743085930691 ""}  } { { "DC_MIN.v" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/DC_MIN.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743085930691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c6j " "Found entity 1: cmpr_c6j" {  } { { "db/cmpr_c6j.tdf" "" { Text "C:/Users/rosenthal.andr/Documents/EECE2160/dc_update/db/cmpr_c6j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743085930723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085930723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c6j DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_c6j:auto_generated " "Elaborating entity \"cmpr_c6j\" for hierarchy \"DC_MIN:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_c6j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085930723 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743085931191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743085931504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743085931504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743085931550 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743085931550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743085931550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743085931550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743085931566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 10:32:11 2025 " "Processing ended: Thu Mar 27 10:32:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743085931566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743085931566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743085931566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743085931566 ""}
