# soc_riscv_ai
soc chip using risc v with accelerator design
this is the very first project to design a soc with risc v cpu together with the accelerator design. 
version 0.1 targets to port risc v cpu most likely to be rocket
version 0.2 targets to add an accelerator design, have no idea about what kind of acceleration function yet. 
