CAPI=1
[main]
name = optimsoc:examples:compute_tile_sim
depend =
  optimsoc:tile:compute_tile_dm
  optimsoc:trace:software
  glip:backend:tcp
  optimsoc:debug:debug_interface
  opensocdebug:interconnect:debug_ring
  opensocdebug:interfaces:mor1kx_trace_exec
  optimsoc:base:config

simulators = verilator xsim

[fileset testbench]
file_type = systemVerilogSource
usage = sim synth
files =
  tb_compute_tile.sv

[verilator]
verilator_options = --trace -Wno-fatal -CFLAGS "-std=c++11" -LDFLAGS "-pthread" -Wwarn-lint
tb_toplevel = tb_compute_tile.cpp
top_module = tb_compute_tile
depend = wallento:simutil:verilator
cli_parser = fusesoc

[xsim]
top_module = tb_compute_tile

[parameter USE_DEBUG]
datatype = int
paramtype = vlogparam
scope = public

[parameter NUM_CORES]
datatype = int
paramtype = vlogparam
scope = public

[parameter vcd]
datatype = bool
paramtype = cmdlinearg
scope = public

[parameter trace]
datatype = bool
paramtype = cmdlinearg
scope = public

[parameter trace-noc-full]
datatype = bool
paramtype = cmdlinearg
scope = public
