<profile>

<section name = "Vivado HLS Report for 'sobel_filter'" level="0">
<item name = "Date">Mon Apr 16 18:05:54 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">SobelLab4</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">165442899, 165442899, 165442900, 165442900, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_getVal_fu_234">getVal, 9, 9, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1920, 1920, 1, -, -, 1920, no</column>
<column name="- Loop 2">15360, 15360, 8, -, -, 1920, no</column>
<column name="- Loop 3">8640, 8640, 8, -, -, 1080, no</column>
<column name="- Loop 4">8640, 8640, 8, -, -, 1080, no</column>
<column name="- sobel_line_sobel_point">165408328, 165408328, 89, 80, 1, 2067604, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 1317, 751</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, -, 1405, 1449</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 859</column>
<column name="Register">-, -, 730, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 3, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_getVal_fu_234">getVal, 0, 0, 269, 121</column>
<column name="sobel_filter_AXILiteS_s_axi_U">sobel_filter_AXILiteS_s_axi, 0, 0, 112, 168</column>
<column name="sobel_filter_gmem2_m_axi_U">sobel_filter_gmem2_m_axi, 2, 0, 512, 580</column>
<column name="sobel_filter_gmem_m_axi_U">sobel_filter_gmem_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="fullIndex_fu_498_p2">+, 0, 74, 28, 23, 23</column>
<column name="i_1_fu_283_p2">+, 0, 38, 16, 11, 1</column>
<column name="i_2_fu_308_p2">+, 0, 53, 21, 16, 1</column>
<column name="i_3_fu_339_p2">+, 0, 68, 26, 21, 11</column>
<column name="i_4_fu_370_p2">+, 0, 68, 26, 21, 11</column>
<column name="indvar_flatten_next_fu_422_p2">+, 0, 68, 26, 21, 1</column>
<column name="out_pix4_sum5_fu_303_p2">+, 0, 98, 36, 31, 31</column>
<column name="out_pix4_sum6_fu_614_p2">+, 0, 101, 37, 32, 32</column>
<column name="out_pix4_sum7_fu_365_p2">+, 0, 98, 36, 31, 31</column>
<column name="out_pix4_sum8_fu_334_p2">+, 0, 98, 36, 31, 31</column>
<column name="tmp1_fu_575_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp_20_fu_656_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_9_fu_693_p2">+, 0, 29, 13, 8, 8</column>
<column name="x_fu_504_p2">+, 0, 38, 16, 1, 11</column>
<column name="x_weight_1_2_fu_569_p2">+, 0, 0, 11, 11, 11</column>
<column name="x_weight_2_2_fu_639_p2">+, 0, 38, 16, 11, 11</column>
<column name="y9_fu_442_p2">+, 0, 38, 16, 1, 11</column>
<column name="y_weight_1_2_fu_585_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_21_fu_661_p2">-, 0, 29, 13, 1, 8</column>
<column name="tmp_24_fu_677_p2">-, 0, 29, 13, 1, 8</column>
<column name="tmp_8_fu_410_p2">-, 0, 74, 28, 23, 23</column>
<column name="tmp_8_mid1_fu_472_p2">-, 0, 74, 28, 23, 23</column>
<column name="x_weight_0_2_fu_531_p2">-, 0, 32, 14, 9, 9</column>
<column name="x_weight_1_1_fu_552_p2">-, 0, 38, 16, 11, 11</column>
<column name="x_weight_2_fu_598_p2">-, 0, 0, 11, 11, 11</column>
<column name="y_weight_2_1_fu_630_p2">-, 0, 0, 11, 11, 11</column>
<column name="y_weight_2_2_fu_644_p2">-, 0, 0, 11, 11, 11</column>
<column name="y_weight_2_fu_604_p2">-, 0, 38, 16, 11, 11</column>
<column name="ap_block_pp0_stage0_flag00011001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_flag00011001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_flag00011001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_flag00011001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_flag00011001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state102_pp0_stage70_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state114_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state115_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state120_pp0_stage8_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2416">and, 0, 0, 2, 1, 1</column>
<column name="exitcond2_fu_297_p2">icmp, 0, 0, 8, 16, 16</column>
<column name="exitcond_flatten_fu_416_p2">icmp, 0, 0, 13, 21, 16</column>
<column name="exitcond_fu_428_p2">icmp, 0, 0, 6, 11, 9</column>
<column name="tmp_10_fu_705_p2">icmp, 0, 0, 4, 8, 6</column>
<column name="tmp_12_fu_711_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_3_fu_328_p2">icmp, 0, 0, 13, 21, 16</column>
<column name="tmp_4_fu_667_p2">icmp, 0, 0, 6, 11, 1</column>
<column name="tmp_5_fu_359_p2">icmp, 0, 0, 13, 21, 16</column>
<column name="tmp_fu_277_p2">icmp, 0, 0, 6, 11, 9</column>
<column name="tmp_s_fu_650_p2">icmp, 0, 0, 6, 11, 1</column>
<column name="ap_block_pp0_stage3_flag00011011">or, 0, 0, 2, 1, 1</column>
<column name="tmp_26_fu_725_p2">or, 0, 0, 2, 1, 1</column>
<column name="edge_val_1_i_fu_731_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_i_fu_717_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_22_fu_683_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_25_fu_688_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_8_mid2_fu_478_p3">select, 0, 0, 23, 1, 23</column>
<column name="x_assign_mid2_fu_434_p3">select, 0, 0, 11, 1, 1</column>
<column name="y_assign_mid2_fu_486_p3">select, 0, 0, 11, 1, 11</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
<column name="edge_val_fu_699_p2">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">568, 113, 1, 113</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_sig_ioackin_gmem2_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem2_WREADY">9, 2, 1, 2</column>
<column name="gmem2_AWADDR">33, 6, 32, 192</column>
<column name="gmem2_AWLEN">15, 3, 32, 96</column>
<column name="gmem2_WDATA">15, 3, 32, 96</column>
<column name="gmem2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem2_blk_n_B">9, 2, 1, 2</column>
<column name="gmem2_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_ARVALID">9, 2, 1, 2</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_getVal_fu_234_xDiff">21, 4, 2, 8</column>
<column name="grp_getVal_fu_234_yDiff">21, 4, 2, 8</column>
<column name="i1_reg_168">9, 2, 16, 32</column>
<column name="i2_reg_179">9, 2, 21, 42</column>
<column name="i3_reg_190">9, 2, 21, 42</column>
<column name="i_reg_157">9, 2, 11, 22</column>
<column name="indvar_flatten_phi_fu_205_p4">9, 2, 21, 42</column>
<column name="indvar_flatten_reg_201">9, 2, 21, 42</column>
<column name="x_assign_phi_fu_227_p4">9, 2, 11, 22</column>
<column name="x_assign_reg_223">9, 2, 11, 22</column>
<column name="y_assign_phi_fu_216_p4">9, 2, 11, 22</column>
<column name="y_assign_reg_212">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">112, 0, 112, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_reg_grp_getVal_fu_234_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem2_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem2_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_flatten_reg_845">1, 0, 1, 0</column>
<column name="edge_val_1_i_reg_950">8, 0, 8, 0</column>
<column name="exitcond_flatten_reg_845">1, 0, 1, 0</column>
<column name="fullIndex_reg_859">23, 0, 23, 0</column>
<column name="i1_reg_168">16, 0, 16, 0</column>
<column name="i2_reg_179">21, 0, 21, 0</column>
<column name="i3_reg_190">21, 0, 21, 0</column>
<column name="i_2_reg_798">16, 0, 16, 0</column>
<column name="i_3_reg_816">21, 0, 21, 0</column>
<column name="i_4_reg_835">21, 0, 21, 0</column>
<column name="i_reg_157">11, 0, 11, 0</column>
<column name="indvar_flatten_next_reg_849">21, 0, 21, 0</column>
<column name="indvar_flatten_reg_201">21, 0, 21, 0</column>
<column name="inter_pix_read_reg_754">32, 0, 32, 0</column>
<column name="out_pix3_reg_759">30, 0, 30, 0</column>
<column name="out_pix4_sum5_reg_793">31, 0, 31, 0</column>
<column name="out_pix4_sum6_reg_915">32, 0, 32, 0</column>
<column name="out_pix4_sum7_reg_830">31, 0, 31, 0</column>
<column name="out_pix4_sum8_reg_811">31, 0, 31, 0</column>
<column name="reg_250">8, 0, 8, 0</column>
<column name="tmp_11_reg_875">8, 0, 8, 0</column>
<column name="tmp_13_reg_880">8, 0, 8, 0</column>
<column name="tmp_14_reg_885">8, 0, 8, 0</column>
<column name="tmp_15_reg_890">8, 0, 8, 0</column>
<column name="tmp_16_reg_895">8, 0, 8, 0</column>
<column name="tmp_18_reg_910">8, 0, 8, 0</column>
<column name="tmp_1_cast_reg_770">30, 0, 31, 1</column>
<column name="tmp_1_reg_765">30, 0, 32, 2</column>
<column name="tmp_20_reg_925">8, 0, 8, 0</column>
<column name="tmp_21_reg_930">8, 0, 8, 0</column>
<column name="tmp_23_reg_940">8, 0, 8, 0</column>
<column name="tmp_24_reg_945">8, 0, 8, 0</column>
<column name="tmp_4_reg_935">1, 0, 1, 0</column>
<column name="tmp_7_reg_870">8, 0, 8, 0</column>
<column name="tmp_s_reg_920">1, 0, 1, 0</column>
<column name="x_assign_reg_223">11, 0, 11, 0</column>
<column name="x_reg_865">11, 0, 11, 0</column>
<column name="x_weight_2_reg_900">11, 0, 11, 0</column>
<column name="y_assign_mid2_reg_854">11, 0, 11, 0</column>
<column name="y_assign_reg_212">11, 0, 11, 0</column>
<column name="y_weight_2_reg_905">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_1'">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'gmem2_addr'">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'gmem2_addr_wr_req', SobelLab4/Sobel.cpp:36">writereq, 8.75, 8.75, -, -, -, m_axi, request, &apos;gmem2&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
