Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Y:/Desktop/ComputerOrganization/PreFullAdder1/PreFullAdder1test_isim_beh.exe -prj Y:/Desktop/ComputerOrganization/PreFullAdder1/PreFullAdder1test_beh.prj work.PreFullAdder1test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/Desktop/ComputerOrganization/PreFullAdder1/FullAdder1.v" into library work
Analyzing Verilog file "Y:/Desktop/ComputerOrganization/PreFullAdder1/PreFullAdder1.v" into library work
Analyzing Verilog file "Y:/Desktop/ComputerOrganization/PreFullAdder1/PreFullAdder1test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 155540 KB
Fuse CPU Usage: 202 ms
Compiling module FullAdder1
Compiling module PreFullAdder1
Compiling module PreFullAdder1test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable Y:/Desktop/ComputerOrganization/PreFullAdder1/PreFullAdder1test_isim_beh.exe
Fuse Memory Usage: 163868 KB
Fuse CPU Usage: 249 ms
