InceptionV4/Logits/Logits/biases CPU 1 606 607
InceptionV4/Logits/Logits/weights CPU 0 676 676
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 682 682
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 686 687
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 729 730
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 733 734
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 3914 737 4651
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 10004 4724 14728
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 14863 14769 29632
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1050 29692 30742
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 19395 29720 49115
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 15929 49115 65044
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2422 65352 67774
InceptionV4/InceptionV4/Mixed_3a/concat CPU 790 67774 68564
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5324 68636 73960
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4708 68673 73381
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3423 73381 76804
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8316 73977 82293
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6010 76897 82907
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 5942 82958 88900
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14067 88940 103007
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4547 103075 107622
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1453 107622 109075
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14696 109168 123864
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 16996 109359 126355
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1239 126355 127594
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1712 127667 129379
InceptionV4/InceptionV4/Mixed_5a/concat CPU 402 129379 129781
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2663 129831 132494
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2539 132513 135052
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3843 129860 133703
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2686 133703 136389
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 12 136454 136466
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1791 136466 138257
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3394 135069 138463
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3501 138354 141855
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13 141910 141923
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1989 141923 143912
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2415 143968 146383
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2780 146454 149234
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1311 149234 150545
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2498 150630 153128
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1644 153155 154799
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4052 150764 154816
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3046 154816 157862
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3214 154828 158042
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2086 158070 160156
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2545 157892 160437
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2735 160213 162948
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3720 160450 164170
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2537 164279 166816
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1745 166816 168561
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2295 168653 170948
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2259 170982 173241
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1953 173271 175224
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5068 168801 173869
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2942 173869 176811
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1939 175260 177199
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2632 176833 179465
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3898 177244 181142
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3643 179484 183127
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2105 183200 185305
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1282 185305 186587
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2933 186727 189660
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1976 189692 191668
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1913 191777 193690
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4731 186913 191644
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2740 191644 194384
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1710 193726 195436
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2340 194403 196743
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3534 195476 199010
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3129 196761 199890
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1859 199942 201801
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1649 201801 203450
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3767 203561 207328
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15265 207356 222621
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 19836 203701 223537
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 669 223537 224206
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7056 222656 229712
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 10 224236 224246
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 28593 224246 252839
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 953 252911 253864
InceptionV4/InceptionV4/Mixed_6a/concat CPU 207 253864 254071
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4650 254104 258754
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2963 254126 257089
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2920 257089 260009
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3478 260099 263577
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6121 258773 264894
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4676 263619 268295
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4809 268335 273144
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8553 264910 273463
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5456 273183 278639
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 278690 278704
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1925 278704 280629
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8073 273474 281547
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2084 280682 282766
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1622 283033 284655
InceptionV4/InceptionV4/Mixed_6b/concat CPU 195 284655 284850
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4668 284893 289561
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2872 284916 287788
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4832 287788 292620
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 12 292672 292684
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2873 292684 295557
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6171 289581 295752
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4249 295606 299855
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8440 295762 304202
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4304 299893 304197
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 844 304219 305063
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3481 305077 308558
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5000 304230 309230
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5096 309290 314386
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5936 314439 320375
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1395 320375 321770
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3625 321872 325497
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3301 325522 328823
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4683 328852 333535
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6708 322096 328804
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4908 328804 333712
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4878 333587 338465
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6422 333733 340155
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5553 338506 344059
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8945 340176 349121
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5107 344107 349214
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 349137 349145
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 827 349145 349972
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3211 350024 353235
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 5068 353290 358358
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1412 358358 359770
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4881 359866 364747
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3331 364854 368185
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4141 368218 372359
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8887 360025 368912
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5040 368912 373952
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4660 372406 377066
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6467 374007 380474
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4680 377140 381820
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5584 381867 387451
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8441 380497 388938
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 388986 388994
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 829 388994 389823
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3216 389856 393072
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 4663 393126 397789
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1339 397789 399128
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3415 399225 402640
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3625 402665 406290
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4325 406314 410639
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6920 399399 406319
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4894 406319 411213
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5724 410678 416402
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6559 411239 417798
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5921 416448 422369
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8366 417814 426180
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 426202 426211
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 859 426211 427070
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4781 422420 427201
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3191 427088 430279
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4421 430348 434769
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1379 434769 436148
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5061 436264 441325
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2836 441354 444190
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3842 444221 448063
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8550 436419 444969
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5014 444969 449983
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4593 448105 452698
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6620 450018 456638
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4942 452749 457691
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5472 457730 463202
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8263 456658 464921
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 464959 464967
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 838 464967 465805
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3280 465865 469145
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 5115 469221 474336
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1406 474336 475742
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5717 476170 481887
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3203 481919 485122
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6091 476006 482097
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4654 482097 486751
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3543 485167 488710
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6209 486804 493013
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4318 488750 493068
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4842 493102 497944
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8543 493027 501570
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 11 501593 501604
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 939 501604 502543
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5330 497991 503321
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3289 502563 505852
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 4560 506100 510660
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1413 510660 512073
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4087 512169 516256
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 5713 516280 521993
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 10544 512330 522874
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5166 522874 528040
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 7594 522028 529622
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1773 528073 529846
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 8 529856 529864
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 303 529864 530167
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3613 529670 533283
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 835 533559 534394
InceptionV4/InceptionV4/Mixed_7a/concat CPU 55 534394 534449
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2022 534474 536496
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2846 536510 539356
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3271 534496 537767
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2336 537767 540103
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1554 539375 540929
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2362 540159 542521
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1688 540949 542637
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 17 542645 542662
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 290 542666 542956
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2338 542965 545303
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3241 542572 545813
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1900 545959 547859
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1521 547905 549426
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1029 549476 550505
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 949 550534 551483
InceptionV4/InceptionV4/Mixed_7b/concat CPU 62 551483 551545
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1955 551568 553523
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2130 551592 553722
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2025 553722 555747
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2954 553536 556490
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2214 555796 558010
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1629 556542 558171
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1670 558181 559851
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 28 559878 559906
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 357 559914 560271
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3254 558052 561306
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2010 560279 562289
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1922 561369 563291
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1629 563371 565000
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 809 565043 565852
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1086 565883 566969
InceptionV4/InceptionV4/Mixed_7c/concat CPU 63 566969 567032
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1939 567069 569008
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2887 569023 571910
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2394 567096 569490
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2516 569490 572006
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1717 571923 573640
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2196 572054 574250
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1621 573657 575278
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 30 575297 575327
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 468 575338 575806
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3053 574289 577342
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2055 575934 577989
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1910 577380 579290
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1518 579340 580858
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 877 580901 581778
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 988 581809 582797
InceptionV4/InceptionV4/Mixed_7d/concat CPU 63 582797 582860
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 126 582876 583002
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 583006 583010
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 583014 583014
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 583017 583017
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 583020 583020
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 583023 583025
InceptionV4/Logits/Logits/MatMul CPU 8097 583028 591125
InceptionV4/Logits/Logits/BiasAdd CPU 22 591147 591169
InceptionV4/Logits/Predictions CPU 13 591177 591190
InceptionV4/Logits/Logits/biases CPU 1 285 286
InceptionV4/Logits/Logits/weights CPU 1 364 365
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 371 371
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 375 375
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 377 378
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 380 381
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2635 383 3018
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8102 3083 11185
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13820 11237 25057
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1211 25102 26313
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 5886 25127 31013
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 15460 31013 46473
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3363 46791 50154
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1476 50154 51630
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5668 51741 57409
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5857 51772 57629
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2583 57629 60212
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8226 57424 65650
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6174 60303 66477
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 6063 66533 72596
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 13974 72645 86619
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4746 86692 91438
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1602 91438 93040
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 15363 93148 108511
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 17562 93370 110932
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1172 110932 112104
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1777 112193 113970
InceptionV4/InceptionV4/Mixed_5a/concat CPU 515 113970 114485
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2734 114554 117288
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2570 117316 119886
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3240 114616 117856
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2230 117856 120086
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 13 120145 120158
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1924 120158 122082
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3952 119903 123855
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3367 122190 125557
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 12 125624 125636
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1919 125636 127555
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2105 127630 129735
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2749 129800 132549
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1856 132549 134405
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3734 134498 138232
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1716 138265 139981
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3515 134687 138202
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2954 138202 141156
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3633 140020 143653
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2645 141179 143824
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2407 143704 146111
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3237 143839 147076
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2040 146162 148202
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1970 148261 150231
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1402 150231 151633
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3342 151726 155068
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2047 155110 157157
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3116 151933 155049
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2758 155049 157807
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2024 157191 159215
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2109 157825 159934
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1767 159255 161022
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3118 159948 163066
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3507 161067 164574
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1960 164633 166593
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1439 166593 168032
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2650 168128 170778
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1984 170806 172790
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1950 172896 174846
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4495 168307 172802
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2893 172802 175695
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1748 174893 176641
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2683 175718 178401
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3704 176690 180394
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3728 178419 182147
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2591 182212 184803
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1353 184803 186156
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3671 186255 189926
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15266 189952 205218
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 19592 186409 206001
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 666 206001 206667
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7076 205255 212331
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 12 206699 206711
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 29315 206711 236026
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 957 236085 237042
InceptionV4/InceptionV4/Mixed_6a/concat CPU 201 237042 237243
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4502 237275 241777
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3083 237303 240386
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3033 240386 243419
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3421 243509 246930
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6234 241795 248029
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4423 246977 251400
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4646 251511 256157
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9004 248046 257050
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5720 256202 261922
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 261967 261982
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2430 261982 264412
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7998 257077 265075
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2414 264470 266884
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1655 267084 268739
InceptionV4/InceptionV4/Mixed_6b/concat CPU 194 268739 268933
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4648 268978 273626
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2761 269006 271767
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4781 271767 276548
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6092 273646 279738
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 14 276722 276736
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3504 276736 280240
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3690 280294 283984
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4516 284031 288547
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9039 279755 288794
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 886 288808 289694
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3359 289711 293070
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5372 288592 293964
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5241 294050 299291
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5669 299341 305010
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1364 305010 306374
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3283 306478 309761
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3865 309791 313656
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4312 313693 318005
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7675 306664 314339
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4950 314339 319289
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5308 318048 323356
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6504 319326 325830
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5328 323410 328738
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4985 328790 333775
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8366 325851 334217
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 334262 334270
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 825 334270 335095
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3210 335128 338338
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4485 338424 342909
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1573 342909 344482
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5023 344574 349597
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2823 349712 352535
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4152 352567 356719
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8648 344776 353424
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5043 353424 358467
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4560 356771 361331
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6606 358501 365107
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4765 361376 366141
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5419 366183 371602
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8620 365129 373749
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 373802 373811
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 831 373811 374642
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3175 374680 377855
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 5082 377908 382990
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1622 382990 384612
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3144 384705 387849
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3947 387874 391821
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4315 391846 396161
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7592 384868 392460
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4907 392460 397367
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4795 396211 401006
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6637 397400 404037
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5603 401059 406662
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5151 406702 411853
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8835 404056 412891
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 412928 412936
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 897 412936 413833
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3256 413868 417124
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 5030 417187 422217
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1431 422217 423648
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4979 423738 428717
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3378 428743 432121
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3728 432147 435875
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8920 423895 432815
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5047 432815 437862
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4504 435919 440423
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6605 437898 444503
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4860 440466 445326
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5462 445366 450828
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8914 444537 453451
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 453521 453529
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 835 453529 454364
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3163 454403 457566
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 5160 457617 462777
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1356 462777 464133
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4840 464234 469074
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2871 469099 471970
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3553 472000 475553
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8243 464383 472626
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5010 472626 477636
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4768 475602 480370
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6577 477673 484250
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4770 480419 485189
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5270 485234 490504
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8269 484270 492539
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 492583 492592
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 950 492592 493542
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3116 493579 496695
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 5382 496755 502137
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1661 502137 503798
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3537 503892 507429
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6703 507453 514156
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 10353 504049 514402
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5121 514402 519523
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 7023 514195 521218
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1894 519562 521456
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 9 521470 521479
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 416 521479 521895
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3608 521259 524867
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1068 525081 526149
InceptionV4/InceptionV4/Mixed_7a/concat CPU 55 526149 526204
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1930 526241 528171
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2110 526267 528377
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2397 528377 530774
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2869 528184 531053
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1703 531062 532765
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2835 530836 533671
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1539 532783 534322
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 27 534341 534368
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 450 534414 534864
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2223 534880 537103
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3583 533744 537327
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1829 537384 539213
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1474 539260 540734
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 947 540782 541729
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 984 541760 542744
InceptionV4/InceptionV4/Mixed_7b/concat CPU 61 542744 542805
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2969 542837 545806
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2813 545822 548635
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2669 545307 547976
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2031 547976 550007
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1492 548652 550144
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1698 550153 551851
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 16 551866 551882
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 295 551887 552182
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2458 550061 552519
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2679 552190 554869
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 9633 552563 562196
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2148 562274 564422
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 5504 564486 569990
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1177 570043 571220
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1328 571252 572580
InceptionV4/InceptionV4/Mixed_7c/concat CPU 115 572580 572695
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2429 572762 575191
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3022 575209 578231
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4429 572964 577393
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1986 577393 579379
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1554 578260 579814
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1828 579827 581655
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 22 581669 581691
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 304 581697 582001
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2827 579423 582250
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2850 582025 584875
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3671 582284 585955
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1815 586016 587831
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1403 587874 589277
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 686 589305 589991
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 944 590014 590958
InceptionV4/InceptionV4/Mixed_7d/concat CPU 62 590958 591020
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 136 591039 591175
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 591179 591183
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 591187 591187
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 591200 591200
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 591203 591203
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 591206 591209
InceptionV4/Logits/Logits/MatMul CPU 8187 591212 599399
InceptionV4/Logits/Logits/BiasAdd CPU 24 599421 599445
InceptionV4/Logits/Predictions CPU 12 599453 599465
InceptionV4/Logits/Logits/biases CPU 0 317 317
InceptionV4/Logits/Logits/weights CPU 0 395 395
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 399 399
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 403 403
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 406 406
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 409 409
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 3032 412 3444
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8012 3499 11511
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13829 11562 25391
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1194 25435 26629
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 5842 25470 31312
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 15964 31312 47276
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3189 47597 50786
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1817 50786 52603
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5428 52733 58161
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4461 52873 57334
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2809 57334 60143
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6141 60222 66363
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8640 58178 66818
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 6363 66417 72780
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14168 72835 87003
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4344 87077 91421
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 2042 91421 93463
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14818 93551 108369
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 17169 93766 110935
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1238 110935 112173
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1789 112242 114031
InceptionV4/InceptionV4/Mixed_5a/concat CPU 399 114031 114430
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2701 114482 117183
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2502 117211 119713
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3699 114515 118214
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2693 118214 120907
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 16 120981 120997
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1894 120997 122891
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3756 119729 123485
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3139 123001 126140
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 11 126194 126205
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1976 126205 128181
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1933 128237 130170
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 3096 130230 133326
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1372 133326 134698
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2558 134790 137348
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2210 137374 139584
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4651 134949 139600
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3104 139600 142704
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3834 139612 143446
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2584 142730 145314
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2295 143509 145804
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2514 145846 148360
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3774 145330 149104
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2089 149162 151251
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1496 151251 152747
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2422 152856 155278
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2214 155306 157520
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1812 157543 159355
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4498 153033 157531
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2757 157531 160288
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1638 159381 161019
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2293 160306 162599
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3699 161064 164763
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3127 162617 165744
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2296 165803 168099
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1285 168099 169384
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2798 169482 172280
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1914 172312 174226
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2142 174333 176475
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5368 169630 174998
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2750 174998 177748
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1641 176514 178155
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2246 177768 180014
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3644 178198 181842
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3240 180031 183271
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2020 183327 185347
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1341 185347 186688
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3521 186779 190300
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15181 190327 205508
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 19453 186953 206406
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 680 206406 207086
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7039 205548 212587
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 9 207115 207124
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 29030 207124 236154
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 942 236227 237169
InceptionV4/InceptionV4/Mixed_6a/concat CPU 197 237169 237366
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4530 237398 241928
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3023 237422 240445
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3111 240445 243556
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3335 243645 246980
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6160 241947 248107
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4523 247032 251555
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4978 251601 256579
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8668 248125 256793
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5788 256628 262416
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13 262486 262499
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1849 262499 264348
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8114 256803 264917
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2395 264401 266796
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1667 267008 268675
InceptionV4/InceptionV4/Mixed_6b/concat CPU 200 268675 268875
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4670 268917 273587
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2737 268947 271684
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4990 271684 276674
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6131 273607 279738
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 11 276731 276742
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3116 276742 279858
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3699 279907 283606
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4324 283644 287968
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8444 279752 288196
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 885 288209 289094
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3397 289109 292506
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4977 288016 292993
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5300 293050 298350
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5974 298395 304369
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1293 304369 305662
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3540 305771 309311
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4038 309340 313378
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4289 313413 317702
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7402 305949 313351
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4915 313351 318266
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5467 317750 323217
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6519 318296 324815
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5502 323377 328879
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8411 324834 333245
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4842 328928 333770
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 333263 333272
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 835 333272 334107
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3215 334139 337354
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4998 337436 342434
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1353 342434 343787
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4972 343889 348861
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2733 348965 351698
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3586 351723 355309
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8574 344040 352614
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5042 352614 357656
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4790 355362 360152
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6337 357693 364030
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4895 360195 365090
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5538 365134 370672
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8304 364052 372356
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 372407 372416
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 836 372416 373252
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3164 373295 376459
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 4846 376520 381366
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1085 381366 382451
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3081 382557 385638
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3862 385660 389522
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4418 389549 393967
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7255 382714 389969
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4654 389969 394623
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4974 394014 398988
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6230 394647 400877
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5251 399030 404281
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4871 404319 409190
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8487 400892 409379
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 409415 409423
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 836 409423 410259
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3229 410286 413515
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4881 413595 418476
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1121 418476 419597
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4989 419686 424675
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3419 424700 428119
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3411 428158 431569
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8945 419868 428813
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5091 428813 433904
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4355 431623 435978
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6155 433936 440091
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5149 436017 441166
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5239 441210 446449
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8362 440122 448484
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 448535 448543
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 831 448543 449374
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3271 449410 452681
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4492 452738 457230
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1257 457230 458487
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5177 458583 463760
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3223 463792 467015
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3499 467047 470546
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8829 458736 467565
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5106 467565 472671
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4260 470589 474849
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6270 472707 478977
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4736 474891 479627
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5238 479670 484908
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8688 478992 487680
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 487724 487733
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 826 487733 488559
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3222 488596 491818
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 5571 491873 497444
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1293 497444 498737
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4151 498835 502986
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6094 503016 509110
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 10805 499001 509806
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5141 509806 514947
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 6949 509142 516091
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1804 514979 516783
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 12 516801 516813
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 566 516813 517379
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3634 516136 519770
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 869 520020 520889
InceptionV4/InceptionV4/Mixed_7a/concat CPU 55 520889 520944
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2005 520973 522978
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2857 522997 525854
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2837 520996 523833
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2325 523833 526158
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1708 525872 527580
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2115 526211 528326
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1591 527606 529197
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 26 529213 529239
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 482 529275 529757
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3246 528379 531625
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2161 529774 531935
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2056 531689 533745
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1735 533805 535540
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 779 535582 536361
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 820 536539 537359
InceptionV4/InceptionV4/Mixed_7b/concat CPU 58 537359 537417
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1894 537442 539336
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2366 537466 539832
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2196 539832 542028
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2953 539351 542304
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1611 542314 543925
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2177 542082 544259
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1630 543939 545569
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 26 545597 545623
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 457 545629 546086
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 2800 544306 547106
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2106 546099 548205
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2084 547158 549242
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1681 549339 551020
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 775 551064 551839
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1101 552016 553117
InceptionV4/InceptionV4/Mixed_7c/concat CPU 63 553117 553180
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1918 553206 555124
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2323 553234 555557
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1954 555557 557511
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2855 555140 557995
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2118 557568 559686
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1712 558037 559749
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1744 559759 561503
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 31 561531 561562
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 359 561571 561930
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3073 559731 562804
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2193 561942 564135
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2138 562841 564979
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1685 565029 566714
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 759 566761 567520
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 761 567696 568457
InceptionV4/InceptionV4/Mixed_7d/concat CPU 61 568457 568518
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 130 568533 568663
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 568668 568672
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 568675 568675
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 568691 568691
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 568694 568694
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 568697 568699
InceptionV4/Logits/Logits/MatMul CPU 7000 568702 575702
InceptionV4/Logits/Logits/BiasAdd CPU 22 575723 575745
InceptionV4/Logits/Predictions CPU 12 575753 575765
InceptionV4/Logits/Logits/biases CPU 1 309 310
InceptionV4/Logits/Logits/weights CPU 1 387 388
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 392 392
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 396 397
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 399 399
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 402 403
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2635 405 3040
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8225 3083 11308
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13940 11368 25308
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1187 25354 26541
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 5844 25366 31210
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16434 31210 47644
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3083 47972 51055
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1436 51055 52491
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5716 52574 58290
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5876 52608 58484
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2845 58484 61329
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8276 58307 66583
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6035 61411 67446
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 5935 67508 73443
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14247 73484 87731
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4414 87806 92220
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1566 92220 93786
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14615 93888 108503
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 16589 94105 110694
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1212 110694 111906
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1854 111999 113853
InceptionV4/InceptionV4/Mixed_5a/concat CPU 397 113853 114250
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2780 114300 117080
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2356 117110 119466
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3178 114332 117510
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2650 117510 120160
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 14 120227 120241
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1989 120241 122230
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3314 119482 122796
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3399 122332 125731
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 12 125792 125804
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1786 125804 127590
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2011 127651 129662
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2917 129729 132646
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1286 132646 133932
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2756 134020 136776
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1964 136804 138768
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4592 134156 138748
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2989 138748 141737
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3563 138795 142358
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2591 141764 144355
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3078 142408 145486
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3319 144374 147693
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2366 145536 147902
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1964 147965 149929
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1420 149929 151349
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2468 151441 153909
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2109 153942 156051
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2382 156079 158461
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4434 151630 156064
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2894 156064 158958
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1736 158505 160241
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2628 158976 161604
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3544 160289 163833
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3825 161623 165448
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2965 165523 168488
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1719 168488 170207
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2502 170302 172804
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2565 172832 175397
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1918 175498 177416
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4964 170448 175412
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2908 175412 178320
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1671 177458 179129
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2557 178341 180898
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3639 179179 182818
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3797 180914 184711
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2275 184796 187071
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1273 187071 188344
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3532 188454 191986
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15413 192010 207423
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 19603 188609 208212
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 672 208212 208884
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7082 207461 214543
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 10 208918 208928
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 29228 208928 238156
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 934 238212 239146
InceptionV4/InceptionV4/Mixed_6a/concat CPU 196 239146 239342
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4535 239375 243910
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3029 239399 242428
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3131 242428 245559
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3435 245647 249082
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6249 243928 250177
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4434 249124 253558
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4703 253607 258310
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8689 250198 258887
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5676 258357 264033
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 264077 264092
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1836 264092 265928
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8017 258910 266927
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2082 265987 268069
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1693 268340 270033
InceptionV4/InceptionV4/Mixed_6b/concat CPU 197 270033 270230
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4566 270264 274830
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2879 270289 273168
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5281 273168 278449
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6116 274891 281007
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 14 278539 278553
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2792 278553 281345
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3884 281397 285281
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8325 281021 289346
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4426 285327 289753
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 835 289363 290198
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3423 290208 293631
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5601 289801 295402
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5221 295462 300683
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 6452 300727 307179
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1409 307179 308588
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3176 308697 311873
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3869 311899 315768
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4277 315805 320082
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7439 308872 316311
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4923 316311 321234
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5710 320132 325842
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6448 321268 327716
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5524 325896 331420
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4887 331472 336359
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8953 327739 336692
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 336728 336736
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 834 336736 337570
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3226 337609 340835
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4791 340931 345722
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1190 345722 346912
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5023 347014 352037
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3696 352140 355836
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3937 355871 359808
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 9524 347167 356691
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5054 356691 361745
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4624 359852 364476
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6356 361781 368137
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4653 364519 369172
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5205 369221 374426
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8325 368178 376503
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 376565 376574
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 834 376574 377408
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3266 377462 380728
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 4543 380802 385345
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1274 385345 386619
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3026 386712 389738
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4172 389763 393935
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4295 393961 398256
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7031 386882 393913
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4864 393913 398777
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4898 398300 403198
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6674 398806 405480
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5289 403241 408530
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5063 408570 413633
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8436 405500 413936
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 7 413962 413969
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 827 413969 414796
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3200 414871 418071
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4255 418156 422411
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1343 422411 423754
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4902 423849 428751
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3165 428780 431945
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3739 431978 435717
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8232 424008 432240
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4968 432240 437208
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4198 435828 440026
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6154 437242 443396
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5049 440065 445114
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5281 445158 450439
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8504 443413 451917
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 451949 451957
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 830 451957 452787
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3239 452825 456064
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 5093 456128 461221
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1403 461221 462624
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5111 462720 467831
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2841 467865 470706
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3858 470738 474596
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8483 462875 471358
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5000 471358 476358
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4462 474646 479108
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6142 476412 482554
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5000 479148 484148
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5368 484194 489562
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8944 482571 491515
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 491562 491571
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 837 491571 492408
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3302 492441 495743
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 6094 497788 503882
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1277 503882 505159
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3613 505265 508878
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 5996 508903 514899
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 10340 505448 515788
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5196 515788 520984
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 7266 514932 522198
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1928 521020 522948
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 13 522969 522982
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 658 522982 523640
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3722 522246 525968
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1224 526011 527235
InceptionV4/InceptionV4/Mixed_7a/concat CPU 57 527235 527292
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1925 527331 529256
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2317 527359 529676
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2218 529676 531894
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2840 529270 532110
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1747 532121 533868
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2170 531951 534121
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1910 533887 535797
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 33 535828 535861
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 447 535871 536318
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3501 534192 537693
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1995 536330 538325
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1926 537734 539660
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1581 539717 541298
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 771 541347 542118
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 989 542150 543139
InceptionV4/InceptionV4/Mixed_7b/concat CPU 101 543139 543240
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1988 543262 545250
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2890 545266 548156
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2898 543285 546183
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2551 546183 548734
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1572 548172 549744
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2397 548787 551184
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1584 549765 551349
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 15 551359 551374
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 294 551378 551672
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2405 551679 554084
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 2885 551262 554147
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1718 554209 555927
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1473 556000 557473
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 771 557515 558286
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 999 558316 559315
InceptionV4/InceptionV4/Mixed_7c/concat CPU 62 559315 559377
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1947 559412 561359
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1997 559438 561435
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2215 561435 563650
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2908 561374 564282
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2185 563703 565888
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1776 564304 566080
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1846 566089 567935
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 21 567953 567974
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 322 567981 568303
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3452 565939 569391
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2073 568314 570387
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2010 569435 571445
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1787 571507 573294
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 749 573338 574087
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1024 574120 575144
InceptionV4/InceptionV4/Mixed_7d/concat CPU 65 575144 575209
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 136 575224 575360
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 575365 575369
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 575372 575372
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 575376 575376
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 575379 575380
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 575382 575385
InceptionV4/Logits/Logits/MatMul CPU 4338 575388 579726
InceptionV4/Logits/Logits/BiasAdd CPU 17 579743 579760
InceptionV4/Logits/Predictions CPU 12 579769 579781
InceptionV4/Logits/Logits/biases CPU 0 275 275
InceptionV4/Logits/Logits/weights CPU 0 348 348
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 352 352
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 355 356
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 358 358
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 361 361
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2542 364 2906
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8089 2951 11040
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13939 11084 25023
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1152 25074 26226
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 5729 25108 30837
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 15742 30837 46579
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3044 46900 49944
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1432 49944 51376
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5839 51456 57295
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6038 51476 57514
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2479 57514 59993
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8337 57311 65648
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6040 60086 66126
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 6248 66186 72434
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14190 72477 86667
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4564 86738 91302
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1507 91302 92809
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14502 92908 107410
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 16730 93127 109857
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1079 109857 110936
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1375 111023 112398
InceptionV4/InceptionV4/Mixed_5a/concat CPU 398 112398 112796
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2855 112832 115687
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2310 115708 118018
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3401 112859 116260
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2351 116260 118611
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 14 118672 118686
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1892 118686 120578
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3312 118034 121346
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3478 120679 124157
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10 124218 124228
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1776 124228 126004
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1901 126062 127963
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2749 128022 130771
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1350 130771 132121
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2600 132200 134800
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2140 134825 136965
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4590 132339 136929
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2996 136929 139925
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3433 136997 140430
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2590 139950 142540
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2504 140480 142984
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2116 143025 145141
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3395 142558 145953
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2125 146026 148151
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1342 148151 149493
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2451 149593 152044
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2441 152072 154513
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1899 154544 156443
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5003 149747 154750
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2925 154750 157675
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1668 156473 158141
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2602 157696 160298
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3693 158185 161878
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3756 160314 164070
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2487 164151 166638
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1399 166638 168037
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2326 168127 170453
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2325 170480 172805
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2072 172907 174979
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5289 168268 173557
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2942 173557 176499
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1924 175013 176937
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2581 176523 179104
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3870 176980 180850
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3724 179124 182848
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2099 182937 185036
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1306 185036 186342
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3914 186436 190350
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15244 190378 205622
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 19829 186584 206413
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 644 206413 207057
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7308 205664 212972
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 10 207088 207098
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 29260 207098 236358
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 949 236432 237381
InceptionV4/InceptionV4/Mixed_6a/concat CPU 191 237381 237572
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4492 237605 242097
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2833 237634 240467
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2874 240467 243341
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3864 243427 247291
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6217 242117 248334
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4602 247333 251935
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8420 248351 256771
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5016 251981 256997
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5510 257045 262555
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 262601 262615
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1871 262615 264486
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7900 256789 264689
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2052 264539 266591
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1639 266781 268420
InceptionV4/InceptionV4/Mixed_6b/concat CPU 195 268420 268615
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4544 268658 273202
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2554 268689 271243
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5193 271243 276436
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6179 273220 279399
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 12 276494 276506
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3116 276506 279622
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3814 279665 283479
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8368 279439 287807
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4500 283527 288027
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 847 287827 288674
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3352 288691 292043
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4735 288061 292796
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5198 292847 298045
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5322 298090 303412
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1156 303412 304568
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3183 304682 307865
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3616 307892 311508
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4722 311538 316260
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7241 304859 312100
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5002 312100 317102
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5399 316315 321714
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6716 317137 323853
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5506 321770 327276
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8438 323874 332312
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 332328 332336
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 833 332336 333169
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6041 327327 333368
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3230 333190 336420
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4710 336508 341218
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1238 341218 342456
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5333 342550 347883
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3219 347992 351211
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3760 351249 355009
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 9267 342704 351971
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5136 351971 357107
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4958 355056 360014
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6644 357146 363790
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4878 360057 364935
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5315 364975 370290
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8414 363823 372237
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 372280 372289
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 843 372289 373132
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3305 373161 376466
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 4770 376556 381326
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1234 381326 382560
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4230 382653 386883
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3840 386911 390751
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4052 382815 386867
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5026 386867 391893
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4691 390800 395491
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6421 391923 398344
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4938 395539 400477
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5334 400523 405857
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8435 398365 406800
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 406819 406828
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 923 406828 407751
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5102 405903 411005
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3291 407777 411068
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4697 411207 415904
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1320 415904 417224
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5780 417316 423096
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2829 423129 425958
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5551 417525 423076
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5048 423076 428124
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3663 426009 429672
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4578 429722 434300
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6591 428161 434752
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5129 434343 439472
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8367 434765 443132
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10 443150 443160
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1053 443160 444213
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5738 439518 445256
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3196 444255 447451
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4613 447532 452145
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1216 452145 453361
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4932 453455 458387
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2999 458415 461414
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3526 461442 464968
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8466 453611 462077
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5039 462077 467116
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4317 465019 469336
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6476 467152 473628
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5437 469383 474820
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5423 474869 480292
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9046 473646 482692
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 482737 482745
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 825 482745 483570
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3220 483608 486828
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 5107 486893 492000
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1405 492000 493405
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3811 493504 497315
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 5919 497351 503270
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 10637 493681 504318
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5183 504318 509501
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 7577 503298 510875
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1886 509539 511425
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 10 511441 511451
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 585 511451 512036
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3985 510928 514913
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 811 515123 515934
InceptionV4/InceptionV4/Mixed_7a/concat CPU 59 515934 515993
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1975 516018 517993
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2119 516042 518161
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1996 518161 520157
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2918 518005 520923
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1686 520947 522633
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2454 520220 522674
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1987 522646 524633
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 22 524656 524678
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 327 524686 525013
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3114 522718 525832
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2060 525023 527083
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2079 525906 527985
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1958 528046 530004
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 774 530086 530860
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 750 531038 531788
InceptionV4/InceptionV4/Mixed_7b/concat CPU 61 531788 531849
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2005 531870 533875
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2329 531896 534225
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2233 534225 536458
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2891 533890 536781
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1612 536793 538405
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2335 536516 538851
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1636 538416 540052
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 29 540079 540108
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 463 540114 540577
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3162 538901 542063
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2051 540587 542638
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2025 542111 544136
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1696 544229 545925
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 936 545967 546903
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 847 547086 547933
InceptionV4/InceptionV4/Mixed_7c/concat CPU 61 547933 547994
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1951 548028 549979
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2049 548056 550105
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2283 550105 552388
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2854 549995 552849
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2106 552441 554547
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1804 552893 554697
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1753 554709 556462
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 28 556488 556516
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 347 556527 556874
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3358 554590 557948
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1954 556886 558840
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2176 557991 560167
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1652 560233 561885
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1027 561929 562956
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 862 563127 563989
InceptionV4/InceptionV4/Mixed_7d/concat CPU 62 563989 564051
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 135 564069 564204
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 564208 564212
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 564215 564215
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 564218 564219
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 564222 564222
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 564225 564227
InceptionV4/Logits/Logits/MatMul CPU 6792 564230 571022
InceptionV4/Logits/Logits/BiasAdd CPU 18 571037 571055
InceptionV4/Logits/Predictions CPU 12 571078 571090
InceptionV4/Logits/Logits/biases CPU 1 1292 1293
InceptionV4/Logits/Logits/weights CPU 1 1344 1345
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1349 1349
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1354 1354
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 1357 1358
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1361 1361
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2673 1364 4037
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8075 4091 12166
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13846 12213 26059
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1225 26096 27321
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 5853 26114 31967
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 15811 31967 47778
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3021 48092 51113
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1560 51113 52673
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5335 52740 58075
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4572 52942 57514
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2711 57514 60225
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6077 60306 66383
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8612 58093 66705
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 5974 66442 72416
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14059 72470 86529
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4360 86589 90949
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1569 90949 92518
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 15000 92613 107613
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 17191 92826 110017
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1279 110017 111296
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1690 111358 113048
InceptionV4/InceptionV4/Mixed_5a/concat CPU 597 113048 113645
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2730 113714 116444
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2582 116463 119045
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3373 114395 117768
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2130 117768 119898
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 14 119968 119982
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1962 119982 121944
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3752 119060 122812
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3172 122046 125218
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 11 125271 125282
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1746 125282 127028
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2132 127103 129235
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 3203 129306 132509
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1425 132509 133934
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2600 134032 136632
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2741 136660 139401
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3344 139444 142788
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 6183 134212 140395
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3006 140395 143401
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2430 142840 145270
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2649 143422 146071
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2502 145316 147818
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3701 146088 149789
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2628 149880 152508
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1441 152508 153949
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2597 154046 156643
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2167 156674 158841
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1800 158866 160666
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5340 154190 159530
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2869 159530 162399
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1985 160690 162675
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2613 162424 165037
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4393 162707 167100
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3721 165056 168777
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2835 168876 171711
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1531 171711 173242
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2328 173335 175663
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2414 175690 178104
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2046 178213 180259
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4586 173478 178064
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2735 178064 180799
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1967 180293 182260
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2224 180817 183041
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3276 182300 185576
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3160 183064 186224
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2318 186273 188591
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1364 188591 189955
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3779 190054 193833
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15285 193856 209141
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 19554 190248 209802
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 649 209802 210451
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7096 209180 216276
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 10 210485 210495
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 30457 210495 240952
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1012 241024 242036
InceptionV4/InceptionV4/Mixed_6a/concat CPU 203 242036 242239
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4521 242268 246789
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2579 242303 244882
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3095 244882 247977
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3735 248064 251799
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6205 246807 253012
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4589 251848 256437
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8363 253029 261392
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5293 256479 261772
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5602 261809 267411
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7797 261406 269203
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13 267453 267466
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2181 267466 269647
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2368 269717 272085
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1766 272278 274044
InceptionV4/InceptionV4/Mixed_6b/concat CPU 200 274044 274244
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4512 274275 278787
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2484 274299 276783
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5495 276783 282278
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6237 278809 285046
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 13 282336 282349
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2863 282349 285212
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4023 285291 289314
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8552 285069 293621
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 827 293639 294466
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 5302 289354 294656
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3381 294480 297861
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4843 294700 299543
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 4977 299595 304572
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5007 304614 309621
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1298 309621 310919
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3312 311018 314330
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3656 314362 318018
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4482 318043 322525
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7407 311185 318592
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4895 318592 323487
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5151 322568 327719
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6137 323518 329655
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5648 327767 333415
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8352 329672 338024
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4817 333466 338283
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 7 338041 338048
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 834 338048 338882
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3232 338919 342151
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 5277 342372 347649
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1377 347649 349026
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5075 349201 354276
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3138 354383 357521
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3734 357554 361288
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 9080 349357 358437
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5029 358437 363466
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4908 361339 366247
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6140 363499 369639
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5106 366285 371391
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5266 371437 376703
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8839 369656 378495
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 378527 378535
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 837 378535 379372
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3257 379425 382682
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 5297 382752 388049
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1694 388049 389743
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3291 389838 393129
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3849 393161 397010
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4956 397057 402013
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7854 389996 397850
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5065 397850 402915
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4700 402097 406797
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6131 402945 409076
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5325 406834 412159
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8393 409092 417485
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5932 412207 418139
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 417505 417513
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 826 417513 418339
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3250 418368 421618
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4583 421695 426278
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1032 426278 427310
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5128 427403 432531
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3534 432565 436099
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3843 436130 439973
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 9284 427562 436846
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5075 436846 441921
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4537 440024 444561
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6243 441958 448201
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5074 444602 449676
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5516 449717 455233
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8446 448217 456663
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 456708 456716
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 831 456716 457547
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3201 457599 460800
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4845 460853 465698
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1376 465698 467074
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5154 467176 472330
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3027 472362 475389
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3826 475422 479248
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8640 467331 475971
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5031 475971 481002
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4331 479301 483632
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6345 481036 487381
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4790 483671 488461
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5267 488503 493770
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8669 487403 496072
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 496109 496117
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 833 496117 496950
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3195 496980 500175
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 4681 500225 504906
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1280 504906 506186
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3688 506280 509968
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6509 510016 516525
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 10746 506464 517210
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5181 517210 522391
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 6854 516558 523412
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1831 522424 524255
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 16 524276 524292
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 601 524292 524893
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3674 523449 527123
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 829 527321 528150
InceptionV4/InceptionV4/Mixed_7a/concat CPU 56 528150 528206
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1939 528238 530177
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2356 528272 530628
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2097 530628 532725
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2952 530191 533143
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1761 533157 534918
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2168 532781 534949
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1727 534931 536658
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 32 536684 536716
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 429 536724 537153
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3321 534998 538319
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1998 537164 539162
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1913 538393 540306
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1657 540366 542023
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 824 542071 542895
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 771 543076 543847
InceptionV4/InceptionV4/Mixed_7b/concat CPU 62 543847 543909
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1888 543931 545819
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2822 545834 548656
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3248 543956 547204
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2404 547204 549608
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1484 548675 550159
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2078 549661 551739
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1717 550175 551892
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 16 551904 551920
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 295 551925 552220
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2372 552233 554605
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3238 551788 555026
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1829 555107 556936
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1444 556987 558431
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 746 558472 559218
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 983 559249 560232
InceptionV4/InceptionV4/Mixed_7c/concat CPU 64 560232 560296
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2008 560334 562342
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2132 560350 562482
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2362 562482 564844
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2845 562361 565206
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1682 565241 566923
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2138 564905 567043
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1742 566935 568677
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 29 568701 568730
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 430 568742 569172
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3381 567079 570460
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2005 569182 571187
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1949 570506 572455
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1565 572506 574071
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 783 574115 574898
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1006 574928 575934
InceptionV4/InceptionV4/Mixed_7d/concat CPU 58 575934 575992
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 134 576011 576145
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 576150 576154
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 576157 576157
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 576160 576160
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 576162 576163
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 576165 576167
InceptionV4/Logits/Logits/MatMul CPU 6903 576170 583073
InceptionV4/Logits/Logits/BiasAdd CPU 21 583094 583115
InceptionV4/Logits/Predictions CPU 12 583122 583134
InceptionV4/Logits/Logits/biases CPU 1 283 284
InceptionV4/Logits/Logits/weights CPU 0 360 360
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 364 365
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 368 368
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 370 371
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 373 374
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2650 376 3026
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8235 3077 11312
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13687 11359 25046
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1196 25091 26287
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6286 25124 31410
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 15860 31410 47270
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3315 47592 50907
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1953 50907 52860
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5867 52955 58822
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6077 53013 59090
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2577 59090 61667
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8084 58840 66924
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 5964 61750 67714
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 6054 67777 73831
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14062 73875 87937
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4631 88004 92635
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1561 92635 94196
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 15052 94311 109363
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 17084 94522 111606
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1165 111606 112771
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1781 112862 114643
InceptionV4/InceptionV4/Mixed_5a/concat CPU 396 114643 115039
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2761 115096 117857
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2345 117876 120221
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3452 115143 118595
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2490 118595 121085
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 16 121150 121166
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2146 121166 123312
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3270 120237 123507
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3456 123418 126874
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 12 126931 126943
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1804 126943 128747
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1920 128822 130742
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2991 130814 133805
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1305 133805 135110
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2365 135197 137562
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2239 137588 139827
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4841 135347 140188
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3002 140188 143190
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3393 139856 143249
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2558 143220 145778
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2509 143285 145794
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2500 145838 148338
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3356 145797 149153
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2023 149204 151227
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1345 151227 152572
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2321 152668 154989
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2268 155021 157289
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1943 157319 159262
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4455 152848 157303
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2913 157303 160216
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2078 159291 161369
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2629 160235 162864
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3805 161418 165223
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3850 162880 166730
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2400 166816 169216
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1359 169216 170575
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2489 170667 173156
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2340 173184 175524
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2013 175634 177647
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5330 170853 176183
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2939 176183 179122
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1553 177686 179239
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2569 179147 181716
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3435 179264 182699
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3698 181733 185431
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 3146 185534 188680
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1342 188680 190022
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3470 190121 193591
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15044 193618 208662
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 19130 190272 209402
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 671 209402 210073
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6746 208693 215439
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 10 210106 210116
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 28672 210116 238788
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 976 238864 239840
InceptionV4/InceptionV4/Mixed_6a/concat CPU 198 239840 240038
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4536 240070 244606
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2535 240099 242634
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2879 242634 245513
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3488 245605 249093
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6313 244623 250936
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4809 249136 253945
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5197 253984 259181
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8959 250957 259916
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5859 259227 265086
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13 265129 265142
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1909 265142 267051
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7984 259934 267918
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2312 267109 269421
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1616 269625 271241
InceptionV4/InceptionV4/Mixed_6b/concat CPU 194 271241 271435
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4588 271468 276056
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3007 271490 274497
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4930 274497 279427
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6230 276073 282303
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 13 279486 279499
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2825 279499 282324
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3971 282370 286341
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8320 282318 290638
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4736 286388 291124
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 827 290656 291483
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3396 291494 294890
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5030 291180 296210
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5182 296262 301444
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5345 301493 306838
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1036 306838 307874
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3335 307975 311310
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3557 311336 314893
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4222 314921 319143
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7295 308146 315441
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5060 315441 320501
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5371 319191 324562
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6612 320540 327152
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5660 324621 330281
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4903 330338 335241
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8324 327174 335498
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 7 335529 335536
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 829 335536 336365
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3266 336401 339667
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4412 339758 344170
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1334 344170 345504
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5134 345595 350729
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3042 350855 353897
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3946 353931 357877
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8084 345792 353876
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4975 353876 358851
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4451 357914 362365
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6145 358879 365024
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5172 362408 367580
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5681 367621 373302
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8836 365045 373881
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 373907 373915
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 827 373915 374742
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3291 374770 378061
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 4489 378152 382641
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1449 382641 384090
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3363 384183 387546
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3677 387579 391256
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4748 391286 396034
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6883 384338 391221
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4968 391221 396189
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5505 396084 401589
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6350 396215 402565
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5580 401628 407208
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8351 402598 410949
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10 410970 410980
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 873 410980 411853
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5086 407252 412338
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3233 411872 415105
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4664 415193 419857
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1340 419857 421197
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4738 421299 426037
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3164 426059 429223
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3874 429252 433126
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8473 421459 429932
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5052 429932 434984
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4501 433170 437671
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6398 435023 441421
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5091 437721 442812
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5153 442852 448005
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8555 441440 449995
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 450044 450052
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 835 450052 450887
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3157 450923 454080
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4560 454671 459231
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1245 459231 460476
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4794 460573 465367
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2860 465395 468255
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4826 468285 473111
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7492 460730 468222
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4932 468222 473154
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4315 473162 477477
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6521 473175 479696
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5004 477520 482524
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5550 482572 488122
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8516 479715 488231
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 488270 488278
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 828 488278 489106
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3238 489136 492374
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 5432 492472 497904
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1450 497904 499354
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3688 499456 503144
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6135 503169 509304
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 10442 499620 510062
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5129 510062 515191
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 7554 509339 516893
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1910 515230 517140
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 9 517155 517164
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 373 517164 517537
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 4451 516973 521424
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 827 521679 522506
InceptionV4/InceptionV4/Mixed_7a/concat CPU 54 522506 522560
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1966 522594 524560
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2551 522618 525169
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2201 525169 527370
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2953 524575 527528
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1704 527542 529246
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2298 527425 529723
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1656 529261 530917
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 32 530938 530970
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 481 530977 531458
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3459 529804 533263
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2091 531478 533569
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1905 533299 535204
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1598 535259 536857
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 756 536900 537656
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 771 537835 538606
InceptionV4/InceptionV4/Mixed_7b/concat CPU 61 538606 538667
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1938 538691 540629
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2492 538713 541205
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2079 541205 543284
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2827 540644 543471
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1587 543479 545066
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2011 543344 545355
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1882 545078 546960
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 39 546994 547033
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 480 547045 547525
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 2899 545397 548296
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2121 547544 549665
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1891 548362 550253
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1632 550311 551943
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 780 551988 552768
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 787 552945 553732
InceptionV4/InceptionV4/Mixed_7c/concat CPU 63 553732 553795
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1927 553821 555748
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2069 553845 555914
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1957 555914 557871
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2985 555767 558752
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2182 557938 560120
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1636 558820 560456
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1822 560467 562289
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 18 562305 562323
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 310 562329 562639
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 2850 560164 563014
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2038 562652 564690
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2126 563053 565179
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 2224 565233 567457
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 831 567505 568336
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 826 568510 569336
InceptionV4/InceptionV4/Mixed_7d/concat CPU 62 569336 569398
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 127 569413 569540
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 569543 569548
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 569551 569551
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 569554 569555
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 569558 569558
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 569561 569563
InceptionV4/Logits/Logits/MatMul CPU 6806 569566 576372
InceptionV4/Logits/Logits/BiasAdd CPU 17 576389 576406
InceptionV4/Logits/Predictions CPU 14 576413 576427
InceptionV4/Logits/Logits/biases CPU 0 276 276
InceptionV4/Logits/Logits/weights CPU 0 346 346
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 350 350
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 354 355
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 357 358
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 361 361
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2570 364 2934
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8171 2985 11156
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13834 11199 25033
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1119 25093 26212
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6677 25129 31806
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 15634 31806 47440
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2232 47751 49983
InceptionV4/InceptionV4/Mixed_3a/concat CPU 777 49983 50760
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5361 50815 56176
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4908 50849 55757
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2537 55757 58294
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6171 58386 64557
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8454 56193 64647
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 5930 64604 70534
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 13775 70590 84365
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4204 84419 88623
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 2044 88623 90667
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14831 90764 105595
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 17022 90941 107963
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1250 107963 109213
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1672 109294 110966
InceptionV4/InceptionV4/Mixed_5a/concat CPU 401 110966 111367
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2695 111412 114107
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2571 114127 116698
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3973 111437 115410
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2207 115410 117617
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 15 117691 117706
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1864 117706 119570
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3691 116716 120407
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3590 119682 123272
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 12 123334 123346
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2215 123346 125561
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1837 125622 127459
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2902 127520 130422
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1482 130422 131904
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2282 131995 134277
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2239 134299 136538
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3269 136573 139842
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5333 132159 137492
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3048 137492 140540
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1969 139895 141864
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2555 140563 143118
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2023 141909 143932
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3613 143137 146750
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2383 146863 149246
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1313 149246 150559
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2268 150660 152928
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1950 152959 154909
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1934 154934 156868
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4112 150816 154928
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2754 154928 157682
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1758 156894 158652
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2298 157701 159999
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3695 158760 162455
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3115 160016 163131
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1997 163353 165350
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1370 165350 166720
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2426 166811 169237
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1770 169269 171039
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1874 171148 173022
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4046 167005 171051
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2748 171051 173799
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1986 173054 175040
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2209 173818 176027
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3427 175084 178511
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3243 176041 179284
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1959 179348 181307
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1343 181307 182650
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3812 182751 186563
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15392 186589 201981
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 19819 182911 202730
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 649 202730 203379
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7431 202021 209452
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 12 203410 203422
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 29032 203422 232454
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 972 232515 233487
InceptionV4/InceptionV4/Mixed_6a/concat CPU 208 233487 233695
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4518 233742 238260
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2612 233809 236421
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2784 236421 239205
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3743 239284 243027
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6254 238278 244532
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4744 243067 247811
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4672 247850 252522
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8783 244550 253333
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5700 252572 258272
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 14 258314 258328
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1851 258328 260179
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8071 253353 261424
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2231 260231 262462
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1603 262706 264309
InceptionV4/InceptionV4/Mixed_6b/concat CPU 198 264309 264507
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4648 264549 269197
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2688 264575 267263
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5286 267263 272549
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6127 269218 275345
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 13 272610 272623
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2816 272623 275439
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3982 275484 279466
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8792 275360 284152
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4763 279512 284275
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 832 284168 285000
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3391 285012 288403
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5120 284311 289431
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5204 289487 294691
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5280 294733 300013
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1351 300013 301364
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3201 301469 304670
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4169 304697 308866
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4330 308897 313227
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7921 301644 309565
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4927 309565 314492
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4937 313270 318207
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6636 314529 321165
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5520 318260 323780
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5195 323823 329018
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8446 321189 329635
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 329673 329681
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 833 329681 330514
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3228 330555 333783
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4692 333845 338537
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1534 338537 340071
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4950 340168 345118
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2997 345219 348216
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3690 348249 351939
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7669 340326 347995
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5139 347995 353134
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4612 351980 356592
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6600 353171 359771
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4985 356640 361625
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5289 361675 366964
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8279 359794 368073
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 368125 368134
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 933 368134 369067
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3240 369099 372339
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 4759 372429 377188
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1233 377188 378421
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3125 378508 381633
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3925 381659 385584
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6890 378671 385561
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4583 385616 390199
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4638 385561 390199
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4827 390275 395102
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6145 390274 396419
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5242 395149 400391
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8399 396435 404834
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4783 400442 405225
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 404852 404861
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 830 404861 405691
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3265 405728 408993
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4543 409126 413669
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1294 413669 414963
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5331 415055 420386
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3057 420418 423475
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3511 423538 427049
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8246 415242 423488
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5016 423488 428504
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4259 427099 431358
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6346 428536 434882
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4949 431397 436346
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5706 436386 442092
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8333 434903 443236
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 9 443275 443284
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 828 443284 444112
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3217 444148 447365
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4824 447452 452276
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1220 452276 453496
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5246 453589 458835
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3070 458863 461933
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3520 461959 465479
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8744 453750 462494
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5031 462494 467525
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4510 465520 470030
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6411 467560 473971
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5295 470067 475362
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5322 475408 480730
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8336 473991 482327
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 482365 482373
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 832 482373 483205
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3230 483258 486488
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 4593 486548 491141
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1172 491141 492313
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3835 492406 496241
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6090 496270 502360
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 10456 492567 503023
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5183 503023 508206
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 7225 502389 509614
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1978 508242 510220
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 12 510242 510254
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 574 510254 510828
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3879 509655 513534
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 836 513742 514578
InceptionV4/InceptionV4/Mixed_7a/concat CPU 55 514578 514633
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1964 514667 516631
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2441 514697 517138
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2292 517138 519430
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2939 516644 519583
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1716 519607 521323
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2419 519493 521912
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1636 521339 522975
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 28 522996 523024
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 492 523029 523521
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3187 521957 525144
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2136 523539 525675
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2053 525211 527264
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1683 527317 529000
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 773 529055 529828
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 781 530004 530785
InceptionV4/InceptionV4/Mixed_7b/concat CPU 62 530785 530847
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1955 530868 532823
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1982 530892 532874
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2199 532874 535073
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2893 532837 535730
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1639 535748 537387
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2263 535129 537392
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1854 537399 539253
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 32 539285 539317
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 371 539325 539696
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 2888 537435 540323
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2063 539716 541779
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1899 540393 542292
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1516 542344 543860
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 705 543902 544607
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 781 544785 545566
InceptionV4/InceptionV4/Mixed_7c/concat CPU 60 545566 545626
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1947 545652 547599
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2007 545676 547683
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2046 547683 549729
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3109 547613 550722
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2114 549782 551896
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1584 550795 552379
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1833 552393 554226
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 20 554239 554259
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 301 554266 554567
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3149 551942 555091
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2073 554577 556650
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2200 555125 557325
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1876 557377 559253
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1114 559306 560420
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 742 560597 561339
InceptionV4/InceptionV4/Mixed_7d/concat CPU 61 561339 561400
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 132 561415 561547
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 561551 561556
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 561559 561559
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 561563 561563
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 561566 561566
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 561569 561572
InceptionV4/Logits/Logits/MatMul CPU 6778 561575 568353
InceptionV4/Logits/Logits/BiasAdd CPU 17 568368 568385
InceptionV4/Logits/Predictions CPU 12 568391 568403
InceptionV4/Logits/Logits/biases CPU 0 306 306
InceptionV4/Logits/Logits/weights CPU 1 370 371
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 375 375
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 379 379
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 382 382
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 386 386
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2570 389 2959
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8127 3005 11132
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13816 11187 25003
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1122 25056 26178
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6189 25088 31277
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 15860 31277 47137
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2601 47453 50054
InceptionV4/InceptionV4/Mixed_3a/concat CPU 780 50054 50834
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5344 50881 56225
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4554 50910 55464
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3148 55464 58612
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8382 56244 64626
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6148 58715 64863
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 6002 64924 70926
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 13989 70968 84957
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3758 85012 88770
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1736 88770 90506
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 15168 90600 105768
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 17279 90782 108061
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1235 108061 109296
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1641 109378 111019
InceptionV4/InceptionV4/Mixed_5a/concat CPU 404 111019 111423
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2786 111475 114261
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2540 114287 116827
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3068 111507 114575
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2314 114575 116889
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 14 116992 117006
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2131 117006 119137
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3797 116841 120638
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3174 119234 122408
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 11 122465 122476
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1900 122476 124376
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2303 124456 126759
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2949 126830 129779
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1401 129779 131180
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2438 131273 133711
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2349 133736 136085
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3528 136131 139659
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5505 131449 136954
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3050 136954 140004
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2075 139711 141786
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2602 140025 142627
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2341 141833 144174
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3626 142643 146269
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2153 146342 148495
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1834 148495 150329
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2222 150439 152661
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2019 152690 154709
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1855 154736 156591
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4104 150587 154691
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2743 154691 157434
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1613 156616 158229
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2353 157452 159805
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3581 158278 161859
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3097 159823 162920
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1940 162967 164907
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1299 164907 166206
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2457 166304 168761
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2142 168845 170987
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1969 171094 173063
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4474 166459 170933
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2741 170933 173674
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1818 173097 174915
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2236 173693 175929
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3652 174956 178608
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3229 175946 179175
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1948 179413 181361
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1350 181361 182711
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3961 182802 186763
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15130 186789 201919
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 19818 182969 202787
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 657 202787 203444
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6803 201957 208760
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 10 203475 203485
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 29156 203485 232641
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1494 232702 234196
InceptionV4/InceptionV4/Mixed_6a/concat CPU 197 234196 234393
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4615 234432 239047
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2607 234477 237084
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2822 237084 239906
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3564 239993 243557
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6147 239069 245216
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4558 243597 248155
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4992 248205 253197
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8453 245235 253688
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5746 253247 258993
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 15 259060 259075
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1859 259075 260934
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8007 253708 261715
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2021 260984 263005
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1967 263273 265240
InceptionV4/InceptionV4/Mixed_6b/concat CPU 193 265240 265433
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4643 265468 270111
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2524 265492 268016
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5486 268016 273502
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6146 270132 276278
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 13 273562 273575
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2814 273575 276389
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3892 276439 280331
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8483 276290 284773
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4448 280379 284827
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 829 284790 285619
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3495 285633 289128
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5061 284866 289927
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5221 289982 295203
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5677 295247 300924
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1263 300924 302187
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3583 302293 305876
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3740 305907 309647
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4613 309684 314297
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7955 302469 310424
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4882 310424 315306
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5520 314347 319867
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6413 315339 321752
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5225 319919 325144
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8383 321773 330156
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4984 325192 330176
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 7 330173 330180
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 829 330180 331009
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3232 331046 334278
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4835 334339 339174
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1400 339174 340574
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5038 340656 345694
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2667 345824 348491
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3797 348514 352311
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7695 340809 348504
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5021 348504 353525
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4623 352351 356974
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6595 353558 360153
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4811 357026 361837
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5543 361879 367422
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8818 360173 368991
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 369039 369047
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 836 369047 369883
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3218 369932 373150
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 4551 373209 377760
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1357 377760 379117
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3623 379209 382832
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3360 382860 386220
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4535 386245 390780
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7360 379383 386743
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4905 386743 391648
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5069 390865 395934
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6600 391680 398280
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5328 395976 401304
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5118 401345 406463
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8428 398297 406725
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 406754 406762
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 835 406762 407597
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3285 407636 410921
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4376 410999 415375
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1294 415375 416669
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5121 416767 421888
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3210 421918 425128
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3499 425155 428654
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8184 416963 425147
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5087 425147 430234
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4579 428698 433277
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6180 430266 436446
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4738 433328 438066
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5165 438103 443268
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8539 436462 445001
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 445050 445058
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 837 445058 445895
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3278 445923 449201
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4815 449264 454079
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1154 454079 455233
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4862 455331 460193
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3093 460269 463362
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3856 463396 467252
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8617 455486 464103
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5103 464103 469206
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4554 467294 471848
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6222 469244 475466
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5245 471891 477136
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5397 477178 482575
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8343 475485 483828
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 483860 483868
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 830 483868 484698
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3191 484735 487926
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 5206 488019 493225
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1212 493225 494437
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3787 494530 498317
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6269 498364 504633
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 10942 494677 505619
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5180 505619 510799
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 7101 504666 511767
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1925 510830 512755
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 12 512784 512796
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 637 512796 513433
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3825 511802 515627
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1345 515660 517005
InceptionV4/InceptionV4/Mixed_7a/concat CPU 57 517005 517062
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2016 517100 519116
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2834 519131 521965
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2533 517135 519668
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2317 519668 521985
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1701 521980 523681
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2604 522034 524638
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1510 523703 525213
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 27 525227 525254
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 462 525261 525723
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2222 525739 527961
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3313 524712 528025
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2042 528079 530121
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1466 530169 531635
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 778 531677 532455
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1051 532486 533537
InceptionV4/InceptionV4/Mixed_7b/concat CPU 61 533537 533598
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1935 533624 535559
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2434 533652 536086
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2224 536086 538310
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2882 535575 538457
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1743 538468 540211
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2184 538364 540548
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1637 540226 541863
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 29 541888 541917
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 462 541925 542387
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3152 540586 543738
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2044 542414 544458
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2075 543816 545891
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1757 545955 547712
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 757 547752 548509
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1290 548540 549830
InceptionV4/InceptionV4/Mixed_7c/concat CPU 64 549830 549894
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1914 549932 551846
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2076 549950 552026
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2248 552026 554274
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2882 551862 554744
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2123 554327 556450
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1699 554777 556476
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1734 556549 558283
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 33 558312 558345
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 367 558355 558722
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3361 556544 559905
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2106 558732 560838
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1966 559951 561917
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1575 561970 563545
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 882 563587 564469
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 970 564501 565471
InceptionV4/InceptionV4/Mixed_7d/concat CPU 57 565471 565528
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 137 565546 565683
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 565687 565692
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 565695 565695
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 565698 565698
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 565701 565701
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 565704 565706
InceptionV4/Logits/Logits/MatMul CPU 7034 565709 572743
InceptionV4/Logits/Logits/BiasAdd CPU 21 572763 572784
InceptionV4/Logits/Predictions CPU 13 572792 572805
InceptionV4/Logits/Logits/biases CPU 0 315 315
InceptionV4/Logits/Logits/weights CPU 0 390 390
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 394 394
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 399 399
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 402 402
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 405 405
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2651 408 3059
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8164 3105 11269
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13955 11313 25268
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1160 25306 26466
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 5740 25337 31077
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 15416 31077 46493
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3327 46811 50138
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1422 50138 51560
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5807 51641 57448
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5860 51672 57532
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2878 57532 60410
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8267 57464 65731
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 5812 60498 66310
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 6058 66375 72433
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 13914 72476 86390
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4575 86458 91033
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1685 91033 92718
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14448 92822 107270
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 16658 93038 109696
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1157 109696 110853
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1896 110920 112816
InceptionV4/InceptionV4/Mixed_5a/concat CPU 420 112816 113236
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2828 113317 116145
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2360 116171 118531
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3821 113371 117192
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2207 117192 119399
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 13 119463 119476
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1787 119476 121263
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3118 118548 121666
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3800 121364 125164
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 12 125229 125241
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1801 125241 127042
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2038 127117 129155
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 3054 129226 132280
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 1766 132280 134046
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2373 134137 136510
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2080 136532 138612
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4301 134289 138590
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3001 138590 141591
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3501 138643 142144
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2585 141616 144201
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2021 142205 144226
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2276 144268 146544
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3455 144218 147673
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1935 147767 149702
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 1545 149702 151247
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2533 151351 153884
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2022 153914 155936
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1993 155962 157955
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5146 151500 156646
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2757 156646 159403
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1500 157981 159481
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2258 159427 161685
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3420 159514 162934
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3187 161699 164886
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1963 165387 167350
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 1612 167350 168962
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2347 169056 171403
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2246 171430 173676
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1855 173777 175632
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5197 169203 174400
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2949 174400 177349
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1801 175669 177470
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2679 177374 180053
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4366 177496 181862
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3725 180074 183799
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2410 183878 186288
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 1292 186288 187580
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3638 187680 191318
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15230 191341 206571
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 19455 187841 207296
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 668 207296 207964
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7110 206610 213720
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 9 207998 208007
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 29259 208007 237266
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 952 237340 238292
InceptionV4/InceptionV4/Mixed_6a/concat CPU 326 238292 238618
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4490 238655 243145
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2508 238678 241186
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3116 241186 244302
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4344 244388 248732
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6231 243164 249395
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4559 248771 253330
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8479 249411 257890
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5016 253379 258395
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5357 258431 263788
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13 263826 263839
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1833 263839 265672
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7835 257907 265742
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2002 265731 267733
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1589 267959 269548
InceptionV4/InceptionV4/Mixed_6b/concat CPU 191 269548 269739
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4569 269769 274338
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2650 269791 272441
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5296 272441 277737
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6178 274355 280533
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 12 277796 277808
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3008 277808 280816
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3961 280862 284823
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8654 280549 289203
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4705 284858 289563
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 845 289220 290065
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3485 290078 293563
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4723 289603 294326
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5322 294379 299701
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5025 299780 304805
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1235 304805 306040
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3150 306140 309290
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3528 309323 312851
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4139 312876 317015
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6480 306317 312797
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5059 312797 317856
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4877 317068 321945
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6407 317887 324294
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5227 321991 327218
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4788 327267 332055
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8466 324314 332780
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 332812 332820
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 829 332820 333649
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3259 333688 336947
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4906 337007 341913
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1241 341913 343154
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5426 343239 348665
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2940 348801 351741
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3928 351769 355697
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8360 343393 351753
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5020 351753 356773
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4577 355989 360566
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6145 356799 362944
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5239 360611 365850
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8349 362961 371310
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5783 365890 371673
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 371328 371336
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 839 371336 372175
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3303 372232 375535
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 5382 375610 380992
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1597 380992 382589
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3085 382705 385790
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3475 385817 389292
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4289 389328 393617
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6369 382865 389234
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4965 389234 394199
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4624 393662 398286
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6376 394227 400603
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5261 398324 403585
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4878 403623 408501
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8743 400621 409364
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 409412 409420
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 831 409420 410251
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3221 410284 413505
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 5202 413771 418973
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1059 418973 420032
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6352 420128 426480
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3290 426516 429806
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6180 420287 426467
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5020 426467 431487
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3768 429855 433623
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6520 431525 438045
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4548 433672 438220
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5010 438262 443272
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8548 438062 446610
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10 446631 446641
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 936 446641 447577
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5455 443554 449009
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3270 447605 450875
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4666 450936 455602
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1134 455602 456736
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4856 456830 461686
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3305 461710 465015
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4255 465050 469305
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7904 456988 464892
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5057 464892 469949
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4686 469349 474035
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6586 469975 476561
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4788 474090 478878
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5461 478921 484382
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8356 476582 484938
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8 484981 484989
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 828 484989 485817
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3197 485867 489064
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 4389 489163 493552
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1341 493552 494893
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4083 494979 499062
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 5585 499092 504677
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 9844 495136 504980
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5184 504980 510164
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1879 510208 512087
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 7740 504722 512462
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 9 512109 512118
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 371 512118 512489
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3555 512510 516065
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1016 516322 517338
InceptionV4/InceptionV4/Mixed_7a/concat CPU 57 517338 517395
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1902 517432 519334
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2857 519348 522205
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2588 517459 520047
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2762 520047 522809
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1602 522223 523825
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2220 522869 525089
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1753 523851 525604
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 26 525620 525646
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 448 525653 526101
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 2907 525138 528045
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2250 526116 528366
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1872 528107 529979
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1556 530047 531603
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 814 531652 532466
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1052 532497 533549
InceptionV4/InceptionV4/Mixed_7b/concat CPU 55 533549 533604
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1961 533644 535605
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2451 533685 536136
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2010 536136 538146
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2890 535621 538511
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1627 538519 540146
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2132 538210 540342
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1698 540160 541858
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 25 541887 541912
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 452 541919 542371
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3205 540383 543588
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2004 542382 544386
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2038 543650 545688
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1709 545778 547487
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 755 547542 548297
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 973 548328 549301
InceptionV4/InceptionV4/Mixed_7c/concat CPU 62 549301 549363
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1953 549390 551343
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2047 549414 551461
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1972 551461 553433
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2920 551359 554279
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2283 553486 555769
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1727 554337 556064
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1775 556074 557849
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 19 557866 557885
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 318 557891 558209
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3068 555814 558882
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2047 558220 560267
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 2270 558920 561190
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1657 561250 562907
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 764 562950 563714
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1051 563745 564796
InceptionV4/InceptionV4/Mixed_7d/concat CPU 60 564796 564856
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 143 564875 565018
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 565022 565027
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 565030 565030
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 565034 565034
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 565037 565037
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 565040 565042
InceptionV4/Logits/Logits/MatMul CPU 6814 565045 571859
InceptionV4/Logits/Logits/BiasAdd CPU 17 571873 571890
InceptionV4/Logits/Predictions CPU 11 571897 571908
