<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: USPI_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">USPI_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ada99de398c4f980f5fdb6e9b722f1968"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#ada99de398c4f980f5fdb6e9b722f1968">CTL</a></td></tr>
<tr class="separator:ada99de398c4f980f5fdb6e9b722f1968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68791d04d1c323fe9d60314cb99e6b45"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a68791d04d1c323fe9d60314cb99e6b45">INTEN</a></td></tr>
<tr class="separator:a68791d04d1c323fe9d60314cb99e6b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abebec12a756b5d674d39c64b26322558"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#abebec12a756b5d674d39c64b26322558">BRGEN</a></td></tr>
<tr class="separator:abebec12a756b5d674d39c64b26322558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338d182e7f57e6e6f31a2582a3297c97"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a338d182e7f57e6e6f31a2582a3297c97">DATIN0</a></td></tr>
<tr class="separator:a338d182e7f57e6e6f31a2582a3297c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a98d5fd20a5c5d37632e0c0ead28db"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a17a98d5fd20a5c5d37632e0c0ead28db">CTLIN0</a></td></tr>
<tr class="separator:a17a98d5fd20a5c5d37632e0c0ead28db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad532d2a6c363b0b5d5baf68bbc2ee754"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#ad532d2a6c363b0b5d5baf68bbc2ee754">CLKIN</a></td></tr>
<tr class="separator:ad532d2a6c363b0b5d5baf68bbc2ee754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0d08686b26ed098c9bcc98bb4b2070"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a9c0d08686b26ed098c9bcc98bb4b2070">LINECTL</a></td></tr>
<tr class="separator:a9c0d08686b26ed098c9bcc98bb4b2070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6991e3fd19545349731c56b2e55700"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a1e6991e3fd19545349731c56b2e55700">TXDAT</a></td></tr>
<tr class="separator:a1e6991e3fd19545349731c56b2e55700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fa555277351d83cda238b72d11faa1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a43fa555277351d83cda238b72d11faa1">RXDAT</a></td></tr>
<tr class="separator:a43fa555277351d83cda238b72d11faa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728a25b3ed2e127ab8ca58a3b620e1cb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a728a25b3ed2e127ab8ca58a3b620e1cb">BUFCTL</a></td></tr>
<tr class="separator:a728a25b3ed2e127ab8ca58a3b620e1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee8428cce4d51b106e4a1c7935ef88b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#adee8428cce4d51b106e4a1c7935ef88b">BUFSTS</a></td></tr>
<tr class="separator:adee8428cce4d51b106e4a1c7935ef88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af749461410bb0162e6822f431e01b480"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#af749461410bb0162e6822f431e01b480">PDMACTL</a></td></tr>
<tr class="separator:af749461410bb0162e6822f431e01b480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ab3e0d031a010d679c3f8240e351f9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a65ab3e0d031a010d679c3f8240e351f9">WKCTL</a></td></tr>
<tr class="separator:a65ab3e0d031a010d679c3f8240e351f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e0aacc15e29d1a6a08ecaa5f244be1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a72e0aacc15e29d1a6a08ecaa5f244be1">WKSTS</a></td></tr>
<tr class="separator:a72e0aacc15e29d1a6a08ecaa5f244be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1725bafb6cb8f7c4c56f23f1bec4d54"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#ad1725bafb6cb8f7c4c56f23f1bec4d54">PROTCTL</a></td></tr>
<tr class="separator:ad1725bafb6cb8f7c4c56f23f1bec4d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a3c3d25f9bfc5b2c1487c49e7ca31a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a73a3c3d25f9bfc5b2c1487c49e7ca31a">PROTIEN</a></td></tr>
<tr class="separator:a73a3c3d25f9bfc5b2c1487c49e7ca31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534de13e42c49aa83fd183adc9628060"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_p_i___t.html#a534de13e42c49aa83fd183adc9628060">PROTSTS</a></td></tr>
<tr class="separator:a534de13e42c49aa83fd183adc9628060"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup USPI SPI Mode of USCI Controller(USPI)
Memory Mapped Structure for USPI Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00026">26</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="abebec12a756b5d674d39c64b26322558" name="abebec12a756b5d674d39c64b26322558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abebec12a756b5d674d39c64b26322558">&#9670;&nbsp;</a></span>BRGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::BRGEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] USCI Baud Rate Generator Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BRGEN
</font><br><p> <font size="2">
Offset: 0x08  USCI Baud Rate Generator Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>RCLKSEL</td><td><div style="word-wrap: break-word;"><b>Reference Clock Source Selection
</b><br>
This bit selects the source of reference clock (fREF_CLK).
<br>
0 = Peripheral device clock fPCLK.
<br>
1 = Reserved.
<br>
</div></td></tr><tr><td>
[1]</td><td>PTCLKSEL</td><td><div style="word-wrap: break-word;"><b>Protocol Clock Source Selection
</b><br>
This bit selects the source of protocol clock (fPROT_CLK).
<br>
0 = Reference clock fREF_CLK.
<br>
1 = fREF_CLK2 (its frequency is half of fREF_CLK).
<br>
</div></td></tr><tr><td>
[3:2]</td><td>SPCLKSEL</td><td><div style="word-wrap: break-word;"><b>Sample Clock Source Selection
</b><br>
This bit field used for the clock source selection of sample clock (fSAMP_CLK) for the protocol processor.
<br>
00 = fDIV_CLK.
<br>
01 = fPROT_CLK.
<br>
10 = fSCLK.
<br>
11 = fREF_CLK.
<br>
</div></td></tr><tr><td>
[4]</td><td>TMCNTEN</td><td><div style="word-wrap: break-word;"><b>Time Measurement Counter Enable Bit
</b><br>
This bit enables the 10-bit timing measurement counter.
<br>
0 = Time measurement counter is Disabled.
<br>
1 = Time measurement counter is Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>TMCNTSRC</td><td><div style="word-wrap: break-word;"><b>Time Measurement Counter Clock Source Selection
</b><br>
0 = Time measurement counter with fPROT_CLK.
<br>
1 = Time measurement counter with fDIV_CLK.
<br>
</div></td></tr><tr><td>
[25:16]</td><td>CLKDIV</td><td><div style="word-wrap: break-word;"><b>Clock Divider
</b><br>
This bit field defines the ratio between the protocol clock frequency fPROT_CLK and the clock divider frequency fDIV_CLK (fDIV_CLK = fPROT_CLK / (CLKDIV+1) ).
<br>
Note: In UART function, it can be updated by hardware in the 4th falling edge of the input data 0x55 when the auto baud rate function (ABREN(USPI_PROTCTL[6])) is enabled
<br>
The revised value is the average bit time between bit 5 and bit 6
<br>
The user can use revised CLKDIV and new BRDETITV (USPI_PROTCTL[24:16]) to calculate the precise baud rate.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00946">946</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a728a25b3ed2e127ab8ca58a3b620e1cb" name="a728a25b3ed2e127ab8ca58a3b620e1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a728a25b3ed2e127ab8ca58a3b620e1cb">&#9670;&nbsp;</a></span>BUFCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::BUFCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] USCI Transmit/Receive Buffer Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BUFCTL
</font><br><p> <font size="2">
Offset: 0x38  USCI Transmit/Receive Buffer Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6]</td><td>TXUDRIEN</td><td><div style="word-wrap: break-word;"><b>Slave Transmit Under Run Interrupt Enable Bit
</b><br>
0 = Transmit under-run interrupt Disabled.
<br>
1 = Transmit under-run interrupt Enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>TXCLR</td><td><div style="word-wrap: break-word;"><b>Clear Transmit Buffer
</b><br>
0 = No effect.
<br>
1 = The transmit buffer is cleared
<br>
Should only be used while the buffer is not taking part in data traffic.
<br>
Note: It is cleared automatically after one PCLK cycle.
<br>
</div></td></tr><tr><td>
[14]</td><td>RXOVIEN</td><td><div style="word-wrap: break-word;"><b>Receive Buffer Overrun Interrupt Enable Bit
</b><br>
0 = Receive overrun interrupt Disabled.
<br>
1 = Receive overrun interrupt Enabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>RXCLR</td><td><div style="word-wrap: break-word;"><b>Clear Receive Buffer
</b><br>
0 = No effect.
<br>
1 = The receive buffer is cleared
<br>
Should only be used while the buffer is not taking part in data traffic.
<br>
Note: It is cleared automatically after one PCLK cycle.
<br>
</div></td></tr><tr><td>
[16]</td><td>TXRST</td><td><div style="word-wrap: break-word;"><b>Transmit Reset
</b><br>
0 = No effect.
<br>
1 = Reset the transmit-related counters, state machine, and the content of transmit shift register and data buffer.
<br>
Note: It is cleared automatically after one PCLK cycle.
<br>
</div></td></tr><tr><td>
[17]</td><td>RXRST</td><td><div style="word-wrap: break-word;"><b>Receive Reset
</b><br>
0 = No effect.
<br>
1 = Reset the receive-related counters, state machine, and the content of receive shift register and data buffer.
<br>
Note: It is cleared automatically after one PCLK cycle.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00962">962</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="adee8428cce4d51b106e4a1c7935ef88b" name="adee8428cce4d51b106e4a1c7935ef88b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee8428cce4d51b106e4a1c7935ef88b">&#9670;&nbsp;</a></span>BUFSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::BUFSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] USCI Transmit/Receive Buffer Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BUFSTS
</font><br><p> <font size="2">
Offset: 0x3C  USCI Transmit/Receive Buffer Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>RXEMPTY</td><td><div style="word-wrap: break-word;"><b>Receive Buffer Empty Indicator
</b><br>
0 = Receive buffer is not empty.
<br>
1 = Receive buffer is empty.
<br>
</div></td></tr><tr><td>
[1]</td><td>RXFULL</td><td><div style="word-wrap: break-word;"><b>Receive Buffer Full Indicator
</b><br>
0 = Receive buffer is not full.
<br>
1 = Receive buffer is full.
<br>
</div></td></tr><tr><td>
[3]</td><td>RXOVIF</td><td><div style="word-wrap: break-word;"><b>Receive Buffer Over-run Interrupt Status
</b><br>
This bit indicates that a receive buffer overrun event has been detected
<br>
If RXOVIEN (USPI_BUFCTL[14]) is enabled, the corresponding interrupt request is activated
<br>
It is cleared by software writes 1 to this bit.
<br>
0 = A receive buffer overrun event has not been detected.
<br>
1 = A receive buffer overrun event has been detected.
<br>
</div></td></tr><tr><td>
[8]</td><td>TXEMPTY</td><td><div style="word-wrap: break-word;"><b>Transmit Buffer Empty Indicator
</b><br>
0 = Transmit buffer is not empty.
<br>
1 = Transmit buffer is empty and available for the next transmission datum.
<br>
</div></td></tr><tr><td>
[9]</td><td>TXFULL</td><td><div style="word-wrap: break-word;"><b>Transmit Buffer Full Indicator
</b><br>
0 = Transmit buffer is not full.
<br>
1 = Transmit buffer is full.
<br>
</div></td></tr><tr><td>
[11]</td><td>TXUDRIF</td><td><div style="word-wrap: break-word;"><b>Transmit Buffer Under-run Interrupt Status
</b><br>
This bit indicates that a transmit buffer under-run event has been detected
<br>
If enabled by TXUDRIEN (USPI_BUFCTL[6]), the corresponding interrupt request is activated
<br>
It is cleared by software writes 1 to this bit
<br>
0 = A transmit buffer under-run event has not been detected.
<br>
1 = A transmit buffer under-run event has been detected.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00963">963</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="ad532d2a6c363b0b5d5baf68bbc2ee754" name="ad532d2a6c363b0b5d5baf68bbc2ee754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad532d2a6c363b0b5d5baf68bbc2ee754">&#9670;&nbsp;</a></span>CLKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::CLKIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] USCI Input Clock Signal Configuration Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKIN
</font><br><p> <font size="2">
Offset: 0x28  USCI Input Clock Signal Configuration Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SYNCSEL</td><td><div style="word-wrap: break-word;"><b>Input Synchronization Signal Selection
</b><br>
This bit selects if the un-synchronized input signal or the synchronized (and   optionally filtered) signal can be used as input for the data shift unit.
<br>
0 = The un-synchronized signal can be taken as input for the data shift unit.
<br>
1 = The synchronized signal can be taken as input for the data shift unit.
<br>
Note: In SPI protocol, we suggest this bit   should be set as 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00958">958</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="ada99de398c4f980f5fdb6e9b722f1968" name="ada99de398c4f980f5fdb6e9b722f1968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada99de398c4f980f5fdb6e9b722f1968">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] USCI Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00  USCI Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>FUNMODE</td><td><div style="word-wrap: break-word;"><b>Function Mode
</b><br>
This bit field selects the protocol for this USCI controller
<br>
Selecting a protocol that is not available or a reserved combination disables the USCI
<br>
When switching between two protocols, the USCI has to be disabled before selecting a new protocol
<br>
Simultaneously, the USCI will be reset when user write 000 to FUNMODE.
<br>
000 = The USCI is disabled. All protocol related state machines are set to idle state.
<br>
001 = The SPI protocol is selected.
<br>
010 = The UART protocol is selected.
<br>
100 = The I2C protocol is selected.
<br>
Note: Other bit combinations are reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00944">944</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a17a98d5fd20a5c5d37632e0c0ead28db" name="a17a98d5fd20a5c5d37632e0c0ead28db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17a98d5fd20a5c5d37632e0c0ead28db">&#9670;&nbsp;</a></span>CTLIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::CTLIN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] USCI Input Control Signal Configuration Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTLIN0
</font><br><p> <font size="2">
Offset: 0x20  USCI Input Control Signal Configuration Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SYNCSEL</td><td><div style="word-wrap: break-word;"><b>Input Synchronization Signal Selection
</b><br>
This bit selects if the un-synchronized input signal (with optionally inverted) or the   synchronized (and optionally filtered) signal can be used as input for the   data shift unit.
<br>
0 = The un-synchronized signal can be taken as input for the data shift unit.
<br>
1 = The synchronized signal can be taken as input for the data shift unit.
<br>
Note: In SPI protocol, we suggest this bit   should be set as 0.
<br>
</div></td></tr><tr><td>
[2]</td><td>ININV</td><td><div style="word-wrap: break-word;"><b>Input Signal Inverse Selection
</b><br>
This bit defines the inverter enable of the input asynchronous signal.
<br>
0 = The un-synchronized input signal will not be inverted.
<br>
1 = The un-synchronized input signal will be inverted.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00954">954</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a338d182e7f57e6e6f31a2582a3297c97" name="a338d182e7f57e6e6f31a2582a3297c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338d182e7f57e6e6f31a2582a3297c97">&#9670;&nbsp;</a></span>DATIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::DATIN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] USCI Input Data Signal Configuration Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DATIN0
</font><br><p> <font size="2">
Offset: 0x10  USCI Input Data Signal Configuration Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SYNCSEL</td><td><div style="word-wrap: break-word;"><b>Input Signal Synchronization Selection
</b><br>
This bit selects if the un-synchronized input signal (with optionally inverted) or the   synchronized (and optionally filtered) signal can be used as input for the   data shift unit.
<br>
0 = The un-synchronized signal can be taken as input for the data shift unit.
<br>
1 = The synchronized signal can be taken as input for the data shift unit.
<br>
Note: In SPI protocol, we suggest this bit   should be set as 0.
<br>
</div></td></tr><tr><td>
[2]</td><td>ININV</td><td><div style="word-wrap: break-word;"><b>Input Signal Inverse Selection
</b><br>
This bit defines the inverter enable of the input asynchronous signal.
<br>
0 = The un-synchronized input signal will not be inverted.
<br>
1 = The un-synchronized input signal will be inverted.
<br>
Note: In SPI protocol, we suggest this bit   should be set as 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00950">950</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a68791d04d1c323fe9d60314cb99e6b45" name="a68791d04d1c323fe9d60314cb99e6b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68791d04d1c323fe9d60314cb99e6b45">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] USCI Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0x04  USCI Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>TXSTIEN</td><td><div style="word-wrap: break-word;"><b>Transmit Start Interrupt Enable Bit
</b><br>
This bit enables the interrupt generation in case of a transmit start event.
<br>
0 = The transmit start interrupt is disabled.
<br>
1 = The transmit start interrupt is enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>TXENDIEN</td><td><div style="word-wrap: break-word;"><b>Transmit End Interrupt Enable Bit
</b><br>
This bit enables the interrupt generation in case of a transmit finish event.
<br>
0 = The transmit finish interrupt is disabled.
<br>
1 = The transmit finish interrupt is enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>RXSTIEN</td><td><div style="word-wrap: break-word;"><b>Receive Start Interrupt Enable Bit
</b><br>
This bit enables the interrupt generation in case of a receive start event.
<br>
0 = The receive start interrupt is disabled.
<br>
1 = The receive start interrupt is enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>RXENDIEN</td><td><div style="word-wrap: break-word;"><b>Receive End Interrupt Enable Bit
</b><br>
This bit enables the interrupt generation in case of a receive finish event.
<br>
0 = The receive end interrupt is disabled.
<br>
1 = The receive end interrupt is enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00945">945</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a9c0d08686b26ed098c9bcc98bb4b2070" name="a9c0d08686b26ed098c9bcc98bb4b2070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0d08686b26ed098c9bcc98bb4b2070">&#9670;&nbsp;</a></span>LINECTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::LINECTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] USCI Line Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">LINECTL
</font><br><p> <font size="2">
Offset: 0x2C  USCI Line Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>LSB</td><td><div style="word-wrap: break-word;"><b>LSB First Transmission Selection
</b><br>
0 = The MSB, which bit of transmit/receive data buffer depends on the setting of DWIDTH, is transmitted/received first.
<br>
1 = The LSB, the bit 0 of data buffer, will be transmitted/received first.
<br>
</div></td></tr><tr><td>
[5]</td><td>DATOINV</td><td><div style="word-wrap: break-word;"><b>Data Output Inverse Selection
</b><br>
This bit defines the relation between the internal shift data value and the output data signal of USCIx_DAT0/1 pin.
<br>
0 = Data output level is not inverted.
<br>
1 = Data output level is inverted.
<br>
</div></td></tr><tr><td>
[7]</td><td>CTLOINV</td><td><div style="word-wrap: break-word;"><b>Control Signal Output Inverse Selection
</b><br>
This bit defines the relation between the internal control signal and the output control signal.
<br>
0 = No effect.
<br>
1 = The control signal will be inverted before its output.
<br>
Note: The control signal has different definitions in different protocol
<br>
In SPI protocol, the control signal means slave select signal
<br>
</div></td></tr><tr><td>
[11:8]</td><td>DWIDTH</td><td><div style="word-wrap: break-word;"><b>Word Length of Transmission
</b><br>
This bit field defines the data word length (amount of bits) for reception and transmission
<br>
The data word is always right-aligned in the data buffer
<br>
USCI support word length from 4 to 16 bits.
<br>
0x0: The data word contains 16 bits located at bit positions [15:0].
<br>
0x1: Reserved.
<br>
0x2: Reserved.
<br>
0x3: Reserved.
<br>
0x4: The data word contains 4 bits located at bit positions [3:0].
<br>
0x5: The data word contains 5 bits located at bit positions [4:0].
<br>
...
<br>
0xF: The data word contains 15 bits located at bit positions [14:0].
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00959">959</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="af749461410bb0162e6822f431e01b480" name="af749461410bb0162e6822f431e01b480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af749461410bb0162e6822f431e01b480">&#9670;&nbsp;</a></span>PDMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::PDMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] USCI PDMA Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDMACTL
</font><br><p> <font size="2">
Offset: 0x40  USCI PDMA Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PDMARST</td><td><div style="word-wrap: break-word;"><b>PDMA Reset
</b><br>
0 = No effect.
<br>
1 = Reset the USCI's PDMA control logic. This bit will be cleared to 0 automatically.
<br>
</div></td></tr><tr><td>
[1]</td><td>TXPDMAEN</td><td><div style="word-wrap: break-word;"><b>PDMA Transmit Channel Available
</b><br>
0 = Transmit PDMA function Disabled.
<br>
1 = Transmit PDMA function Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>RXPDMAEN</td><td><div style="word-wrap: break-word;"><b>PDMA Receive Channel Available
</b><br>
0 = Receive PDMA function Disabled.
<br>
1 = Receive PDMA function Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>PDMAEN</td><td><div style="word-wrap: break-word;"><b>PDMA Mode Enable Bit
</b><br>
0 = PDMA function Disabled.
<br>
1 = PDMA function Enabled.
<br>
Notice: The I2C is not supporting PDMA function.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00964">964</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="ad1725bafb6cb8f7c4c56f23f1bec4d54" name="ad1725bafb6cb8f7c4c56f23f1bec4d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1725bafb6cb8f7c4c56f23f1bec4d54">&#9670;&nbsp;</a></span>PROTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::PROTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x005c] USCI Protocol Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PROTCTL
</font><br><p> <font size="2">
Offset: 0x5C  USCI Protocol Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SLAVE</td><td><div style="word-wrap: break-word;"><b>Slave Mode Selection
</b><br>
0 = Master mode.
<br>
1 = Slave mode.
<br>
</div></td></tr><tr><td>
[1]</td><td>SLV3WIRE</td><td><div style="word-wrap: break-word;"><b>Slave 3-wire Mode Selection (Slave Only)
</b><br>
The SPI protocol can work with 3-wire interface (without slave select signal) in Slave mode.
<br>
0 = 4-wire bi-direction interface.
<br>
1 = 3-wire bi-direction interface.
<br>
</div></td></tr><tr><td>
[2]</td><td>SS</td><td><div style="word-wrap: break-word;"><b>Slave Select Control (Master Only)
</b><br>
If AUTOSS bit is cleared, setting this bit to 1 will set the slave select signal to active state, and setting this bit to 0 will set the slave select signal back to inactive state.
<br>
If the AUTOSS function is enabled (AUTOSS = 1), the setting value of this bit will not affect the current state of slave select signal.
<br>
Note: In SPI protocol, the internal slave select signal is active high.
<br>
</div></td></tr><tr><td>
[3]</td><td>AUTOSS</td><td><div style="word-wrap: break-word;"><b>Automatic Slave Select Function Enable (Master Only)
</b><br>
0 = Slave select signal will be controlled by the setting value of SS (USPI_PROTCTL[2]) bit.
<br>
1 = Slave select signal will be generated automatically
<br>
The slave select signal will be asserted by the SPI controller when transmit/receive is started, and will be de-asserted after each transmit/receive is finished.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>SCLKMODE</td><td><div style="word-wrap: break-word;"><b>Serial Bus Clock Mode
</b><br>
This bit field defines the SCLK idle status, data transmit, and data receive edge.
<br>
MODE0 = The idle state of SPI clock is low level
<br>
Data is transmitted with falling edge and received with rising edge.
<br>
MODE1 = The idle state of SPI clock is low level
<br>
Data is transmitted with rising edge and received with falling edge.
<br>
MODE2 = The idle state of SPI clock is high level
<br>
Data is transmitted with rising edge and received with falling edge.
<br>
MODE3 = The idle state of SPI clock is high level
<br>
Data is transmitted with falling edge and received with rising edge.
<br>
</div></td></tr><tr><td>
[11:8]</td><td>SUSPITV</td><td><div style="word-wrap: break-word;"><b>Suspend Interval (Master Only)
</b><br>
This bit field provides the configurable suspend interval between two successive transmit/receive transaction in a transfer
<br>
The definition of the suspend interval is the interval between the last clock edge of the preceding transaction word and the first clock edge of the following transaction word
<br>
The default value is 0x3
<br>
The period of the suspend interval is obtained according to the following equation.
<br>
(SUSPITV[3:0] + 0.5) * period of SPI_CLK clock cycle
<br>
Example:
<br>
SUSPITV = 0x0 ... 0.5 SPI_CLK clock cycle.
<br>
SUSPITV = 0x1 ... 1.5 SPI_CLK clock cycle.
<br>
.....
<br>
SUSPITV = 0xE ... 14.5 SPI_CLK clock cycle.
<br>
SUSPITV = 0xF ... 15.5 SPI_CLK clock cycle.
<br>
</div></td></tr><tr><td>
[14:12]</td><td>TSMSEL</td><td><div style="word-wrap: break-word;"><b>Transmit Data Mode Selection
</b><br>
This bit field describes how receive and transmit data is shifted in and out.
<br>
TSMSEL = 000b: Full-duplex SPI.
<br>
TSMSEL = 100b: Half-duplex SPI.
<br>
Other values are reserved.
<br>
Note: Changing the value of this bit field will produce the TXRST and RXRST to clear the TX/RX data buffer automatically.
<br>
</div></td></tr><tr><td>
[25:16]</td><td>SLVTOCNT</td><td><div style="word-wrap: break-word;"><b>Slave Mode Time-out Period (Slave Only)
</b><br>
In Slave mode, this bit field is used for Slave time-out period
<br>
This bit field indicates how many clock periods (selected by TMCNTSRC, USPI_BRGEN[5]) between the two edges of input SCLK will assert the Slave time-out event
<br>
Writing 0x0 into this bit field will disable the Slave time-out function.
<br>
Example: Assume SLVTOCNT is 0x0A and TMCNTSRC (USPI_BRGEN[5]) is 1, it means the time-out event will occur if the state of SPI bus clock pin is not changed more than (10+1) periods of fDIV_CLK.
<br>
</div></td></tr><tr><td>
[28]</td><td>TXUDRPOL</td><td><div style="word-wrap: break-word;"><b>Transmit Under-run Data Polarity (for Slave)
</b><br>
This bit defines the transmitting data level when no data is available for transferring.
<br>
0 = The output data level is 0 if TX under run event occurs.
<br>
1 = The output data level is 1 if TX under run event occurs.
<br>
</div></td></tr><tr><td>
[31]</td><td>PROTEN</td><td><div style="word-wrap: break-word;"><b>SPI Protocol Enable Bit
</b><br>
0 = SPI Protocol Disabled.
<br>
1 = SPI Protocol Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00970">970</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a73a3c3d25f9bfc5b2c1487c49e7ca31a" name="a73a3c3d25f9bfc5b2c1487c49e7ca31a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a3c3d25f9bfc5b2c1487c49e7ca31a">&#9670;&nbsp;</a></span>PROTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::PROTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] USCI Protocol Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PROTIEN
</font><br><p> <font size="2">
Offset: 0x60  USCI Protocol Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SSINAIEN</td><td><div style="word-wrap: break-word;"><b>Slave Select Inactive Interrupt Enable Control
</b><br>
This bit enables/disables the generation of a slave select interrupt if the slave select changes to inactive.
<br>
0 = Slave select inactive interrupt generation Disabled.
<br>
1 = Slave select inactive interrupt generation Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>SSACTIEN</td><td><div style="word-wrap: break-word;"><b>Slave Select Active Interrupt Enable Control
</b><br>
This bit enables/disables the generation of a slave select interrupt if the slave select changes to active.
<br>
0 = Slave select active interrupt generation Disabled.
<br>
1 = Slave select active interrupt generation Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>SLVTOIEN</td><td><div style="word-wrap: break-word;"><b>Slave Time-out Interrupt Enable Control
</b><br>
In SPI protocol, this bit enables the interrupt generation in case of a Slave time-out event.
<br>
0 = The Slave time-out interrupt Disabled.
<br>
1 = The Slave time-out interrupt Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>SLVBEIEN</td><td><div style="word-wrap: break-word;"><b>Slave Mode Bit Count Error Interrupt Enable Control
</b><br>
If data transfer is terminated by slave time-out or slave select inactive event in Slave mode, so that the transmit/receive data bit count does not match the setting of DWIDTH (USPI_LINECTL[11:8])
<br>
Bit count error event occurs.
<br>
0 = The Slave mode bit count error interrupt Disabled.
<br>
1 = The Slave mode bit count error interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00971">971</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a534de13e42c49aa83fd183adc9628060" name="a534de13e42c49aa83fd183adc9628060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534de13e42c49aa83fd183adc9628060">&#9670;&nbsp;</a></span>PROTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::PROTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0064] USCI Protocol Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PROTSTS
</font><br><p> <font size="2">
Offset: 0x64  USCI Protocol Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>TXSTIF</td><td><div style="word-wrap: break-word;"><b>Transmit Start Interrupt Flag
</b><br>
0 = Transmit start event does not occur.
<br>
1 = Transmit start event occurs.
<br>
Note: It is cleared by software writes 1 to this bit
<br>
</div></td></tr><tr><td>
[2]</td><td>TXENDIF</td><td><div style="word-wrap: break-word;"><b>Transmit End Interrupt Flag
</b><br>
0 = Transmit end event does not occur.
<br>
1 = Transmit end event occurs.
<br>
Note: It is cleared by software writes 1 to this bit
<br>
</div></td></tr><tr><td>
[3]</td><td>RXSTIF</td><td><div style="word-wrap: break-word;"><b>Receive Start Interrupt Flag
</b><br>
0 = Receive start event does not occur.
<br>
1 = Receive start event occurs.
<br>
Note: It is cleared by software writes 1 to this bit
<br>
</div></td></tr><tr><td>
[4]</td><td>RXENDIF</td><td><div style="word-wrap: break-word;"><b>Receive End Interrupt Flag
</b><br>
0 = Receive end event does not occur.
<br>
1 = Receive end event occurs.
<br>
Note: It is cleared by software writes 1 to this bit
<br>
</div></td></tr><tr><td>
[5]</td><td>SLVTOIF</td><td><div style="word-wrap: break-word;"><b>Slave Time-out Interrupt Flag (for Slave Only)
</b><br>
0 = Slave time-out event does not occur.
<br>
1 = Slave time-out event occurs.
<br>
Note: It is cleared by software writes 1 to this bit
<br>
</div></td></tr><tr><td>
[6]</td><td>SLVBEIF</td><td><div style="word-wrap: break-word;"><b>Slave Bit Count Error Interrupt Flag (for Slave Only)
</b><br>
0 = Slave bit count error event does not occur.
<br>
1 = Slave bit count error event occurs.
<br>
Note: It is cleared by software writes 1 to this bit.
<br>
</div></td></tr><tr><td>
[8]</td><td>SSINAIF</td><td><div style="word-wrap: break-word;"><b>Slave Select Inactive Interrupt Flag (for Slave Only)
</b><br>
This bit indicates that the internal slave select signal has changed to inactive
<br>
It is cleared by software writes 1 to this bit
<br>
0 = The slave select signal has not changed to inactive.
<br>
1 = The slave select signal has changed to inactive.
<br>
Note: The internal slave select signal is active high.
<br>
</div></td></tr><tr><td>
[9]</td><td>SSACTIF</td><td><div style="word-wrap: break-word;"><b>Slave Select Active Interrupt Flag (for Slave Only)
</b><br>
This bit indicates that the internal slave select signal has changed to active
<br>
It is cleared by software writes one to this bit
<br>
0 = The slave select signal has not changed to active.
<br>
1 = The slave select signal has changed to active.
<br>
Note: The internal slave select signal is active high.
<br>
</div></td></tr><tr><td>
[16]</td><td>SSLINE</td><td><div style="word-wrap: break-word;"><b>Slave Select Line Bus Status (Read Only)
</b><br>
This bit is only available in Slave mode
<br>
It used to monitor the current status of the input slave select signal on the bus.
<br>
0 = The slave select line status is 0.
<br>
1 = The slave select line status is 1.
<br>
</div></td></tr><tr><td>
[17]</td><td>BUSY</td><td><div style="word-wrap: break-word;"><b>Busy Status (Read Only)
</b><br>
0 = SPI is in idle state.
<br>
1 = SPI is in busy state.
<br>
The following listing are the bus busy conditions:
<br>
a. USPI_PROTCTL[31] = 1 and the TXEMPTY = 0.
<br>
b. For SPI Master mode, the TXEMPTY = 1 but the current transaction is not finished yet.
<br>
c. For SPI Slave mode, the USPI_PROTCTL[31] = 1 and there is serial clock input into the SPI core logic when slave select is active.
<br>
d. For SPI Slave mode, the USPI_PROTCTL[31] = 1 and the transmit buffer or transmit shift register is not empty even if the slave select is inactive.
<br>
</div></td></tr><tr><td>
[18]</td><td>SLVUDR</td><td><div style="word-wrap: break-word;"><b>Slave Mode Transmit Under-run Status (Read Only)
</b><br>
In Slave mode, if there is no available transmit data in buffer while transmit data shift out caused by input serial bus clock, this status flag will be set to 1
<br>
This bit indicates whether the current shift-out data of word transmission is switched to TXUDRPOL (USPI_PROTCTL[28]) or not.
<br>
0 = Slave transmit under-run event does not occur.
<br>
1 = Slave transmit under-run event occurs.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00972">972</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a43fa555277351d83cda238b72d11faa1" name="a43fa555277351d83cda238b72d11faa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43fa555277351d83cda238b72d11faa1">&#9670;&nbsp;</a></span>RXDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::RXDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] USCI Receive Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RXDAT
</font><br><p> <font size="2">
Offset: 0x34  USCI Receive Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RXDAT</td><td><div style="word-wrap: break-word;"><b>Received Data
</b><br>
This bit field monitors the received data which stored in receive data buffer.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00961">961</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a1e6991e3fd19545349731c56b2e55700" name="a1e6991e3fd19545349731c56b2e55700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6991e3fd19545349731c56b2e55700">&#9670;&nbsp;</a></span>TXDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::TXDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] USCI Transmit Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TXDAT
</font><br><p> <font size="2">
Offset: 0x30  USCI Transmit Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>TXDAT</td><td><div style="word-wrap: break-word;"><b>Transmit Data
</b><br>
Software can use this bit field to write 16-bit transmit data for transmission
<br>
In order to avoid overwriting the transmit data, user have to check TXEMPTY (USPI_BUFSTS[8]) status before writing transmit data into this bit field.
<br>
</div></td></tr><tr><td>
[16]</td><td>PORTDIR</td><td><div style="word-wrap: break-word;"><b>Port Direction Control
</b><br>
This bit field is only available while USCI operates in SPI protocol (FUNMODE = 0x1) with half-duplex transfer
<br>
It is used to define the direction of the data port pin
<br>
When software writes USPI_TXDAT register, the transmit data and its port direction are settled simultaneously.
<br>
0 = The data pin is configured as output mode.
<br>
1 = The data pin is configured as input mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00960">960</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a65ab3e0d031a010d679c3f8240e351f9" name="a65ab3e0d031a010d679c3f8240e351f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ab3e0d031a010d679c3f8240e351f9">&#9670;&nbsp;</a></span>WKCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::WKCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] USCI Wake-up Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WKCTL
</font><br><p> <font size="2">
Offset: 0x54  USCI Wake-up Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>Wake-up Enable Bit
</b><br>
0 = Wake-up function Disabled.
<br>
1 = Wake-up function Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>WKADDREN</td><td><div style="word-wrap: break-word;"><b>Wake-up Address Match Enable Bit
</b><br>
0 = The chip is woken up according data toggle.
<br>
1 = The chip is woken up according address match.
<br>
</div></td></tr><tr><td>
[2]</td><td>PDBOPT</td><td><div style="word-wrap: break-word;"><b>Power Down Blocking Option
</b><br>
0 = If user attempts to enter Power-down mode by executing WFI while the protocol is in transferring, MCU will stop the transfer and enter Power-down mode immediately.
<br>
1 = If user attempts to enter Power-down mode by executing WFI while the protocol is in transferring, the on-going transfer will not be stopped and MCU will enter idle mode immediately.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00968">968</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<a id="a72e0aacc15e29d1a6a08ecaa5f244be1" name="a72e0aacc15e29d1a6a08ecaa5f244be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e0aacc15e29d1a6a08ecaa5f244be1">&#9670;&nbsp;</a></span>WKSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USPI_T::WKSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] USCI Wake-up Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WKSTS
</font><br><p> <font size="2">
Offset: 0x58  USCI Wake-up Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WKF</td><td><div style="word-wrap: break-word;"><b>Wake-up Flag
</b><br>
When chip is woken up from Power-down mode, this bit is set to 1
<br>
Software can write 1 to clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="uspi__reg_8h_source.html#l00969">969</a> of file <a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="uspi__reg_8h_source.html">uspi_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:27 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
