#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Aug 23 14:13:53 2018
# Process ID: 6196
# Current directory: f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.tmp/datagen_3ch_v1_0_project/DataGen_3ch_v1_0_project.runs/fir_compiler_0_synth_1
# Command line: vivado.exe -log fir_compiler_0.vds -mode batch -messageDb vivado.pb -notrace -source fir_compiler_0.tcl
# Log file: f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.tmp/datagen_3ch_v1_0_project/DataGen_3ch_v1_0_project.runs/fir_compiler_0_synth_1/fir_compiler_0.vds
# Journal file: f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.tmp/datagen_3ch_v1_0_project/DataGen_3ch_v1_0_project.runs/fir_compiler_0_synth_1\vivado.jou
#-----------------------------------------------------------
source fir_compiler_0.tcl -notrace
