0.7
2020.2
Oct 14 2022
05:07:14
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/AESL_axi_master_gmem.v,1708275962,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/AESL_axi_slave_control.v,1708275962,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy.autotb.v,1708275962,systemVerilog,,,/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/fifo_para.vh,apatb_array_copy_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy.v,1708275950,systemVerilog,,,,array_copy,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_array_copy_Pipeline_VITIS_LOOP_35_1.v,1708275950,systemVerilog,,,,array_copy_array_copy_Pipeline_VITIS_LOOP_35_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_array_copy_Pipeline_VITIS_LOOP_49_2.v,1708275950,systemVerilog,,,,array_copy_array_copy_Pipeline_VITIS_LOOP_49_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_array_copy_Pipeline_VITIS_LOOP_54_3.v,1708275950,systemVerilog,,,,array_copy_array_copy_Pipeline_VITIS_LOOP_54_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_control_s_axi.v,1708275951,systemVerilog,,,,array_copy_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_fdiv_32ns_32ns_32_6_no_dsp_1.v,1708275950,systemVerilog,,,,array_copy_fdiv_32ns_32ns_32_6_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_flow_control_loop_pipe_sequential_init.v,1708275951,systemVerilog,,,,array_copy_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_fmul_32ns_32ns_32_2_max_dsp_1.v,1708275950,systemVerilog,,,,array_copy_fmul_32ns_32ns_32_2_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_fptoui_32ns_32_2_no_dsp_1.v,1708275950,systemVerilog,,,,array_copy_fptoui_32ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_gmem_m_axi.v,1708275950,systemVerilog,,,,array_copy_gmem_m_axi;array_copy_gmem_m_axi_fifo;array_copy_gmem_m_axi_load;array_copy_gmem_m_axi_mem;array_copy_gmem_m_axi_read;array_copy_gmem_m_axi_reg_slice;array_copy_gmem_m_axi_srl;array_copy_gmem_m_axi_store;array_copy_gmem_m_axi_throttle;array_copy_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_mul_32ns_32ns_59_1_1.v,1708275950,systemVerilog,,,,array_copy_mul_32ns_32ns_59_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_sitofp_32ns_32_2_no_dsp_1.v,1708275950,systemVerilog,,,,array_copy_sitofp_32ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_uitofp_32ns_32_2_no_dsp_1.v,1708275950,systemVerilog,,,,array_copy_uitofp_32ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_vla_u3_29fixp1_RAM_AUTO_1R1W.v,1708275950,systemVerilog,,,,array_copy_vla_u3_29fixp1_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/array_copy_ys_u5_27fixp_RAM_AUTO_1R1W.v,1708275950,systemVerilog,,,,array_copy_ys_u5_27fixp_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/csv_file_dump.svh,1708275962,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/dataflow_monitor.sv,1708275962,systemVerilog,/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/upc_loop_interface.svh,,/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/dump_file_agent.svh;/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/csv_file_dump.svh;/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/sample_agent.svh;/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/loop_sample_agent.svh;/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/sample_manager.svh;/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/nodf_module_monitor.svh;/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/upc_loop_interface.svh;/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/dump_file_agent.svh,1708275962,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/fifo_para.vh,1708275962,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/ip/xil_defaultlib/array_copy_fdiv_32ns_32ns_32_6_no_dsp_1_ip.v,1708275987,systemVerilog,,,,array_copy_fdiv_32ns_32ns_32_6_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/ip/xil_defaultlib/array_copy_fmul_32ns_32ns_32_2_max_dsp_1_ip.v,1708275982,systemVerilog,,,,array_copy_fmul_32ns_32ns_32_2_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/ip/xil_defaultlib/array_copy_fptoui_32ns_32_2_no_dsp_1_ip.v,1708275983,systemVerilog,,,,array_copy_fptoui_32ns_32_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/ip/xil_defaultlib/array_copy_sitofp_32ns_32_2_no_dsp_1_ip.v,1708275980,systemVerilog,,,,array_copy_sitofp_32ns_32_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/ip/xil_defaultlib/array_copy_uitofp_32ns_32_2_no_dsp_1_ip.v,1708275985,systemVerilog,,,,array_copy_uitofp_32ns_32_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/loop_sample_agent.svh,1708275962,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/nodf_module_interface.svh,1708275962,verilog,,,,nodf_module_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/nodf_module_monitor.svh,1708275962,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/sample_agent.svh,1708275962,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/sample_manager.svh,1708275962,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/upc_loop_interface.svh,1708275962,verilog,,,,upc_loop_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/array_copy/proj_array_copy/solution1/sim/verilog/upc_loop_monitor.svh,1708275962,verilog,,,,,,,,,,,,
