//! **************************************************************************
// Written by: Map K.39 on Wed May 14 17:12:35 2025
//! **************************************************************************

SCHEMATIC START;
PROHIBIT = SITE "AL6";
PROHIBIT = SITE "AG9";
PROHIBIT = SITE "AH9";
PROHIBIT = SITE "AK6";
PROHIBIT = SITE "AK7";
PROHIBIT = SITE "AK28";
PROHIBIT = SITE "AK29";
PROHIBIT = SITE "AH26";
PROHIBIT = SITE "AG26";
PROHIBIT = SITE "AL29";
PROHIBIT = SITE "AL30";
COMP "cpci_rd_rdy" LOCATE = SITE "E28" LEVEL 1;
COMP "cpci_rp_din" LOCATE = SITE "AL14" LEVEL 1;
COMP "cpci_rd_wr_L" LOCATE = SITE "D29" LEVEL 1;
COMP "cpci_wr_rdy" LOCATE = SITE "E32" LEVEL 1;
COMP "cpci_rp_cclk" LOCATE = SITE "AL17" LEVEL 1;
COMP "nf2_reset" LOCATE = SITE "J4" LEVEL 1;
COMP "cpci_rp_done" LOCATE = SITE "AK16" LEVEL 1;
COMP "debug_led" LOCATE = SITE "AL5" LEVEL 1;
COMP "sram1_addr(10)" LOCATE = SITE "AC32" LEVEL 1;
COMP "sram1_addr(11)" LOCATE = SITE "AB30" LEVEL 1;
COMP "sram1_addr(12)" LOCATE = SITE "AC31" LEVEL 1;
COMP "sram1_addr(13)" LOCATE = SITE "AC33" LEVEL 1;
COMP "sram1_addr(14)" LOCATE = SITE "AC29" LEVEL 1;
COMP "sram1_addr(15)" LOCATE = SITE "AD30" LEVEL 1;
COMP "sram1_addr(16)" LOCATE = SITE "AD31" LEVEL 1;
COMP "sram1_addr(17)" LOCATE = SITE "AD32" LEVEL 1;
COMP "sram1_addr(18)" LOCATE = SITE "AD33" LEVEL 1;
COMP "sram1_addr(19)" LOCATE = SITE "AD34" LEVEL 1;
COMP "rgmii_0_rxd(0)" LOCATE = SITE "AL26" LEVEL 1;
COMP "rgmii_0_rxd(1)" LOCATE = SITE "AM26" LEVEL 1;
COMP "rgmii_0_rxd(2)" LOCATE = SITE "AJ26" LEVEL 1;
COMP "rgmii_0_rxd(3)" LOCATE = SITE "AK26" LEVEL 1;
COMP "rgmii_0_txd(0)" LOCATE = SITE "AL28" LEVEL 1;
COMP "rgmii_0_txd(1)" LOCATE = SITE "AM28" LEVEL 1;
COMP "rgmii_0_txd(2)" LOCATE = SITE "AE24" LEVEL 1;
COMP "rgmii_0_txd(3)" LOCATE = SITE "AF24" LEVEL 1;
COMP "sram1_data(10)" LOCATE = SITE "AA31" LEVEL 1;
COMP "sram1_data(11)" LOCATE = SITE "AA32" LEVEL 1;
COMP "rgmii_1_rxd(0)" LOCATE = SITE "AK27" LEVEL 1;
COMP "sram1_data(20)" LOCATE = SITE "AH30" LEVEL 1;
COMP "sram1_data(12)" LOCATE = SITE "AA33" LEVEL 1;
COMP "rgmii_1_rxd(1)" LOCATE = SITE "AL27" LEVEL 1;
COMP "sram1_data(21)" LOCATE = SITE "AH31" LEVEL 1;
COMP "sram1_data(13)" LOCATE = SITE "AA34" LEVEL 1;
COMP "rgmii_1_rxd(2)" LOCATE = SITE "AG24" LEVEL 1;
COMP "sram1_data(30)" LOCATE = SITE "AJ33" LEVEL 1;
COMP "sram1_data(22)" LOCATE = SITE "AH32" LEVEL 1;
COMP "sram1_data(14)" LOCATE = SITE "AB31" LEVEL 1;
COMP "rgmii_1_rxd(3)" LOCATE = SITE "AH24" LEVEL 1;
COMP "sram1_data(31)" LOCATE = SITE "AJ34" LEVEL 1;
COMP "sram1_data(23)" LOCATE = SITE "AH33" LEVEL 1;
COMP "sram1_data(15)" LOCATE = SITE "AB32" LEVEL 1;
COMP "sram1_data(32)" LOCATE = SITE "AK31" LEVEL 1;
COMP "sram1_data(24)" LOCATE = SITE "AH34" LEVEL 1;
COMP "sram1_data(16)" LOCATE = SITE "AB33" LEVEL 1;
COMP "sram1_data(33)" LOCATE = SITE "AK32" LEVEL 1;
COMP "sram1_data(25)" LOCATE = SITE "AG33" LEVEL 1;
COMP "sram1_data(17)" LOCATE = SITE "AB34" LEVEL 1;
COMP "sram1_data(34)" LOCATE = SITE "AK33" LEVEL 1;
COMP "sram1_data(26)" LOCATE = SITE "AG34" LEVEL 1;
COMP "sram1_data(18)" LOCATE = SITE "AG32" LEVEL 1;
COMP "sram1_data(35)" LOCATE = SITE "AK34" LEVEL 1;
COMP "sram1_data(27)" LOCATE = SITE "AJ28" LEVEL 1;
COMP "sram1_data(19)" LOCATE = SITE "AH29" LEVEL 1;
COMP "sram1_data(28)" LOCATE = SITE "AJ30" LEVEL 1;
COMP "sram1_data(29)" LOCATE = SITE "AJ31" LEVEL 1;
COMP "rgmii_1_txd(0)" LOCATE = SITE "AE22" LEVEL 1;
COMP "rgmii_1_txd(1)" LOCATE = SITE "AF22" LEVEL 1;
COMP "rgmii_1_txd(2)" LOCATE = SITE "AJ22" LEVEL 1;
COMP "rgmii_1_txd(3)" LOCATE = SITE "AK22" LEVEL 1;
COMP "sram2_addr(10)" LOCATE = SITE "M28" LEVEL 1;
COMP "sram2_addr(11)" LOCATE = SITE "L34" LEVEL 1;
COMP "sram2_addr(12)" LOCATE = SITE "L33" LEVEL 1;
COMP "sram2_addr(13)" LOCATE = SITE "M29" LEVEL 1;
COMP "sram2_addr(14)" LOCATE = SITE "M32" LEVEL 1;
COMP "sram2_addr(15)" LOCATE = SITE "M34" LEVEL 1;
COMP "sram2_addr(16)" LOCATE = SITE "N29" LEVEL 1;
COMP "sram2_addr(17)" LOCATE = SITE "N30" LEVEL 1;
COMP "sram2_addr(18)" LOCATE = SITE "N31" LEVEL 1;
COMP "sram2_addr(19)" LOCATE = SITE "N32" LEVEL 1;
COMP "rgmii_2_rxd(0)" LOCATE = SITE "AE20" LEVEL 1;
COMP "rgmii_2_rxd(1)" LOCATE = SITE "AF20" LEVEL 1;
COMP "rgmii_2_rxd(2)" LOCATE = SITE "AH23" LEVEL 1;
COMP "rgmii_2_rxd(3)" LOCATE = SITE "AJ23" LEVEL 1;
COMP "rgmii_2_txd(0)" LOCATE = SITE "AG21" LEVEL 1;
COMP "rgmii_2_txd(1)" LOCATE = SITE "AH21" LEVEL 1;
COMP "rgmii_2_txd(2)" LOCATE = SITE "AK21" LEVEL 1;
COMP "rgmii_2_txd(3)" LOCATE = SITE "AM21" LEVEL 1;
COMP "nf2_err" LOCATE = SITE "D28" LEVEL 1;
COMP "rgmii_3_rxd(0)" LOCATE = SITE "AF19" LEVEL 1;
COMP "rgmii_3_rxd(1)" LOCATE = SITE "AG19" LEVEL 1;
COMP "rgmii_3_rxd(2)" LOCATE = SITE "AH20" LEVEL 1;
COMP "rgmii_3_rxd(3)" LOCATE = SITE "AJ20" LEVEL 1;
COMP "rgmii_0_rx_ctl" LOCATE = SITE "AK25" LEVEL 1;
COMP "rgmii_3_txd(0)" LOCATE = SITE "AH19" LEVEL 1;
COMP "rgmii_3_txd(1)" LOCATE = SITE "AJ19" LEVEL 1;
COMP "rgmii_3_txd(2)" LOCATE = SITE "AK19" LEVEL 1;
COMP "rgmii_3_txd(3)" LOCATE = SITE "AL19" LEVEL 1;
COMP "rgmii_0_tx_ctl" LOCATE = SITE "AG25" LEVEL 1;
COMP "rgmii_0_rxc" LOCATE = SITE "H18" LEVEL 1;
COMP "rgmii_0_txc" LOCATE = SITE "AF25" LEVEL 1;
COMP "rgmii_1_rxc" LOCATE = SITE "D18" LEVEL 1;
COMP "rgmii_1_txc" LOCATE = SITE "AJ24" LEVEL 1;
COMP "rgmii_2_rxc" LOCATE = SITE "AJ18" LEVEL 1;
COMP "rgmii_1_rx_ctl" LOCATE = SITE "AG22" LEVEL 1;
COMP "rgmii_2_txc" LOCATE = SITE "AJ21" LEVEL 1;
COMP "rgmii_3_rxc" LOCATE = SITE "AL18" LEVEL 1;
COMP "rgmii_3_txc" LOCATE = SITE "AL21" LEVEL 1;
COMP "rgmii_1_tx_ctl" LOCATE = SITE "AL24" LEVEL 1;
COMP "sram2_data(10)" LOCATE = SITE "K30" LEVEL 1;
COMP "sram2_data(11)" LOCATE = SITE "K31" LEVEL 1;
COMP "sram2_data(20)" LOCATE = SITE "T33" LEVEL 1;
COMP "sram2_data(12)" LOCATE = SITE "K33" LEVEL 1;
COMP "sram2_data(21)" LOCATE = SITE "T32" LEVEL 1;
COMP "sram2_data(13)" LOCATE = SITE "K34" LEVEL 1;
COMP "sram2_data(30)" LOCATE = SITE "U33" LEVEL 1;
COMP "sram2_data(22)" LOCATE = SITE "T31" LEVEL 1;
COMP "sram2_data(14)" LOCATE = SITE "L29" LEVEL 1;
COMP "sram2_data(31)" LOCATE = SITE "V29" LEVEL 1;
COMP "sram2_data(23)" LOCATE = SITE "T30" LEVEL 1;
COMP "sram2_data(15)" LOCATE = SITE "L30" LEVEL 1;
COMP "sram2_data(32)" LOCATE = SITE "V30" LEVEL 1;
COMP "sram2_data(24)" LOCATE = SITE "T29" LEVEL 1;
COMP "sram2_data(16)" LOCATE = SITE "L31" LEVEL 1;
COMP "sram2_data(33)" LOCATE = SITE "V31" LEVEL 1;
COMP "sram2_data(25)" LOCATE = SITE "T28" LEVEL 1;
COMP "sram2_data(17)" LOCATE = SITE "L32" LEVEL 1;
COMP "sram2_data(34)" LOCATE = SITE "V32" LEVEL 1;
COMP "sram2_data(26)" LOCATE = SITE "R34" LEVEL 1;
COMP "sram2_data(18)" LOCATE = SITE "U29" LEVEL 1;
COMP "sram2_data(35)" LOCATE = SITE "V33" LEVEL 1;
COMP "sram2_data(27)" LOCATE = SITE "U30" LEVEL 1;
COMP "sram2_data(19)" LOCATE = SITE "U28" LEVEL 1;
COMP "rgmii_2_rx_ctl" LOCATE = SITE "AL22" LEVEL 1;
COMP "sram2_data(28)" LOCATE = SITE "U31" LEVEL 1;
COMP "sram2_data(29)" LOCATE = SITE "U32" LEVEL 1;
COMP "rgmii_2_tx_ctl" LOCATE = SITE "AM22" LEVEL 1;
COMP "rgmii_3_rx_ctl" LOCATE = SITE "AK14" LEVEL 1;
COMP "rgmii_3_tx_ctl" LOCATE = SITE "AF18" LEVEL 1;
COMP "debug_clk(0)" LOCATE = SITE "AF16" LEVEL 1;
COMP "debug_clk(1)" LOCATE = SITE "AG16" LEVEL 1;
COMP "gtx_clk" LOCATE = SITE "J17" LEVEL 1;
COMP "sram1_bw(0)" LOCATE = SITE "AE31" LEVEL 1;
COMP "sram1_bw(1)" LOCATE = SITE "AE33" LEVEL 1;
COMP "sram1_bw(2)" LOCATE = SITE "AE34" LEVEL 1;
COMP "sram1_bw(3)" LOCATE = SITE "AF28" LEVEL 1;
COMP "cpci_rp_init_b" LOCATE = SITE "AL16" LEVEL 1;
COMP "sram2_bw(0)" LOCATE = SITE "N34" LEVEL 1;
COMP "sram2_bw(1)" LOCATE = SITE "P28" LEVEL 1;
COMP "sram2_bw(2)" LOCATE = SITE "P29" LEVEL 1;
COMP "sram2_bw(3)" LOCATE = SITE "P30" LEVEL 1;
COMP "cpci_rp_prog_b" LOCATE = SITE "AL15" LEVEL 1;
COMP "debug_data(10)" LOCATE = SITE "AK13" LEVEL 1;
COMP "debug_data(11)" LOCATE = SITE "AJ13" LEVEL 1;
COMP "debug_data(20)" LOCATE = SITE "AH11" LEVEL 1;
COMP "debug_data(12)" LOCATE = SITE "AK11" LEVEL 1;
COMP "debug_data(21)" LOCATE = SITE "AJ9" LEVEL 1;
COMP "debug_data(13)" LOCATE = SITE "AJ11" LEVEL 1;
COMP "debug_data(30)" LOCATE = SITE "AM9" LEVEL 1;
COMP "debug_data(22)" LOCATE = SITE "AM7" LEVEL 1;
COMP "debug_data(14)" LOCATE = SITE "AG11" LEVEL 1;
COMP "debug_data(31)" LOCATE = SITE "AK9" LEVEL 1;
COMP "debug_data(23)" LOCATE = SITE "AH10" LEVEL 1;
COMP "debug_data(15)" LOCATE = SITE "AJ12" LEVEL 1;
COMP "debug_data(24)" LOCATE = SITE "AK8" LEVEL 1;
COMP "debug_data(16)" LOCATE = SITE "AH13" LEVEL 1;
COMP "debug_data(25)" LOCATE = SITE "AL9" LEVEL 1;
COMP "debug_data(17)" LOCATE = SITE "AG10" LEVEL 1;
COMP "debug_data(26)" LOCATE = SITE "AL8" LEVEL 1;
COMP "debug_data(18)" LOCATE = SITE "AM11" LEVEL 1;
COMP "debug_data(27)" LOCATE = SITE "AG13" LEVEL 1;
COMP "debug_data(19)" LOCATE = SITE "AL11" LEVEL 1;
COMP "debug_data(28)" LOCATE = SITE "AL7" LEVEL 1;
COMP "debug_data(29)" LOCATE = SITE "AK10" LEVEL 1;
COMP "dma_data(10)" LOCATE = SITE "F8" LEVEL 1;
COMP "dma_data(11)" LOCATE = SITE "F7" LEVEL 1;
COMP "dma_data(20)" LOCATE = SITE "E2" LEVEL 1;
COMP "dma_data(12)" LOCATE = SITE "E7" LEVEL 1;
COMP "dma_data(21)" LOCATE = SITE "E1" LEVEL 1;
COMP "dma_data(13)" LOCATE = SITE "E6" LEVEL 1;
COMP "dma_data(30)" LOCATE = SITE "G2" LEVEL 1;
COMP "dma_data(22)" LOCATE = SITE "F5" LEVEL 1;
COMP "dma_data(14)" LOCATE = SITE "D6" LEVEL 1;
COMP "dma_data(31)" LOCATE = SITE "G1" LEVEL 1;
COMP "dma_data(23)" LOCATE = SITE "F4" LEVEL 1;
COMP "dma_data(15)" LOCATE = SITE "D5" LEVEL 1;
COMP "dma_data(24)" LOCATE = SITE "F2" LEVEL 1;
COMP "dma_data(16)" LOCATE = SITE "D2" LEVEL 1;
COMP "dma_data(25)" LOCATE = SITE "F1" LEVEL 1;
COMP "dma_data(17)" LOCATE = SITE "D1" LEVEL 1;
COMP "dma_data(26)" LOCATE = SITE "G6" LEVEL 1;
COMP "dma_data(18)" LOCATE = SITE "E4" LEVEL 1;
COMP "dma_data(27)" LOCATE = SITE "G5" LEVEL 1;
COMP "dma_data(19)" LOCATE = SITE "E3" LEVEL 1;
COMP "dma_data(28)" LOCATE = SITE "G4" LEVEL 1;
COMP "dma_data(29)" LOCATE = SITE "G3" LEVEL 1;
COMP "cpci_rp_en" LOCATE = SITE "AJ16" LEVEL 1;
COMP "cpci_debug_data(10)" LOCATE = SITE "T3" LEVEL 1;
COMP "cpci_debug_data(11)" LOCATE = SITE "T4" LEVEL 1;
COMP "cpci_debug_data(20)" LOCATE = SITE "P3" LEVEL 1;
COMP "cpci_debug_data(12)" LOCATE = SITE "T5" LEVEL 1;
COMP "cpci_debug_data(21)" LOCATE = SITE "P4" LEVEL 1;
COMP "cpci_debug_data(13)" LOCATE = SITE "T6" LEVEL 1;
COMP "cpci_debug_data(22)" LOCATE = SITE "P5" LEVEL 1;
COMP "cpci_debug_data(14)" LOCATE = SITE "R1" LEVEL 1;
COMP "cpci_debug_data(23)" LOCATE = SITE "P6" LEVEL 1;
COMP "cpci_debug_data(15)" LOCATE = SITE "R2" LEVEL 1;
COMP "cpci_debug_data(24)" LOCATE = SITE "N1" LEVEL 1;
COMP "cpci_debug_data(16)" LOCATE = SITE "R3" LEVEL 1;
COMP "cpci_debug_data(25)" LOCATE = SITE "N2" LEVEL 1;
COMP "cpci_debug_data(17)" LOCATE = SITE "R4" LEVEL 1;
COMP "cpci_debug_data(26)" LOCATE = SITE "N3" LEVEL 1;
COMP "cpci_debug_data(18)" LOCATE = SITE "R6" LEVEL 1;
COMP "cpci_debug_data(27)" LOCATE = SITE "N4" LEVEL 1;
COMP "cpci_debug_data(19)" LOCATE = SITE "P1" LEVEL 1;
COMP "cpci_debug_data(28)" LOCATE = SITE "N5" LEVEL 1;
COMP "sram1_addr(0)" LOCATE = SITE "AF29" LEVEL 1;
COMP "sram1_addr(1)" LOCATE = SITE "AF30" LEVEL 1;
COMP "sram1_addr(2)" LOCATE = SITE "AF31" LEVEL 1;
COMP "sram1_addr(3)" LOCATE = SITE "AF32" LEVEL 1;
COMP "sram1_addr(4)" LOCATE = SITE "AF33" LEVEL 1;
COMP "sram1_addr(5)" LOCATE = SITE "AG29" LEVEL 1;
COMP "sram1_addr(6)" LOCATE = SITE "AG30" LEVEL 1;
COMP "sram1_addr(7)" LOCATE = SITE "AG31" LEVEL 1;
COMP "sram1_addr(8)" LOCATE = SITE "AD29" LEVEL 1;
COMP "sram1_addr(9)" LOCATE = SITE "AC34" LEVEL 1;
COMP "cpci_clk" LOCATE = SITE "E17" LEVEL 1;
COMP "sram1_data(0)" LOCATE = SITE "Y34" LEVEL 1;
COMP "sram1_data(1)" LOCATE = SITE "Y33" LEVEL 1;
COMP "sram1_data(2)" LOCATE = SITE "Y32" LEVEL 1;
COMP "sram1_data(3)" LOCATE = SITE "Y31" LEVEL 1;
COMP "sram1_data(4)" LOCATE = SITE "W33" LEVEL 1;
COMP "sram1_data(5)" LOCATE = SITE "W32" LEVEL 1;
COMP "sram1_data(6)" LOCATE = SITE "W31" LEVEL 1;
COMP "sram1_data(7)" LOCATE = SITE "W30" LEVEL 1;
COMP "sram1_data(8)" LOCATE = SITE "W29" LEVEL 1;
COMP "sram1_data(9)" LOCATE = SITE "AA30" LEVEL 1;
COMP "sram2_addr(0)" LOCATE = SITE "P32" LEVEL 1;
COMP "sram2_addr(1)" LOCATE = SITE "P33" LEVEL 1;
COMP "cpci_req" LOCATE = SITE "E29" LEVEL 1;
COMP "sram2_addr(2)" LOCATE = SITE "P34" LEVEL 1;
COMP "sram2_addr(3)" LOCATE = SITE "R28" LEVEL 1;
COMP "sram2_addr(4)" LOCATE = SITE "R29" LEVEL 1;
COMP "sram2_addr(5)" LOCATE = SITE "R31" LEVEL 1;
COMP "sram2_addr(6)" LOCATE = SITE "R33" LEVEL 1;
COMP "sram2_addr(7)" LOCATE = SITE "R32" LEVEL 1;
COMP "sram2_addr(8)" LOCATE = SITE "M33" LEVEL 1;
COMP "sram2_addr(9)" LOCATE = SITE "M31" LEVEL 1;
COMP "sram2_data(0)" LOCATE = SITE "J33" LEVEL 1;
COMP "sram2_data(1)" LOCATE = SITE "J32" LEVEL 1;
COMP "sram2_data(2)" LOCATE = SITE "J31" LEVEL 1;
COMP "sram2_data(3)" LOCATE = SITE "H32" LEVEL 1;
COMP "sram2_data(4)" LOCATE = SITE "H31" LEVEL 1;
COMP "sram2_data(5)" LOCATE = SITE "G34" LEVEL 1;
COMP "sram2_data(6)" LOCATE = SITE "G33" LEVEL 1;
COMP "sram2_data(7)" LOCATE = SITE "G32" LEVEL 1;
COMP "sram2_data(8)" LOCATE = SITE "G31" LEVEL 1;
COMP "sram2_data(9)" LOCATE = SITE "H33" LEVEL 1;
COMP "core_clk" LOCATE = SITE "D17" LEVEL 1;
COMP "phy_mdc" LOCATE = SITE "AL34" LEVEL 1;
COMP "debug_data(0)" LOCATE = SITE "AJ15" LEVEL 1;
COMP "debug_data(1)" LOCATE = SITE "AH15" LEVEL 1;
COMP "debug_data(2)" LOCATE = SITE "AM14" LEVEL 1;
COMP "debug_data(3)" LOCATE = SITE "AJ14" LEVEL 1;
COMP "debug_data(4)" LOCATE = SITE "AH14" LEVEL 1;
COMP "debug_data(5)" LOCATE = SITE "AG14" LEVEL 1;
COMP "debug_data(6)" LOCATE = SITE "AF14" LEVEL 1;
COMP "debug_data(7)" LOCATE = SITE "AL12" LEVEL 1;
COMP "debug_data(8)" LOCATE = SITE "AM13" LEVEL 1;
COMP "debug_data(9)" LOCATE = SITE "AL13" LEVEL 1;
COMP "dma_data(0)" LOCATE = SITE "C11" LEVEL 1;
COMP "dma_data(1)" LOCATE = SITE "H10" LEVEL 1;
COMP "dma_data(2)" LOCATE = SITE "G10" LEVEL 1;
COMP "dma_data(3)" LOCATE = SITE "E10" LEVEL 1;
COMP "dma_data(4)" LOCATE = SITE "D10" LEVEL 1;
COMP "dma_data(5)" LOCATE = SITE "G9" LEVEL 1;
COMP "dma_data(6)" LOCATE = SITE "F9" LEVEL 1;
COMP "dma_data(7)" LOCATE = SITE "E9" LEVEL 1;
COMP "dma_data(8)" LOCATE = SITE "D9" LEVEL 1;
COMP "dma_data(9)" LOCATE = SITE "C9" LEVEL 1;
COMP "cpci_debug_data(0)" LOCATE = SITE "T2" LEVEL 1;
COMP "cpci_debug_data(1)" LOCATE = SITE "P2" LEVEL 1;
COMP "cpci_debug_data(2)" LOCATE = SITE "M1" LEVEL 1;
COMP "cpci_debug_data(3)" LOCATE = SITE "M4" LEVEL 1;
COMP "cpci_debug_data(4)" LOCATE = SITE "M6" LEVEL 1;
COMP "cpci_debug_data(5)" LOCATE = SITE "L1" LEVEL 1;
COMP "cpci_debug_data(6)" LOCATE = SITE "L2" LEVEL 1;
COMP "cpci_debug_data(7)" LOCATE = SITE "L3" LEVEL 1;
COMP "cpci_debug_data(8)" LOCATE = SITE "L4" LEVEL 1;
COMP "cpci_debug_data(9)" LOCATE = SITE "L5" LEVEL 1;
COMP "sram1_we" LOCATE = SITE "AE28" LEVEL 1;
COMP "phy_mdio" LOCATE = SITE "AL33" LEVEL 1;
COMP "sram2_we" LOCATE = SITE "N33" LEVEL 1;
COMP "sram1_zz" LOCATE = SITE "AE30" LEVEL 1;
COMP "sram2_zz" LOCATE = SITE "P31" LEVEL 1;
COMP "dma_q_nearly_full_c2n" LOCATE = SITE "H6" LEVEL 1;
COMP "dma_q_nearly_full_n2c" LOCATE = SITE "E31" LEVEL 1;
COMP "dma_op_code_ack(0)" LOCATE = SITE "H4" LEVEL 1;
COMP "dma_op_code_ack(1)" LOCATE = SITE "H5" LEVEL 1;
COMP "dma_op_queue_id(0)" LOCATE = SITE "J6" LEVEL 1;
COMP "dma_op_queue_id(1)" LOCATE = SITE "H1" LEVEL 1;
COMP "dma_op_queue_id(2)" LOCATE = SITE "J5" LEVEL 1;
COMP "dma_op_queue_id(3)" LOCATE = SITE "J3" LEVEL 1;
COMP "cpci_addr(10)" LOCATE = SITE "D15" LEVEL 1;
COMP "cpci_addr(11)" LOCATE = SITE "H14" LEVEL 1;
COMP "cpci_addr(20)" LOCATE = SITE "E13" LEVEL 1;
COMP "cpci_addr(12)" LOCATE = SITE "G14" LEVEL 1;
COMP "cpci_addr(21)" LOCATE = SITE "D13" LEVEL 1;
COMP "cpci_addr(13)" LOCATE = SITE "F14" LEVEL 1;
COMP "cpci_addr(22)" LOCATE = SITE "C13" LEVEL 1;
COMP "cpci_addr(14)" LOCATE = SITE "E14" LEVEL 1;
COMP "cpci_addr(23)" LOCATE = SITE "D12" LEVEL 1;
COMP "cpci_addr(15)" LOCATE = SITE "D14" LEVEL 1;
COMP "cpci_addr(24)" LOCATE = SITE "N6" LEVEL 1;
COMP "cpci_addr(16)" LOCATE = SITE "C14" LEVEL 1;
COMP "cpci_addr(25)" LOCATE = SITE "M2" LEVEL 1;
COMP "cpci_addr(17)" LOCATE = SITE "H13" LEVEL 1;
COMP "cpci_addr(26)" LOCATE = SITE "M3" LEVEL 1;
COMP "cpci_addr(18)" LOCATE = SITE "G13" LEVEL 1;
COMP "cpci_addr(19)" LOCATE = SITE "F13" LEVEL 1;
COMP "cpci_data(10)" LOCATE = SITE "E25" LEVEL 1;
COMP "cpci_data(11)" LOCATE = SITE "D25" LEVEL 1;
COMP "cpci_data(20)" LOCATE = SITE "C22" LEVEL 1;
COMP "cpci_data(12)" LOCATE = SITE "D24" LEVEL 1;
COMP "cpci_data(21)" LOCATE = SITE "H21" LEVEL 1;
COMP "cpci_data(13)" LOCATE = SITE "C24" LEVEL 1;
COMP "cpci_data(30)" LOCATE = SITE "H19" LEVEL 1;
COMP "cpci_data(22)" LOCATE = SITE "G21" LEVEL 1;
COMP "cpci_data(14)" LOCATE = SITE "D23" LEVEL 1;
COMP "cpci_data(31)" LOCATE = SITE "G19" LEVEL 1;
COMP "cpci_data(23)" LOCATE = SITE "F21" LEVEL 1;
COMP "cpci_data(15)" LOCATE = SITE "H22" LEVEL 1;
COMP "cpci_data(24)" LOCATE = SITE "E21" LEVEL 1;
COMP "cpci_data(16)" LOCATE = SITE "G22" LEVEL 1;
COMP "cpci_data(25)" LOCATE = SITE "D21" LEVEL 1;
COMP "cpci_data(17)" LOCATE = SITE "F22" LEVEL 1;
COMP "cpci_data(26)" LOCATE = SITE "C21" LEVEL 1;
COMP "cpci_data(18)" LOCATE = SITE "E22" LEVEL 1;
COMP "cpci_data(27)" LOCATE = SITE "G20" LEVEL 1;
COMP "cpci_data(19)" LOCATE = SITE "D22" LEVEL 1;
COMP "cpci_data(28)" LOCATE = SITE "F20" LEVEL 1;
COMP "cpci_data(29)" LOCATE = SITE "D20" LEVEL 1;
COMP "dma_op_code_req(0)" LOCATE = SITE "H2" LEVEL 1;
COMP "dma_op_code_req(1)" LOCATE = SITE "H3" LEVEL 1;
COMP "dma_vld_c2n" LOCATE = SITE "D34" LEVEL 1;
COMP "dma_vld_n2c" LOCATE = SITE "J2" LEVEL 1;
COMP "cpci_addr(0)" LOCATE = SITE "F19" LEVEL 1;
COMP "cpci_addr(1)" LOCATE = SITE "E19" LEVEL 1;
COMP "cpci_addr(2)" LOCATE = SITE "D19" LEVEL 1;
COMP "cpci_addr(3)" LOCATE = SITE "H16" LEVEL 1;
COMP "cpci_addr(4)" LOCATE = SITE "G16" LEVEL 1;
COMP "cpci_addr(5)" LOCATE = SITE "F16" LEVEL 1;
COMP "cpci_addr(6)" LOCATE = SITE "E16" LEVEL 1;
COMP "cpci_addr(7)" LOCATE = SITE "D16" LEVEL 1;
COMP "cpci_addr(8)" LOCATE = SITE "G15" LEVEL 1;
COMP "cpci_addr(9)" LOCATE = SITE "F15" LEVEL 1;
COMP "cpci_data(0)" LOCATE = SITE "F28" LEVEL 1;
COMP "cpci_data(1)" LOCATE = SITE "F27" LEVEL 1;
COMP "cpci_data(2)" LOCATE = SITE "H26" LEVEL 1;
COMP "cpci_data(3)" LOCATE = SITE "G26" LEVEL 1;
COMP "cpci_data(4)" LOCATE = SITE "F26" LEVEL 1;
COMP "cpci_data(5)" LOCATE = SITE "E26" LEVEL 1;
COMP "cpci_data(6)" LOCATE = SITE "D26" LEVEL 1;
COMP "cpci_data(7)" LOCATE = SITE "C26" LEVEL 1;
COMP "cpci_data(8)" LOCATE = SITE "H25" LEVEL 1;
COMP "cpci_data(9)" LOCATE = SITE "G25" LEVEL 1;
COMP "BUFGMUX_TXCLK" LOCATE = SITE "BUFGMUX2S" LEVEL 1;
COMP "BUFGMUX_TXCLK90" LOCATE = SITE "BUFGMUX3P" LEVEL 1;
COMP "BUFGMUX_CPCI_CLK" LOCATE = SITE "BUFGMUX0S" LEVEL 1;
NET "cpci_clk_ibuf" BEL "BUFGMUX_CPCI_CLK.GCLKMUX" USELOCALCONNECT;
COMP "BUFGMUX_RGMII_0_RXCLK" LOCATE = SITE "BUFGMUX4S" LEVEL 1;
COMP "BUFGMUX_RGMII_1_RXCLK" LOCATE = SITE "BUFGMUX6S" LEVEL 1;
COMP "BUFGMUX_RGMII_2_RXCLK" LOCATE = SITE "BUFGMUX5S" LEVEL 1;
COMP "BUFGMUX_CORE_CLK" LOCATE = SITE "BUFGMUX1P" LEVEL 1;
NET "cpci_clk_ibuf" BEL "BUFGMUX_CORE_CLK.GCLKMUX" USELOCALCONNECT;
COMP "BUFGMUX_RGMII_3_RXCLK" LOCATE = SITE "BUFGMUX7S" LEVEL 1;
PIN rgmii_0_io/rgmii_tx_ctl_out/FF0_pins<1> = BEL
        "rgmii_0_io/rgmii_tx_ctl_out/FF0" PINNAME CK;
PIN rgmii_0_io/rgmii_tx_ctl_out/FF1_pins<1> = BEL
        "rgmii_0_io/rgmii_tx_ctl_out/FF1" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out0/FF0_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out0/FF0" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out0/FF1_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out0/FF1" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out1/FF0_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out1/FF0" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out1/FF1_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out1/FF1" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out2/FF0_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out2/FF0" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out2/FF1_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out2/FF1" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out3/FF0_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out3/FF0" PINNAME CK;
PIN rgmii_0_io/rgmii_txd_out3/FF1_pins<1> = BEL
        "rgmii_0_io/rgmii_txd_out3/FF1" PINNAME CK;
PIN rgmii_0_io/gmii_tx_clk_ddr_iob/FF0_pins<1> = BEL
        "rgmii_0_io/gmii_tx_clk_ddr_iob/FF0" PINNAME CK;
PIN rgmii_0_io/gmii_tx_clk_ddr_iob/FF1_pins<1> = BEL
        "rgmii_0_io/gmii_tx_clk_ddr_iob/FF1" PINNAME CK;
PIN rgmii_1_io/rgmii_tx_ctl_out/FF0_pins<1> = BEL
        "rgmii_1_io/rgmii_tx_ctl_out/FF0" PINNAME CK;
PIN rgmii_1_io/rgmii_tx_ctl_out/FF1_pins<1> = BEL
        "rgmii_1_io/rgmii_tx_ctl_out/FF1" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out0/FF0_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out0/FF0" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out0/FF1_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out0/FF1" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out1/FF0_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out1/FF0" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out1/FF1_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out1/FF1" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out2/FF0_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out2/FF0" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out2/FF1_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out2/FF1" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out3/FF0_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out3/FF0" PINNAME CK;
PIN rgmii_1_io/rgmii_txd_out3/FF1_pins<1> = BEL
        "rgmii_1_io/rgmii_txd_out3/FF1" PINNAME CK;
PIN rgmii_1_io/gmii_tx_clk_ddr_iob/FF0_pins<1> = BEL
        "rgmii_1_io/gmii_tx_clk_ddr_iob/FF0" PINNAME CK;
PIN rgmii_1_io/gmii_tx_clk_ddr_iob/FF1_pins<1> = BEL
        "rgmii_1_io/gmii_tx_clk_ddr_iob/FF1" PINNAME CK;
PIN rgmii_2_io/rgmii_tx_ctl_out/FF0_pins<1> = BEL
        "rgmii_2_io/rgmii_tx_ctl_out/FF0" PINNAME CK;
PIN rgmii_2_io/rgmii_tx_ctl_out/FF1_pins<1> = BEL
        "rgmii_2_io/rgmii_tx_ctl_out/FF1" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out0/FF0_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out0/FF0" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out0/FF1_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out0/FF1" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out1/FF0_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out1/FF0" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out1/FF1_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out1/FF1" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out2/FF0_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out2/FF0" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out2/FF1_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out2/FF1" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out3/FF0_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out3/FF0" PINNAME CK;
PIN rgmii_2_io/rgmii_txd_out3/FF1_pins<1> = BEL
        "rgmii_2_io/rgmii_txd_out3/FF1" PINNAME CK;
PIN rgmii_2_io/gmii_tx_clk_ddr_iob/FF0_pins<1> = BEL
        "rgmii_2_io/gmii_tx_clk_ddr_iob/FF0" PINNAME CK;
PIN rgmii_2_io/gmii_tx_clk_ddr_iob/FF1_pins<1> = BEL
        "rgmii_2_io/gmii_tx_clk_ddr_iob/FF1" PINNAME CK;
PIN rgmii_3_io/rgmii_tx_ctl_out/FF0_pins<1> = BEL
        "rgmii_3_io/rgmii_tx_ctl_out/FF0" PINNAME CK;
PIN rgmii_3_io/rgmii_tx_ctl_out/FF1_pins<1> = BEL
        "rgmii_3_io/rgmii_tx_ctl_out/FF1" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out0/FF0_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out0/FF0" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out0/FF1_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out0/FF1" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out1/FF0_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out1/FF0" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out1/FF1_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out1/FF1" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out2/FF0_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out2/FF0" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out2/FF1_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out2/FF1" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out3/FF0_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out3/FF0" PINNAME CK;
PIN rgmii_3_io/rgmii_txd_out3/FF1_pins<1> = BEL
        "rgmii_3_io/rgmii_txd_out3/FF1" PINNAME CK;
PIN rgmii_3_io/gmii_tx_clk_ddr_iob/FF0_pins<1> = BEL
        "rgmii_3_io/gmii_tx_clk_ddr_iob/FF0" PINNAME CK;
PIN rgmii_3_io/gmii_tx_clk_ddr_iob/FF1_pins<1> = BEL
        "rgmii_3_io/gmii_tx_clk_ddr_iob/FF1" PINNAME CK;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A"
        PINNAME CLKA;
TIMEGRP clk_tx_gmii = PIN "rgmii_0_io/rgmii_tx_ctl_out/FF0_pins<1>" PIN
        "rgmii_0_io/rgmii_tx_ctl_out/FF1_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out0/FF0_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out0/FF1_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out1/FF0_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out1/FF1_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out2/FF0_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out2/FF1_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out3/FF0_pins<1>" PIN
        "rgmii_0_io/rgmii_txd_out3/FF1_pins<1>" PIN
        "rgmii_0_io/gmii_tx_clk_ddr_iob/FF0_pins<1>" PIN
        "rgmii_0_io/gmii_tx_clk_ddr_iob/FF1_pins<1>" BEL
        "rgmii_0_io/rgmii_tx_ctl_falling" BEL "rgmii_0_io/gmii_txd_falling_3"
        BEL "rgmii_0_io/gmii_txd_falling_2" BEL
        "rgmii_0_io/gmii_txd_falling_1" BEL "rgmii_0_io/gmii_txd_falling_0"
        BEL "rgmii_0_io/rgmii_tx_ctl_rising" BEL
        "rgmii_0_io/gmii_txd_rising_7" BEL "rgmii_0_io/gmii_txd_rising_6" BEL
        "rgmii_0_io/gmii_txd_rising_5" BEL "rgmii_0_io/gmii_txd_rising_4" BEL
        "rgmii_0_io/gmii_txd_rising_3" BEL "rgmii_0_io/gmii_txd_rising_2" BEL
        "rgmii_0_io/gmii_txd_rising_1" BEL "rgmii_0_io/gmii_txd_rising_0" BEL
        "rgmii_0_io/gmii_tx_en_rising" PIN
        "rgmii_1_io/rgmii_tx_ctl_out/FF0_pins<1>" PIN
        "rgmii_1_io/rgmii_tx_ctl_out/FF1_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out0/FF0_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out0/FF1_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out1/FF0_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out1/FF1_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out2/FF0_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out2/FF1_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out3/FF0_pins<1>" PIN
        "rgmii_1_io/rgmii_txd_out3/FF1_pins<1>" PIN
        "rgmii_1_io/gmii_tx_clk_ddr_iob/FF0_pins<1>" PIN
        "rgmii_1_io/gmii_tx_clk_ddr_iob/FF1_pins<1>" BEL
        "rgmii_1_io/rgmii_tx_ctl_falling" BEL "rgmii_1_io/gmii_txd_falling_3"
        BEL "rgmii_1_io/gmii_txd_falling_2" BEL
        "rgmii_1_io/gmii_txd_falling_1" BEL "rgmii_1_io/gmii_txd_falling_0"
        BEL "rgmii_1_io/rgmii_tx_ctl_rising" BEL
        "rgmii_1_io/gmii_txd_rising_7" BEL "rgmii_1_io/gmii_txd_rising_6" BEL
        "rgmii_1_io/gmii_txd_rising_5" BEL "rgmii_1_io/gmii_txd_rising_4" BEL
        "rgmii_1_io/gmii_txd_rising_3" BEL "rgmii_1_io/gmii_txd_rising_2" BEL
        "rgmii_1_io/gmii_txd_rising_1" BEL "rgmii_1_io/gmii_txd_rising_0" BEL
        "rgmii_1_io/gmii_tx_en_rising" PIN
        "rgmii_2_io/rgmii_tx_ctl_out/FF0_pins<1>" PIN
        "rgmii_2_io/rgmii_tx_ctl_out/FF1_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out0/FF0_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out0/FF1_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out1/FF0_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out1/FF1_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out2/FF0_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out2/FF1_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out3/FF0_pins<1>" PIN
        "rgmii_2_io/rgmii_txd_out3/FF1_pins<1>" PIN
        "rgmii_2_io/gmii_tx_clk_ddr_iob/FF0_pins<1>" PIN
        "rgmii_2_io/gmii_tx_clk_ddr_iob/FF1_pins<1>" BEL
        "rgmii_2_io/rgmii_tx_ctl_falling" BEL "rgmii_2_io/gmii_txd_falling_3"
        BEL "rgmii_2_io/gmii_txd_falling_2" BEL
        "rgmii_2_io/gmii_txd_falling_1" BEL "rgmii_2_io/gmii_txd_falling_0"
        BEL "rgmii_2_io/rgmii_tx_ctl_rising" BEL
        "rgmii_2_io/gmii_txd_rising_7" BEL "rgmii_2_io/gmii_txd_rising_6" BEL
        "rgmii_2_io/gmii_txd_rising_5" BEL "rgmii_2_io/gmii_txd_rising_4" BEL
        "rgmii_2_io/gmii_txd_rising_3" BEL "rgmii_2_io/gmii_txd_rising_2" BEL
        "rgmii_2_io/gmii_txd_rising_1" BEL "rgmii_2_io/gmii_txd_rising_0" BEL
        "rgmii_2_io/gmii_tx_en_rising" PIN
        "rgmii_3_io/rgmii_tx_ctl_out/FF0_pins<1>" PIN
        "rgmii_3_io/rgmii_tx_ctl_out/FF1_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out0/FF0_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out0/FF1_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out1/FF0_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out1/FF1_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out2/FF0_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out2/FF1_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out3/FF0_pins<1>" PIN
        "rgmii_3_io/rgmii_txd_out3/FF1_pins<1>" PIN
        "rgmii_3_io/gmii_tx_clk_ddr_iob/FF0_pins<1>" PIN
        "rgmii_3_io/gmii_tx_clk_ddr_iob/FF1_pins<1>" BEL
        "rgmii_3_io/rgmii_tx_ctl_falling" BEL "rgmii_3_io/gmii_txd_falling_3"
        BEL "rgmii_3_io/gmii_txd_falling_2" BEL
        "rgmii_3_io/gmii_txd_falling_1" BEL "rgmii_3_io/gmii_txd_falling_0"
        BEL "rgmii_3_io/rgmii_tx_ctl_rising" BEL
        "rgmii_3_io/gmii_txd_rising_7" BEL "rgmii_3_io/gmii_txd_rising_6" BEL
        "rgmii_3_io/gmii_txd_rising_5" BEL "rgmii_3_io/gmii_txd_rising_4" BEL
        "rgmii_3_io/gmii_txd_rising_3" BEL "rgmii_3_io/gmii_txd_rising_2" BEL
        "rgmii_3_io/gmii_txd_rising_1" BEL "rgmii_3_io/gmii_txd_rising_0" BEL
        "rgmii_3_io/gmii_tx_en_rising" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/reset_txclk" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_sync" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_6"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/gmac_tx_dvld" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_txclk" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/byte_count_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/byte_count_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/byte_count_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_dvld_in_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txer_out_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_31"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/reset_txclk" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_queue_en_sync" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_6"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/gmac_tx_dvld" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_queue_en_txclk" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/byte_count_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/byte_count_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/byte_count_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_dvld_in_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txer_out_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_31"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/reset_txclk" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_sync" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_6"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/gmac_tx_dvld" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_txclk" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/byte_count_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/byte_count_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/byte_count_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_dvld_in_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txer_out_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_31"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/reset_txclk" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_queue_en_sync" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_6"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/gmac_tx_dvld" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_queue_en_txclk" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_dvld_in_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txer_out_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_31";
TIMEGRP rgmii_rising = BEL "rgmii_0_io/gmii_rx_er_reg" BEL
        "rgmii_0_io/gmii_rxd_reg_7" BEL "rgmii_0_io/gmii_rxd_reg_6" BEL
        "rgmii_0_io/gmii_rxd_reg_5" BEL "rgmii_0_io/gmii_rxd_reg_4" BEL
        "rgmii_0_io/rgmii_rxd_reg_4" BEL "rgmii_0_io/rgmii_rxd_reg_5" BEL
        "rgmii_0_io/rgmii_rxd_reg_7" BEL "rgmii_0_io/rgmii_rxd_reg_6" BEL
        "rgmii_1_io/gmii_rx_er_reg" BEL "rgmii_1_io/gmii_rxd_reg_7" BEL
        "rgmii_1_io/gmii_rxd_reg_6" BEL "rgmii_1_io/gmii_rxd_reg_5" BEL
        "rgmii_1_io/gmii_rxd_reg_4" BEL "rgmii_1_io/rgmii_rxd_reg_4" BEL
        "rgmii_1_io/rgmii_rxd_reg_5" BEL "rgmii_1_io/rgmii_rxd_reg_7" BEL
        "rgmii_1_io/rgmii_rxd_reg_6" BEL "rgmii_2_io/gmii_rx_er_reg" BEL
        "rgmii_2_io/gmii_rxd_reg_7" BEL "rgmii_2_io/gmii_rxd_reg_6" BEL
        "rgmii_2_io/gmii_rxd_reg_5" BEL "rgmii_2_io/gmii_rxd_reg_4" BEL
        "rgmii_2_io/rgmii_rxd_reg_4" BEL "rgmii_2_io/rgmii_rxd_reg_5" BEL
        "rgmii_2_io/rgmii_rxd_reg_7" BEL "rgmii_2_io/rgmii_rxd_reg_6" BEL
        "rgmii_3_io/gmii_rx_er_reg" BEL "rgmii_3_io/gmii_rxd_reg_7" BEL
        "rgmii_3_io/gmii_rxd_reg_6" BEL "rgmii_3_io/gmii_rxd_reg_5" BEL
        "rgmii_3_io/gmii_rxd_reg_4" BEL "rgmii_3_io/rgmii_rxd_reg_4" BEL
        "rgmii_3_io/rgmii_rxd_reg_5" BEL "rgmii_3_io/rgmii_rxd_reg_7" BEL
        "rgmii_3_io/rgmii_rxd_reg_6";
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
TIMEGRP clk_rx = BEL "rgmii_0_io/gmii_rx_er_reg" BEL
        "rgmii_0_io/gmii_rxd_reg_7" BEL "rgmii_0_io/gmii_rxd_reg_6" BEL
        "rgmii_0_io/gmii_rxd_reg_5" BEL "rgmii_0_io/gmii_rxd_reg_4" BEL
        "rgmii_0_io/gmii_rxd_reg_3" BEL "rgmii_0_io/gmii_rxd_reg_2" BEL
        "rgmii_0_io/gmii_rxd_reg_1" BEL "rgmii_0_io/gmii_rxd_reg_0" BEL
        "rgmii_0_io/gmii_rx_dv_reg" BEL "rgmii_0_io/rgmii_rx_ctl_reg" BEL
        "rgmii_0_io/rgmii_rxd_reg_4" BEL "rgmii_0_io/rgmii_rxd_reg_5" BEL
        "rgmii_0_io/rgmii_rx_dv_reg" BEL "rgmii_0_io/rgmii_rxd_reg_7" BEL
        "rgmii_0_io/rgmii_rxd_reg_0" BEL "rgmii_0_io/rgmii_rxd_reg_6" BEL
        "rgmii_0_io/rgmii_rxd_reg_2" BEL "rgmii_0_io/rgmii_rxd_reg_3" BEL
        "rgmii_0_io/rgmii_rxd_reg_1" BEL "rgmii_0_io/rgmii_rx_dv_ddr" BEL
        "rgmii_0_io/rgmii_rxd_ddr_4" BEL "rgmii_0_io/rgmii_rx_ctl_ddr" BEL
        "rgmii_0_io/rgmii_rxd_ddr_5" BEL "rgmii_0_io/rgmii_rxd_ddr_6" BEL
        "rgmii_0_io/rgmii_rxd_ddr_7" BEL "rgmii_0_io/rgmii_rxd_ddr_0" BEL
        "rgmii_0_io/rgmii_rxd_ddr_2" BEL "rgmii_0_io/rgmii_rxd_ddr_3" BEL
        "rgmii_0_io/rgmii_rxd_ddr_1" BEL "rgmii_1_io/gmii_rx_er_reg" BEL
        "rgmii_1_io/gmii_rxd_reg_7" BEL "rgmii_1_io/gmii_rxd_reg_6" BEL
        "rgmii_1_io/gmii_rxd_reg_5" BEL "rgmii_1_io/gmii_rxd_reg_4" BEL
        "rgmii_1_io/gmii_rxd_reg_3" BEL "rgmii_1_io/gmii_rxd_reg_2" BEL
        "rgmii_1_io/gmii_rxd_reg_1" BEL "rgmii_1_io/gmii_rxd_reg_0" BEL
        "rgmii_1_io/gmii_rx_dv_reg" BEL "rgmii_1_io/rgmii_rx_ctl_reg" BEL
        "rgmii_1_io/rgmii_rxd_reg_4" BEL "rgmii_1_io/rgmii_rxd_reg_5" BEL
        "rgmii_1_io/rgmii_rx_dv_reg" BEL "rgmii_1_io/rgmii_rxd_reg_7" BEL
        "rgmii_1_io/rgmii_rxd_reg_0" BEL "rgmii_1_io/rgmii_rxd_reg_6" BEL
        "rgmii_1_io/rgmii_rxd_reg_2" BEL "rgmii_1_io/rgmii_rxd_reg_3" BEL
        "rgmii_1_io/rgmii_rxd_reg_1" BEL "rgmii_1_io/rgmii_rx_dv_ddr" BEL
        "rgmii_1_io/rgmii_rxd_ddr_4" BEL "rgmii_1_io/rgmii_rx_ctl_ddr" BEL
        "rgmii_1_io/rgmii_rxd_ddr_5" BEL "rgmii_1_io/rgmii_rxd_ddr_6" BEL
        "rgmii_1_io/rgmii_rxd_ddr_7" BEL "rgmii_1_io/rgmii_rxd_ddr_0" BEL
        "rgmii_1_io/rgmii_rxd_ddr_2" BEL "rgmii_1_io/rgmii_rxd_ddr_3" BEL
        "rgmii_1_io/rgmii_rxd_ddr_1" BEL "rgmii_2_io/gmii_rx_er_reg" BEL
        "rgmii_2_io/gmii_rxd_reg_7" BEL "rgmii_2_io/gmii_rxd_reg_6" BEL
        "rgmii_2_io/gmii_rxd_reg_5" BEL "rgmii_2_io/gmii_rxd_reg_4" BEL
        "rgmii_2_io/gmii_rxd_reg_3" BEL "rgmii_2_io/gmii_rxd_reg_2" BEL
        "rgmii_2_io/gmii_rxd_reg_1" BEL "rgmii_2_io/gmii_rxd_reg_0" BEL
        "rgmii_2_io/gmii_rx_dv_reg" BEL "rgmii_2_io/rgmii_rx_ctl_reg" BEL
        "rgmii_2_io/rgmii_rxd_reg_4" BEL "rgmii_2_io/rgmii_rxd_reg_5" BEL
        "rgmii_2_io/rgmii_rx_dv_reg" BEL "rgmii_2_io/rgmii_rxd_reg_7" BEL
        "rgmii_2_io/rgmii_rxd_reg_0" BEL "rgmii_2_io/rgmii_rxd_reg_6" BEL
        "rgmii_2_io/rgmii_rxd_reg_2" BEL "rgmii_2_io/rgmii_rxd_reg_3" BEL
        "rgmii_2_io/rgmii_rxd_reg_1" BEL "rgmii_2_io/rgmii_rx_dv_ddr" BEL
        "rgmii_2_io/rgmii_rxd_ddr_4" BEL "rgmii_2_io/rgmii_rx_ctl_ddr" BEL
        "rgmii_2_io/rgmii_rxd_ddr_5" BEL "rgmii_2_io/rgmii_rxd_ddr_6" BEL
        "rgmii_2_io/rgmii_rxd_ddr_7" BEL "rgmii_2_io/rgmii_rxd_ddr_0" BEL
        "rgmii_2_io/rgmii_rxd_ddr_2" BEL "rgmii_2_io/rgmii_rxd_ddr_3" BEL
        "rgmii_2_io/rgmii_rxd_ddr_1" BEL "rgmii_3_io/gmii_rx_er_reg" BEL
        "rgmii_3_io/gmii_rxd_reg_7" BEL "rgmii_3_io/gmii_rxd_reg_6" BEL
        "rgmii_3_io/gmii_rxd_reg_5" BEL "rgmii_3_io/gmii_rxd_reg_4" BEL
        "rgmii_3_io/gmii_rxd_reg_3" BEL "rgmii_3_io/gmii_rxd_reg_2" BEL
        "rgmii_3_io/gmii_rxd_reg_1" BEL "rgmii_3_io/gmii_rxd_reg_0" BEL
        "rgmii_3_io/gmii_rx_dv_reg" BEL "rgmii_3_io/rgmii_rx_ctl_reg" BEL
        "rgmii_3_io/rgmii_rxd_reg_4" BEL "rgmii_3_io/rgmii_rxd_reg_5" BEL
        "rgmii_3_io/rgmii_rx_dv_reg" BEL "rgmii_3_io/rgmii_rxd_reg_7" BEL
        "rgmii_3_io/rgmii_rxd_reg_0" BEL "rgmii_3_io/rgmii_rxd_reg_6" BEL
        "rgmii_3_io/rgmii_rxd_reg_2" BEL "rgmii_3_io/rgmii_rxd_reg_3" BEL
        "rgmii_3_io/rgmii_rxd_reg_1" BEL "rgmii_3_io/rgmii_rx_dv_ddr" BEL
        "rgmii_3_io/rgmii_rxd_ddr_4" BEL "rgmii_3_io/rgmii_rx_ctl_ddr" BEL
        "rgmii_3_io/rgmii_rxd_ddr_5" BEL "rgmii_3_io/rgmii_rxd_ddr_6" BEL
        "rgmii_3_io/rgmii_rxd_ddr_7" BEL "rgmii_3_io/rgmii_rxd_ddr_0" BEL
        "rgmii_3_io/rgmii_rxd_ddr_2" BEL "rgmii_3_io/rgmii_rxd_ddr_3" BEL
        "rgmii_3_io/rgmii_rxd_ddr_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/reset_rx_clk" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/dvld_d1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/wr_rst_q"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_31"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_1/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_rx_delay_dvld_1/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_0/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_5/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7/SRL16E"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(0)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(1)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(2)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(3)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(4)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(5)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(6)"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(7)"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/reset_rx_clk" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/dvld_d1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/wr_rst_q"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_31"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_1/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_rx_delay_dvld_1/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_0/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_5/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7/SRL16E"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(0)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(1)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(2)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(3)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(4)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(5)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(6)"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(7)"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/reset_rx_clk" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/dvld_d1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/wr_rst_q"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_31"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_1/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_rx_delay_dvld_1/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_0/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_5/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7/SRL16E"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(0)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(1)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(2)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(3)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(4)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(5)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(6)"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(7)"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/reset_rx_clk" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/dvld_d1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_tmp_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/wr_rst_q"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_14"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_15"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_16"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_17"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_18"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_19"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_20"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_21"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_22"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_23"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_24"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_25"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_26"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_27"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_28"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_29"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_30"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_31"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_1/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_rx_delay_dvld_1/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_0/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_5/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7/SRL16E"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(0)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(1)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(2)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(3)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(4)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(5)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(6)"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data(7)";
TIMEGRP rgmii_falling = BEL "rgmii_0_io/rgmii_rx_ctl_reg" BEL
        "rgmii_0_io/rgmii_rxd_reg_4" BEL "rgmii_0_io/rgmii_rxd_reg_5" BEL
        "rgmii_0_io/rgmii_rxd_reg_7" BEL "rgmii_0_io/rgmii_rxd_reg_6" BEL
        "rgmii_1_io/rgmii_rx_ctl_reg" BEL "rgmii_1_io/rgmii_rxd_reg_4" BEL
        "rgmii_1_io/rgmii_rxd_reg_5" BEL "rgmii_1_io/rgmii_rxd_reg_7" BEL
        "rgmii_1_io/rgmii_rxd_reg_6" BEL "rgmii_2_io/rgmii_rx_ctl_reg" BEL
        "rgmii_2_io/rgmii_rxd_reg_4" BEL "rgmii_2_io/rgmii_rxd_reg_5" BEL
        "rgmii_2_io/rgmii_rxd_reg_7" BEL "rgmii_2_io/rgmii_rxd_reg_6" BEL
        "rgmii_3_io/rgmii_rx_ctl_reg" BEL "rgmii_3_io/rgmii_rxd_reg_4" BEL
        "rgmii_3_io/rgmii_rxd_reg_5" BEL "rgmii_3_io/rgmii_rxd_reg_7" BEL
        "rgmii_3_io/rgmii_rxd_reg_6";
PIN nf2_core/debug_clk_1_ddr_iob/FF0_pins<1> = BEL
        "nf2_core/debug_clk_1_ddr_iob/FF0" PINNAME CK;
PIN nf2_core/debug_clk_1_ddr_iob/FF1_pins<1> = BEL
        "nf2_core/debug_clk_1_ddr_iob/FF1" PINNAME CK;
PIN nf2_core/debug_clk_0_ddr_iob/FF0_pins<1> = BEL
        "nf2_core/debug_clk_0_ddr_iob/FF0" PINNAME CK;
PIN nf2_core/debug_clk_0_ddr_iob/FF1_pins<1> = BEL
        "nf2_core/debug_clk_0_ddr_iob/FF1" PINNAME CK;
TIMEGRP cpci_clk = BEL "nf2_core/user_data_path/udp_reg_master/core_reg_ack"
        BEL "nf2_core/user_data_path/udp_reg_master/count_0" BEL
        "nf2_core/user_data_path/udp_reg_master/count_1" BEL
        "nf2_core/user_data_path/udp_reg_master/count_2" BEL
        "nf2_core/user_data_path/udp_reg_master/count_3" BEL
        "nf2_core/user_data_path/udp_reg_master/count_4" BEL
        "nf2_core/user_data_path/udp_reg_master/count_5" BEL
        "nf2_core/user_data_path/udp_reg_master/count_6" BEL
        "nf2_core/user_data_path/udp_reg_master/count_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_rd_wr_L_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_req_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_ack_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_src_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_src_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_2" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_3" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_4" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_5" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_6" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_8" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_9" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_10" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_11" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_12" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_13" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_14" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_15" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_16" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_17" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_18" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_19" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_20" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_21" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_22" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_0" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_1" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_2" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_3" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_4" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_5" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_6" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_7" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_8" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_9" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_10" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_11" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_12" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_13" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_14" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_15" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_16" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_17" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_18" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_19" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_20" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_21" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_22" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_23" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_24" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_25" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_26" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_27" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_28" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_29" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_30" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_31" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_2" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_3" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_4" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_5" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_6" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_8" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_9" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_10" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_11" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_12" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_13" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_14" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_15" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_16" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_17" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_18" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_19" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_20" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_21" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_22" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_23" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_24" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_25" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_26" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_27" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_28" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_29" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_30" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_31" BEL
        "nf2_core/user_data_path/udp_reg_master/state_FSM_FFd1" BEL
        "nf2_core/user_data_path/udp_reg_master/state_FSM_FFd2" BEL
        "nf2_core/user_data_path/input_arbiter/state_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_wr" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_0" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_1" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_2" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_0" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_1" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_2" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_3" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_4" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_5" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_6" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_1" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_2" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_3" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_4" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_5" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_6" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_1" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_2" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_3" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_4" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_5" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_6" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_8" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_9" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_10" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_11" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_12" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_13" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_14" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_15" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_16" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_17" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_18" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_19" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_20" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_21" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_22" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_23" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_24" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_25" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_26" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_27" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_28" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_29" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_30" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_31" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_32" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_33" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_34" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_35" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_36" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_37" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_38" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_39" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_40" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_41" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_42" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_43" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_44" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_45" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_46" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_47" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_48" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_49" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_50" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_51" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_52" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_53" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_54" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_55" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_56" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_57" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_58" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_59" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_60" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_61" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_62" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_63" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/state_latched" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/out_rdy_latched"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_63"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/in_pkt" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/second_word" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_rd_wr_L_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_2"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_3"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_4"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_5"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_6"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_7"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_8"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_22"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_src_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_src_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_req_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_ack_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_2"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_3"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_4"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_5"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_6"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_7"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_8"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_31"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_0" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_1" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_2" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_3" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_4" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_5" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_6" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_7" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_8" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_9" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_10" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_11" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_12" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_13" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_14" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_15" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_16" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_17" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_18" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_19" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_20" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_21" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_22" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_23" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_24" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_25" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_26" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_27" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_28" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_29" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_30" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_31" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_2"
        BEL "nf2_core/user_data_path/output_port_lookup/out_wr" BEL
        "nf2_core/user_data_path/output_port_lookup/state" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_req_out" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_ack_out" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_rd_wr_L_out" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_0" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_1" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_2" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_3" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_4" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_5" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_6" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_7" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_8" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_9" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_10" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_11" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_12" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_13" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_14" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_15" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_16" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_17" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_18" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_19" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_20" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_21" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_22" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_0" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_1" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_2" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_3" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_4" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_5" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_6" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_7" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_8" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_9" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_10" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_11" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_12" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_13" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_14" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_15" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_16" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_17" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_18" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_19" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_20" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_21" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_22" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_23" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_24" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_25" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_26" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_27" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_28" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_29" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_30" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_31" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_src_out_0" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_src_out_1" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_0" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_1" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_2" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_3" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_4" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_5" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_6" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_7" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_8" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_9" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_10" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_11" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_12" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_13" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_14" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_15" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_16" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_17" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_18" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_19" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_20" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_21" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_22" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_23" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_24" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_25" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_26" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_27" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_28" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_29" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_30" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_31" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_32" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_33" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_34" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_35" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_36" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_37" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_38" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_39" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_40" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_41" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_42" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_43" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_44" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_45" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_46" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_47" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_48" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_49" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_50" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_51" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_52" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_53" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_54" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_55" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_56" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_57" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_58" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_59" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_60" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_61" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_62" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_63" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_64" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_65" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_66" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_67" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_68" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_69" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_70" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_71" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/wr_ptr_0" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/wr_ptr_1" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/rd_ptr_0" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/rd_ptr_1" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/depth_0" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/depth_1" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/depth_2" BEL
        "nf2_core/user_data_path/ila_top/read_en" BEL
        "nf2_core/user_data_path/ila_top/trigger_signal" BEL
        "nf2_core/user_data_path/ila_top/stop" BEL
        "nf2_core/user_data_path/ila_top/bram_wea" BEL
        "nf2_core/user_data_path/ila_top/trigger_cnt_0" BEL
        "nf2_core/user_data_path/ila_top/trigger_cnt_1" BEL
        "nf2_core/user_data_path/ila_top/trigger_cnt_2" BEL
        "nf2_core/user_data_path/ila_top/trigger_cnt_3" BEL
        "nf2_core/user_data_path/ila_top/capture_cnt_0" BEL
        "nf2_core/user_data_path/ila_top/capture_cnt_1" BEL
        "nf2_core/user_data_path/ila_top/capture_cnt_2" BEL
        "nf2_core/user_data_path/ila_top/capture_cnt_3" BEL
        "nf2_core/user_data_path/ila_top/read_addr_0" BEL
        "nf2_core/user_data_path/ila_top/read_addr_1" BEL
        "nf2_core/user_data_path/ila_top/read_addr_2" BEL
        "nf2_core/user_data_path/ila_top/read_addr_3" BEL
        "nf2_core/user_data_path/ila_top/read_addr_4" BEL
        "nf2_core/user_data_path/ila_top/read_addr_5" BEL
        "nf2_core/user_data_path/ila_top/read_addr_6" BEL
        "nf2_core/user_data_path/ila_top/read_addr_7" BEL
        "nf2_core/user_data_path/ila_top/write_addr_0" BEL
        "nf2_core/user_data_path/ila_top/write_addr_1" BEL
        "nf2_core/user_data_path/ila_top/write_addr_2" BEL
        "nf2_core/user_data_path/ila_top/write_addr_3" BEL
        "nf2_core/user_data_path/ila_top/write_addr_4" BEL
        "nf2_core/user_data_path/ila_top/write_addr_5" BEL
        "nf2_core/user_data_path/ila_top/write_addr_6" BEL
        "nf2_core/user_data_path/ila_top/write_addr_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_0" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_req_out" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_ack_out" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_rd_wr_L_out" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_0" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_1" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_2" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_3" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_4" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_5" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_6" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_7" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_8" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_9" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_10" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_11" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_12" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_13" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_14" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_15" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_16" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_17" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_18" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_19" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_20" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_21" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_22" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_src_out_0" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_src_out_1" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_0" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_1" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_2" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_3" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_4" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_5" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_6" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_7" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_8" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_9" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_10" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_11" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_12" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_13" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_14" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_15" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_16" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_17" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_18" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_19" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_20" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_21" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_22" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_23" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_24" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_25" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_26" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_27" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_28" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_29" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_30" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_31" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_req_out"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_ack_out"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_31"
        BEL "nf2_core/user_data_path/NPU_pipeline_top/NPU_on" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/memory_address_out_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/memory_address_out_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/memory_address_out_2" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/memory_address_out_3" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_2" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_3" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_4" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_5" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_6" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_7" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_8" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_9" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_10" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_11" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_12" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_13" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_14" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_15" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_16" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_17" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_18" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_19" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_20" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_21" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_22" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_23" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_24" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_25" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_26" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_27" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_28" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_29" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_30" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_31" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_32" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_33" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_34" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_35" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_36" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_37" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_38" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_39" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_40" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_41" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_42" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_43" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_44" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_45" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_46" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_47" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_48" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_49" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_50" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_51" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_52" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_53" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_54" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_55" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_56" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_57" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_58" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_59" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_60" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_61" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_62" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_63" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_64" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_65" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_a_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_a_3" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_a_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_a_2" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_2" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_3" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_4" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_5" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_6" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_7" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_8" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_9" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_10" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_11" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_12" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_13" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_14" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_15" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_16" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_17" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_18" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_19" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_20" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_21" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_22" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_23" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_24" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_25" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_26" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_27" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_28" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_29" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_30" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_31" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/state_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/state_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_b_3" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_b_2" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_b_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_b_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/valid_out"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/valid_out"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/prediction_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/prediction_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/valid_out"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_63"
        BEL "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_0" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_1" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_2" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_3" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_4" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_5" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_6" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_7" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_8" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_9" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_10" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_11" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_12" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_13" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_14" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_15" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_16" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_17" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_18" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_19" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_20" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_21" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_22" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_23" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_24" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_25" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_26" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_27" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_28" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_29" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_30" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_31" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_0" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_1" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_3" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_5" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_7" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_8" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_31"
        BEL "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_0" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_1" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_2" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_3" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_4" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_5" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_6" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_7" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_8" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_9" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_10" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_11" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_12" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_13" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_14" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_15" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_16" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_17" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_18" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_19" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_20" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_21" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_22" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_23" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_24" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_25" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_26" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_27" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_28" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_29" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_30" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_31" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_0" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_1" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_2" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_3" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_4" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_5" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_6" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_7" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_8" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_9" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_10" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_11" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_12" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_13" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_14" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_15" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_16" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_17" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_18" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_19" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_20" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_21" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_22" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_23" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_24" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_25" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_26" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_27" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_28" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_29" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_30" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_31" BEL
        "nf2_core/user_data_path/arm_datapath/ila_trigger" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_0" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_1" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_2" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_3" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_4" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_5" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_6" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_7" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_8" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_9" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_10" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_11" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_12" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_13" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_14" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_15" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_16" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_17" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_18" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_19" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_20" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_21" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_22" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_23" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_24" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_25" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_26" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_27" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_28" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_29" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_30" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_31" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_32" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_33" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_34" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_35" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_36" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_37" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_38" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_39" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_40" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_41" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_42" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_43" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_44" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_45" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_46" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_47" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_48" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_49" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_50" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_51" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_52" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_53" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_54" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_55" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_56" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_57" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_58" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_59" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_60" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_61" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_62" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_63" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/imem32x512/stop" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/memWrite_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluop_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluop_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/alusrc_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/regWrite_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/memRead_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/mem2Reg_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_32" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_33" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_34" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_35" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_36" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_37" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_38" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_39" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_40" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_41" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_42" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_43" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_44" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_45" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_46" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_47" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_48" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_49" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_50" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_51" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_52" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_53" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_54" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_55" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_56" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_57" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_58" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_59" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_60" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_61" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_62" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_63" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_32" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_33" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_34" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_35" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_36" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_37" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_38" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_39" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_40" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_41" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_42" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_43" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_44" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_45" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_46" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_47" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_48" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_49" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_50" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_51" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_52" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_53" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_54" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_55" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_56" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_57" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_58" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_59" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_60" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_61" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_62" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_63" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_19"
        BEL "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/writeReg_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/writeReg_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/writeReg_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/writeReg_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/BGE_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/branch_en_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/CMP_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/NPU_ReadData1_o_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/NPU_ReadData1_o_1"
        BEL "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/BLE_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/branch_positive_offset_o"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/NPU_ReadData2_o_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/NPU_ReadData2_o_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/use_inference_bits_o"
        BEL "nf2_core/user_data_path/arm_datapath/EX_MEM/regWrite_o" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/memRead_o" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/memWrite_o" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/mem2Reg_o" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeReg_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeReg_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeReg_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeReg_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_32" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_33" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_34" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_35" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_36" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_37" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_38" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_39" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_40" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_41" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_42" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_43" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_44" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_45" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_46" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_47" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_48" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_49" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_50" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_51" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_52" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_53" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_54" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_55" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_56" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_57" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_58" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_59" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_60" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_61" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_62" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_63" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_0" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_1" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_2" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_3" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_4" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_5" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_6" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_7" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_8" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_9" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_10" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_11" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_12" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_13" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_14" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_15" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_16" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_17" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_18" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_19" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_20" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_21" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_22" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_23" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_24" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_25" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_26" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_27" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_28" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_29" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_30" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_31" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_32" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_33" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_34" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_35" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_36" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_37" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_38" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_39" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_40" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_41" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_42" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_43" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_44" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_45" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_46" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_47" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_48" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_49" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_50" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_51" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_52" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_53" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_54" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_55" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_56" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_57" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_58" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_59" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_60" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_61" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_62" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_63" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/reg_zero" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/reg_GT" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/reg_LT" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branchTaken_o" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/inference_bits_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/inference_bits_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_0" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_1" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_2" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_3" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_4" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_5" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_6" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_7" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_8" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_9" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_10" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_11" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_12" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_13" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_14" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_15" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_16" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_17" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_18" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_19" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_20" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_21" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_22" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_23" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_24" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_25" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_26" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_27" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_28" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_29" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_30" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_31" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_32" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_33" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_34" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_35" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_36" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_37" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_38" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_39" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_40" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_41" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_42" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_43" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_44" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_45" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_46" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_47" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_48" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_49" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_50" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_51" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_52" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_53" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_54" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_55" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_56" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_57" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_58" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_59" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_60" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_61" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_62" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_63" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_64" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_65" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_0" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_1" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_2" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_3" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_4" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_5" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_6" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_7" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_8" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_9" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_10" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_11" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_12" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_13" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_14" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_15" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_16" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_17" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_18" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_19" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_20" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_21" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_22" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_23" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_24" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_25" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_26" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_27" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_28" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_29" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_30" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_31" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_32" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_33" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_34" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_35" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_36" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_37" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_38" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_39" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_40" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_41" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_42" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_43" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_44" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_45" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_46" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_47" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_48" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_49" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_50" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_51" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_52" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_53" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_54" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_55" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_56" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_57" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_58" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_59" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_60" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_61" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_62" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_63" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_64" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_65" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_32" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_33" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_34" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_35" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_36" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_37" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_38" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_39" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_40" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_41" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_42" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_43" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_44" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_45" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_46" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_47" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_48" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_49" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_50" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_51" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_52" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_53" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_54" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_55" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_56" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_57" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_58" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_59" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_60" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_61" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_62" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_63" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/mem2Reg_o" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regWrite_o" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/writeReg_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/writeReg_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/writeReg_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/writeReg_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/branch_taken_o" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_req_out" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_ack_out" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_rd_wr_L_out" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_0" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_1" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_2" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_3" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_4" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_5" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_6" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_7" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_8" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_9" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_10" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_11" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_12" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_13" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_14" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_15" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_16" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_17" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_18" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_19" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_20" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_21" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_22" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_src_out_0" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_src_out_1" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_0" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_1" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_2" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_3" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_4" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_5" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_6" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_7" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_8" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_9" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_10" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_11" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_12" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_13" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_14" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_15" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_16" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_17" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_18" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_19" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_20" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_21" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_22" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_23" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_24" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_25" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_26" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_27" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_28" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_29" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_30" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_31" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_req_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_ack_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_req_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_ack_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_31"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_0"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_1"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_2"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_3"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_4"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_5"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/wr_0_req" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_19" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_20" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_21" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_22" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_23" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_24" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_25" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_26" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_27" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_28" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_29" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_30" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_31" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_32" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_33" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_34" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_35" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_36" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_37" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_38" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_39" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_40" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_41" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_42" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_43" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_44" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_45" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_46" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_47" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_48" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_49" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_50" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_51" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_52" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_53" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_54" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_55" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_56" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_57" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_58" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_59" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_60" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_61" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_62" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_63" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_64" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_65" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_66" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_67" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_68" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_69" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_70" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_71" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_8"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_9"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_10"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_7"
        BEL "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_removed" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_9"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_10"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_overhead_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL "nf2_core/user_data_path/output_queues/input_fifo/empty" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_3" BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_num_pkts_in_q_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_update_d1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_update_d1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_pkts_in_q_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_words_left_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_ack_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_rd_wr_L_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_done_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_done_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_done_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_done_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/wr_update_a_delayed"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd13" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd12" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd14" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd11" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_18" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_17" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_19" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_16" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_15" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_14" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_13" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_11" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_12" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/timeout" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_int_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_int_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_31" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_30" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_29" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_28" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_27" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_26" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_25" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_24" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_23" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_22" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_21" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_20" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_19" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_18" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_17" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_16" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_15" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_14" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_13" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_12" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_11" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_c2n_d" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/first_word" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_ingress" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_egress" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_pkt_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_pkt_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/timeout_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/state" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_req_d1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_ack" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_11" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/pulse_in_clkA_d1" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_synch" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_clkB" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_clkB_d1" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB_synch" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB_d1" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB_clkA" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_can_wr_pkt_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_can_wr_pkt_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_can_wr_pkt_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_can_wr_pkt_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_can_wr_pkt_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_can_wr_pkt_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_can_wr_pkt_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_can_wr_pkt_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_pkt_avail_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_pkt_avail_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_pkt_avail_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/cpci_cpu_q_dma_pkt_avail_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq2_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq2_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq2_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq2_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rempty" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full"
        BEL "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wfull" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq2_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq2_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq2_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq2_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rempty" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/w_almost_full"
        BEL "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wfull" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_vld" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/tri_en_ph1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/is_read_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_1_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/access_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/access_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_0_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_we" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/state" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_71" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_70" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_69" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_68" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_67" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_66" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_65" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_64" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_63" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_62" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_61" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_60" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_59" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_58" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_57" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_56" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_55" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_54" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_53" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_52" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_51" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_50" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_49" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_48" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_47" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_46" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_45" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_44" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_43" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_42" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_41" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_40" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_39" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_38" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_37" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_36" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_35" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_34" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_33" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_32" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_31" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_30" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_29" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_28" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_27" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_26" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_25" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_24" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_23" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_22" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_21" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_20" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_19" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_31" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_30" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_29" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_28" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_27" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_26" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_25" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_24" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_23" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_22" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_21" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_20" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_19" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_vld_latched" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_acked" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_req" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_req" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_acked" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_ack" BEL
        "nf2_core/cpci_bus/p2n_req" BEL "nf2_core/cpci_bus/p2n_rd_wr_L" BEL
        "nf2_core/cpci_bus/p2n_addr_0" BEL "nf2_core/cpci_bus/p2n_addr_1" BEL
        "nf2_core/cpci_bus/p2n_addr_2" BEL "nf2_core/cpci_bus/p2n_addr_3" BEL
        "nf2_core/cpci_bus/p2n_addr_4" BEL "nf2_core/cpci_bus/p2n_addr_5" BEL
        "nf2_core/cpci_bus/p2n_addr_6" BEL "nf2_core/cpci_bus/p2n_addr_7" BEL
        "nf2_core/cpci_bus/p2n_addr_8" BEL "nf2_core/cpci_bus/p2n_addr_9" BEL
        "nf2_core/cpci_bus/p2n_addr_10" BEL "nf2_core/cpci_bus/p2n_addr_11"
        BEL "nf2_core/cpci_bus/p2n_addr_12" BEL
        "nf2_core/cpci_bus/p2n_addr_13" BEL "nf2_core/cpci_bus/p2n_addr_14"
        BEL "nf2_core/cpci_bus/p2n_addr_15" BEL
        "nf2_core/cpci_bus/p2n_addr_16" BEL "nf2_core/cpci_bus/p2n_addr_17"
        BEL "nf2_core/cpci_bus/p2n_addr_18" BEL
        "nf2_core/cpci_bus/p2n_addr_19" BEL "nf2_core/cpci_bus/p2n_addr_20"
        BEL "nf2_core/cpci_bus/p2n_addr_21" BEL
        "nf2_core/cpci_bus/p2n_addr_22" BEL "nf2_core/cpci_bus/p2n_addr_23"
        BEL "nf2_core/cpci_bus/p2n_addr_24" BEL
        "nf2_core/cpci_bus/p2n_addr_25" BEL "nf2_core/cpci_bus/p2n_addr_26"
        BEL "nf2_core/cpci_bus/p2n_wr_data_0" BEL
        "nf2_core/cpci_bus/p2n_wr_data_1" BEL
        "nf2_core/cpci_bus/p2n_wr_data_2" BEL
        "nf2_core/cpci_bus/p2n_wr_data_3" BEL
        "nf2_core/cpci_bus/p2n_wr_data_4" BEL
        "nf2_core/cpci_bus/p2n_wr_data_5" BEL
        "nf2_core/cpci_bus/p2n_wr_data_6" BEL
        "nf2_core/cpci_bus/p2n_wr_data_7" BEL
        "nf2_core/cpci_bus/p2n_wr_data_8" BEL
        "nf2_core/cpci_bus/p2n_wr_data_9" BEL
        "nf2_core/cpci_bus/p2n_wr_data_10" BEL
        "nf2_core/cpci_bus/p2n_wr_data_11" BEL
        "nf2_core/cpci_bus/p2n_wr_data_12" BEL
        "nf2_core/cpci_bus/p2n_wr_data_13" BEL
        "nf2_core/cpci_bus/p2n_wr_data_14" BEL
        "nf2_core/cpci_bus/p2n_wr_data_15" BEL
        "nf2_core/cpci_bus/p2n_wr_data_16" BEL
        "nf2_core/cpci_bus/p2n_wr_data_17" BEL
        "nf2_core/cpci_bus/p2n_wr_data_18" BEL
        "nf2_core/cpci_bus/p2n_wr_data_19" BEL
        "nf2_core/cpci_bus/p2n_wr_data_20" BEL
        "nf2_core/cpci_bus/p2n_wr_data_21" BEL
        "nf2_core/cpci_bus/p2n_wr_data_22" BEL
        "nf2_core/cpci_bus/p2n_wr_data_23" BEL
        "nf2_core/cpci_bus/p2n_wr_data_24" BEL
        "nf2_core/cpci_bus/p2n_wr_data_25" BEL
        "nf2_core/cpci_bus/p2n_wr_data_26" BEL
        "nf2_core/cpci_bus/p2n_wr_data_27" BEL
        "nf2_core/cpci_bus/p2n_wr_data_28" BEL
        "nf2_core/cpci_bus/p2n_wr_data_29" BEL
        "nf2_core/cpci_bus/p2n_wr_data_30" BEL
        "nf2_core/cpci_bus/p2n_wr_data_31" BEL
        "nf2_core/cpci_bus/cpci_rd_data_0" BEL
        "nf2_core/cpci_bus/cpci_rd_data_1" BEL
        "nf2_core/cpci_bus/cpci_rd_data_2" BEL
        "nf2_core/cpci_bus/cpci_rd_data_3" BEL
        "nf2_core/cpci_bus/cpci_rd_data_4" BEL
        "nf2_core/cpci_bus/cpci_rd_data_5" BEL
        "nf2_core/cpci_bus/cpci_rd_data_6" BEL
        "nf2_core/cpci_bus/cpci_rd_data_7" BEL
        "nf2_core/cpci_bus/cpci_rd_data_8" BEL
        "nf2_core/cpci_bus/cpci_rd_data_9" BEL
        "nf2_core/cpci_bus/cpci_rd_data_10" BEL
        "nf2_core/cpci_bus/cpci_rd_data_11" BEL
        "nf2_core/cpci_bus/cpci_rd_data_12" BEL
        "nf2_core/cpci_bus/cpci_rd_data_13" BEL
        "nf2_core/cpci_bus/cpci_rd_data_14" BEL
        "nf2_core/cpci_bus/cpci_rd_data_15" BEL
        "nf2_core/cpci_bus/cpci_rd_data_16" BEL
        "nf2_core/cpci_bus/cpci_rd_data_17" BEL
        "nf2_core/cpci_bus/cpci_rd_data_18" BEL
        "nf2_core/cpci_bus/cpci_rd_data_19" BEL
        "nf2_core/cpci_bus/cpci_rd_data_20" BEL
        "nf2_core/cpci_bus/cpci_rd_data_21" BEL
        "nf2_core/cpci_bus/cpci_rd_data_22" BEL
        "nf2_core/cpci_bus/cpci_rd_data_23" BEL
        "nf2_core/cpci_bus/cpci_rd_data_24" BEL
        "nf2_core/cpci_bus/cpci_rd_data_25" BEL
        "nf2_core/cpci_bus/cpci_rd_data_26" BEL
        "nf2_core/cpci_bus/cpci_rd_data_27" BEL
        "nf2_core/cpci_bus/cpci_rd_data_28" BEL
        "nf2_core/cpci_bus/cpci_rd_data_29" BEL
        "nf2_core/cpci_bus/cpci_rd_data_30" BEL
        "nf2_core/cpci_bus/cpci_rd_data_31" BEL
        "nf2_core/cpci_bus/cpci_wr_rdy" BEL "nf2_core/cpci_bus/cpci_rd_rdy"
        BEL "nf2_core/cpci_bus/p2n_rd_rdy" BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_31" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_30" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_29" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_28" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_27" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_26" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_25" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_24" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_23" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_22" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_21" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_20" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_19" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_18" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_17" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_16" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_15" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_14" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_13" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_12" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_11" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_10" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_9" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_8" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_7" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_6" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_5" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_4" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_3" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_2" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_1" BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/dout_i_0" BEL
        "nf2_core/cpci_bus/p2n_state_FSM_FFd1" BEL
        "nf2_core/cpci_bus/p2n_state_FSM_FFd2" BEL
        "nf2_core/unused_reg_core_256kb_0[2]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[3]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[6]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[7]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL "nf2_core/unused_reg_core_4mb_0/reg_req_d1" BEL
        "nf2_core/unused_reg_core_4mb_2/reg_req_d1" BEL
        "nf2_core/unused_reg_core_4mb_3/reg_req_d1" BEL
        "nf2_core/nf2_mdio/phy_rd_req" BEL "nf2_core/nf2_mdio/glue_state_0"
        BEL "nf2_core/nf2_mdio/glue_state_1" BEL
        "nf2_core/nf2_mdio/phy_wr_req" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_0" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_1" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_2" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_3" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_4" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_5" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_6" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_7" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_8" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_9" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_10" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_11" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_12" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_13" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_14" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_15" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_16" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_18" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_19" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_21" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_23" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_25" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_26" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_27" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_28" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_30" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_31" BEL
        "nf2_core/nf2_mdio/phy_wr_data_0" BEL
        "nf2_core/nf2_mdio/phy_wr_data_1" BEL
        "nf2_core/nf2_mdio/phy_wr_data_2" BEL
        "nf2_core/nf2_mdio/phy_wr_data_3" BEL
        "nf2_core/nf2_mdio/phy_wr_data_4" BEL
        "nf2_core/nf2_mdio/phy_wr_data_5" BEL
        "nf2_core/nf2_mdio/phy_wr_data_6" BEL
        "nf2_core/nf2_mdio/phy_wr_data_7" BEL
        "nf2_core/nf2_mdio/phy_wr_data_8" BEL
        "nf2_core/nf2_mdio/phy_wr_data_9" BEL
        "nf2_core/nf2_mdio/phy_wr_data_10" BEL
        "nf2_core/nf2_mdio/phy_wr_data_11" BEL
        "nf2_core/nf2_mdio/phy_wr_data_12" BEL
        "nf2_core/nf2_mdio/phy_wr_data_13" BEL
        "nf2_core/nf2_mdio/phy_wr_data_14" BEL
        "nf2_core/nf2_mdio/phy_wr_data_15" BEL
        "nf2_core/nf2_mdio/phy_wr_data_16" BEL
        "nf2_core/nf2_mdio/phy_wr_data_17" BEL
        "nf2_core/nf2_mdio/phy_wr_data_18" BEL
        "nf2_core/nf2_mdio/phy_wr_data_19" BEL
        "nf2_core/nf2_mdio/phy_wr_data_20" BEL
        "nf2_core/nf2_mdio/phy_wr_data_24" BEL
        "nf2_core/nf2_mdio/phy_wr_data_25" BEL
        "nf2_core/nf2_mdio/phy_wr_data_31" BEL "nf2_core/nf2_mdio/phy_reg_ack"
        BEL "nf2_core/nf2_mdio/mdc_falling" BEL "nf2_core/nf2_mdio/mdc_rising"
        BEL "nf2_core/nf2_mdio/state_0" BEL "nf2_core/nf2_mdio/state_1" BEL
        "nf2_core/nf2_mdio/cmd_reg_0" BEL "nf2_core/nf2_mdio/cmd_reg_1" BEL
        "nf2_core/nf2_mdio/cmd_reg_2" BEL "nf2_core/nf2_mdio/cmd_reg_3" BEL
        "nf2_core/nf2_mdio/cmd_reg_4" BEL "nf2_core/nf2_mdio/cmd_reg_5" BEL
        "nf2_core/nf2_mdio/cmd_reg_6" BEL "nf2_core/nf2_mdio/cmd_reg_7" BEL
        "nf2_core/nf2_mdio/cmd_reg_8" BEL "nf2_core/nf2_mdio/cmd_reg_9" BEL
        "nf2_core/nf2_mdio/cmd_reg_10" BEL "nf2_core/nf2_mdio/cmd_reg_11" BEL
        "nf2_core/nf2_mdio/cmd_reg_12" BEL "nf2_core/nf2_mdio/cmd_reg_13" BEL
        "nf2_core/nf2_mdio/cmd_reg_14" BEL "nf2_core/nf2_mdio/cmd_reg_15" BEL
        "nf2_core/nf2_mdio/cmd_reg_16" BEL "nf2_core/nf2_mdio/cmd_reg_17" BEL
        "nf2_core/nf2_mdio/cmd_reg_18" BEL "nf2_core/nf2_mdio/cmd_reg_19" BEL
        "nf2_core/nf2_mdio/cmd_reg_20" BEL "nf2_core/nf2_mdio/cmd_reg_21" BEL
        "nf2_core/nf2_mdio/cmd_reg_22" BEL "nf2_core/nf2_mdio/cmd_reg_23" BEL
        "nf2_core/nf2_mdio/cmd_reg_24" BEL "nf2_core/nf2_mdio/cmd_reg_25" BEL
        "nf2_core/nf2_mdio/cmd_reg_26" BEL "nf2_core/nf2_mdio/cmd_reg_27" BEL
        "nf2_core/nf2_mdio/cmd_reg_28" BEL "nf2_core/nf2_mdio/cmd_reg_29" BEL
        "nf2_core/nf2_mdio/cmd_reg_30" BEL "nf2_core/nf2_mdio/cmd_reg_31" BEL
        "nf2_core/nf2_mdio/opcode_0" BEL "nf2_core/nf2_mdio/opcode_1" BEL
        "nf2_core/nf2_mdio/phy_rd_data_0" BEL
        "nf2_core/nf2_mdio/phy_rd_data_1" BEL
        "nf2_core/nf2_mdio/phy_rd_data_2" BEL
        "nf2_core/nf2_mdio/phy_rd_data_3" BEL
        "nf2_core/nf2_mdio/phy_rd_data_4" BEL
        "nf2_core/nf2_mdio/phy_rd_data_5" BEL
        "nf2_core/nf2_mdio/phy_rd_data_6" BEL
        "nf2_core/nf2_mdio/phy_rd_data_7" BEL
        "nf2_core/nf2_mdio/phy_rd_data_8" BEL
        "nf2_core/nf2_mdio/phy_rd_data_9" BEL
        "nf2_core/nf2_mdio/phy_rd_data_10" BEL
        "nf2_core/nf2_mdio/phy_rd_data_11" BEL
        "nf2_core/nf2_mdio/phy_rd_data_12" BEL
        "nf2_core/nf2_mdio/phy_rd_data_13" BEL
        "nf2_core/nf2_mdio/phy_rd_data_14" BEL
        "nf2_core/nf2_mdio/phy_rd_data_15" BEL
        "nf2_core/nf2_mdio/phy_rd_data_31" BEL "nf2_core/nf2_mdio/phy_mdc" BEL
        "nf2_core/nf2_mdio/phy_rd_vld" BEL "nf2_core/nf2_mdio/wr_data_0" BEL
        "nf2_core/nf2_mdio/wr_data_1" BEL "nf2_core/nf2_mdio/wr_data_2" BEL
        "nf2_core/nf2_mdio/wr_data_3" BEL "nf2_core/nf2_mdio/wr_data_4" BEL
        "nf2_core/nf2_mdio/wr_data_5" BEL "nf2_core/nf2_mdio/wr_data_6" BEL
        "nf2_core/nf2_mdio/wr_data_7" BEL "nf2_core/nf2_mdio/wr_data_8" BEL
        "nf2_core/nf2_mdio/wr_data_9" BEL "nf2_core/nf2_mdio/wr_data_10" BEL
        "nf2_core/nf2_mdio/wr_data_11" BEL "nf2_core/nf2_mdio/wr_data_12" BEL
        "nf2_core/nf2_mdio/wr_data_13" BEL "nf2_core/nf2_mdio/wr_data_14" BEL
        "nf2_core/nf2_mdio/wr_data_15" BEL "nf2_core/nf2_mdio/wr_data_16" BEL
        "nf2_core/nf2_mdio/wr_data_17" BEL "nf2_core/nf2_mdio/wr_data_18" BEL
        "nf2_core/nf2_mdio/wr_data_19" BEL "nf2_core/nf2_mdio/wr_data_20" BEL
        "nf2_core/nf2_mdio/wr_data_24" BEL "nf2_core/nf2_mdio/wr_data_25" BEL
        "nf2_core/nf2_mdio/wr_data_31" BEL "nf2_core/nf2_mdio/tri_ctrl_0" BEL
        "nf2_core/nf2_mdio/tri_ctrl_1" BEL "nf2_core/nf2_mdio/tri_ctrl_2" BEL
        "nf2_core/nf2_mdio/tri_ctrl_3" BEL "nf2_core/nf2_mdio/tri_ctrl_4" BEL
        "nf2_core/nf2_mdio/tri_ctrl_5" BEL "nf2_core/nf2_mdio/tri_ctrl_6" BEL
        "nf2_core/nf2_mdio/tri_ctrl_7" BEL "nf2_core/nf2_mdio/tri_ctrl_8" BEL
        "nf2_core/nf2_mdio/tri_ctrl_9" BEL "nf2_core/nf2_mdio/tri_ctrl_10" BEL
        "nf2_core/nf2_mdio/tri_ctrl_11" BEL "nf2_core/nf2_mdio/tri_ctrl_12"
        BEL "nf2_core/nf2_mdio/tri_ctrl_13" BEL
        "nf2_core/nf2_mdio/tri_ctrl_14" BEL "nf2_core/nf2_mdio/tri_ctrl_15"
        BEL "nf2_core/nf2_mdio/tri_ctrl_16" BEL
        "nf2_core/nf2_mdio/tri_ctrl_17" BEL "nf2_core/nf2_mdio/tri_ctrl_18"
        BEL "nf2_core/nf2_mdio/tri_ctrl_19" BEL
        "nf2_core/nf2_mdio/tri_ctrl_20" BEL "nf2_core/nf2_mdio/tri_ctrl_21"
        BEL "nf2_core/nf2_mdio/tri_ctrl_22" BEL
        "nf2_core/nf2_mdio/tri_ctrl_23" BEL "nf2_core/nf2_mdio/tri_ctrl_24"
        BEL "nf2_core/nf2_mdio/tri_ctrl_25" BEL
        "nf2_core/nf2_mdio/tri_ctrl_26" BEL "nf2_core/nf2_mdio/tri_ctrl_27"
        BEL "nf2_core/nf2_mdio/tri_ctrl_28" BEL
        "nf2_core/nf2_mdio/tri_ctrl_29" BEL "nf2_core/nf2_mdio/tri_ctrl_30"
        BEL "nf2_core/nf2_mdio/tri_ctrl_31" BEL
        "nf2_core/nf2_mdio/mdc_counter_2" BEL
        "nf2_core/nf2_mdio/mdc_counter_0" BEL
        "nf2_core/nf2_mdio/mdc_counter_1" BEL
        "nf2_core/nf2_mdio/mdc_counter_3" BEL
        "nf2_core/nf2_mdio/mdc_counter_4" BEL
        "nf2_core/nf2_mdio/mdc_counter_5" BEL
        "nf2_core/nf2_mdio/mdc_counter_6" BEL
        "nf2_core/nf2_mdio/cmd_counter_0" BEL
        "nf2_core/nf2_mdio/cmd_counter_1" BEL
        "nf2_core/nf2_mdio/cmd_counter_2" BEL
        "nf2_core/nf2_mdio/cmd_counter_3" BEL
        "nf2_core/nf2_mdio/cmd_counter_4" BEL
        "nf2_core/nf2_mdio/mdc_counter_7" BEL
        "nf2_core/device_id_reg/req_acked" BEL
        "nf2_core/device_id_reg/reg_ack" BEL
        "nf2_core/device_id_reg/reg_rd_data_0" BEL
        "nf2_core/device_id_reg/reg_rd_data_1" BEL
        "nf2_core/device_id_reg/reg_rd_data_2" BEL
        "nf2_core/device_id_reg/reg_rd_data_3" BEL
        "nf2_core/device_id_reg/reg_rd_data_4" BEL
        "nf2_core/device_id_reg/reg_rd_data_5" BEL
        "nf2_core/device_id_reg/reg_rd_data_6" BEL
        "nf2_core/device_id_reg/reg_rd_data_7" BEL
        "nf2_core/device_id_reg/reg_rd_data_8" BEL
        "nf2_core/device_id_reg/reg_rd_data_9" BEL
        "nf2_core/device_id_reg/reg_rd_data_10" BEL
        "nf2_core/device_id_reg/reg_rd_data_11" BEL
        "nf2_core/device_id_reg/reg_rd_data_12" BEL
        "nf2_core/device_id_reg/reg_rd_data_13" BEL
        "nf2_core/device_id_reg/reg_rd_data_14" BEL
        "nf2_core/device_id_reg/reg_rd_data_15" BEL
        "nf2_core/device_id_reg/reg_rd_data_16" BEL
        "nf2_core/device_id_reg/reg_rd_data_17" BEL
        "nf2_core/device_id_reg/reg_rd_data_18" BEL
        "nf2_core/device_id_reg/reg_rd_data_19" BEL
        "nf2_core/device_id_reg/reg_rd_data_20" BEL
        "nf2_core/device_id_reg/reg_rd_data_21" BEL
        "nf2_core/device_id_reg/reg_rd_data_22" BEL
        "nf2_core/device_id_reg/reg_rd_data_23" BEL
        "nf2_core/device_id_reg/reg_rd_data_24" BEL
        "nf2_core/device_id_reg/reg_rd_data_25" BEL
        "nf2_core/device_id_reg/reg_rd_data_26" BEL
        "nf2_core/device_id_reg/reg_rd_data_27" BEL
        "nf2_core/device_id_reg/reg_rd_data_28" BEL
        "nf2_core/device_id_reg/reg_rd_data_29" BEL
        "nf2_core/device_id_reg/reg_rd_data_30" BEL
        "nf2_core/device_id_reg/reg_rd_data_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_31" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_ack" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_0" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_1" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_2" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_3" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_4" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_5" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_6" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_7" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_8" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_9" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_10" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_11" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_12" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_13" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_14" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_15" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_16" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_17" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_18" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_19" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_20" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_21" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_22" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_23" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_24" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_25" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_26" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_27" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_28" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_29" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_30" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_31" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_rd_wr_L_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_4" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_5" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_6" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_7" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_8" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_9" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_10" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_11" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_12" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_13" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_14" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_15" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_16" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_17" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_18" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_19" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_4" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_5" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_6" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_7" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_8" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_9" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_10" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_11" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_12" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_13" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_14" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_15" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_16" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_17" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_18" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_19" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_20" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_21" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_22" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_23" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_24" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_25" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_26" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_27" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_28" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_29" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_30" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_31" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_0" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_1" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_2" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_3" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_4" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_5" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_6" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_7" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_8" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_9" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_10" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_11" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_12" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_13" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_14" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_15" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_16" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_17" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_18" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_19" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_20" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_21" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_22" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_23" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_24" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_25" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_26" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_27" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_28" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_29" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_30" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_31" BEL
        "nf2_core/core_4mb_reg_grp/reg_ack" BEL
        "nf2_core/nf2_reg_grp_u/cpu_req" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_ack" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_25" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_26" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_27" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_28" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_29" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_30" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_31" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_22" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/state_FSM_FFd1" BEL
        "nf2_core/nf2_reg_grp_u/state_FSM_FFd2" PIN
        "nf2_core/debug_clk_1_ddr_iob/FF0_pins<1>" PIN
        "nf2_core/debug_clk_1_ddr_iob/FF1_pins<1>" PIN
        "nf2_core/debug_clk_0_ddr_iob/FF0_pins<1>" PIN
        "nf2_core/debug_clk_0_ddr_iob/FF1_pins<1>" BEL
        "nf2_core/debug_data_28" BEL "nf2_core/debug_data_27" BEL
        "nf2_core/debug_data_26" BEL "nf2_core/debug_data_25" BEL
        "nf2_core/debug_data_24" BEL "nf2_core/debug_data_23" BEL
        "nf2_core/debug_data_22" BEL "nf2_core/debug_data_21" BEL
        "nf2_core/debug_data_20" BEL "nf2_core/debug_data_19" BEL
        "nf2_core/debug_data_18" BEL "nf2_core/debug_data_17" BEL
        "nf2_core/debug_data_16" BEL "nf2_core/debug_data_15" BEL
        "nf2_core/debug_data_14" BEL "nf2_core/debug_data_13" BEL
        "nf2_core/debug_data_12" BEL "nf2_core/debug_data_11" BEL
        "nf2_core/debug_data_10" BEL "nf2_core/debug_data_9" BEL
        "nf2_core/debug_data_8" BEL "nf2_core/debug_data_7" BEL
        "nf2_core/debug_data_6" BEL "nf2_core/debug_data_5" BEL
        "nf2_core/debug_data_4" BEL "nf2_core/debug_data_3" BEL
        "nf2_core/debug_data_2" BEL "nf2_core/debug_data_1" BEL
        "nf2_core/debug_data_0" BEL "nf2_core/tmp_debug_28" BEL
        "nf2_core/tmp_debug_27" BEL "nf2_core/tmp_debug_26" BEL
        "nf2_core/tmp_debug_25" BEL "nf2_core/tmp_debug_24" BEL
        "nf2_core/tmp_debug_23" BEL "nf2_core/tmp_debug_22" BEL
        "nf2_core/tmp_debug_21" BEL "nf2_core/tmp_debug_20" BEL
        "nf2_core/tmp_debug_19" BEL "nf2_core/tmp_debug_18" BEL
        "nf2_core/tmp_debug_17" BEL "nf2_core/tmp_debug_16" BEL
        "nf2_core/tmp_debug_15" BEL "nf2_core/tmp_debug_14" BEL
        "nf2_core/tmp_debug_13" BEL "nf2_core/tmp_debug_12" BEL
        "nf2_core/tmp_debug_11" BEL "nf2_core/tmp_debug_10" BEL
        "nf2_core/tmp_debug_9" BEL "nf2_core/tmp_debug_8" BEL
        "nf2_core/tmp_debug_7" BEL "nf2_core/tmp_debug_6" BEL
        "nf2_core/tmp_debug_5" BEL "nf2_core/tmp_debug_4" BEL
        "nf2_core/tmp_debug_3" BEL "nf2_core/tmp_debug_2" BEL
        "nf2_core/tmp_debug_1" BEL "nf2_core/tmp_debug_0" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_we_1" BEL
        "nf2_core/cpci_bus/cpci_rd_rdy_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_72" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_73" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_1" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_2" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_3" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_4" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_5" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_6" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_7" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_8" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_9" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_10" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_11" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_12" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_13" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_14" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_15" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_16" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_17" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_18" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_19" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_20" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_21" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_22" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_23" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_24" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_25" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_26" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_27" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_28" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_29" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_30" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_31" BEL
        "nf2_core/cpci_bus/cpci_data_tri_en_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_18_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_17_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_16_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_15_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_14_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_13_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_12_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_11_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_10_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_9_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_8_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_7_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_6_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_5_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_4_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_3_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_2_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_1_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_0_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_33" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_31" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_32" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_30" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_31" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_29" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_30" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_28" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_29" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_27" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_28" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_26" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_27" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_26" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_25" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_23" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_24" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_22" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_23" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_21" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_22" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_20" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_21" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_19" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_20" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_18" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_19" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_18" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_16" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_17" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_15" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_16" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_14" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_15" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_13" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_14" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_12" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_13" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_11" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_12" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_11" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_10" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_9" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_8" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_7" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_6" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_5" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_4" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_3" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_1" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en_2" BEL
        "nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_0" BEL
        "nf2_core/nf2_dma/Mshreg_cpci_reset/SRL16E" BEL
        "nf2_core/nf2_dma/cpci_reset" BEL
        "nf2_core/nf2_dma/Mshreg_cpci_iface_disable/SRL16E" BEL
        "nf2_core/nf2_dma/cpci_iface_disable" BEL
        "nf2_core/nf2_dma/Mshreg_cpci_iface_reset/SRL16E" BEL
        "nf2_core/nf2_dma/cpci_iface_reset" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_rd_1_ack_del_3/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack_del_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_rd_0_ack_del_3/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_is_read_2/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/is_read_2";
PIN nf2_core/user_data_path/ila_top/ila_data_in/B6.A_pins<15> = BEL
        "nf2_core/user_data_path/ila_top/ila_data_in/B6.A" PINNAME CLKA;
PIN nf2_core/user_data_path/ila_top/ila_data_in/B6.B_pins<15> = BEL
        "nf2_core/user_data_path/ila_top/ila_data_in/B6.B" PINNAME CLKB;
PIN nf2_core/user_data_path/ila_top/ila_data_in/B10.A_pins<15> = BEL
        "nf2_core/user_data_path/ila_top/ila_data_in/B10.A" PINNAME CLKA;
PIN nf2_core/user_data_path/ila_top/ila_data_in/B10.B_pins<15> = BEL
        "nf2_core/user_data_path/ila_top/ila_data_in/B10.B" PINNAME CLKB;
PIN
        nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem1.A_pins<15>
        = BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem1.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem1.B_pins<15>
        = BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem1.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem2.A_pins<15>
        = BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem2.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem2.B_pins<15>
        = BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem2.B"
        PINNAME CLKB;
PIN nf2_core/user_data_path/arm_datapath/imem32x512/Mram_mem.A_pins<15> = BEL
        "nf2_core/user_data_path/arm_datapath/imem32x512/Mram_mem.A" PINNAME
        CLKA;
PIN nf2_core/user_data_path/arm_datapath/imem32x512/Mram_mem.B_pins<15> = BEL
        "nf2_core/user_data_path/arm_datapath/imem32x512/Mram_mem.B" PINNAME
        CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.A_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.A"
        PINNAME CLKA;
PIN
        nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.B_pins<15>
        = BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A"
        PINNAME CLKA;
PIN
        nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>
        = BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>
        = BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>
        = BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B"
        PINNAME CLKB;
PIN
        nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>
        = BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A"
        PINNAME CLKA;
TIMEGRP core_clk_int = BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_ack" BEL
        "nf2_core/user_data_path/udp_reg_master/count_0" BEL
        "nf2_core/user_data_path/udp_reg_master/count_1" BEL
        "nf2_core/user_data_path/udp_reg_master/count_2" BEL
        "nf2_core/user_data_path/udp_reg_master/count_3" BEL
        "nf2_core/user_data_path/udp_reg_master/count_4" BEL
        "nf2_core/user_data_path/udp_reg_master/count_5" BEL
        "nf2_core/user_data_path/udp_reg_master/count_6" BEL
        "nf2_core/user_data_path/udp_reg_master/count_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_rd_wr_L_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_req_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_ack_out" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_src_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_src_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_2" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_3" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_4" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_5" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_6" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_8" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_9" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_10" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_11" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_12" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_13" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_14" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_15" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_16" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_17" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_18" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_19" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_20" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_21" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_addr_out_22" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_0" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_1" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_2" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_3" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_4" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_5" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_6" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_7" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_8" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_9" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_10" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_11" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_12" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_13" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_14" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_15" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_16" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_17" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_18" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_19" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_20" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_21" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_22" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_23" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_24" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_25" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_26" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_27" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_28" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_29" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_30" BEL
        "nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_31" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_0" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_1" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_2" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_3" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_4" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_5" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_6" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_7" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_8" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_9" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_10" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_11" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_12" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_13" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_14" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_15" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_16" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_17" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_18" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_19" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_20" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_21" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_22" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_23" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_24" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_25" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_26" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_27" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_28" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_29" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_30" BEL
        "nf2_core/user_data_path/udp_reg_master/reg_data_out_31" BEL
        "nf2_core/user_data_path/udp_reg_master/state_FSM_FFd1" BEL
        "nf2_core/user_data_path/udp_reg_master/state_FSM_FFd2" BEL
        "nf2_core/user_data_path/input_arbiter/state_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_wr" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_0" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_1" BEL
        "nf2_core/user_data_path/input_arbiter/cur_queue_2" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_0" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_1" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_2" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_3" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_4" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_5" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_6" BEL
        "nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_1" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_2" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_3" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_4" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_5" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_6" BEL
        "nf2_core/user_data_path/input_arbiter/out_ctrl_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_0" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_1" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_2" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_3" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_4" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_5" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_6" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_7" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_8" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_9" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_10" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_11" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_12" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_13" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_14" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_15" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_16" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_17" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_18" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_19" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_20" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_21" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_22" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_23" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_24" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_25" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_26" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_27" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_28" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_29" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_30" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_31" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_32" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_33" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_34" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_35" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_36" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_37" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_38" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_39" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_40" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_41" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_42" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_43" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_44" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_45" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_46" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_47" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_48" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_49" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_50" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_51" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_52" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_53" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_54" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_55" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_56" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_57" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_58" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_59" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_60" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_61" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_62" BEL
        "nf2_core/user_data_path/input_arbiter/out_data_63" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/state_latched" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/out_rdy_latched"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1_63"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/in_pkt" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/second_word" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_rd_wr_L_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_2"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_3"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_4"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_5"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_6"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_7"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_8"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_addr_out_22"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_src_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_src_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_req_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_ack_out"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_0"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_1"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_2"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_3"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_4"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_5"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_6"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_7"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_8"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_31"
        BEL "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_0" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_1" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_2" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_3" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_4" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_5" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_6" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_7" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_8" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_9" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_10" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_11" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_12" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_13" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_14" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_15" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_16" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_17" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_18" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_19" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_20" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_21" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_22" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_23" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_24" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_25" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_26" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_27" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_28" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_29" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_30" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_31" BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_2"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_3"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_4"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_5"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_6"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_7"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_8"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_9"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_10"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_11"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_12"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_13"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_14"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_15"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_16"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_17"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_18"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_19"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_20"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_21"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_22"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_23"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_24"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_25"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_26"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_27"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_28"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_29"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_30"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_31"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_32"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_33"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_34"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_35"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_36"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_37"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_38"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_39"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_40"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_41"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_42"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_43"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_44"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_45"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_46"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_47"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_48"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_49"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_50"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_51"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_52"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_53"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_54"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_55"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_56"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_57"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_58"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_59"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_60"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_61"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_62"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_63"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_64"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_65"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_66"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_67"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_68"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_69"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_70"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/dout_71"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_0"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_1"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_2"
        BEL "nf2_core/user_data_path/output_port_lookup/out_wr" BEL
        "nf2_core/user_data_path/output_port_lookup/state" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_req_out" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_ack_out" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_rd_wr_L_out" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_0" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_1" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_2" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_3" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_4" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_5" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_6" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_7" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_8" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_9" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_10" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_11" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_12" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_13" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_14" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_15" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_16" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_17" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_18" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_19" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_20" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_21" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_addr_out_22" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_0" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_1" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_2" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_3" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_4" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_5" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_6" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_7" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_8" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_9" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_10" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_11" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_12" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_13" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_14" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_15" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_16" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_17" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_18" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_19" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_20" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_21" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_22" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_23" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_24" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_25" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_26" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_27" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_28" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_29" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_30" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_data_out_31" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_src_out_0" BEL
        "nf2_core/user_data_path/output_port_lookup/reg_src_out_1" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_0" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_1" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_2" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_3" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_4" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_5" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_6" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_7" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_8" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_9" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_10" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_11" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_12" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_13" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_14" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_15" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_16" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_17" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_18" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_19" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_20" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_21" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_22" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_23" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_24" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_25" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_26" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_27" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_28" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_29" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_30" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_31" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_32" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_33" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_34" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_35" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_36" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_37" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_38" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_39" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_40" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_41" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_42" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_43" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_44" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_45" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_46" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_47" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_48" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_49" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_50" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_51" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_52" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_53" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_54" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_55" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_56" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_57" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_58" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_59" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_60" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_61" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_62" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_63" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_64" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_65" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_66" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_67" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_68" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_69" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_70" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/dout_71" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/wr_ptr_0" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/wr_ptr_1" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/rd_ptr_0" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/rd_ptr_1" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/depth_0" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/depth_1" BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/depth_2" BEL
        "nf2_core/user_data_path/ila_top/read_en" BEL
        "nf2_core/user_data_path/ila_top/trigger_signal" BEL
        "nf2_core/user_data_path/ila_top/stop" BEL
        "nf2_core/user_data_path/ila_top/bram_wea" BEL
        "nf2_core/user_data_path/ila_top/trigger_cnt_0" BEL
        "nf2_core/user_data_path/ila_top/trigger_cnt_1" BEL
        "nf2_core/user_data_path/ila_top/trigger_cnt_2" BEL
        "nf2_core/user_data_path/ila_top/trigger_cnt_3" BEL
        "nf2_core/user_data_path/ila_top/capture_cnt_0" BEL
        "nf2_core/user_data_path/ila_top/capture_cnt_1" BEL
        "nf2_core/user_data_path/ila_top/capture_cnt_2" BEL
        "nf2_core/user_data_path/ila_top/capture_cnt_3" BEL
        "nf2_core/user_data_path/ila_top/read_addr_0" BEL
        "nf2_core/user_data_path/ila_top/read_addr_1" BEL
        "nf2_core/user_data_path/ila_top/read_addr_2" BEL
        "nf2_core/user_data_path/ila_top/read_addr_3" BEL
        "nf2_core/user_data_path/ila_top/read_addr_4" BEL
        "nf2_core/user_data_path/ila_top/read_addr_5" BEL
        "nf2_core/user_data_path/ila_top/read_addr_6" BEL
        "nf2_core/user_data_path/ila_top/read_addr_7" BEL
        "nf2_core/user_data_path/ila_top/write_addr_0" BEL
        "nf2_core/user_data_path/ila_top/write_addr_1" BEL
        "nf2_core/user_data_path/ila_top/write_addr_2" BEL
        "nf2_core/user_data_path/ila_top/write_addr_3" BEL
        "nf2_core/user_data_path/ila_top/write_addr_4" BEL
        "nf2_core/user_data_path/ila_top/write_addr_5" BEL
        "nf2_core/user_data_path/ila_top/write_addr_6" BEL
        "nf2_core/user_data_path/ila_top/write_addr_7" PIN
        "nf2_core/user_data_path/ila_top/ila_data_in/B6.A_pins<15>" PIN
        "nf2_core/user_data_path/ila_top/ila_data_in/B6.B_pins<15>" PIN
        "nf2_core/user_data_path/ila_top/ila_data_in/B10.A_pins<15>" PIN
        "nf2_core/user_data_path/ila_top/ila_data_in/B10.B_pins<15>" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_15_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_15_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_14_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_14_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_13_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_13_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_12_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_12_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_11_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_11_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_10_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_10_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_9_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_9_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_8_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_8_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_7_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_7_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_6_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_6_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_5_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_5_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_4_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_4_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_3_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_3_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_2_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_2_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_1_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_1_0" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_31" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_30" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_29" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_28" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_27" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_26" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_25" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_24" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_23" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_22" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_21" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_20" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_19" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_18" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_17" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_16" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_15" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_14" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_13" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_12" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_11" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_10" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_9" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_8" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_7" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_6" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_5" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_4" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_3" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_2" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_1" BEL
        "nf2_core/user_data_path/ila_top/ila_lower_0_0" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_31" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_30" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_29" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_28" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_27" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_26" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_25" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_24" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_23" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_22" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_21" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_20" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_19" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_18" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_17" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_16" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_15" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_14" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_13" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_12" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_11" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_10" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_9" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_8" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_7" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_6" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_5" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_4" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_3" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_2" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_1" BEL
        "nf2_core/user_data_path/ila_top/ila_upper_0_0" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_req_out" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_ack_out" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_rd_wr_L_out" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_0" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_1" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_2" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_3" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_4" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_5" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_6" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_7" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_8" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_9" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_10" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_11" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_12" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_13" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_14" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_15" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_16" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_17" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_18" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_19" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_20" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_21" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_addr_out_22" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_src_out_0" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_src_out_1" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_0" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_1" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_2" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_3" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_4" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_5" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_6" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_7" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_8" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_9" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_10" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_11" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_12" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_13" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_14" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_15" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_16" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_17" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_18" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_19" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_20" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_21" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_22" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_23" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_24" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_25" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_26" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_27" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_28" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_29" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_30" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/reg_data_out_31" BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_req_out"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_ack_out"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/ila_top/ila_generic_regs/.generic_hw_regs/reg_data_out_31"
        BEL "nf2_core/user_data_path/NPU_pipeline_top/NPU_on" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/memory_address_out_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/memory_address_out_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/memory_address_out_2" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/memory_address_out_3" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_2" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_3" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_4" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_5" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_6" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_7" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_8" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_9" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_10" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_11" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_12" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_13" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_14" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_15" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_16" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_17" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_18" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_19" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_20" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_21" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_22" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_23" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_24" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_25" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_26" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_27" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_28" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_29" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_30" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_31" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_32" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_33" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_34" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_35" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_36" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_37" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_38" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_39" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_40" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_41" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_42" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_43" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_44" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_45" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_46" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_47" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_48" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_49" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_50" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_51" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_52" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_53" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_54" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_55" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_56" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_57" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_58" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_59" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_60" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_61" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_62" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_63" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_64" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/classified_data_out_65" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_a_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_a_3" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_a_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_a_2" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_2" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_3" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_4" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_5" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_6" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_7" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_8" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_9" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_10" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_11" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_12" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_13" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_14" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_15" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_16" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_17" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_18" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_19" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_20" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_21" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_22" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_23" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_24" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_25" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_26" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_27" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_28" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_29" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_30" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/index_31" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/state_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/state_0" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_b_3" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_b_2" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_b_1" BEL
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem_addr_b_0" PIN
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem1.A_pins<15>"
        PIN
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem1.B_pins<15>"
        PIN
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem2.A_pins<15>"
        PIN
        "nf2_core/user_data_path/NPU_pipeline_top/inference_mem/Mram_mem2.B_pins<15>"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[9].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[8].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[7].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[6].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[5].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[4].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[3].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[2].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/gen_hidden_layer[1].hidden_layer_neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/mux_select"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_mux_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/valid_out"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/data_out_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/hidden_layer_neuron0/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/select_reg_relu_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(0)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(1)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(2)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(3)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(4)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(5)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(6)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(7)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(8)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/reg_relu(9)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[3].Output_Layer_Neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/select_reg_relu_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(0)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(1)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(2)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(3)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(4)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(5)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(6)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(7)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(8)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/reg_relu(9)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[2].Output_Layer_Neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/select_reg_relu_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(0)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(1)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(2)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(3)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(4)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(5)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(6)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(7)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(8)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/reg_relu(9)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/output_neuron[1].Output_Layer_Neuron/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_weight_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/valid_out"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/acc_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/index_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_product_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/select_reg_relu_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(0)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(1)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(2)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(3)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(4)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(5)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(6)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(7)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(8)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/reg_relu(9)_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/data_out_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/result_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Output_Layer_Neuron0/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/prediction_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/prediction_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/state_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/state_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_0_1_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_max_2_3_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/index_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/index_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/reg_data_63"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/valid_out"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_0"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_1"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_2"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_3"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_4"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_5"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_6"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_7"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_8"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_9"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_10"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_11"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_12"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_13"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_14"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_15"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_16"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_17"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_18"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_19"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_20"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_21"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_22"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_23"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_24"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_25"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_26"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_27"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_28"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_29"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_30"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_31"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_32"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_33"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_34"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_35"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_36"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_37"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_38"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_39"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_40"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_41"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_42"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_43"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_44"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_45"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_46"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_47"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_48"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_49"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_50"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_51"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_52"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_53"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_54"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_55"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_56"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_57"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_58"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_59"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_60"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_61"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_62"
        BEL
        "nf2_core/user_data_path/NPU_pipeline_top/NPU_top/Final_Inference/data_out_63"
        BEL "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_0" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_1" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_2" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_3" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_4" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_5" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_6" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_7" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_8" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_9" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_10" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_11" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_12" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_13" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_14" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_15" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_16" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_17" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_18" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_19" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_20" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_21" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_22" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_23" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_24" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_25" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_26" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_27" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_28" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_29" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_30" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_upper_31" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_0" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_1" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_3" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_5" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_7" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_8" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_inference_bits_31"
        BEL "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_0" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_1" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_2" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_3" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_4" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_5" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_6" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_7" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_8" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_9" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_10" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_11" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_12" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_13" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_14" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_15" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_16" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_17" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_18" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_19" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_20" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_21" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_22" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_23" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_24" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_25" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_26" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_27" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_28" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_29" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_30" BEL
        "nf2_core/user_data_path/arm_datapath/dmem_rdata_lower_31" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_0" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_1" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_2" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_3" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_4" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_5" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_6" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_7" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_8" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_9" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_10" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_11" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_12" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_13" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_14" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_15" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_16" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_17" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_18" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_19" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_20" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_21" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_22" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_23" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_24" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_25" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_26" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_27" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_28" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_29" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_30" BEL
        "nf2_core/user_data_path/arm_datapath/imem_rdata_31" BEL
        "nf2_core/user_data_path/arm_datapath/ila_trigger" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_0" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_1" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_2" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_3" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_4" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_5" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_6" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_7" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_8" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_9" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_10" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_11" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_12" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_13" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_14" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_15" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_16" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_17" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_18" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_19" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_20" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_21" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_22" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_23" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_24" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_25" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_26" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_27" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_28" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_29" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_30" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_31" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_32" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_33" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_34" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_35" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_36" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_37" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_38" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_39" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_40" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_41" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_42" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_43" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_44" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_45" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_46" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_47" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_48" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_49" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_50" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_51" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_52" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_53" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_54" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_55" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_56" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_57" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_58" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_59" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_60" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_61" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_62" BEL
        "nf2_core/user_data_path/arm_datapath/ila_data_63" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/program_counter/PC_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/imem32x512/stop" PIN
        "nf2_core/user_data_path/arm_datapath/imem32x512/Mram_mem.A_pins<15>"
        PIN
        "nf2_core/user_data_path/arm_datapath/imem32x512/Mram_mem.B_pins<15>"
        BEL "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/instruction_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/IF_ID/data_IR_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/memWrite_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluop_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluop_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/alusrc_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/regWrite_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/memRead_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/mem2Reg_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_32" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_33" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_34" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_35" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_36" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_37" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_38" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_39" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_40" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_41" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_42" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_43" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_44" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_45" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_46" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_47" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_48" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_49" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_50" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_51" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_52" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_53" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_54" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_55" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_56" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_57" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_58" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_59" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_60" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_61" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_62" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData2_o_63" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/PC_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_32" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_33" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_34" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_35" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_36" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_37" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_38" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_39" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_40" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_41" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_42" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_43" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_44" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_45" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_46" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_47" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_48" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_49" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_50" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_51" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_52" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_53" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_54" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_55" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_56" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_57" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_58" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_59" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_60" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_61" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_62" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/ReadData1_o_63" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/signExtended_o_19"
        BEL "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/aluCtrl_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/writeReg_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/writeReg_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/writeReg_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/writeReg_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/BGE_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/branch_en_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/CMP_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/NPU_ReadData1_o_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/NPU_ReadData1_o_1"
        BEL "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/BLE_o" BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/branch_positive_offset_o"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/NPU_ReadData2_o_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/NPU_ReadData2_o_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/pipe_ID_EX/use_inference_bits_o"
        BEL "nf2_core/user_data_path/arm_datapath/EX_MEM/regWrite_o" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/memRead_o" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/memWrite_o" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/mem2Reg_o" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeReg_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeReg_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeReg_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeReg_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_32" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_33" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_34" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_35" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_36" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_37" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_38" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_39" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_40" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_41" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_42" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_43" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_44" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_45" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_46" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_47" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_48" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_49" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_50" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_51" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_52" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_53" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_54" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_55" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_56" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_57" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_58" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_59" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_60" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_61" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_62" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/writeData_mem_o_63" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_0" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_1" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_2" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_3" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_4" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_5" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_6" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_7" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_8" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_9" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_10" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_11" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_12" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_13" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_14" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_15" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_16" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_17" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_18" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_19" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_20" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_21" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_22" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_23" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_24" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_25" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_26" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_27" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_28" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_29" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_30" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_31" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_32" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_33" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_34" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_35" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_36" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_37" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_38" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_39" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_40" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_41" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_42" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_43" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_44" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_45" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_46" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_47" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_48" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_49" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_50" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_51" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_52" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_53" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_54" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_55" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_56" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_57" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_58" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_59" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_60" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_61" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_62" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/aluResult_out_63" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branch_address_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/reg_zero" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/reg_GT" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/reg_LT" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/branchTaken_o" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/inference_bits_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/EX_MEM/inference_bits_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_0" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_1" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_2" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_3" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_4" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_5" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_6" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_7" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_8" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_9" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_10" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_11" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_12" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_13" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_14" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_15" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_16" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_17" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_18" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_19" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_20" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_21" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_22" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_23" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_24" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_25" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_26" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_27" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_28" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_29" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_30" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_31" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_32" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_33" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_34" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_35" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_36" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_37" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_38" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_39" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_40" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_41" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_42" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_43" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_44" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_45" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_46" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_47" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_48" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_49" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_50" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_51" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_52" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_53" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_54" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_55" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_56" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_57" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_58" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_59" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_60" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_61" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_62" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_63" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_64" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_b_65" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_0" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_1" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_2" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_3" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_4" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_5" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_6" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_7" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_8" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_9" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_10" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_11" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_12" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_13" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_14" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_15" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_16" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_17" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_18" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_19" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_20" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_21" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_22" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_23" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_24" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_25" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_26" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_27" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_28" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_29" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_30" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_31" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_32" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_33" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_34" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_35" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_36" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_37" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_38" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_39" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_40" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_41" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_42" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_43" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_44" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_45" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_46" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_47" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_48" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_49" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_50" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_51" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_52" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_53" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_54" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_55" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_56" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_57" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_58" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_59" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_60" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_61" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_62" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_63" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_64" BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/dout_a_65" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_4" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_5" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_6" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_7" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_8" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_9" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_10" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_11" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_12" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_13" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_14" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_15" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_16" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_17" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_18" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_19" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_20" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_21" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_22" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_23" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_24" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_25" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_26" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_27" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_28" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_29" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_30" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_31" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_32" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_33" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_34" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_35" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_36" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_37" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_38" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_39" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_40" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_41" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_42" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_43" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_44" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_45" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_46" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_47" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_48" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_49" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_50" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_51" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_52" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_53" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_54" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_55" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_56" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_57" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_58" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_59" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_60" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_61" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_62" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regData_o_63" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/mem2Reg_o" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/regWrite_o" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/writeReg_o_0" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/writeReg_o_1" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/writeReg_o_2" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/writeReg_o_3" BEL
        "nf2_core/user_data_path/arm_datapath/MEM_WB/branch_taken_o" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_req_out" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_ack_out" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_rd_wr_L_out" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_0" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_1" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_2" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_3" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_4" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_5" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_6" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_7" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_8" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_9" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_10" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_11" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_12" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_13" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_14" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_15" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_16" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_17" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_18" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_19" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_20" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_21" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_addr_out_22" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_src_out_0" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_src_out_1" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_0" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_1" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_2" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_3" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_4" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_5" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_6" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_7" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_8" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_9" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_10" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_11" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_12" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_13" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_14" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_15" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_16" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_17" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_18" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_19" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_20" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_21" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_22" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_23" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_24" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_25" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_26" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_27" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_28" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_29" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_30" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/reg_data_out_31" BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_2_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_0_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_1_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_3_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_4_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_5_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_6_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_7_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_file_8_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_req_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_ack_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_sw_regs/reg_data_out_31"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_req_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_ack_out"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/arm_datapath/module_regs/.generic_hw_regs/reg_data_out_31"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_0"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_1"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_2"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_3"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_4"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_5"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/store_state_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0"
        BEL "nf2_core/user_data_path/output_queues/store_pkt/wr_0_req" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_19" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_20" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_21" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_22" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_23" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_24" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_25" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_26" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_27" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_28" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_29" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_30" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_31" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_32" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_33" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_34" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_35" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_36" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_37" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_38" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_39" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_40" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_41" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_42" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_43" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_44" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_45" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_46" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_47" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_48" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_49" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_50" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_51" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_52" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_53" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_54" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_55" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_56" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_57" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_58" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_59" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_60" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_61" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_62" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_63" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_64" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_65" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_66" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_67" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_68" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_69" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_70" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_71" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/dst_oq_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/lo_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_0" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_1" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_2" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_3" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_4" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_5" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_6" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_7" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_8" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_9" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_10" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_11" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_12" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_13" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_14" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_15" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_16" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_17" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/hi_addr_18" BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_8"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_9"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_data_length_10"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_7"
        BEL "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/remove_state_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/src_oq_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_0" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_1" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_2" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_3" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_4" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_5" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_6" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_7" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_8" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_9" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_10" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_11" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_12" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_13" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_14" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_15" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_16" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_17" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_18" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_removed" BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_9"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_data_length_10"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_overhead_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/removed_pkt_total_word_length_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL "nf2_core/user_data_path/output_queues/input_fifo/empty" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/wr_ptr_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_0" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_1" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_2" BEL
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/depth_3" PIN
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.B_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/input_state_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/empty"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/dout_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/initialize_oq_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_num_pkts_in_q_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_update_d1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_update_d1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_pkts_in_q_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_words_left_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_ack_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_rd_wr_L_out"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_rd_wr_L_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_held"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_src_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_held_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data_4"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data_11"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data_4"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data_11"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_wr_data_0"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_wr_data_0"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_19"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_20"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_21"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_22"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_23"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_24"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_25"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_26"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_27"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_28"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_29"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_30"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b_31"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_wr_data_0"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_18"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_18"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_b"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_done_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_done_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_new_value_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b_15"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_9"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_10"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_11"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_12"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_13"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_14"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_15"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_16"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_17"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_new_value_b_18"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_done_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b_delayed"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_0"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_1"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_2"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_3"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_4"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_5"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_6"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_7"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_8"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_9"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_done_a"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/reg_ack"
        BEL
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/wr_update_a_delayed"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.A_pins<15>"
        PIN
        "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram/Mram_ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_2"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_ack"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_36"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_37"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_38"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_39"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_40"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_41"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_42"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_43"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_44"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_45"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_46"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_47"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_48"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_49"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_50"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_51"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_52"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_53"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_54"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_55"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_56"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_57"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_58"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_59"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_60"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_61"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_62"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_63"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_overrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_q_underrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_71"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_70"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_69"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_68"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_67"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_66"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_65"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_64"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp18x36.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/dout_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth_3"
        BEL "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/in_state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/out_state"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_wr"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_overrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_q_underrun"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_i_0"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.A_pins<15>"
        PIN
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x18.ram.B_pins<15>"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/empty"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_3"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_4"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_5"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_6"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_7"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_8"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_9"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_10"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/dout_11"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_0"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_1"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_2"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file3"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file1"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file2"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file6"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file4"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file5"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file9"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file7"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file8"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file12"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file10"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file11"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file15"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file13"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file14"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file18"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file16"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file17"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file21"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file19"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file20"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file24"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file22"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file23"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file27"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file25"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file26"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file30"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file28"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file29"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file31"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file32"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file3"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file1"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file2"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file6"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file4"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file5"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file9"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file7"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file8"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file12"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file10"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file11"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file15"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file13"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file14"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file18"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file16"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file17"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file21"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file19"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file20"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file24"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file22"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file23"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file27"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file25"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file26"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file30"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file28"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file29"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file31"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file32"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file3"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file1"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file2"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file6"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file4"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file5"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file9"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file7"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file8"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file12"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file10"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file11"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file15"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file13"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file14"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file18"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file16"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file17"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file21"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file19"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file20"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file24"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file22"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file23"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file27"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file25"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file26"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file30"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file28"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file29"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file31"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mram_reg_file32"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_delta_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_long_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_ack"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_0"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_3"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_4"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_5"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_6"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_7"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_13"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_14"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_15"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_16"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_17"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_18"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_19"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_20"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_21"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_22"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_23"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_24"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_25"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_26"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_27"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_28"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_29"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_30"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_31"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file3"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file2"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file6"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file4"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file5"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file9"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file7"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file8"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file12"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file10"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file11"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file15"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file13"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file14"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file18"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file16"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file17"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file21"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file19"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file20"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file24"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file22"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file23"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file27"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file25"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file26"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file30"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file28"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file29"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file31"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mram_reg_file32"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_11"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_wr" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/reset_long" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_12" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_13" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_14" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_15" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_16" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_17" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_18" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_19" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_20" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_21" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_22" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_23" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_24" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_25" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_26" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_27" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_28" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_29" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_30" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_31" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_32" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_33" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_34" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_35" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_36" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_37" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_38" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_39" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_40" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_41" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_42" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_43" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_44" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_45" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_46" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_47" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_48" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_49" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_50" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_51" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_52" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_53" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_54" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_55" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_56" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_57" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_58" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_59" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_60" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_61" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_62" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_63" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_12"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1"
        BEL "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/reset_long" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/.in_pkt" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_10" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_11" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_0" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_1" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_2" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_3" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_4" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_5" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_6" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_7" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_8" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_word_cnt_9" BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_8"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_7"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_6"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_5"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_4"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        PIN
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.B_pins<15>"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_synch"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackB_clkA"
        BEL
        "nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA"
        BEL "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_0_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_0_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_1_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_1_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_2_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_12" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_13" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_14" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_15" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_16" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_17" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_18" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_19" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_20" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_21" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_22" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_23" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_24" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_25" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_26" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_27" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_28" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_29" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_30" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_3_31" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_2_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_3_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/first_word" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_ingress" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_egress" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_4" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_5" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_6" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_7" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_8" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_9" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_10" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_11" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_0" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_2" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_pkt_vld_3" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1" BEL
        "nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_pkt_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_pkt_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/timeout_cnt_delta" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/state" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_req_d1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/control_reg_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_ack" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_0" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_9" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_11" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_synch" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_clkB" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackA_clkB_d1" BEL
        "nf2_core/nf2_dma/timeout_synchronizer/ackB_d1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq1_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rempty" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbin_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/w_almost_full"
        BEL "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_0" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_1" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_2" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_3" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wfull" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/count_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_vld" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/tri_en_ph1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/is_read_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_1_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/access_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/access_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_0_ack" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_we" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/state" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_71" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_70" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_69" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_68" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_67" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_66" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_65" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_64" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_63" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_62" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_61" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_60" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_59" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_58" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_57" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_56" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_55" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_54" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_53" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_52" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_51" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_50" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_49" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_48" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_47" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_46" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_45" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_44" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_43" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_42" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_41" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_40" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_39" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_38" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_37" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_36" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_35" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_34" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_33" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_32" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_31" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_30" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_29" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_28" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_27" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_26" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_25" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_24" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_23" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_22" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_21" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_20" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_19" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_31" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_30" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_29" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_28" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_27" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_26" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_25" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_24" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_23" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_22" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_21" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_20" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_19" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_vld_latched" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_acked" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_req" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_req" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_18" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_17" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_16" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_15" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_14" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_13" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_12" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_11" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_10" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_9" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_8" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_7" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_6" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_5" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_4" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_3" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_2" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_1" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr_0" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_acked" BEL
        "nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_ack" BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        PIN
        "nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.B_pins<15>"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_3"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_2"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_1"
        BEL
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3_0"
        PIN
        "nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A_pins<15>"
        BEL
        "nf2_core/unused_reg_core_256kb_0[2]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[3]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[6]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL
        "nf2_core/unused_reg_core_256kb_0[7]..unused_reg_core_256kb_0_x/reg_req_d1"
        BEL "nf2_core/unused_reg_core_4mb_0/reg_req_d1" BEL
        "nf2_core/unused_reg_core_4mb_2/reg_req_d1" BEL
        "nf2_core/unused_reg_core_4mb_3/reg_req_d1" BEL
        "nf2_core/nf2_mdio/phy_rd_req" BEL "nf2_core/nf2_mdio/glue_state_0"
        BEL "nf2_core/nf2_mdio/glue_state_1" BEL
        "nf2_core/nf2_mdio/phy_wr_req" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_0" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_1" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_2" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_3" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_4" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_5" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_6" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_7" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_8" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_9" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_10" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_11" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_12" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_13" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_14" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_15" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_16" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_18" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_19" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_21" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_23" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_25" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_26" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_27" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_28" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_30" BEL
        "nf2_core/nf2_mdio/phy_reg_rd_data_31" BEL
        "nf2_core/nf2_mdio/phy_wr_data_0" BEL
        "nf2_core/nf2_mdio/phy_wr_data_1" BEL
        "nf2_core/nf2_mdio/phy_wr_data_2" BEL
        "nf2_core/nf2_mdio/phy_wr_data_3" BEL
        "nf2_core/nf2_mdio/phy_wr_data_4" BEL
        "nf2_core/nf2_mdio/phy_wr_data_5" BEL
        "nf2_core/nf2_mdio/phy_wr_data_6" BEL
        "nf2_core/nf2_mdio/phy_wr_data_7" BEL
        "nf2_core/nf2_mdio/phy_wr_data_8" BEL
        "nf2_core/nf2_mdio/phy_wr_data_9" BEL
        "nf2_core/nf2_mdio/phy_wr_data_10" BEL
        "nf2_core/nf2_mdio/phy_wr_data_11" BEL
        "nf2_core/nf2_mdio/phy_wr_data_12" BEL
        "nf2_core/nf2_mdio/phy_wr_data_13" BEL
        "nf2_core/nf2_mdio/phy_wr_data_14" BEL
        "nf2_core/nf2_mdio/phy_wr_data_15" BEL
        "nf2_core/nf2_mdio/phy_wr_data_16" BEL
        "nf2_core/nf2_mdio/phy_wr_data_17" BEL
        "nf2_core/nf2_mdio/phy_wr_data_18" BEL
        "nf2_core/nf2_mdio/phy_wr_data_19" BEL
        "nf2_core/nf2_mdio/phy_wr_data_20" BEL
        "nf2_core/nf2_mdio/phy_wr_data_24" BEL
        "nf2_core/nf2_mdio/phy_wr_data_25" BEL
        "nf2_core/nf2_mdio/phy_wr_data_31" BEL "nf2_core/nf2_mdio/phy_reg_ack"
        BEL "nf2_core/nf2_mdio/mdc_falling" BEL "nf2_core/nf2_mdio/mdc_rising"
        BEL "nf2_core/nf2_mdio/state_0" BEL "nf2_core/nf2_mdio/state_1" BEL
        "nf2_core/nf2_mdio/cmd_reg_0" BEL "nf2_core/nf2_mdio/cmd_reg_1" BEL
        "nf2_core/nf2_mdio/cmd_reg_2" BEL "nf2_core/nf2_mdio/cmd_reg_3" BEL
        "nf2_core/nf2_mdio/cmd_reg_4" BEL "nf2_core/nf2_mdio/cmd_reg_5" BEL
        "nf2_core/nf2_mdio/cmd_reg_6" BEL "nf2_core/nf2_mdio/cmd_reg_7" BEL
        "nf2_core/nf2_mdio/cmd_reg_8" BEL "nf2_core/nf2_mdio/cmd_reg_9" BEL
        "nf2_core/nf2_mdio/cmd_reg_10" BEL "nf2_core/nf2_mdio/cmd_reg_11" BEL
        "nf2_core/nf2_mdio/cmd_reg_12" BEL "nf2_core/nf2_mdio/cmd_reg_13" BEL
        "nf2_core/nf2_mdio/cmd_reg_14" BEL "nf2_core/nf2_mdio/cmd_reg_15" BEL
        "nf2_core/nf2_mdio/cmd_reg_16" BEL "nf2_core/nf2_mdio/cmd_reg_17" BEL
        "nf2_core/nf2_mdio/cmd_reg_18" BEL "nf2_core/nf2_mdio/cmd_reg_19" BEL
        "nf2_core/nf2_mdio/cmd_reg_20" BEL "nf2_core/nf2_mdio/cmd_reg_21" BEL
        "nf2_core/nf2_mdio/cmd_reg_22" BEL "nf2_core/nf2_mdio/cmd_reg_23" BEL
        "nf2_core/nf2_mdio/cmd_reg_24" BEL "nf2_core/nf2_mdio/cmd_reg_25" BEL
        "nf2_core/nf2_mdio/cmd_reg_26" BEL "nf2_core/nf2_mdio/cmd_reg_27" BEL
        "nf2_core/nf2_mdio/cmd_reg_28" BEL "nf2_core/nf2_mdio/cmd_reg_29" BEL
        "nf2_core/nf2_mdio/cmd_reg_30" BEL "nf2_core/nf2_mdio/cmd_reg_31" BEL
        "nf2_core/nf2_mdio/opcode_0" BEL "nf2_core/nf2_mdio/opcode_1" BEL
        "nf2_core/nf2_mdio/phy_rd_data_0" BEL
        "nf2_core/nf2_mdio/phy_rd_data_1" BEL
        "nf2_core/nf2_mdio/phy_rd_data_2" BEL
        "nf2_core/nf2_mdio/phy_rd_data_3" BEL
        "nf2_core/nf2_mdio/phy_rd_data_4" BEL
        "nf2_core/nf2_mdio/phy_rd_data_5" BEL
        "nf2_core/nf2_mdio/phy_rd_data_6" BEL
        "nf2_core/nf2_mdio/phy_rd_data_7" BEL
        "nf2_core/nf2_mdio/phy_rd_data_8" BEL
        "nf2_core/nf2_mdio/phy_rd_data_9" BEL
        "nf2_core/nf2_mdio/phy_rd_data_10" BEL
        "nf2_core/nf2_mdio/phy_rd_data_11" BEL
        "nf2_core/nf2_mdio/phy_rd_data_12" BEL
        "nf2_core/nf2_mdio/phy_rd_data_13" BEL
        "nf2_core/nf2_mdio/phy_rd_data_14" BEL
        "nf2_core/nf2_mdio/phy_rd_data_15" BEL
        "nf2_core/nf2_mdio/phy_rd_data_31" BEL "nf2_core/nf2_mdio/phy_mdc" BEL
        "nf2_core/nf2_mdio/phy_rd_vld" BEL "nf2_core/nf2_mdio/wr_data_0" BEL
        "nf2_core/nf2_mdio/wr_data_1" BEL "nf2_core/nf2_mdio/wr_data_2" BEL
        "nf2_core/nf2_mdio/wr_data_3" BEL "nf2_core/nf2_mdio/wr_data_4" BEL
        "nf2_core/nf2_mdio/wr_data_5" BEL "nf2_core/nf2_mdio/wr_data_6" BEL
        "nf2_core/nf2_mdio/wr_data_7" BEL "nf2_core/nf2_mdio/wr_data_8" BEL
        "nf2_core/nf2_mdio/wr_data_9" BEL "nf2_core/nf2_mdio/wr_data_10" BEL
        "nf2_core/nf2_mdio/wr_data_11" BEL "nf2_core/nf2_mdio/wr_data_12" BEL
        "nf2_core/nf2_mdio/wr_data_13" BEL "nf2_core/nf2_mdio/wr_data_14" BEL
        "nf2_core/nf2_mdio/wr_data_15" BEL "nf2_core/nf2_mdio/wr_data_16" BEL
        "nf2_core/nf2_mdio/wr_data_17" BEL "nf2_core/nf2_mdio/wr_data_18" BEL
        "nf2_core/nf2_mdio/wr_data_19" BEL "nf2_core/nf2_mdio/wr_data_20" BEL
        "nf2_core/nf2_mdio/wr_data_24" BEL "nf2_core/nf2_mdio/wr_data_25" BEL
        "nf2_core/nf2_mdio/wr_data_31" BEL "nf2_core/nf2_mdio/tri_ctrl_0" BEL
        "nf2_core/nf2_mdio/tri_ctrl_1" BEL "nf2_core/nf2_mdio/tri_ctrl_2" BEL
        "nf2_core/nf2_mdio/tri_ctrl_3" BEL "nf2_core/nf2_mdio/tri_ctrl_4" BEL
        "nf2_core/nf2_mdio/tri_ctrl_5" BEL "nf2_core/nf2_mdio/tri_ctrl_6" BEL
        "nf2_core/nf2_mdio/tri_ctrl_7" BEL "nf2_core/nf2_mdio/tri_ctrl_8" BEL
        "nf2_core/nf2_mdio/tri_ctrl_9" BEL "nf2_core/nf2_mdio/tri_ctrl_10" BEL
        "nf2_core/nf2_mdio/tri_ctrl_11" BEL "nf2_core/nf2_mdio/tri_ctrl_12"
        BEL "nf2_core/nf2_mdio/tri_ctrl_13" BEL
        "nf2_core/nf2_mdio/tri_ctrl_14" BEL "nf2_core/nf2_mdio/tri_ctrl_15"
        BEL "nf2_core/nf2_mdio/tri_ctrl_16" BEL
        "nf2_core/nf2_mdio/tri_ctrl_17" BEL "nf2_core/nf2_mdio/tri_ctrl_18"
        BEL "nf2_core/nf2_mdio/tri_ctrl_19" BEL
        "nf2_core/nf2_mdio/tri_ctrl_20" BEL "nf2_core/nf2_mdio/tri_ctrl_21"
        BEL "nf2_core/nf2_mdio/tri_ctrl_22" BEL
        "nf2_core/nf2_mdio/tri_ctrl_23" BEL "nf2_core/nf2_mdio/tri_ctrl_24"
        BEL "nf2_core/nf2_mdio/tri_ctrl_25" BEL
        "nf2_core/nf2_mdio/tri_ctrl_26" BEL "nf2_core/nf2_mdio/tri_ctrl_27"
        BEL "nf2_core/nf2_mdio/tri_ctrl_28" BEL
        "nf2_core/nf2_mdio/tri_ctrl_29" BEL "nf2_core/nf2_mdio/tri_ctrl_30"
        BEL "nf2_core/nf2_mdio/tri_ctrl_31" BEL
        "nf2_core/nf2_mdio/mdc_counter_2" BEL
        "nf2_core/nf2_mdio/mdc_counter_0" BEL
        "nf2_core/nf2_mdio/mdc_counter_1" BEL
        "nf2_core/nf2_mdio/mdc_counter_3" BEL
        "nf2_core/nf2_mdio/mdc_counter_4" BEL
        "nf2_core/nf2_mdio/mdc_counter_5" BEL
        "nf2_core/nf2_mdio/mdc_counter_6" BEL
        "nf2_core/nf2_mdio/cmd_counter_0" BEL
        "nf2_core/nf2_mdio/cmd_counter_1" BEL
        "nf2_core/nf2_mdio/cmd_counter_2" BEL
        "nf2_core/nf2_mdio/cmd_counter_3" BEL
        "nf2_core/nf2_mdio/cmd_counter_4" BEL
        "nf2_core/nf2_mdio/mdc_counter_7" BEL
        "nf2_core/device_id_reg/req_acked" BEL
        "nf2_core/device_id_reg/reg_ack" BEL
        "nf2_core/device_id_reg/reg_rd_data_0" BEL
        "nf2_core/device_id_reg/reg_rd_data_1" BEL
        "nf2_core/device_id_reg/reg_rd_data_2" BEL
        "nf2_core/device_id_reg/reg_rd_data_3" BEL
        "nf2_core/device_id_reg/reg_rd_data_4" BEL
        "nf2_core/device_id_reg/reg_rd_data_5" BEL
        "nf2_core/device_id_reg/reg_rd_data_6" BEL
        "nf2_core/device_id_reg/reg_rd_data_7" BEL
        "nf2_core/device_id_reg/reg_rd_data_8" BEL
        "nf2_core/device_id_reg/reg_rd_data_9" BEL
        "nf2_core/device_id_reg/reg_rd_data_10" BEL
        "nf2_core/device_id_reg/reg_rd_data_11" BEL
        "nf2_core/device_id_reg/reg_rd_data_12" BEL
        "nf2_core/device_id_reg/reg_rd_data_13" BEL
        "nf2_core/device_id_reg/reg_rd_data_14" BEL
        "nf2_core/device_id_reg/reg_rd_data_15" BEL
        "nf2_core/device_id_reg/reg_rd_data_16" BEL
        "nf2_core/device_id_reg/reg_rd_data_17" BEL
        "nf2_core/device_id_reg/reg_rd_data_18" BEL
        "nf2_core/device_id_reg/reg_rd_data_19" BEL
        "nf2_core/device_id_reg/reg_rd_data_20" BEL
        "nf2_core/device_id_reg/reg_rd_data_21" BEL
        "nf2_core/device_id_reg/reg_rd_data_22" BEL
        "nf2_core/device_id_reg/reg_rd_data_23" BEL
        "nf2_core/device_id_reg/reg_rd_data_24" BEL
        "nf2_core/device_id_reg/reg_rd_data_25" BEL
        "nf2_core/device_id_reg/reg_rd_data_26" BEL
        "nf2_core/device_id_reg/reg_rd_data_27" BEL
        "nf2_core/device_id_reg/reg_rd_data_28" BEL
        "nf2_core/device_id_reg/reg_rd_data_29" BEL
        "nf2_core/device_id_reg/reg_rd_data_30" BEL
        "nf2_core/device_id_reg/reg_rd_data_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_req_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_rd_wr_L_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_0_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_1_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_4_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_8_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_9_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_10_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_11_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_12_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_13_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_14_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_addr_15_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_1_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_4_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_8_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_9_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_10_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_11_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_12_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_13_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_14_31" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_0" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_1" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_2" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_3" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_4" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_5" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_6" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_7" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_8" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_9" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_10" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_11" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_12" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_13" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_14" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_15" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_16" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_17" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_18" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_19" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_20" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_21" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_22" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_23" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_24" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_25" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_26" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_27" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_28" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_29" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_30" BEL
        "nf2_core/core_256kb_0_reg_grp/int_reg_wr_data_15_31" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_ack" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_0" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_1" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_2" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_3" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_4" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_5" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_6" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_7" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_8" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_9" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_10" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_11" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_12" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_13" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_14" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_15" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_16" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_17" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_18" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_19" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_20" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_21" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_22" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_23" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_24" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_25" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_26" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_27" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_28" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_29" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_30" BEL
        "nf2_core/core_256kb_0_reg_grp/reg_rd_data_31" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_req_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_rd_wr_L_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_4" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_5" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_6" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_7" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_8" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_9" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_10" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_11" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_12" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_13" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_14" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_15" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_16" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_17" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_18" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_addr_1_19" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_0" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_1" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_2" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_3" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_4" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_5" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_6" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_7" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_8" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_9" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_10" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_11" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_12" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_13" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_14" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_15" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_16" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_17" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_18" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_19" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_20" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_21" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_22" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_23" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_24" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_25" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_26" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_27" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_28" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_29" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_30" BEL
        "nf2_core/core_4mb_reg_grp/int_reg_wr_data_1_31" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_0" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_1" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_2" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_3" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_4" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_5" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_6" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_7" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_8" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_9" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_10" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_11" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_12" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_13" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_14" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_15" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_16" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_17" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_18" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_19" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_20" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_21" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_22" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_23" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_24" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_25" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_26" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_27" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_28" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_29" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_30" BEL
        "nf2_core/core_4mb_reg_grp/reg_rd_data_31" BEL
        "nf2_core/core_4mb_reg_grp/reg_ack" BEL
        "nf2_core/nf2_reg_grp_u/cpu_req" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_addr_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_ack" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_25" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_26" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_27" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_28" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_29" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_30" BEL
        "nf2_core/nf2_reg_grp_u/cpu_rd_data_31" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_addr_22" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_req" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_rd_wr_L" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_0" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_1" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_2" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_3" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_4" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_5" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_6" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_7" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_8" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_9" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_10" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_11" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_12" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_13" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_14" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_15" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_16" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_17" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_18" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_19" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_addr_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/cpu_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/core_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/udp_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_0" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_1" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_2" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_3" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_4" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_5" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_6" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_7" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_8" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_9" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_10" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_11" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_12" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_13" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_14" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_15" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_16" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_17" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_18" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_19" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_20" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_21" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_22" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_23" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_24" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_25" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_26" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_27" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_28" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_29" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_30" BEL
        "nf2_core/nf2_reg_grp_u/sram_reg_wr_data_31" BEL
        "nf2_core/nf2_reg_grp_u/state_FSM_FFd1" BEL
        "nf2_core/nf2_reg_grp_u/state_FSM_FFd2" PIN
        "nf2_core/debug_clk_1_ddr_iob/FF0_pins<1>" PIN
        "nf2_core/debug_clk_1_ddr_iob/FF1_pins<1>" PIN
        "nf2_core/debug_clk_0_ddr_iob/FF0_pins<1>" PIN
        "nf2_core/debug_clk_0_ddr_iob/FF1_pins<1>" BEL
        "nf2_core/debug_data_28" BEL "nf2_core/debug_data_27" BEL
        "nf2_core/debug_data_26" BEL "nf2_core/debug_data_25" BEL
        "nf2_core/debug_data_24" BEL "nf2_core/debug_data_23" BEL
        "nf2_core/debug_data_22" BEL "nf2_core/debug_data_21" BEL
        "nf2_core/debug_data_20" BEL "nf2_core/debug_data_19" BEL
        "nf2_core/debug_data_18" BEL "nf2_core/debug_data_17" BEL
        "nf2_core/debug_data_16" BEL "nf2_core/debug_data_15" BEL
        "nf2_core/debug_data_14" BEL "nf2_core/debug_data_13" BEL
        "nf2_core/debug_data_12" BEL "nf2_core/debug_data_11" BEL
        "nf2_core/debug_data_10" BEL "nf2_core/debug_data_9" BEL
        "nf2_core/debug_data_8" BEL "nf2_core/debug_data_7" BEL
        "nf2_core/debug_data_6" BEL "nf2_core/debug_data_5" BEL
        "nf2_core/debug_data_4" BEL "nf2_core/debug_data_3" BEL
        "nf2_core/debug_data_2" BEL "nf2_core/debug_data_1" BEL
        "nf2_core/debug_data_0" BEL "nf2_core/tmp_debug_28" BEL
        "nf2_core/tmp_debug_27" BEL "nf2_core/tmp_debug_26" BEL
        "nf2_core/tmp_debug_25" BEL "nf2_core/tmp_debug_24" BEL
        "nf2_core/tmp_debug_23" BEL "nf2_core/tmp_debug_22" BEL
        "nf2_core/tmp_debug_21" BEL "nf2_core/tmp_debug_20" BEL
        "nf2_core/tmp_debug_19" BEL "nf2_core/tmp_debug_18" BEL
        "nf2_core/tmp_debug_17" BEL "nf2_core/tmp_debug_16" BEL
        "nf2_core/tmp_debug_15" BEL "nf2_core/tmp_debug_14" BEL
        "nf2_core/tmp_debug_13" BEL "nf2_core/tmp_debug_12" BEL
        "nf2_core/tmp_debug_11" BEL "nf2_core/tmp_debug_10" BEL
        "nf2_core/tmp_debug_9" BEL "nf2_core/tmp_debug_8" BEL
        "nf2_core/tmp_debug_7" BEL "nf2_core/tmp_debug_6" BEL
        "nf2_core/tmp_debug_5" BEL "nf2_core/tmp_debug_4" BEL
        "nf2_core/tmp_debug_3" BEL "nf2_core/tmp_debug_2" BEL
        "nf2_core/tmp_debug_1" BEL "nf2_core/tmp_debug_0" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_we_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_2" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_4" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_5" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_6" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_7" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_8" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_9" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_10" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_11" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_12" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_13" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_14" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_15" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_16" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_17" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_18" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_19" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_20" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_21" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_22" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_23" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_24" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_25" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_26" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_27" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_28" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_29" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_30" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_31" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_32" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_33" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_34" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_35" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_36" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_37" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_38" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_39" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_40" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_41" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_42" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_43" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_44" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_45" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_46" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_47" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_48" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_49" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_50" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_51" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_52" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_53" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_54" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_55" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_56" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_57" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_58" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_59" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_60" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_61" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_62" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_63" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_64" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_65" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_66" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_67" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_68" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_69" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_70" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_71" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_72" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_tri_en_73" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_18_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_17_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_16_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_15_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_14_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_13_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_12_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_11_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_10_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_9_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_8_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_7_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_6_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_5_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_4_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_3_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_2_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_1_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_addr_0_1" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_rd_1_ack_del_3/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack_del_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_rd_0_ack_del_3/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del_3" BEL
        "nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_is_read_2/SRL16E"
        BEL "nf2_core/sram64.sram_arbiter/cnet_sram_sm/is_read_2" BEL
        "nf2_core/user_data_path/arm_datapath/NPU_RegisterFile/Mram_register1/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/NPU_RegisterFile/Mram_register1/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/NPU_RegisterFile/Mram_register2/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/NPU_RegisterFile/Mram_register2/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/NPU_RegisterFile/Mram_register_ren1/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/NPU_RegisterFile/Mram_register_ren1/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/NPU_RegisterFile/Mram_register_ren2/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/NPU_RegisterFile/Mram_register_ren2/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register1/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register1/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register2/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register2/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register3/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register3/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register4/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register4/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register5/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register5/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register6/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register6/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register7/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register7/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register8/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register8/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register9/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register9/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register10/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register10/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register11/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register11/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register12/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register12/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register13/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register13/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register14/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register14/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register15/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register15/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register16/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register16/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register17/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register17/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register18/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register18/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register19/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register19/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register20/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register20/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register21/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register21/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register22/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register22/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register23/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register23/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register24/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register24/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register25/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register25/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register26/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register26/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register27/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register27/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register28/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register28/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register29/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register29/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register30/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register30/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register31/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register31/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register32/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register32/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register33/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register33/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register34/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register34/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register35/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register35/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register36/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register36/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register37/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register37/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register38/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register38/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register39/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register39/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register40/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register40/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register41/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register41/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register42/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register42/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register43/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register43/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register44/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register44/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register45/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register45/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register46/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register46/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register47/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register47/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register48/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register48/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register49/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register49/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register50/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register50/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register51/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register51/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register52/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register52/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register53/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register53/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register54/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register54/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register55/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register55/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register56/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register56/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register57/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register57/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register58/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register58/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register59/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register59/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register60/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register60/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register61/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register61/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register62/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register62/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register63/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register63/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register64/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register64/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren1/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren1/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren2/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren2/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren3/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren3/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren4/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren4/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren5/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren5/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren6/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren6/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren7/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren7/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren8/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren8/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren9/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren9/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren10/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren10/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren11/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren11/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren12/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren12/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren13/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren13/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren14/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren14/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren15/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren15/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren16/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren16/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren17/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren17/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren18/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren18/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren19/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren19/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren20/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren20/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren21/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren21/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren22/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren22/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren23/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren23/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren24/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren24/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren25/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren25/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren26/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren26/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren27/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren27/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren28/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren28/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren29/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren29/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren30/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren30/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren31/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren31/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren32/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren32/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren33/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren33/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren34/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren34/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren35/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren35/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren36/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren36/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren37/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren37/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren38/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren38/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren39/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren39/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren40/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren40/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren41/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren41/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren42/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren42/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren43/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren43/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren44/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren44/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren45/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren45/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren46/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren46/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren47/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren47/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren48/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren48/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren49/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren49/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren50/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren50/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren51/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren51/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren52/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren52/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren53/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren53/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren54/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren54/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren55/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren55/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren56/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren56/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren57/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren57/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren58/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren58/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren59/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren59/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren60/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren60/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren61/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren61/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren62/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren62/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren63/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren63/DP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren64/SP"
        BEL
        "nf2_core/user_data_path/arm_datapath/RegisterFile/Mram_register_ren64/DP"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem1/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem1/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem1/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem1/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem1/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem1/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem1/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem1/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem2/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem2/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem2/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem2/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem2/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem2/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem2/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem2/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem3/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem3/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem3/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem3/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem3/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem3/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem3/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem3/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem6/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem6/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem6/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem6/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem6/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem6/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem6/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem6/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem4/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem4/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem4/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem4/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem4/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem4/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem4/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem4/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem5/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem5/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem5/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem5/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem5/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem5/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem5/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem5/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem9/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem9/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem9/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem9/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem9/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem9/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem9/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem9/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem7/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem7/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem7/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem7/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem7/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem7/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem7/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem7/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem8/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem8/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem8/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem8/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem8/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem8/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem8/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem8/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem12/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem12/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem12/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem12/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem12/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem12/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem12/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem12/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem10/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem10/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem10/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem10/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem10/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem10/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem10/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem10/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem11/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem11/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem11/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem11/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem11/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem11/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem11/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem11/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem15/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem15/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem15/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem15/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem15/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem15/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem15/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem15/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem13/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem13/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem13/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem13/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem13/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem13/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem13/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem13/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem14/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem14/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem14/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem14/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem14/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem14/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem14/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem14/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem18/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem18/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem18/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem18/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem18/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem18/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem18/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem18/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem16/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem16/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem16/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem16/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem16/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem16/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem16/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem16/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem17/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem17/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem17/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem17/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem17/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem17/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem17/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem17/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem21/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem21/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem21/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem21/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem21/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem21/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem21/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem21/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem19/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem19/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem19/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem19/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem19/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem19/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem19/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem19/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem20/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem20/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem20/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem20/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem20/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem20/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem20/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem20/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem24/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem24/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem24/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem24/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem24/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem24/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem24/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem24/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem22/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem22/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem22/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem22/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem22/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem22/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem22/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem22/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem23/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem23/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem23/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem23/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem23/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem23/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem23/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem23/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem25/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem25/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem25/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem25/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem25/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem25/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem25/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem25/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem26/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem26/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem26/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem26/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem26/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem26/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem26/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem26/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem27/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem27/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem27/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem27/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem27/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem27/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem27/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem27/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem28/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem28/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem28/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem28/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem28/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem28/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem28/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem28/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem31/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem31/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem31/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem31/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem31/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem31/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem31/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem31/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem29/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem29/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem29/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem29/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem29/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem29/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem29/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem29/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem30/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem30/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem30/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem30/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem30/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem30/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem30/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem30/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem34/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem34/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem34/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem34/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem34/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem34/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem34/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem34/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem32/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem32/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem32/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem32/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem32/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem32/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem32/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem32/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem33/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem33/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem33/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem33/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem33/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem33/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem33/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem33/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem37/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem37/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem37/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem37/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem37/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem37/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem37/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem37/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem35/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem35/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem35/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem35/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem35/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem35/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem35/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem35/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem36/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem36/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem36/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem36/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem36/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem36/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem36/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem36/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem40/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem40/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem40/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem40/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem40/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem40/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem40/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem40/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem38/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem38/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem38/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem38/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem38/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem38/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem38/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem38/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem39/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem39/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem39/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem39/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem39/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem39/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem39/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem39/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem43/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem43/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem43/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem43/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem43/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem43/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem43/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem43/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem41/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem41/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem41/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem41/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem41/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem41/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem41/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem41/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem42/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem42/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem42/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem42/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem42/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem42/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem42/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem42/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem46/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem46/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem46/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem46/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem46/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem46/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem46/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem46/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem44/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem44/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem44/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem44/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem44/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem44/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem44/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem44/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem45/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem45/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem45/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem45/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem45/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem45/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem45/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem45/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem49/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem49/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem49/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem49/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem49/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem49/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem49/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem49/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem47/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem47/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem47/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem47/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem47/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem47/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem47/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem47/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem48/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem48/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem48/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem48/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem48/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem48/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem48/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem48/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem50/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem50/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem50/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem50/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem50/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem50/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem50/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem50/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem51/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem51/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem51/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem51/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem51/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem51/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem51/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem51/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem52/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem52/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem52/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem52/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem52/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem52/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem52/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem52/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem53/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem53/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem53/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem53/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem53/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem53/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem53/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem53/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem56/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem56/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem56/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem56/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem56/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem56/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem56/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem56/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem54/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem54/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem54/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem54/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem54/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem54/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem54/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem54/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem55/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem55/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem55/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem55/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem55/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem55/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem55/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem55/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem59/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem59/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem59/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem59/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem59/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem59/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem59/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem59/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem57/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem57/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem57/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem57/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem57/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem57/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem57/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem57/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem58/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem58/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem58/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem58/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem58/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem58/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem58/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem58/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem62/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem62/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem62/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem62/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem62/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem62/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem62/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem62/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem60/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem60/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem60/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem60/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem60/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem60/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem60/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem60/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem61/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem61/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem61/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem61/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem61/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem61/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem61/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem61/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem65/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem65/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem65/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem65/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem65/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem65/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem65/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem65/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem63/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem63/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem63/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem63/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem63/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem63/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem63/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem63/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem64/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem64/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem64/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem64/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem64/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem64/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem64/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem64/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem68/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem68/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem68/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem68/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem68/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem68/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem68/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem68/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem66/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem66/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem66/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem66/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem66/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem66/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem66/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem66/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem67/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem67/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem67/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem67/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem67/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem67/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem67/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem67/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem71/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem71/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem71/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem71/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem71/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem71/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem71/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem71/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem69/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem69/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem69/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem69/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem69/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem69/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem69/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem69/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem70/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem70/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem70/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem70/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem70/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem70/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem70/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem70/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem74/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem74/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem74/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem74/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem74/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem74/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem74/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem74/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem72/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem72/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem72/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem72/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem72/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem72/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem72/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem72/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem73/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem73/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem73/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem73/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem73/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem73/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem73/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem73/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem75/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem75/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem75/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem75/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem75/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem75/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem75/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem75/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem76/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem76/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem76/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem76/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem76/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem76/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem76/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem76/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem77/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem77/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem77/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem77/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem77/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem77/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem77/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem77/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem78/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem78/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem78/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem78/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem78/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem78/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem78/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem78/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem81/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem81/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem81/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem81/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem81/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem81/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem81/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem81/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem79/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem79/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem79/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem79/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem79/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem79/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem79/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem79/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem80/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem80/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem80/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem80/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem80/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem80/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem80/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem80/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem84/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem84/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem84/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem84/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem84/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem84/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem84/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem84/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem82/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem82/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem82/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem82/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem82/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem82/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem82/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem82/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem83/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem83/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem83/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem83/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem83/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem83/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem83/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem83/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem87/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem87/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem87/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem87/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem87/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem87/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem87/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem87/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem85/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem85/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem85/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem85/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem85/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem85/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem85/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem85/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem86/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem86/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem86/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem86/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem86/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem86/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem86/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem86/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem90/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem90/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem90/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem90/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem90/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem90/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem90/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem90/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem88/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem88/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem88/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem88/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem88/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem88/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem88/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem88/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem89/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem89/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem89/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem89/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem89/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem89/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem89/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem89/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem93/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem93/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem93/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem93/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem93/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem93/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem93/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem93/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem91/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem91/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem91/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem91/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem91/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem91/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem91/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem91/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem92/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem92/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem92/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem92/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem92/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem92/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem92/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem92/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem96/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem96/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem96/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem96/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem96/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem96/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem96/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem96/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem94/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem94/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem94/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem94/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem94/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem94/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem94/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem94/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem95/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem95/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem95/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem95/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem95/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem95/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem95/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem95/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem99/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem99/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem99/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem99/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem99/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem99/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem99/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem99/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem97/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem97/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem97/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem97/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem97/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem97/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem97/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem97/F.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem98/F.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem98/G.S0"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem98/F.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem98/G.S1"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem98/G.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem98/F.S2"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem98/G.S3"
        BEL "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem98/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem100/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem100/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem100/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem100/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem100/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem100/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem100/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem100/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem101/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem101/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem101/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem101/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem101/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem101/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem101/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem101/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem102/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem102/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem102/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem102/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem102/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem102/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem102/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem102/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem103/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem103/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem103/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem103/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem103/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem103/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem103/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem103/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem106/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem106/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem106/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem106/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem106/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem106/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem106/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem106/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem104/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem104/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem104/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem104/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem104/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem104/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem104/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem104/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem105/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem105/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem105/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem105/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem105/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem105/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem105/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem105/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem109/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem109/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem109/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem109/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem109/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem109/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem109/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem109/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem107/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem107/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem107/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem107/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem107/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem107/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem107/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem107/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem108/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem108/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem108/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem108/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem108/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem108/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem108/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem108/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem112/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem112/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem112/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem112/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem112/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem112/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem112/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem112/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem110/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem110/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem110/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem110/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem110/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem110/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem110/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem110/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem111/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem111/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem111/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem111/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem111/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem111/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem111/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem111/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem115/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem115/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem115/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem115/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem115/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem115/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem115/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem115/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem113/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem113/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem113/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem113/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem113/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem113/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem113/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem113/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem114/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem114/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem114/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem114/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem114/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem114/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem114/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem114/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem118/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem118/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem118/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem118/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem118/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem118/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem118/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem118/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem116/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem116/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem116/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem116/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem116/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem116/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem116/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem116/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem117/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem117/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem117/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem117/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem117/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem117/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem117/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem117/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem121/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem121/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem121/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem121/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem121/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem121/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem121/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem121/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem119/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem119/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem119/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem119/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem119/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem119/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem119/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem119/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem120/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem120/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem120/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem120/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem120/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem120/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem120/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem120/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem124/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem124/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem124/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem124/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem124/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem124/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem124/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem124/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem122/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem122/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem122/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem122/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem122/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem122/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem122/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem122/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem123/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem123/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem123/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem123/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem123/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem123/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem123/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem123/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem125/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem125/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem125/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem125/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem125/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem125/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem125/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem125/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem126/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem126/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem126/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem126/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem126/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem126/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem126/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem126/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem127/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem127/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem127/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem127/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem127/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem127/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem127/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem127/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem128/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem128/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem128/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem128/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem128/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem128/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem128/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem128/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem131/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem131/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem131/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem131/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem131/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem131/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem131/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem131/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem129/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem129/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem129/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem129/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem129/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem129/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem129/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem129/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem130/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem130/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem130/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem130/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem130/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem130/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem130/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem130/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem134/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem134/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem134/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem134/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem134/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem134/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem134/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem134/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem132/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem132/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem132/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem132/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem132/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem132/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem132/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem132/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem133/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem133/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem133/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem133/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem133/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem133/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem133/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem133/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem137/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem137/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem137/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem137/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem137/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem137/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem137/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem137/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem135/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem135/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem135/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem135/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem135/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem135/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem135/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem135/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem136/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem136/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem136/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem136/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem136/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem136/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem136/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem136/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem140/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem140/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem140/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem140/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem140/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem140/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem140/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem140/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem138/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem138/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem138/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem138/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem138/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem138/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem138/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem138/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem139/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem139/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem139/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem139/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem139/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem139/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem139/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem139/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem143/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem143/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem143/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem143/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem143/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem143/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem143/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem143/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem141/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem141/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem141/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem141/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem141/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem141/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem141/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem141/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem142/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem142/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem142/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem142/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem142/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem142/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem142/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem142/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem146/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem146/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem146/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem146/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem146/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem146/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem146/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem146/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem144/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem144/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem144/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem144/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem144/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem144/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem144/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem144/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem145/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem145/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem145/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem145/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem145/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem145/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem145/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem145/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem149/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem149/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem149/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem149/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem149/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem149/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem149/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem149/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem147/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem147/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem147/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem147/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem147/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem147/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem147/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem147/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem148/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem148/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem148/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem148/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem148/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem148/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem148/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem148/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem150/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem150/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem150/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem150/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem150/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem150/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem150/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem150/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem151/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem151/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem151/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem151/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem151/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem151/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem151/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem151/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem152/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem152/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem152/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem152/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem152/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem152/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem152/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem152/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem153/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem153/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem153/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem153/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem153/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem153/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem153/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem153/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem156/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem156/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem156/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem156/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem156/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem156/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem156/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem156/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem154/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem154/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem154/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem154/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem154/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem154/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem154/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem154/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem155/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem155/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem155/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem155/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem155/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem155/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem155/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem155/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem159/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem159/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem159/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem159/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem159/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem159/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem159/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem159/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem157/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem157/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem157/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem157/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem157/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem157/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem157/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem157/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem158/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem158/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem158/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem158/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem158/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem158/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem158/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem158/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem162/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem162/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem162/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem162/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem162/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem162/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem162/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem162/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem160/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem160/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem160/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem160/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem160/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem160/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem160/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem160/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem161/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem161/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem161/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem161/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem161/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem161/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem161/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem161/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem165/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem165/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem165/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem165/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem165/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem165/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem165/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem165/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem163/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem163/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem163/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem163/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem163/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem163/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem163/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem163/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem164/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem164/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem164/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem164/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem164/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem164/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem164/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem164/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem168/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem168/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem168/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem168/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem168/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem168/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem168/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem168/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem166/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem166/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem166/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem166/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem166/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem166/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem166/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem166/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem167/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem167/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem167/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem167/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem167/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem167/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem167/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem167/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem171/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem171/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem171/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem171/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem171/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem171/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem171/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem171/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem169/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem169/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem169/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem169/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem169/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem169/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem169/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem169/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem170/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem170/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem170/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem170/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem170/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem170/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem170/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem170/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem174/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem174/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem174/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem174/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem174/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem174/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem174/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem174/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem172/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem172/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem172/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem172/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem172/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem172/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem172/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem172/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem173/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem173/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem173/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem173/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem173/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem173/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem173/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem173/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem177/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem177/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem177/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem177/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem177/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem177/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem177/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem177/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem175/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem175/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem175/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem175/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem175/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem175/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem175/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem175/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem176/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem176/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem176/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem176/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem176/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem176/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem176/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem176/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem180/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem180/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem180/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem180/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem180/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem180/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem180/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem180/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem178/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem178/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem178/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem178/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem178/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem178/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem178/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem178/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem179/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem179/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem179/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem179/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem179/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem179/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem179/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem179/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem183/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem183/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem183/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem183/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem183/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem183/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem183/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem183/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem181/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem181/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem181/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem181/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem181/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem181/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem181/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem181/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem182/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem182/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem182/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem182/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem182/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem182/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem182/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem182/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem186/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem186/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem186/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem186/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem186/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem186/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem186/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem186/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem184/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem184/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem184/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem184/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem184/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem184/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem184/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem184/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem185/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem185/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem185/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem185/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem185/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem185/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem185/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem185/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem189/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem189/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem189/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem189/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem189/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem189/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem189/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem189/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem187/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem187/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem187/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem187/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem187/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem187/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem187/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem187/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem188/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem188/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem188/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem188/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem188/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem188/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem188/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem188/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem192/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem192/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem192/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem192/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem192/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem192/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem192/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem192/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem190/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem190/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem190/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem190/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem190/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem190/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem190/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem190/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem191/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem191/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem191/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem191/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem191/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem191/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem191/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem191/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem195/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem195/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem195/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem195/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem195/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem195/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem195/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem195/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem193/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem193/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem193/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem193/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem193/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem193/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem193/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem193/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem194/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem194/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem194/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem194/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem194/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem194/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem194/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem194/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem198/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem198/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem198/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem198/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem198/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem198/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem198/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem198/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem196/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem196/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem196/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem196/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem196/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem196/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem196/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem196/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem197/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem197/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem197/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem197/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem197/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem197/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem197/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem197/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem199/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem199/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem199/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem199/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem199/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem199/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem199/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem199/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem200/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem200/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem200/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem200/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem200/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem200/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem200/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem200/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem201/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem201/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem201/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem201/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem201/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem201/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem201/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem201/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem202/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem202/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem202/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem202/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem202/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem202/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem202/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem202/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem205/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem205/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem205/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem205/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem205/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem205/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem205/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem205/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem203/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem203/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem203/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem203/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem203/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem203/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem203/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem203/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem204/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem204/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem204/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem204/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem204/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem204/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem204/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem204/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem208/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem208/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem208/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem208/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem208/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem208/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem208/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem208/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem206/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem206/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem206/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem206/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem206/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem206/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem206/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem206/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem207/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem207/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem207/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem207/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem207/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem207/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem207/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem207/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem211/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem211/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem211/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem211/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem211/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem211/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem211/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem211/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem209/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem209/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem209/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem209/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem209/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem209/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem209/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem209/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem210/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem210/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem210/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem210/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem210/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem210/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem210/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem210/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem214/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem214/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem214/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem214/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem214/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem214/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem214/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem214/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem212/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem212/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem212/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem212/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem212/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem212/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem212/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem212/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem213/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem213/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem213/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem213/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem213/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem213/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem213/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem213/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem217/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem217/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem217/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem217/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem217/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem217/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem217/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem217/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem215/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem215/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem215/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem215/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem215/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem215/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem215/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem215/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem216/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem216/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem216/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem216/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem216/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem216/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem216/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem216/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem220/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem220/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem220/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem220/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem220/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem220/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem220/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem220/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem218/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem218/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem218/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem218/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem218/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem218/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem218/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem218/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem219/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem219/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem219/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem219/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem219/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem219/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem219/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem219/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem223/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem223/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem223/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem223/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem223/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem223/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem223/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem223/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem221/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem221/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem221/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem221/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem221/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem221/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem221/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem221/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem222/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem222/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem222/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem222/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem222/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem222/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem222/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem222/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem224/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem224/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem224/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem224/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem224/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem224/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem224/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem224/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem225/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem225/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem225/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem225/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem225/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem225/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem225/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem225/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem226/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem226/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem226/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem226/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem226/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem226/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem226/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem226/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem227/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem227/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem227/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem227/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem227/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem227/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem227/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem227/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem230/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem230/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem230/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem230/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem230/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem230/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem230/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem230/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem228/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem228/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem228/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem228/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem228/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem228/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem228/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem228/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem229/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem229/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem229/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem229/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem229/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem229/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem229/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem229/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem233/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem233/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem233/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem233/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem233/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem233/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem233/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem233/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem231/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem231/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem231/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem231/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem231/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem231/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem231/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem231/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem232/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem232/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem232/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem232/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem232/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem232/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem232/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem232/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem236/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem236/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem236/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem236/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem236/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem236/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem236/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem236/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem234/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem234/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem234/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem234/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem234/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem234/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem234/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem234/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem235/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem235/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem235/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem235/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem235/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem235/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem235/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem235/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem239/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem239/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem239/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem239/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem239/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem239/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem239/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem239/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem237/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem237/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem237/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem237/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem237/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem237/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem237/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem237/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem238/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem238/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem238/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem238/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem238/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem238/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem238/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem238/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem242/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem242/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem242/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem242/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem242/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem242/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem242/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem242/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem240/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem240/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem240/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem240/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem240/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem240/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem240/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem240/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem241/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem241/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem241/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem241/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem241/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem241/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem241/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem241/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem245/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem245/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem245/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem245/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem245/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem245/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem245/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem245/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem243/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem243/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem243/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem243/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem243/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem243/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem243/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem243/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem244/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem244/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem244/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem244/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem244/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem244/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem244/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem244/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem248/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem248/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem248/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem248/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem248/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem248/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem248/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem248/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem246/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem246/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem246/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem246/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem246/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem246/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem246/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem246/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem247/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem247/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem247/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem247/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem247/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem247/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem247/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem247/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem249/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem249/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem249/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem249/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem249/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem249/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem249/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem249/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem250/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem250/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem250/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem250/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem250/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem250/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem250/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem250/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem251/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem251/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem251/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem251/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem251/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem251/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem251/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem251/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem252/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem252/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem252/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem252/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem252/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem252/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem252/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem252/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem255/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem255/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem255/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem255/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem255/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem255/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem255/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem255/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem253/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem253/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem253/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem253/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem253/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem253/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem253/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem253/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem254/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem254/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem254/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem254/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem254/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem254/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem254/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem254/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem258/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem258/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem258/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem258/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem258/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem258/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem258/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem258/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem256/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem256/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem256/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem256/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem256/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem256/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem256/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem256/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem257/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem257/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem257/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem257/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem257/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem257/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem257/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem257/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem261/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem261/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem261/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem261/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem261/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem261/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem261/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem261/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem259/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem259/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem259/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem259/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem259/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem259/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem259/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem259/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem260/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem260/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem260/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem260/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem260/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem260/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem260/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem260/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem264/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem264/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem264/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem264/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem264/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem264/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem264/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem264/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem262/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem262/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem262/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem262/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem262/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem262/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem262/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem262/F.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem263/F.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem263/G.S0"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem263/F.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem263/G.S1"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem263/G.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem263/F.S2"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem263/G.S3"
        BEL
        "nf2_core/user_data_path/arm_datapath/DATA_MEMORY/Mram_mem263/F.S3"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/F"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/G"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/F"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/G"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/F"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/G"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/G"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/F"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mram_queue9/SP"
        BEL "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file1" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file10" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file11" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file12" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file13" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file14" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file15" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file16" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file17" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file18" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file19" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file2" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file20" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file21" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file22" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file23" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file24" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file25" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file26" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file27" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file28" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file29" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file3" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file30" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file31" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file32" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file4" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file5" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file6" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file7" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file8" BEL
        "nf2_core/nf2_dma/nf2_dma_regs/Mram_reg_file9" BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem1/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem1/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem10/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem10/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem11/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem11/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem12/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem12/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem13/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem13/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem14/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem14/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem15/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem15/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem16/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem16/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem17/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem17/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem18/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem18/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem19/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem19/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem2/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem2/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem20/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem20/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem21/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem21/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem22/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem22/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem23/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem23/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem24/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem24/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem25/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem25/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem26/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem26/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem27/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem27/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem28/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem28/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem29/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem29/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem3/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem3/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem30/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem30/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem31/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem31/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem32/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem32/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem4/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem4/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem5/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem5/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem6/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem6/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem7/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem7/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem8/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem8/SP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem9/DP"
        BEL
        "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue23/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue23/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue24/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue24/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue25/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue25/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue26/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue26/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue27/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue27/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue28/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue28/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue29/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue29/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue30/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue30/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue31/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue31/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue32/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue32/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue33/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue33/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue34/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue34/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue35/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue35/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue36/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue36/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue37/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue37/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue38/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue38/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue39/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue39/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue40/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue40/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue41/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue41/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue42/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue42/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue43/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue43/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue44/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue44/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue45/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue45/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue46/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue46/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue47/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue47/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue48/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue48/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue49/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue49/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue50/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue50/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue51/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue51/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue52/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue52/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue53/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue53/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue54/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue54/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue55/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue55/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue56/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue56/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue57/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue57/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue58/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue58/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue59/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue59/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue60/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue60/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue61/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue61/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue62/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue62/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue63/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue63/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue64/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue64/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue65/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue65/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue66/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue66/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue67/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue67/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue68/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue68/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue69/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue69/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue70/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue70/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue71/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue71/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue72/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue72/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue9/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue1/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue1/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue10/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue10/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue11/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue11/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue12/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue12/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue13/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue13/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue14/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue14/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue15/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue15/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue16/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue16/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue17/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue17/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue18/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue18/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue19/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue19/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue2/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue2/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue20/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue20/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue21/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue21/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue22/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue22/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue3/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue3/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue4/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue4/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue5/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue5/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue6/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue6/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue7/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue7/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue8/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue8/SP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue9/DP"
        BEL
        "nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_queue9/SP";
TIMEGRP CPCI_ADDR = BEL "cpci_addr(0)" BEL "cpci_addr(1)" BEL "cpci_addr(10)"
        BEL "cpci_addr(11)" BEL "cpci_addr(12)" BEL "cpci_addr(13)" BEL
        "cpci_addr(14)" BEL "cpci_addr(15)" BEL "cpci_addr(16)" BEL
        "cpci_addr(17)" BEL "cpci_addr(18)" BEL "cpci_addr(19)" BEL
        "cpci_addr(2)" BEL "cpci_addr(20)" BEL "cpci_addr(21)" BEL
        "cpci_addr(22)" BEL "cpci_addr(23)" BEL "cpci_addr(24)" BEL
        "cpci_addr(25)" BEL "cpci_addr(26)" BEL "cpci_addr(3)" BEL
        "cpci_addr(4)" BEL "cpci_addr(5)" BEL "cpci_addr(6)" BEL
        "cpci_addr(7)" BEL "cpci_addr(8)" BEL "cpci_addr(9)";
TIMEGRP CPCI_DATA = BEL "cpci_data(0)" BEL "cpci_data(1)" BEL "cpci_data(10)"
        BEL "cpci_data(11)" BEL "cpci_data(12)" BEL "cpci_data(13)" BEL
        "cpci_data(14)" BEL "cpci_data(15)" BEL "cpci_data(16)" BEL
        "cpci_data(17)" BEL "cpci_data(18)" BEL "cpci_data(19)" BEL
        "cpci_data(2)" BEL "cpci_data(20)" BEL "cpci_data(21)" BEL
        "cpci_data(22)" BEL "cpci_data(23)" BEL "cpci_data(24)" BEL
        "cpci_data(25)" BEL "cpci_data(26)" BEL "cpci_data(27)" BEL
        "cpci_data(28)" BEL "cpci_data(29)" BEL "cpci_data(3)" BEL
        "cpci_data(30)" BEL "cpci_data(31)" BEL "cpci_data(4)" BEL
        "cpci_data(5)" BEL "cpci_data(6)" BEL "cpci_data(7)" BEL
        "cpci_data(8)" BEL "cpci_data(9)";
TIMEGRP CPCI_WR_DATA = BEL "cpci_data(0)" BEL "cpci_data(1)" BEL
        "cpci_data(10)" BEL "cpci_data(11)" BEL "cpci_data(12)" BEL
        "cpci_data(13)" BEL "cpci_data(14)" BEL "cpci_data(15)" BEL
        "cpci_data(16)" BEL "cpci_data(17)" BEL "cpci_data(18)" BEL
        "cpci_data(19)" BEL "cpci_data(2)" BEL "cpci_data(20)" BEL
        "cpci_data(21)" BEL "cpci_data(22)" BEL "cpci_data(23)" BEL
        "cpci_data(24)" BEL "cpci_data(25)" BEL "cpci_data(26)" BEL
        "cpci_data(27)" BEL "cpci_data(28)" BEL "cpci_data(29)" BEL
        "cpci_data(3)" BEL "cpci_data(30)" BEL "cpci_data(31)" BEL
        "cpci_data(4)" BEL "cpci_data(5)" BEL "cpci_data(6)" BEL
        "cpci_data(7)" BEL "cpci_data(8)" BEL "cpci_data(9)";
TIMEGRP CPCI_RDY = BEL "cpci_rd_rdy" BEL "cpci_wr_rdy";
TIMEGRP CPCI_REQ = BEL "cpci_rd_wr_L" BEL "cpci_req";
TIMEGRP CPCI_DMA_INOUT = BEL "dma_data(0)" BEL "dma_data(1)" BEL
        "dma_data(10)" BEL "dma_data(11)" BEL "dma_data(12)" BEL
        "dma_data(13)" BEL "dma_data(14)" BEL "dma_data(15)" BEL
        "dma_data(16)" BEL "dma_data(17)" BEL "dma_data(18)" BEL
        "dma_data(19)" BEL "dma_data(2)" BEL "dma_data(20)" BEL "dma_data(21)"
        BEL "dma_data(22)" BEL "dma_data(23)" BEL "dma_data(24)" BEL
        "dma_data(25)" BEL "dma_data(26)" BEL "dma_data(27)" BEL
        "dma_data(28)" BEL "dma_data(29)" BEL "dma_data(3)" BEL "dma_data(30)"
        BEL "dma_data(31)" BEL "dma_data(4)" BEL "dma_data(5)" BEL
        "dma_data(6)" BEL "dma_data(7)" BEL "dma_data(8)" BEL "dma_data(9)";
TIMEGRP CPCI_DMA_OUT = BEL "dma_op_code_ack(0)" BEL "dma_op_code_ack(1)" BEL
        "dma_q_nearly_full_n2c" BEL "dma_vld_n2c";
TIMEGRP CPCI_DMA_IN = BEL "dma_op_code_req(0)" BEL "dma_op_code_req(1)" BEL
        "dma_op_queue_id(0)" BEL "dma_op_queue_id(1)" BEL "dma_op_queue_id(2)"
        BEL "dma_op_queue_id(3)" BEL "dma_q_nearly_full_c2n" BEL
        "dma_vld_c2n";
TIMEGRP SRAM1_OUT = BEL "sram1_addr(0)" BEL "sram1_addr(1)" BEL
        "sram1_addr(10)" BEL "sram1_addr(11)" BEL "sram1_addr(12)" BEL
        "sram1_addr(13)" BEL "sram1_addr(14)" BEL "sram1_addr(15)" BEL
        "sram1_addr(16)" BEL "sram1_addr(17)" BEL "sram1_addr(18)" BEL
        "sram1_addr(19)" BEL "sram1_addr(2)" BEL "sram1_addr(3)" BEL
        "sram1_addr(4)" BEL "sram1_addr(5)" BEL "sram1_addr(6)" BEL
        "sram1_addr(7)" BEL "sram1_addr(8)" BEL "sram1_addr(9)" BEL
        "sram1_bw(0)" BEL "sram1_bw(1)" BEL "sram1_bw(2)" BEL "sram1_bw(3)"
        BEL "sram1_we";
TIMEGRP SRAM1_DATA = BEL "sram1_data(0)" BEL "sram1_data(1)" BEL
        "sram1_data(10)" BEL "sram1_data(11)" BEL "sram1_data(12)" BEL
        "sram1_data(13)" BEL "sram1_data(14)" BEL "sram1_data(15)" BEL
        "sram1_data(16)" BEL "sram1_data(17)" BEL "sram1_data(18)" BEL
        "sram1_data(19)" BEL "sram1_data(2)" BEL "sram1_data(20)" BEL
        "sram1_data(21)" BEL "sram1_data(22)" BEL "sram1_data(23)" BEL
        "sram1_data(24)" BEL "sram1_data(25)" BEL "sram1_data(26)" BEL
        "sram1_data(27)" BEL "sram1_data(28)" BEL "sram1_data(29)" BEL
        "sram1_data(3)" BEL "sram1_data(30)" BEL "sram1_data(31)" BEL
        "sram1_data(32)" BEL "sram1_data(33)" BEL "sram1_data(34)" BEL
        "sram1_data(35)" BEL "sram1_data(4)" BEL "sram1_data(5)" BEL
        "sram1_data(6)" BEL "sram1_data(7)" BEL "sram1_data(8)" BEL
        "sram1_data(9)";
TIMEGRP SRAM2_OUT = BEL "sram2_addr(0)" BEL "sram2_addr(1)" BEL
        "sram2_addr(10)" BEL "sram2_addr(11)" BEL "sram2_addr(12)" BEL
        "sram2_addr(13)" BEL "sram2_addr(14)" BEL "sram2_addr(15)" BEL
        "sram2_addr(16)" BEL "sram2_addr(17)" BEL "sram2_addr(18)" BEL
        "sram2_addr(19)" BEL "sram2_addr(2)" BEL "sram2_addr(3)" BEL
        "sram2_addr(4)" BEL "sram2_addr(5)" BEL "sram2_addr(6)" BEL
        "sram2_addr(7)" BEL "sram2_addr(8)" BEL "sram2_addr(9)" BEL
        "sram2_bw(0)" BEL "sram2_bw(1)" BEL "sram2_bw(2)" BEL "sram2_bw(3)"
        BEL "sram2_we";
TIMEGRP SRAM2_DATA = BEL "sram2_data(0)" BEL "sram2_data(1)" BEL
        "sram2_data(10)" BEL "sram2_data(11)" BEL "sram2_data(12)" BEL
        "sram2_data(13)" BEL "sram2_data(14)" BEL "sram2_data(15)" BEL
        "sram2_data(16)" BEL "sram2_data(17)" BEL "sram2_data(18)" BEL
        "sram2_data(19)" BEL "sram2_data(2)" BEL "sram2_data(20)" BEL
        "sram2_data(21)" BEL "sram2_data(22)" BEL "sram2_data(23)" BEL
        "sram2_data(24)" BEL "sram2_data(25)" BEL "sram2_data(26)" BEL
        "sram2_data(27)" BEL "sram2_data(28)" BEL "sram2_data(29)" BEL
        "sram2_data(3)" BEL "sram2_data(30)" BEL "sram2_data(31)" BEL
        "sram2_data(32)" BEL "sram2_data(33)" BEL "sram2_data(34)" BEL
        "sram2_data(35)" BEL "sram2_data(4)" BEL "sram2_data(5)" BEL
        "sram2_data(6)" BEL "sram2_data(7)" BEL "sram2_data(8)" BEL
        "sram2_data(9)";
TIMEGRP rx_clock = TIMEGRP "clk_rx";
TIMEGRP tx_clock_gmii = TIMEGRP "clk_tx_gmii";
NET "rgmii_0_rxc_ibuf" MAXDELAY = 2.5 ns;
NET "rgmii_1_rxc_ibuf" MAXDELAY = 2.5 ns;
NET "rgmii_2_rxc_ibuf" MAXDELAY = 2.5 ns;
NET "rgmii_3_rxc_ibuf" MAXDELAY = 2.5 ns;
TS_rgmii_falling_to_rising = MAXDELAY FROM TIMEGRP "rgmii_falling" TO TIMEGRP
        "rgmii_rising" 3.2 ns;
TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 ns HIGH 50%;
TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock_gmii" 8 ns HIGH 50%;
TS_cpci_clk = PERIOD TIMEGRP "cpci_clk" 16 ns HIGH 50%;
TS_core_clk_int = PERIOD TIMEGRP "core_clk_int" 11.5 ns HIGH 50%;
TIMEGRP "CPCI_ADDR" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";
TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AFTER COMP "cpci_clk";
TIMEGRP "CPCI_WR_DATA" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";
TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";
TIMEGRP "CPCI_REQ" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";
TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";
TIMEGRP "CPCI_DMA_IN" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";
TIMEGRP "CPCI_DMA_INOUT" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";
TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 ns AFTER COMP "cpci_clk";
TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";
TIMEGRP "SRAM1_DATA" OFFSET = IN 4 ns BEFORE COMP "core_clk";
TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AFTER COMP "core_clk";
TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";
TIMEGRP "SRAM2_DATA" OFFSET = IN 4 ns BEFORE COMP "core_clk";
TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AFTER COMP "core_clk";
SCHEMATIC END;

