# Icarus Verilog:
*.vvp
*.vcd
# testing
*.ivt.v
test_range/
## IVtest/

# MISC:
*.pdf
*.zip
*.png
*.PNG

#ModelSim Mess
work/
*.v.bak
