# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: "http://devicetree.org/schemas/phy/qcom,usb-hs-28nm.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: Qualcomm Synopsys 28nm Femto High-Speed PHY

maintainers:
  - Bryan O'Donoghue <bryan.odonoghue@linaro.org>

description: |
  Qualcomm 28nm Synopsys USB LS/FS/HS USH PHY

properties:
  compatible:
    enum:
      - qcom,qcs404-usb-hsphy

  reg:
    maxItems: 1
    description: USB PHY base address and length of the register map.

  "#phy-cells":
    const: 0
    description: Should be 0. See phy/phy-bindings.txt for details.

  clocks:
    items:
      - description: Rescource Power Management clock
      - descirption: PHY AHB clock
      - description: Retention clock

  clock-names:
    items:
      - const: ref
      - const: phy
      - const: sleep

  resets:
    items:
      - description: PHY core reset
      - description: POR reset

  reset-names:
    items:
      - description: phy
      - description: por

  vdd-supply:
    maxItems: 1
    description: phandle to the regulator VDD supply node.

  vdda1p8-supply:
    maxItems: 1
    description: phandle to the regulator 1.8V supply node.

  vdda3p3-supply:
    maxItems: 1
    description: phandle to the regulator 3.3V supply node.

Example:

	phy@7a000 {
		compatible = "qcom,qcs404-usb-hsphy";
		reg = <0x7a000 0x200>;
		#phy-cells = <0>;
		clocks = <&rpmcc RPM_SMD_LN_BB_CLK>,
			 <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>,
			 <&gcc GCC_USB2A_PHY_SLEEP_CLK>;
		clock-names = "ref", "phy", "sleep";
		resets = <&gcc GCC_USB_HS_PHY_CFG_AHB_BCR>,
			 <&gcc GCC_USB2A_PHY_BCR>;
		reset-names = "phy", "por";
		vdd-supply = <&vreg_l4_1p2>;
		vdda1p8-supply = <&vreg_l5_1p8>;
		vdda3p3-supply = <&vreg_l12_3p3>;
	};
