// Seed: 1504475302
module module_0 (
    output wire id_0,
    input supply1 id_1
    , id_7, id_8,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5
);
  wire id_9;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1
);
  assign id_0 = 1;
  module_0(
      id_0, id_1, id_1, id_1, id_1, id_0
  );
endmodule
module module_2 (
    input wor id_0,
    output uwire id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    input wor id_5,
    output supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    output wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13
);
  wor  id_15;
  wire id_16;
  assign id_6  = {1{{id_0 == id_13, 1'd0}}};
  assign id_15 = id_7;
  wire id_17;
  tri0 id_18;
  wire id_19;
  wire id_20;
  assign id_18 = id_5;
  wire id_21;
  always @(posedge 1);
  module_0(
      id_18, id_13, id_7, id_5, id_3, id_8
  );
endmodule
