{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1462905188862 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGASDRAM1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"VGASDRAM1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462905188877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462905188939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462905188939 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 877 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1462905189000 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 877 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1462905189000 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] 25 48 0 0 " "Implementing clock multiplication of 25, clock division of 48, and phase shift of 0 degrees (0 ps) for vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vpll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/vpll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 856 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1462905189001 ""}  } { { "db/vpll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/vpll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 856 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1462905189001 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462905189091 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1462905189097 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462905189235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462905189235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462905189235 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1462905189235 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 1605 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1462905189240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 1607 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1462905189240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 1609 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1462905189240 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1462905189240 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1462905189240 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462905189243 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 and the PLL pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 25 " "The value of the parameter \"M\" for the PLL atom vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 is 25" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 19225 " "The value of the parameter \"Min Lock Period\" for the PLL atom vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 is 19225" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 41662 " "The value of the parameter \"Max Lock Period\" for the PLL atom vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 is 41662" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1462905189624 ""}  } { { "db/vpll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/vpll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 856 10611 11489 0 0 ""} { 0 { 0 ""} 0 877 10611 11489 0 0 ""}  }  } } { "db/pll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/pll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1462905189624 ""}
{ "Info" "ISTA_SDC_FOUND" "VGASDRAM1.sdc " "Reading SDC File: 'VGASDRAM1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462905190489 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12) " "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1462905190514 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1462905190514 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1462905190514 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "vclk " "Virtual clock vclk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1462905190514 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905190515 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From clk (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905190515 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1462905190515 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1462905190515 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1462905190515 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462905190516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462905190516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833          clk " "  20.833          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462905190516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   9.999 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462905190516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000         sclk " "  10.000         sclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462905190516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.667         vclk " "  41.667         vclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462905190516 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.999 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " "  39.999 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462905190516 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1462905190516 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462905190612 ""}  } { { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 1597 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462905190612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462905190612 ""}  } { { "db/pll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 877 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462905190612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462905190612 ""}  } { { "db/vpll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/vpll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 856 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462905190612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rsthandler:irsth\|Equal0~6  " "Automatically promoted node rsthandler:irsth\|Equal0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462905190612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdramctrl:isdramctrl\|refreq " "Destination node sdramctrl:isdramctrl\|refreq" {  } { { "sdramctrl.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/sdramctrl.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 713 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462905190612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdramctrl:isdramctrl\|nst.INITMR " "Destination node sdramctrl:isdramctrl\|nst.INITMR" {  } { { "sdramctrl.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/sdramctrl.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 827 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462905190612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdramctrl:isdramctrl\|nst.SELFREFRESH " "Destination node sdramctrl:isdramctrl\|nst.SELFREFRESH" {  } { { "sdramctrl.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/sdramctrl.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 828 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462905190612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdramctrl:isdramctrl\|nst.SWRITEA " "Destination node sdramctrl:isdramctrl\|nst.SWRITEA" {  } { { "sdramctrl.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/sdramctrl.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 832 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462905190612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdramctrl:isdramctrl\|nst.SREADA " "Destination node sdramctrl:isdramctrl\|nst.SREADA" {  } { { "sdramctrl.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/sdramctrl.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 830 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462905190612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdramctrl:isdramctrl\|nst.IDLE " "Destination node sdramctrl:isdramctrl\|nst.IDLE" {  } { { "sdramctrl.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/sdramctrl.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 829 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462905190612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7:iseg\|cnt\[1\]~6 " "Destination node seg7:iseg\|cnt\[1\]~6" {  } { { "seg7.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/seg7.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 1248 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462905190612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdramctrl:isdramctrl\|nst.SREADB1 " "Destination node sdramctrl:isdramctrl\|nst.SREADB1" {  } { { "sdramctrl.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/sdramctrl.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 831 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462905190612 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1462905190612 ""}  } { { "rsthandler.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/rsthandler.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 1053 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462905190612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462905191120 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462905191122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462905191122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462905191125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462905191130 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462905191134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462905191134 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462905191136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462905191233 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1462905191236 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462905191236 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] sclk~output " "PLL \"pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/pll.vhd" 134 0 0 } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 126 0 0 } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 9 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1462905191324 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 0 " "PLL \"vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/vpll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/vpll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vpll.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/vpll.vhd" 134 0 0 } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 132 0 0 } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 7 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1462905191334 ""}  } { { "db/vpll_altpll.v" "" { Text "C:/FPGAProjects/VGASDRAM1/db/vpll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vpll.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/vpll.vhd" 134 0 0 } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 132 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1462905191334 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462905191363 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1462905191368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462905192255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462905192475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462905192496 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462905193959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462905193959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462905194499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1462905195724 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462905195724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1462905196601 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462905196601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462905196605 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1462905196634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462905196715 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462905197023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462905197092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462905197505 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462905198630 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[0\] 3.3-V LVTTL 30 " "Pin sdata\[0\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[0\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[1\] 3.3-V LVTTL 28 " "Pin sdata\[1\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[1\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[2\] 3.3-V LVTTL 32 " "Pin sdata\[2\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[2\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[3\] 3.3-V LVTTL 31 " "Pin sdata\[3\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[3\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[4\] 3.3-V LVTTL 33 " "Pin sdata\[4\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[4\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[5\] 3.3-V LVTTL 34 " "Pin sdata\[5\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[5\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[6\] 3.3-V LVTTL 38 " "Pin sdata\[6\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[6\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 40 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[7\] 3.3-V LVTTL 39 " "Pin sdata\[7\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[7\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 41 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[8\] 3.3-V LVTTL 58 " "Pin sdata\[8\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[8\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 42 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[9\] 3.3-V LVTTL 55 " "Pin sdata\[9\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[9\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 43 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[10\] 3.3-V LVTTL 54 " "Pin sdata\[10\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[10\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[11\] 3.3-V LVTTL 53 " "Pin sdata\[11\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[11\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[12\] 3.3-V LVTTL 52 " "Pin sdata\[12\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[12\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[13\] 3.3-V LVTTL 51 " "Pin sdata\[13\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[13\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[14\] 3.3-V LVTTL 50 " "Pin sdata\[14\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[14\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata\[15\] 3.3-V LVTTL 49 " "Pin sdata\[15\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sdata[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdata\[15\]" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 49 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 24 " "Pin clk uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 81 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nrsti 3.3-V LVCMOS 89 " "Pin nrsti uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { nrsti } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nrsti" } } } } { "top.vhd" "" { Text "C:/FPGAProjects/VGASDRAM1/top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGAProjects/VGASDRAM1/" { { 0 { 0 ""} 0 82 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462905199001 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1462905199001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGAProjects/VGASDRAM1/output_files/VGASDRAM1.fit.smsg " "Generated suppressed messages file C:/FPGAProjects/VGASDRAM1/output_files/VGASDRAM1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1462905199116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1494 " "Peak virtual memory: 1494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462905199623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 19:33:19 2016 " "Processing ended: Tue May 10 19:33:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462905199623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462905199623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462905199623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462905199623 ""}
