// Seed: 4008956002
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  genvar id_3;
  integer id_4 = id_3;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wand id_2,
    output supply1 id_3
);
  wire id_5, id_6, id_7;
  wire id_8, id_9, id_10;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_7
  );
  wire id_12;
endmodule
module module_2 (
    input  wire id_0,
    output tri0 id_1
);
  wire id_3;
endmodule
module module_3 (
    input wire id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    input uwire id_5,
    input logic id_6,
    output wire id_7,
    output tri1 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    output wand id_12,
    input supply0 id_13,
    input wand id_14
);
  logic id_16 = 1, id_17;
  always id_9 = id_14;
  assign id_9 = 1;
  module_2 modCall_1 (
      id_0,
      id_8
  );
  assign modCall_1.type_0 = 0;
  always id_17 <= id_14 == 1;
  assign id_17 = (id_6);
  always $display(1 & id_17, 1, (id_13));
  wire id_18;
  assign id_2 = 1'b0;
  wire id_19;
  wire id_20, id_21;
endmodule
