<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9')">rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.08</td>
<td class="s10 cl rt"><a href="mod210.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod210.html#Cond" > 93.75</a></td>
<td class="s6 cl rt"><a href="mod210.html#Toggle" > 68.54</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod210.html#Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod210.html#inst_tag_12318"  onclick="showContent('inst_tag_12318')">config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></td>
<td class="s7 cl rt"> 71.31</td>
<td class="s10 cl rt"><a href="mod210.html#inst_tag_12318_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod210.html#inst_tag_12318_Cond" > 62.50</a></td>
<td class="s3 cl rt"><a href="mod210.html#inst_tag_12318_Toggle" > 34.52</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod210.html#inst_tag_12318_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210.html#inst_tag_12319"  onclick="showContent('inst_tag_12319')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 89.83</td>
<td class="s10 cl rt"><a href="mod210.html#inst_tag_12319_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod210.html#inst_tag_12319_Cond" > 93.75</a></td>
<td class="s6 cl rt"><a href="mod210.html#inst_tag_12319_Toggle" > 67.52</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod210.html#inst_tag_12319_Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_12318'>
<hr>
<a name="inst_tag_12318"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_12318" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.31</td>
<td class="s10 cl rt"><a href="mod210.html#inst_tag_12318_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod210.html#inst_tag_12318_Cond" > 62.50</a></td>
<td class="s3 cl rt"><a href="mod210.html#inst_tag_12318_Toggle" > 34.52</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod210.html#inst_tag_12318_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.94</td>
<td class="s9 cl rt"> 99.08</td>
<td class="s5 cl rt"> 57.69</td>
<td class="s4 cl rt"> 42.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.21</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1076.html#inst_tag_73505" >USB_axi_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod330.html#inst_tag_25004" id="tag_urg_inst_25004">Ab</a></td>
<td class="s2 cl rt"> 27.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1134.html#inst_tag_74518" id="tag_urg_inst_74518">Af</a></td>
<td class="s7 cl rt"> 76.71</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.12</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod859.html#inst_tag_59945" id="tag_urg_inst_59945">Bp</a></td>
<td class="s7 cl rt"> 73.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_10634" id="tag_urg_inst_10634">Cf</a></td>
<td class="s6 cl rt"> 60.53</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 34.62</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod850.html#inst_tag_59930" id="tag_urg_inst_59930">Rp</a></td>
<td class="s7 cl rt"> 71.94</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 54.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_28" id="tag_urg_inst_28">Wb</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1793.html#inst_tag_146910" id="tag_urg_inst_146910">Wf</a></td>
<td class="s8 cl rt"> 85.63</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.90</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod589.html#inst_tag_32228" id="tag_urg_inst_32228">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_69617" id="tag_urg_inst_69617">ud310</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1976.html#inst_tag_171716" id="tag_urg_inst_171716">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2846_1.html#inst_tag_253908" id="tag_urg_inst_253908">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod285.html#inst_tag_16269" id="tag_urg_inst_16269">ursrsrg</a></td>
<td class="s8 cl rt"> 88.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod285.html#inst_tag_16270" id="tag_urg_inst_16270">ursrsrg245</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147576" id="tag_urg_inst_147576">us6abbdefa</a></td>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147575" id="tag_urg_inst_147575">us6abbdefa_307</a></td>
<td class="s5 cl rt"> 57.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2932.html#inst_tag_256131" id="tag_urg_inst_256131">uu201b9eee9c</a></td>
<td class="s3 cl rt"> 39.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod565.html#inst_tag_31884" id="tag_urg_inst_31884">uu246b8ec1</a></td>
<td class="s3 cl rt"> 38.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12319'>
<hr>
<a name="inst_tag_12319"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_12319" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.83</td>
<td class="s10 cl rt"><a href="mod210.html#inst_tag_12319_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod210.html#inst_tag_12319_Cond" > 93.75</a></td>
<td class="s6 cl rt"><a href="mod210.html#inst_tag_12319_Toggle" > 67.52</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod210.html#inst_tag_12319_Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.07</td>
<td class="s9 cl rt"> 99.08</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 73.33</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1916.html#inst_tag_170775" >ddr_axil_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod330.html#inst_tag_25005" id="tag_urg_inst_25005">Ab</a></td>
<td class="s4 cl rt"> 43.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1134.html#inst_tag_74519" id="tag_urg_inst_74519">Af</a></td>
<td class="s8 cl rt"> 82.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.99</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod859.html#inst_tag_59946" id="tag_urg_inst_59946">Bp</a></td>
<td class="s7 cl rt"> 73.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_10635" id="tag_urg_inst_10635">Cf</a></td>
<td class="s6 cl rt"> 68.22</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod850.html#inst_tag_59931" id="tag_urg_inst_59931">Rp</a></td>
<td class="s9 cl rt"> 98.73</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.94</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_29" id="tag_urg_inst_29">Wb</a></td>
<td class="s8 cl rt"> 89.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1793.html#inst_tag_146911" id="tag_urg_inst_146911">Wf</a></td>
<td class="s9 cl rt"> 97.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.95</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod589.html#inst_tag_32229" id="tag_urg_inst_32229">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_69618" id="tag_urg_inst_69618">ud310</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1976.html#inst_tag_171724" id="tag_urg_inst_171724">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2846_1.html#inst_tag_253917" id="tag_urg_inst_253917">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod285.html#inst_tag_16271" id="tag_urg_inst_16271">ursrsrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod285.html#inst_tag_16272" id="tag_urg_inst_16272">ursrsrg245</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147578" id="tag_urg_inst_147578">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147577" id="tag_urg_inst_147577">us6abbdefa_307</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2932.html#inst_tag_256132" id="tag_urg_inst_256132">uu201b9eee9c</a></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod565.html#inst_tag_31885" id="tag_urg_inst_31885">uu246b8ec1</a></td>
<td class="s7 cl rt"> 70.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod210.html" >rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109656</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109673</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109703</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109759</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109842</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109859</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109869</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109936</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109941</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109946</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109951</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110031</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110045</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110059</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
109655                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109656     1/1          		if ( ! Sys_Clk_RstN )
109657     1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
109658     1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
109659     1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
109660                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
109661                  		.Clk( Sys_Clk )
109662                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109663                  	,	.Clk_En( Sys_Clk_En )
109664                  	,	.Clk_EnS( Sys_Clk_EnS )
109665                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109666                  	,	.Clk_RstN( Sys_Clk_RstN )
109667                  	,	.Clk_Tm( Sys_Clk_Tm )
109668                  	,	.O( RdCont )
109669                  	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
109670                  	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
109671                  	);
109672                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109673     1/1          		if ( ! Sys_Clk_RstN )
109674     1/1          			WDone &lt;= #1.0 ( 1'b0 );
109675     1/1          		else if ( Req2Vld &amp; AxWr )
109676     1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
109677                  	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
109678                  		.Rx_Be( WBe )
109679                  	,	.Rx_Data( WData )
109680                  	,	.RxRdy( WRdy )
109681                  	,	.RxVld( WVld )
109682                  	,	.Sys_Clk( Sys_Clk )
109683                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109684                  	,	.Sys_Clk_En( Sys_Clk_En )
109685                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109686                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109687                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109688                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109689                  	,	.Sys_Pwr_Idle( )
109690                  	,	.Sys_Pwr_WakeUp( )
109691                  	,	.Tx_Be( W1Be )
109692                  	,	.Tx_Data( W1Data )
109693                  	,	.TxRdy( W1Rdy )
109694                  	,	.TxVld( W1Vld )
109695                  	);
109696                  	assign FiWr = GenLcl_Req_Opc == 3'b100;
109697                  	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
109698                  	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
109699                  	assign NWord1 = u_5cdd [7:2];
109700                  	assign FiWord = FirstCmd ? NWord1 : u_341e;
109701                  	assign FoRdy = ~ RspActive | RspDone;
109702                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109703     1/1          		if ( ! Sys_Clk_RstN )
109704     1/1          			u_341e &lt;= #1.0 ( 6'b0 );
109705     1/1          		else if ( FirstEn )
109706     1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
109707                  	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
109708                  		.Count( )
109709                  	,	.Rx_Data( FiWord )
109710                  	,	.RxRdy( FiRdy )
109711                  	,	.RxVld( FiVld )
109712                  	,	.Sys_Clk( Sys_Clk )
109713                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109714                  	,	.Sys_Clk_En( Sys_Clk_En )
109715                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109716                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109717                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109718                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109719                  	,	.Sys_Pwr_Idle( )
109720                  	,	.Sys_Pwr_WakeUp( )
109721                  	,	.Tx_Data( FoData )
109722                  	,	.TxRdy( FoRdy )
109723                  	,	.TxVld( FoVld )
109724                  	);
109725                  	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
109726                  	assign AxiLcl_0_R_Data = Axi_0_r_data;
109727                  	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
109728                  	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
109729                  	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
109730                  	assign R0Vld = AxiLcl_0_R_Valid;
109731                  	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
109732                  	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
109733                  		.Rx_Data( R0Data )
109734                  	,	.Rx_Err( R0Err )
109735                  	,	.RxRdy( R0Rdy )
109736                  	,	.RxVld( R0Vld )
109737                  	,	.Sys_Clk( Sys_Clk )
109738                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109739                  	,	.Sys_Clk_En( Sys_Clk_En )
109740                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109741                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109742                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109743                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109744                  	,	.Sys_Pwr_Idle( )
109745                  	,	.Sys_Pwr_WakeUp( )
109746                  	,	.Tx_Data( RData )
109747                  	,	.Tx_Err( RErr )
109748                  	,	.TxRdy( RRdy )
109749                  	,	.TxVld( RVld )
109750                  	);
109751                  	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
109752                  	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
109753                  	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
109754                  	assign B0Vld = AxiLcl_0_B_Valid;
109755                  	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
109756                  	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
109757                  	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
109758                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109759     1/1          		if ( ! Sys_Clk_RstN )
109760     1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
109761     1/1          		else if ( FoVld &amp; FoRdy | RspNext )
109762     1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
109763                  	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
109764                  		.Rx_Err( B0Err )
109765                  	,	.RxRdy( B0Rdy )
109766                  	,	.RxVld( B0Vld )
109767                  	,	.Sys_Clk( Sys_Clk )
109768                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109769                  	,	.Sys_Clk_En( Sys_Clk_En )
109770                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109771                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109772                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109773                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109774                  	,	.Sys_Pwr_Idle( )
109775                  	,	.Sys_Pwr_WakeUp( )
109776                  	,	.Tx_Err( BErr )
109777                  	,	.TxRdy( BRdy )
109778                  	,	.TxVld( BVld )
109779                  	);
109780                  	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
109781                  	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
109782                  	assign DirOk = RspWr == FiWr;
109783                  	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
109784                  	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
109785                  	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
109786                  	assign AxWr = FirstCmd ? FiWr : u_615e;
109787                  	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
109788                  	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
109789                  	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
109790                  	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
109791                  	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
109792                  	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
109793                  		.GenLcl_Req_Addr( u_Req_Addr )
109794                  	,	.GenLcl_Req_Be( u_Req_Be )
109795                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
109796                  	,	.GenLcl_Req_Data( u_Req_Data )
109797                  	,	.GenLcl_Req_Last( u_Req_Last )
109798                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
109799                  	,	.GenLcl_Req_Lock( u_Req_Lock )
109800                  	,	.GenLcl_Req_Opc( u_Req_Opc )
109801                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
109802                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109803                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
109804                  	,	.GenLcl_Req_User( u_Req_User )
109805                  	,	.GenLcl_Req_Vld( u_Req_Vld )
109806                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
109807                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
109808                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
109809                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109810                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
109811                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
109812                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
109813                  	,	.GenPrt_Req_Be( Gen_Req_Be )
109814                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
109815                  	,	.GenPrt_Req_Data( Gen_Req_Data )
109816                  	,	.GenPrt_Req_Last( Gen_Req_Last )
109817                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
109818                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
109819                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
109820                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
109821                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
109822                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
109823                  	,	.GenPrt_Req_User( Gen_Req_User )
109824                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
109825                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
109826                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
109827                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
109828                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
109829                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
109830                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
109831                  	,	.Sys_Clk( Sys_Clk )
109832                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109833                  	,	.Sys_Clk_En( Sys_Clk_En )
109834                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109835                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109836                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109837                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109838                  	,	.Sys_Pwr_Idle( u_35_Idle )
109839                  	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
109840                  	);
109841                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109842     1/1          		if ( ! Sys_Clk_RstN )
109843     1/1          			AxDone &lt;= #1.0 ( 1'b0 );
109844     1/1          		else if ( Req2Vld &amp; AxWr )
109845     1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
109846                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
109847                  		.Clk( Sys_Clk )
109848                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109849                  	,	.Clk_En( Sys_Clk_En )
109850                  	,	.Clk_EnS( Sys_Clk_EnS )
109851                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109852                  	,	.Clk_RstN( Sys_Clk_RstN )
109853                  	,	.Clk_Tm( Sys_Clk_Tm )
109854                  	,	.O( RspActive )
109855                  	,	.Reset( RspDone )
109856                  	,	.Set( FoVld &amp; FoRdy )
109857                  	);
109858                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109859     1/1          		if ( ! Sys_Clk_RstN )
109860     1/1          			RspWr &lt;= #1.0 ( 1'b0 );
109861     1/1          		else if ( FiVld )
109862     1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109863                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109864     1/1          		if ( ! Sys_Clk_RstN )
109865     1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
109866     1/1          		else if ( FiVld | RspDone )
109867     1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
109868                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109869     1/1          		if ( ! Sys_Clk_RstN )
109870     1/1          			u_615e &lt;= #1.0 ( 1'b0 );
109871     1/1          		else if ( FirstEn )
109872     1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109873                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
109874                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
109875                  		.Clk( Sys_Clk )
109876                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109877                  	,	.Clk_En( Sys_Clk_En )
109878                  	,	.Clk_EnS( Sys_Clk_EnS )
109879                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109880                  	,	.Clk_RstN( Sys_Clk_RstN )
109881                  	,	.Clk_Tm( Sys_Clk_Tm )
109882                  	,	.O( RspErr )
109883                  	,	.Reset( FoVld &amp; FoRdy )
109884                  	,	.Set( BVld &amp; BRdy &amp; BErr )
109885                  	);
109886                  	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
109887                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
109888                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
109889                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
109890                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
109891                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
109892                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
109893                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
109894                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
109895                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
109896                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
109897                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
109898                  	,	.GenLcl_Req_User( GenLcl_Req_User )
109899                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
109900                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
109901                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
109902                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
109903                  	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
109904                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
109905                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
109906                  	,	.GenPrt_Req_Addr( u_Req_Addr )
109907                  	,	.GenPrt_Req_Be( u_Req_Be )
109908                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
109909                  	,	.GenPrt_Req_Data( u_Req_Data )
109910                  	,	.GenPrt_Req_Last( u_Req_Last )
109911                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
109912                  	,	.GenPrt_Req_Lock( u_Req_Lock )
109913                  	,	.GenPrt_Req_Opc( u_Req_Opc )
109914                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
109915                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109916                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
109917                  	,	.GenPrt_Req_User( u_Req_User )
109918                  	,	.GenPrt_Req_Vld( u_Req_Vld )
109919                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
109920                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
109921                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
109922                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109923                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
109924                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
109925                  	);
109926                  	assign FirstCmd = Req1First &amp; ~ RdCont;
109927                  	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
109928                  	assign AxAddrB = AxAddr;
109929                  	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
109930                  	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
109931                  	assign AxProtB = AxProt;
109932                  	assign AxCtl = { AxAddrB , AxProtB };
109933                  	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
109934                  	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
109935                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109936     1/1          		if ( ! Sys_Clk_RstN )
109937     1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
109938     1/1          		else if ( FirstEn )
109939     1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
109940                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109941     1/1          		if ( ! Sys_Clk_RstN )
109942     1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
109943     1/1          		else if ( Req2Vld &amp; Req2Rdy )
109944     1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
109945                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109946     1/1          		if ( ! Sys_Clk_RstN )
109947     1/1          			Req1First &lt;= #1.0 ( 1'b1 );
109948     1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
109949     1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
109950                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109951     1/1          		if ( ! Sys_Clk_RstN )
109952     1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
109953     1/1          		else if ( FirstEn )
109954     1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
109955                  	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
109956                  		.Rx_Ctl( AxCtl )
109957                  	,	.Rx_Decode( AxDecode )
109958                  	,	.RxRdy( AxRdy )
109959                  	,	.RxVld( AxVld )
109960                  	,	.Sys_Clk( Sys_Clk )
109961                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109962                  	,	.Sys_Clk_En( Sys_Clk_En )
109963                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109964                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109965                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109966                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109967                  	,	.Sys_Pwr_Idle( )
109968                  	,	.Sys_Pwr_WakeUp( )
109969                  	,	.Tx_Ctl( Ax1Ctl )
109970                  	,	.Tx_Decode( Ax1Decode )
109971                  	,	.TxRdy( Ax1Rdy )
109972                  	,	.TxVld( Ax1Vld )
109973                  	);
109974                  	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
109975                  	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
109976                  	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
109977                  	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
109978                  	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
109979                  	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
109980                  	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
109981                  	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
109982                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
109983                  	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
109984                  		.Rx_Ctl( Ax1Ctl )
109985                  	,	.Rx_Valid( Ax1Valid )
109986                  	,	.RxRdy( Ax1Rdy )
109987                  	,	.RxVld( Ax1Vld )
109988                  	,	.Sys_Clk( Sys_Clk )
109989                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109990                  	,	.Sys_Clk_En( Sys_Clk_En )
109991                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109992                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109993                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109994                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109995                  	,	.Sys_Pwr_Idle( )
109996                  	,	.Sys_Pwr_WakeUp( )
109997                  	,	.Tx_Ctl( Ax2Ctl )
109998                  	,	.Tx_Valid( Ax2Valid )
109999                  	,	.TxRdy( Ax2Rdy )
110000                  	,	.TxVld( Ax2Vld )
110001                  	);
110002                  	assign Ax2Addr1 = Ax2Ctl [32:3];
110003                  	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
110004                  	assign AxiLcl_0_Ar_Addr = Ax2Addr;
110005                  	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
110006                  	assign Ax2Prot = Ax2Ctl [2:0];
110007                  	assign AxiLcl_0_Ar_Prot = Ax2Prot;
110008                  	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
110009                  	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
110010                  	assign AxiLcl_0_Aw_Addr = Ax2Addr;
110011                  	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
110012                  	assign AxiLcl_0_Aw_Prot = Ax2Prot;
110013                  	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
110014                  	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
110015                  	assign AxiLcl_0_B_Ready = B0Rdy;
110016                  	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
110017                  	assign AxiLcl_0_R_Ready = R0Rdy;
110018                  	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
110019                  	assign AxiLcl_0_W_Data = W2Data;
110020                  	assign Axi_0_w_data = AxiLcl_0_W_Data;
110021                  	assign AxiLcl_0_W_Strb = W2Be;
110022                  	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
110023                  	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
110024                  	assign NiuEmpty = 1'b1;
110025                  	assign Sys_Pwr_Idle = TrCnt == 1'b0;
110026                  	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
110027                  	assign WakeUp_Gen = GenLcl_Req_Vld;
110028                  	// synopsys translate_off
110029                  	// synthesis translate_off
110030                  	always @( posedge Sys_Clk )
110031     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
110032     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
110033     <font color = "grey">unreachable  </font>				dontStop = 0;
110034     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
110035     <font color = "grey">unreachable  </font>				if (!dontStop) begin
110036     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
110037     <font color = "grey">unreachable  </font>					$stop;
110038                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
110039                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110040                  	// synthesis translate_on
110041                  	// synopsys translate_on
110042                  	// synopsys translate_off
110043                  	// synthesis translate_off
110044                  	always @( posedge Sys_Clk )
110045     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
110046     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
110047     <font color = "grey">unreachable  </font>				dontStop = 0;
110048     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
110049     <font color = "grey">unreachable  </font>				if (!dontStop) begin
110050     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
110051     <font color = "grey">unreachable  </font>					$stop;
110052                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
110053                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110054                  	// synthesis translate_on
110055                  	// synopsys translate_on
110056                  	// synopsys translate_off
110057                  	// synthesis translate_off
110058                  	always @( posedge Sys_Clk )
110059     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
110060     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
110061     <font color = "grey">unreachable  </font>				dontStop = 0;
110062     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
110063     <font color = "grey">unreachable  </font>				if (!dontStop) begin
110064     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
110065     <font color = "grey">unreachable  </font>					$stop;
110066                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
110067                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod210.html" >rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109700
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109762
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109786
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109787
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109790
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109791
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109927
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109930
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod210.html" >rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">28</td>
<td class="rt">57.14 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">403</td>
<td class="rt">68.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">208</td>
<td class="rt">70.75 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">195</td>
<td class="rt">66.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">28</td>
<td class="rt">57.14 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">403</td>
<td class="rt">68.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">208</td>
<td class="rt">70.75 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">195</td>
<td class="rt">66.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod210.html" >rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">50</td>
<td class="rt">98.04 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109700</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109786</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109787</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109790</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109791</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109927</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109930</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109656</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109673</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109703</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109759</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109842</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109859</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109869</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109936</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109941</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109946</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109951</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109700     	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109786     	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109787     	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109790     	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109791     	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109927     	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109930     	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109656     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109657     			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109658     		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
109659     			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109673     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109674     			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109675     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109676     			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109703     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109704     			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109705     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109706     			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109759     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109760     			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109761     		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
109762     			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109842     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109843     			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109844     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109845     			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109859     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109860     			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109861     		else if ( FiVld )
           		     <font color = "green">-2-</font>  
109862     			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109864     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109865     			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109866     		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
109867     			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109869     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109870     			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109871     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109872     			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109936     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109937     			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109938     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109939     			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109941     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109942     			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
109943     		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
109944     			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109946     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109947     			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
109948     		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
109949     			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109951     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109952     			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
109953     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109954     			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12318'>
<a name="inst_tag_12318_Line"></a>
<b>Line Coverage for Instance : <a href="mod210.html#inst_tag_12318" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109656</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109673</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109703</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109759</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109842</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109859</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109869</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109936</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109941</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109946</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109951</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110031</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110045</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110059</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
109655                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109656     1/1          		if ( ! Sys_Clk_RstN )
109657     1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
109658     1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
109659     1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
109660                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
109661                  		.Clk( Sys_Clk )
109662                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109663                  	,	.Clk_En( Sys_Clk_En )
109664                  	,	.Clk_EnS( Sys_Clk_EnS )
109665                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109666                  	,	.Clk_RstN( Sys_Clk_RstN )
109667                  	,	.Clk_Tm( Sys_Clk_Tm )
109668                  	,	.O( RdCont )
109669                  	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
109670                  	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
109671                  	);
109672                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109673     1/1          		if ( ! Sys_Clk_RstN )
109674     1/1          			WDone &lt;= #1.0 ( 1'b0 );
109675     1/1          		else if ( Req2Vld &amp; AxWr )
109676     1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
109677                  	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
109678                  		.Rx_Be( WBe )
109679                  	,	.Rx_Data( WData )
109680                  	,	.RxRdy( WRdy )
109681                  	,	.RxVld( WVld )
109682                  	,	.Sys_Clk( Sys_Clk )
109683                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109684                  	,	.Sys_Clk_En( Sys_Clk_En )
109685                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109686                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109687                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109688                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109689                  	,	.Sys_Pwr_Idle( )
109690                  	,	.Sys_Pwr_WakeUp( )
109691                  	,	.Tx_Be( W1Be )
109692                  	,	.Tx_Data( W1Data )
109693                  	,	.TxRdy( W1Rdy )
109694                  	,	.TxVld( W1Vld )
109695                  	);
109696                  	assign FiWr = GenLcl_Req_Opc == 3'b100;
109697                  	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
109698                  	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
109699                  	assign NWord1 = u_5cdd [7:2];
109700                  	assign FiWord = FirstCmd ? NWord1 : u_341e;
109701                  	assign FoRdy = ~ RspActive | RspDone;
109702                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109703     1/1          		if ( ! Sys_Clk_RstN )
109704     1/1          			u_341e &lt;= #1.0 ( 6'b0 );
109705     1/1          		else if ( FirstEn )
109706     1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
109707                  	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
109708                  		.Count( )
109709                  	,	.Rx_Data( FiWord )
109710                  	,	.RxRdy( FiRdy )
109711                  	,	.RxVld( FiVld )
109712                  	,	.Sys_Clk( Sys_Clk )
109713                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109714                  	,	.Sys_Clk_En( Sys_Clk_En )
109715                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109716                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109717                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109718                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109719                  	,	.Sys_Pwr_Idle( )
109720                  	,	.Sys_Pwr_WakeUp( )
109721                  	,	.Tx_Data( FoData )
109722                  	,	.TxRdy( FoRdy )
109723                  	,	.TxVld( FoVld )
109724                  	);
109725                  	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
109726                  	assign AxiLcl_0_R_Data = Axi_0_r_data;
109727                  	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
109728                  	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
109729                  	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
109730                  	assign R0Vld = AxiLcl_0_R_Valid;
109731                  	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
109732                  	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
109733                  		.Rx_Data( R0Data )
109734                  	,	.Rx_Err( R0Err )
109735                  	,	.RxRdy( R0Rdy )
109736                  	,	.RxVld( R0Vld )
109737                  	,	.Sys_Clk( Sys_Clk )
109738                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109739                  	,	.Sys_Clk_En( Sys_Clk_En )
109740                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109741                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109742                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109743                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109744                  	,	.Sys_Pwr_Idle( )
109745                  	,	.Sys_Pwr_WakeUp( )
109746                  	,	.Tx_Data( RData )
109747                  	,	.Tx_Err( RErr )
109748                  	,	.TxRdy( RRdy )
109749                  	,	.TxVld( RVld )
109750                  	);
109751                  	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
109752                  	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
109753                  	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
109754                  	assign B0Vld = AxiLcl_0_B_Valid;
109755                  	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
109756                  	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
109757                  	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
109758                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109759     1/1          		if ( ! Sys_Clk_RstN )
109760     1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
109761     1/1          		else if ( FoVld &amp; FoRdy | RspNext )
109762     1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
109763                  	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
109764                  		.Rx_Err( B0Err )
109765                  	,	.RxRdy( B0Rdy )
109766                  	,	.RxVld( B0Vld )
109767                  	,	.Sys_Clk( Sys_Clk )
109768                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109769                  	,	.Sys_Clk_En( Sys_Clk_En )
109770                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109771                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109772                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109773                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109774                  	,	.Sys_Pwr_Idle( )
109775                  	,	.Sys_Pwr_WakeUp( )
109776                  	,	.Tx_Err( BErr )
109777                  	,	.TxRdy( BRdy )
109778                  	,	.TxVld( BVld )
109779                  	);
109780                  	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
109781                  	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
109782                  	assign DirOk = RspWr == FiWr;
109783                  	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
109784                  	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
109785                  	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
109786                  	assign AxWr = FirstCmd ? FiWr : u_615e;
109787                  	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
109788                  	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
109789                  	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
109790                  	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
109791                  	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
109792                  	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
109793                  		.GenLcl_Req_Addr( u_Req_Addr )
109794                  	,	.GenLcl_Req_Be( u_Req_Be )
109795                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
109796                  	,	.GenLcl_Req_Data( u_Req_Data )
109797                  	,	.GenLcl_Req_Last( u_Req_Last )
109798                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
109799                  	,	.GenLcl_Req_Lock( u_Req_Lock )
109800                  	,	.GenLcl_Req_Opc( u_Req_Opc )
109801                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
109802                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109803                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
109804                  	,	.GenLcl_Req_User( u_Req_User )
109805                  	,	.GenLcl_Req_Vld( u_Req_Vld )
109806                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
109807                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
109808                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
109809                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109810                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
109811                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
109812                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
109813                  	,	.GenPrt_Req_Be( Gen_Req_Be )
109814                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
109815                  	,	.GenPrt_Req_Data( Gen_Req_Data )
109816                  	,	.GenPrt_Req_Last( Gen_Req_Last )
109817                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
109818                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
109819                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
109820                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
109821                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
109822                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
109823                  	,	.GenPrt_Req_User( Gen_Req_User )
109824                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
109825                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
109826                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
109827                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
109828                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
109829                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
109830                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
109831                  	,	.Sys_Clk( Sys_Clk )
109832                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109833                  	,	.Sys_Clk_En( Sys_Clk_En )
109834                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109835                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109836                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109837                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109838                  	,	.Sys_Pwr_Idle( u_35_Idle )
109839                  	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
109840                  	);
109841                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109842     1/1          		if ( ! Sys_Clk_RstN )
109843     1/1          			AxDone &lt;= #1.0 ( 1'b0 );
109844     1/1          		else if ( Req2Vld &amp; AxWr )
109845     1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
109846                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
109847                  		.Clk( Sys_Clk )
109848                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109849                  	,	.Clk_En( Sys_Clk_En )
109850                  	,	.Clk_EnS( Sys_Clk_EnS )
109851                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109852                  	,	.Clk_RstN( Sys_Clk_RstN )
109853                  	,	.Clk_Tm( Sys_Clk_Tm )
109854                  	,	.O( RspActive )
109855                  	,	.Reset( RspDone )
109856                  	,	.Set( FoVld &amp; FoRdy )
109857                  	);
109858                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109859     1/1          		if ( ! Sys_Clk_RstN )
109860     1/1          			RspWr &lt;= #1.0 ( 1'b0 );
109861     1/1          		else if ( FiVld )
109862     1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109863                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109864     1/1          		if ( ! Sys_Clk_RstN )
109865     1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
109866     1/1          		else if ( FiVld | RspDone )
109867     1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
109868                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109869     1/1          		if ( ! Sys_Clk_RstN )
109870     1/1          			u_615e &lt;= #1.0 ( 1'b0 );
109871     1/1          		else if ( FirstEn )
109872     1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109873                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
109874                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
109875                  		.Clk( Sys_Clk )
109876                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109877                  	,	.Clk_En( Sys_Clk_En )
109878                  	,	.Clk_EnS( Sys_Clk_EnS )
109879                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109880                  	,	.Clk_RstN( Sys_Clk_RstN )
109881                  	,	.Clk_Tm( Sys_Clk_Tm )
109882                  	,	.O( RspErr )
109883                  	,	.Reset( FoVld &amp; FoRdy )
109884                  	,	.Set( BVld &amp; BRdy &amp; BErr )
109885                  	);
109886                  	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
109887                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
109888                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
109889                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
109890                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
109891                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
109892                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
109893                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
109894                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
109895                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
109896                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
109897                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
109898                  	,	.GenLcl_Req_User( GenLcl_Req_User )
109899                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
109900                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
109901                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
109902                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
109903                  	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
109904                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
109905                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
109906                  	,	.GenPrt_Req_Addr( u_Req_Addr )
109907                  	,	.GenPrt_Req_Be( u_Req_Be )
109908                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
109909                  	,	.GenPrt_Req_Data( u_Req_Data )
109910                  	,	.GenPrt_Req_Last( u_Req_Last )
109911                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
109912                  	,	.GenPrt_Req_Lock( u_Req_Lock )
109913                  	,	.GenPrt_Req_Opc( u_Req_Opc )
109914                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
109915                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109916                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
109917                  	,	.GenPrt_Req_User( u_Req_User )
109918                  	,	.GenPrt_Req_Vld( u_Req_Vld )
109919                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
109920                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
109921                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
109922                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109923                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
109924                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
109925                  	);
109926                  	assign FirstCmd = Req1First &amp; ~ RdCont;
109927                  	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
109928                  	assign AxAddrB = AxAddr;
109929                  	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
109930                  	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
109931                  	assign AxProtB = AxProt;
109932                  	assign AxCtl = { AxAddrB , AxProtB };
109933                  	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
109934                  	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
109935                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109936     1/1          		if ( ! Sys_Clk_RstN )
109937     1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
109938     1/1          		else if ( FirstEn )
109939     1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
109940                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109941     1/1          		if ( ! Sys_Clk_RstN )
109942     1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
109943     1/1          		else if ( Req2Vld &amp; Req2Rdy )
109944     1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
109945                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109946     1/1          		if ( ! Sys_Clk_RstN )
109947     1/1          			Req1First &lt;= #1.0 ( 1'b1 );
109948     1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
109949     1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
109950                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109951     1/1          		if ( ! Sys_Clk_RstN )
109952     1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
109953     1/1          		else if ( FirstEn )
109954     1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
109955                  	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
109956                  		.Rx_Ctl( AxCtl )
109957                  	,	.Rx_Decode( AxDecode )
109958                  	,	.RxRdy( AxRdy )
109959                  	,	.RxVld( AxVld )
109960                  	,	.Sys_Clk( Sys_Clk )
109961                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109962                  	,	.Sys_Clk_En( Sys_Clk_En )
109963                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109964                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109965                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109966                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109967                  	,	.Sys_Pwr_Idle( )
109968                  	,	.Sys_Pwr_WakeUp( )
109969                  	,	.Tx_Ctl( Ax1Ctl )
109970                  	,	.Tx_Decode( Ax1Decode )
109971                  	,	.TxRdy( Ax1Rdy )
109972                  	,	.TxVld( Ax1Vld )
109973                  	);
109974                  	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
109975                  	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
109976                  	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
109977                  	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
109978                  	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
109979                  	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
109980                  	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
109981                  	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
109982                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
109983                  	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
109984                  		.Rx_Ctl( Ax1Ctl )
109985                  	,	.Rx_Valid( Ax1Valid )
109986                  	,	.RxRdy( Ax1Rdy )
109987                  	,	.RxVld( Ax1Vld )
109988                  	,	.Sys_Clk( Sys_Clk )
109989                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109990                  	,	.Sys_Clk_En( Sys_Clk_En )
109991                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109992                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109993                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109994                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109995                  	,	.Sys_Pwr_Idle( )
109996                  	,	.Sys_Pwr_WakeUp( )
109997                  	,	.Tx_Ctl( Ax2Ctl )
109998                  	,	.Tx_Valid( Ax2Valid )
109999                  	,	.TxRdy( Ax2Rdy )
110000                  	,	.TxVld( Ax2Vld )
110001                  	);
110002                  	assign Ax2Addr1 = Ax2Ctl [32:3];
110003                  	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
110004                  	assign AxiLcl_0_Ar_Addr = Ax2Addr;
110005                  	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
110006                  	assign Ax2Prot = Ax2Ctl [2:0];
110007                  	assign AxiLcl_0_Ar_Prot = Ax2Prot;
110008                  	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
110009                  	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
110010                  	assign AxiLcl_0_Aw_Addr = Ax2Addr;
110011                  	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
110012                  	assign AxiLcl_0_Aw_Prot = Ax2Prot;
110013                  	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
110014                  	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
110015                  	assign AxiLcl_0_B_Ready = B0Rdy;
110016                  	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
110017                  	assign AxiLcl_0_R_Ready = R0Rdy;
110018                  	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
110019                  	assign AxiLcl_0_W_Data = W2Data;
110020                  	assign Axi_0_w_data = AxiLcl_0_W_Data;
110021                  	assign AxiLcl_0_W_Strb = W2Be;
110022                  	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
110023                  	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
110024                  	assign NiuEmpty = 1'b1;
110025                  	assign Sys_Pwr_Idle = TrCnt == 1'b0;
110026                  	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
110027                  	assign WakeUp_Gen = GenLcl_Req_Vld;
110028                  	// synopsys translate_off
110029                  	// synthesis translate_off
110030                  	always @( posedge Sys_Clk )
110031     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
110032     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
110033     <font color = "grey">unreachable  </font>				dontStop = 0;
110034     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
110035     <font color = "grey">unreachable  </font>				if (!dontStop) begin
110036     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
110037     <font color = "grey">unreachable  </font>					$stop;
110038                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
110039                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110040                  	// synthesis translate_on
110041                  	// synopsys translate_on
110042                  	// synopsys translate_off
110043                  	// synthesis translate_off
110044                  	always @( posedge Sys_Clk )
110045     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
110046     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
110047     <font color = "grey">unreachable  </font>				dontStop = 0;
110048     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
110049     <font color = "grey">unreachable  </font>				if (!dontStop) begin
110050     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
110051     <font color = "grey">unreachable  </font>					$stop;
110052                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
110053                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110054                  	// synthesis translate_on
110055                  	// synopsys translate_on
110056                  	// synopsys translate_off
110057                  	// synthesis translate_off
110058                  	always @( posedge Sys_Clk )
110059     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
110060     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
110061     <font color = "grey">unreachable  </font>				dontStop = 0;
110062     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
110063     <font color = "grey">unreachable  </font>				if (!dontStop) begin
110064     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
110065     <font color = "grey">unreachable  </font>					$stop;
110066                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
110067                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_12318_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod210.html#inst_tag_12318" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>16</td><td>10</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>16</td><td>10</td><td>62.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109700
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109762
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109786
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109787
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109790
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109791
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109927
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109930
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_12318_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod210.html#inst_tag_12318" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">21</td>
<td class="rt">42.86 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">203</td>
<td class="rt">34.52 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">151</td>
<td class="rt">51.36 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">52</td>
<td class="rt">17.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">21</td>
<td class="rt">42.86 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">203</td>
<td class="rt">34.52 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">151</td>
<td class="rt">51.36 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">52</td>
<td class="rt">17.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[14:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[20:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_data[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_data[20:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_data[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_data[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[12:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[18:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[29:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[12:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[17:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[22:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[29:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12318_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod210.html#inst_tag_12318" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">45</td>
<td class="rt">88.24 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109700</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109786</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109787</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109790</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109791</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109927</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109930</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109656</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109673</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109703</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">109759</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109842</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109859</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109869</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109936</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109941</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109946</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109951</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109700     	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109786     	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109787     	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109790     	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109791     	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109927     	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109930     	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109656     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109657     			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109658     		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
109659     			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109673     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109674     			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109675     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109676     			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109703     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109704     			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109705     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109706     			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109759     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109760     			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109761     		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
109762     			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "red">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109842     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109843     			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109844     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109845     			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109859     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109860     			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109861     		else if ( FiVld )
           		     <font color = "green">-2-</font>  
109862     			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109864     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109865     			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109866     		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
109867     			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109869     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109870     			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109871     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109872     			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109936     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109937     			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109938     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109939     			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109941     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109942     			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
109943     		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
109944     			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109946     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109947     			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
109948     		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
109949     			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109951     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109952     			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
109953     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109954     			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12319'>
<a name="inst_tag_12319_Line"></a>
<b>Line Coverage for Instance : <a href="mod210.html#inst_tag_12319" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109656</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109673</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109703</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109759</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109842</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109859</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109869</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109936</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109941</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109946</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109951</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110031</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110045</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110059</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
109655                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109656     1/1          		if ( ! Sys_Clk_RstN )
109657     1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
109658     1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
109659     1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
109660                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
109661                  		.Clk( Sys_Clk )
109662                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109663                  	,	.Clk_En( Sys_Clk_En )
109664                  	,	.Clk_EnS( Sys_Clk_EnS )
109665                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109666                  	,	.Clk_RstN( Sys_Clk_RstN )
109667                  	,	.Clk_Tm( Sys_Clk_Tm )
109668                  	,	.O( RdCont )
109669                  	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
109670                  	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
109671                  	);
109672                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109673     1/1          		if ( ! Sys_Clk_RstN )
109674     1/1          			WDone &lt;= #1.0 ( 1'b0 );
109675     1/1          		else if ( Req2Vld &amp; AxWr )
109676     1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
109677                  	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
109678                  		.Rx_Be( WBe )
109679                  	,	.Rx_Data( WData )
109680                  	,	.RxRdy( WRdy )
109681                  	,	.RxVld( WVld )
109682                  	,	.Sys_Clk( Sys_Clk )
109683                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109684                  	,	.Sys_Clk_En( Sys_Clk_En )
109685                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109686                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109687                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109688                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109689                  	,	.Sys_Pwr_Idle( )
109690                  	,	.Sys_Pwr_WakeUp( )
109691                  	,	.Tx_Be( W1Be )
109692                  	,	.Tx_Data( W1Data )
109693                  	,	.TxRdy( W1Rdy )
109694                  	,	.TxVld( W1Vld )
109695                  	);
109696                  	assign FiWr = GenLcl_Req_Opc == 3'b100;
109697                  	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
109698                  	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
109699                  	assign NWord1 = u_5cdd [7:2];
109700                  	assign FiWord = FirstCmd ? NWord1 : u_341e;
109701                  	assign FoRdy = ~ RspActive | RspDone;
109702                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109703     1/1          		if ( ! Sys_Clk_RstN )
109704     1/1          			u_341e &lt;= #1.0 ( 6'b0 );
109705     1/1          		else if ( FirstEn )
109706     1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
109707                  	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
109708                  		.Count( )
109709                  	,	.Rx_Data( FiWord )
109710                  	,	.RxRdy( FiRdy )
109711                  	,	.RxVld( FiVld )
109712                  	,	.Sys_Clk( Sys_Clk )
109713                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109714                  	,	.Sys_Clk_En( Sys_Clk_En )
109715                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109716                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109717                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109718                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109719                  	,	.Sys_Pwr_Idle( )
109720                  	,	.Sys_Pwr_WakeUp( )
109721                  	,	.Tx_Data( FoData )
109722                  	,	.TxRdy( FoRdy )
109723                  	,	.TxVld( FoVld )
109724                  	);
109725                  	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
109726                  	assign AxiLcl_0_R_Data = Axi_0_r_data;
109727                  	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
109728                  	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
109729                  	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
109730                  	assign R0Vld = AxiLcl_0_R_Valid;
109731                  	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
109732                  	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
109733                  		.Rx_Data( R0Data )
109734                  	,	.Rx_Err( R0Err )
109735                  	,	.RxRdy( R0Rdy )
109736                  	,	.RxVld( R0Vld )
109737                  	,	.Sys_Clk( Sys_Clk )
109738                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109739                  	,	.Sys_Clk_En( Sys_Clk_En )
109740                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109741                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109742                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109743                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109744                  	,	.Sys_Pwr_Idle( )
109745                  	,	.Sys_Pwr_WakeUp( )
109746                  	,	.Tx_Data( RData )
109747                  	,	.Tx_Err( RErr )
109748                  	,	.TxRdy( RRdy )
109749                  	,	.TxVld( RVld )
109750                  	);
109751                  	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
109752                  	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
109753                  	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
109754                  	assign B0Vld = AxiLcl_0_B_Valid;
109755                  	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
109756                  	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
109757                  	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
109758                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109759     1/1          		if ( ! Sys_Clk_RstN )
109760     1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
109761     1/1          		else if ( FoVld &amp; FoRdy | RspNext )
109762     1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
109763                  	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
109764                  		.Rx_Err( B0Err )
109765                  	,	.RxRdy( B0Rdy )
109766                  	,	.RxVld( B0Vld )
109767                  	,	.Sys_Clk( Sys_Clk )
109768                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109769                  	,	.Sys_Clk_En( Sys_Clk_En )
109770                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109771                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109772                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109773                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109774                  	,	.Sys_Pwr_Idle( )
109775                  	,	.Sys_Pwr_WakeUp( )
109776                  	,	.Tx_Err( BErr )
109777                  	,	.TxRdy( BRdy )
109778                  	,	.TxVld( BVld )
109779                  	);
109780                  	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
109781                  	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
109782                  	assign DirOk = RspWr == FiWr;
109783                  	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
109784                  	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
109785                  	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
109786                  	assign AxWr = FirstCmd ? FiWr : u_615e;
109787                  	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
109788                  	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
109789                  	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
109790                  	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
109791                  	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
109792                  	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
109793                  		.GenLcl_Req_Addr( u_Req_Addr )
109794                  	,	.GenLcl_Req_Be( u_Req_Be )
109795                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
109796                  	,	.GenLcl_Req_Data( u_Req_Data )
109797                  	,	.GenLcl_Req_Last( u_Req_Last )
109798                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
109799                  	,	.GenLcl_Req_Lock( u_Req_Lock )
109800                  	,	.GenLcl_Req_Opc( u_Req_Opc )
109801                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
109802                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109803                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
109804                  	,	.GenLcl_Req_User( u_Req_User )
109805                  	,	.GenLcl_Req_Vld( u_Req_Vld )
109806                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
109807                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
109808                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
109809                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109810                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
109811                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
109812                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
109813                  	,	.GenPrt_Req_Be( Gen_Req_Be )
109814                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
109815                  	,	.GenPrt_Req_Data( Gen_Req_Data )
109816                  	,	.GenPrt_Req_Last( Gen_Req_Last )
109817                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
109818                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
109819                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
109820                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
109821                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
109822                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
109823                  	,	.GenPrt_Req_User( Gen_Req_User )
109824                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
109825                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
109826                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
109827                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
109828                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
109829                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
109830                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
109831                  	,	.Sys_Clk( Sys_Clk )
109832                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109833                  	,	.Sys_Clk_En( Sys_Clk_En )
109834                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109835                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109836                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109837                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109838                  	,	.Sys_Pwr_Idle( u_35_Idle )
109839                  	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
109840                  	);
109841                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109842     1/1          		if ( ! Sys_Clk_RstN )
109843     1/1          			AxDone &lt;= #1.0 ( 1'b0 );
109844     1/1          		else if ( Req2Vld &amp; AxWr )
109845     1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
109846                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
109847                  		.Clk( Sys_Clk )
109848                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109849                  	,	.Clk_En( Sys_Clk_En )
109850                  	,	.Clk_EnS( Sys_Clk_EnS )
109851                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109852                  	,	.Clk_RstN( Sys_Clk_RstN )
109853                  	,	.Clk_Tm( Sys_Clk_Tm )
109854                  	,	.O( RspActive )
109855                  	,	.Reset( RspDone )
109856                  	,	.Set( FoVld &amp; FoRdy )
109857                  	);
109858                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109859     1/1          		if ( ! Sys_Clk_RstN )
109860     1/1          			RspWr &lt;= #1.0 ( 1'b0 );
109861     1/1          		else if ( FiVld )
109862     1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109863                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109864     1/1          		if ( ! Sys_Clk_RstN )
109865     1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
109866     1/1          		else if ( FiVld | RspDone )
109867     1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
109868                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109869     1/1          		if ( ! Sys_Clk_RstN )
109870     1/1          			u_615e &lt;= #1.0 ( 1'b0 );
109871     1/1          		else if ( FirstEn )
109872     1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
109873                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
109874                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
109875                  		.Clk( Sys_Clk )
109876                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109877                  	,	.Clk_En( Sys_Clk_En )
109878                  	,	.Clk_EnS( Sys_Clk_EnS )
109879                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109880                  	,	.Clk_RstN( Sys_Clk_RstN )
109881                  	,	.Clk_Tm( Sys_Clk_Tm )
109882                  	,	.O( RspErr )
109883                  	,	.Reset( FoVld &amp; FoRdy )
109884                  	,	.Set( BVld &amp; BRdy &amp; BErr )
109885                  	);
109886                  	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
109887                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
109888                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
109889                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
109890                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
109891                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
109892                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
109893                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
109894                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
109895                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
109896                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
109897                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
109898                  	,	.GenLcl_Req_User( GenLcl_Req_User )
109899                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
109900                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
109901                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
109902                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
109903                  	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
109904                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
109905                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
109906                  	,	.GenPrt_Req_Addr( u_Req_Addr )
109907                  	,	.GenPrt_Req_Be( u_Req_Be )
109908                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
109909                  	,	.GenPrt_Req_Data( u_Req_Data )
109910                  	,	.GenPrt_Req_Last( u_Req_Last )
109911                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
109912                  	,	.GenPrt_Req_Lock( u_Req_Lock )
109913                  	,	.GenPrt_Req_Opc( u_Req_Opc )
109914                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
109915                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
109916                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
109917                  	,	.GenPrt_Req_User( u_Req_User )
109918                  	,	.GenPrt_Req_Vld( u_Req_Vld )
109919                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
109920                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
109921                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
109922                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
109923                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
109924                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
109925                  	);
109926                  	assign FirstCmd = Req1First &amp; ~ RdCont;
109927                  	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
109928                  	assign AxAddrB = AxAddr;
109929                  	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
109930                  	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
109931                  	assign AxProtB = AxProt;
109932                  	assign AxCtl = { AxAddrB , AxProtB };
109933                  	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
109934                  	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
109935                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109936     1/1          		if ( ! Sys_Clk_RstN )
109937     1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
109938     1/1          		else if ( FirstEn )
109939     1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
109940                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109941     1/1          		if ( ! Sys_Clk_RstN )
109942     1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
109943     1/1          		else if ( Req2Vld &amp; Req2Rdy )
109944     1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
109945                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109946     1/1          		if ( ! Sys_Clk_RstN )
109947     1/1          			Req1First &lt;= #1.0 ( 1'b1 );
109948     1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
109949     1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
109950                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109951     1/1          		if ( ! Sys_Clk_RstN )
109952     1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
109953     1/1          		else if ( FirstEn )
109954     1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
109955                  	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
109956                  		.Rx_Ctl( AxCtl )
109957                  	,	.Rx_Decode( AxDecode )
109958                  	,	.RxRdy( AxRdy )
109959                  	,	.RxVld( AxVld )
109960                  	,	.Sys_Clk( Sys_Clk )
109961                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109962                  	,	.Sys_Clk_En( Sys_Clk_En )
109963                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109964                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109965                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109966                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109967                  	,	.Sys_Pwr_Idle( )
109968                  	,	.Sys_Pwr_WakeUp( )
109969                  	,	.Tx_Ctl( Ax1Ctl )
109970                  	,	.Tx_Decode( Ax1Decode )
109971                  	,	.TxRdy( Ax1Rdy )
109972                  	,	.TxVld( Ax1Vld )
109973                  	);
109974                  	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
109975                  	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
109976                  	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
109977                  	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
109978                  	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
109979                  	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
109980                  	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
109981                  	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
109982                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
109983                  	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
109984                  		.Rx_Ctl( Ax1Ctl )
109985                  	,	.Rx_Valid( Ax1Valid )
109986                  	,	.RxRdy( Ax1Rdy )
109987                  	,	.RxVld( Ax1Vld )
109988                  	,	.Sys_Clk( Sys_Clk )
109989                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109990                  	,	.Sys_Clk_En( Sys_Clk_En )
109991                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109992                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109993                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109994                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109995                  	,	.Sys_Pwr_Idle( )
109996                  	,	.Sys_Pwr_WakeUp( )
109997                  	,	.Tx_Ctl( Ax2Ctl )
109998                  	,	.Tx_Valid( Ax2Valid )
109999                  	,	.TxRdy( Ax2Rdy )
110000                  	,	.TxVld( Ax2Vld )
110001                  	);
110002                  	assign Ax2Addr1 = Ax2Ctl [32:3];
110003                  	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
110004                  	assign AxiLcl_0_Ar_Addr = Ax2Addr;
110005                  	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
110006                  	assign Ax2Prot = Ax2Ctl [2:0];
110007                  	assign AxiLcl_0_Ar_Prot = Ax2Prot;
110008                  	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
110009                  	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
110010                  	assign AxiLcl_0_Aw_Addr = Ax2Addr;
110011                  	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
110012                  	assign AxiLcl_0_Aw_Prot = Ax2Prot;
110013                  	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
110014                  	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
110015                  	assign AxiLcl_0_B_Ready = B0Rdy;
110016                  	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
110017                  	assign AxiLcl_0_R_Ready = R0Rdy;
110018                  	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
110019                  	assign AxiLcl_0_W_Data = W2Data;
110020                  	assign Axi_0_w_data = AxiLcl_0_W_Data;
110021                  	assign AxiLcl_0_W_Strb = W2Be;
110022                  	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
110023                  	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
110024                  	assign NiuEmpty = 1'b1;
110025                  	assign Sys_Pwr_Idle = TrCnt == 1'b0;
110026                  	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
110027                  	assign WakeUp_Gen = GenLcl_Req_Vld;
110028                  	// synopsys translate_off
110029                  	// synthesis translate_off
110030                  	always @( posedge Sys_Clk )
110031     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
110032     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
110033     <font color = "grey">unreachable  </font>				dontStop = 0;
110034     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
110035     <font color = "grey">unreachable  </font>				if (!dontStop) begin
110036     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
110037     <font color = "grey">unreachable  </font>					$stop;
110038                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
110039                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110040                  	// synthesis translate_on
110041                  	// synopsys translate_on
110042                  	// synopsys translate_off
110043                  	// synthesis translate_off
110044                  	always @( posedge Sys_Clk )
110045     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
110046     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
110047     <font color = "grey">unreachable  </font>				dontStop = 0;
110048     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
110049     <font color = "grey">unreachable  </font>				if (!dontStop) begin
110050     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
110051     <font color = "grey">unreachable  </font>					$stop;
110052                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
110053                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110054                  	// synthesis translate_on
110055                  	// synopsys translate_on
110056                  	// synopsys translate_off
110057                  	// synthesis translate_off
110058                  	always @( posedge Sys_Clk )
110059     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
110060     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
110061     <font color = "grey">unreachable  </font>				dontStop = 0;
110062     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
110063     <font color = "grey">unreachable  </font>				if (!dontStop) begin
110064     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
110065     <font color = "grey">unreachable  </font>					$stop;
110066                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
110067                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_12319_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod210.html#inst_tag_12319" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109700
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109762
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109786
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109787
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109790
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109791
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109927
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109930
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_12319_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod210.html#inst_tag_12319" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">25</td>
<td class="rt">51.02 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">397</td>
<td class="rt">67.52 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">205</td>
<td class="rt">69.73 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">192</td>
<td class="rt">65.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">25</td>
<td class="rt">51.02 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">397</td>
<td class="rt">67.52 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">205</td>
<td class="rt">69.73 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">192</td>
<td class="rt">65.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12319_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod210.html#inst_tag_12319" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">50</td>
<td class="rt">98.04 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109700</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109786</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109787</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109790</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109791</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109927</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">109930</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109656</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109673</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109703</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109759</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109842</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109859</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109869</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109936</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109941</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109946</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109951</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109700     	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109786     	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109787     	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109790     	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109791     	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109927     	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109930     	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109656     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109657     			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109658     		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
109659     			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109673     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109674     			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109675     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109676     			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109703     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109704     			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109705     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109706     			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109759     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109760     			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
109761     		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
109762     			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109842     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109843     			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109844     		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
109845     			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109859     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109860     			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109861     		else if ( FiVld )
           		     <font color = "green">-2-</font>  
109862     			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109864     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109865     			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109866     		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
109867     			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109869     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109870     			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109871     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109872     			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109936     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109937     			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
109938     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109939     			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109941     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109942     			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
109943     		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
109944     			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109946     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109947     			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
109948     		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
109949     			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109951     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
109952     			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
109953     		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
109954     			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12318">
    <li>
      <a href="#inst_tag_12318_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12318_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_12318_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12318_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_12319">
    <li>
      <a href="#inst_tag_12319_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12319_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_12319_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12319_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_L_G2_U_U_1cfe77e9">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
