vendor_name = ModelSim
source_file = 1, D:/intelFPGA_lite/Project/test5/test5.v
source_file = 1, D:/intelFPGA_lite/Project/test5/db/test5.cbx.xml
design_name = test5
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test5, 1
instance = comp, \clkout~output , clkout~output, test5, 1
instance = comp, \clk~input , clk~input, test5, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, test5, 1
instance = comp, \Add0~0 , Add0~0, test5, 1
instance = comp, \rst_n~input , rst_n~input, test5, 1
instance = comp, \cnt_p[0] , cnt_p[0], test5, 1
instance = comp, \Add0~2 , Add0~2, test5, 1
instance = comp, \cnt_p[1] , cnt_p[1], test5, 1
instance = comp, \Add0~4 , Add0~4, test5, 1
instance = comp, \cnt_p[2] , cnt_p[2], test5, 1
instance = comp, \Add0~6 , Add0~6, test5, 1
instance = comp, \cnt_p[3] , cnt_p[3], test5, 1
instance = comp, \Equal0~6 , Equal0~6, test5, 1
instance = comp, \Add0~8 , Add0~8, test5, 1
instance = comp, \cnt_p[4] , cnt_p[4], test5, 1
instance = comp, \Add0~10 , Add0~10, test5, 1
instance = comp, \cnt_p[5] , cnt_p[5], test5, 1
instance = comp, \Add0~12 , Add0~12, test5, 1
instance = comp, \cnt_p[6] , cnt_p[6], test5, 1
instance = comp, \Add0~14 , Add0~14, test5, 1
instance = comp, \cnt_p[7] , cnt_p[7], test5, 1
instance = comp, \Equal0~5 , Equal0~5, test5, 1
instance = comp, \Add0~20 , Add0~20, test5, 1
instance = comp, \Add0~22 , Add0~22, test5, 1
instance = comp, \cnt_p~11 , cnt_p~11, test5, 1
instance = comp, \cnt_p[11] , cnt_p[11], test5, 1
instance = comp, \Add0~24 , Add0~24, test5, 1
instance = comp, \cnt_p~12 , cnt_p~12, test5, 1
instance = comp, \cnt_p[12] , cnt_p[12], test5, 1
instance = comp, \Add0~26 , Add0~26, test5, 1
instance = comp, \cnt_p[13] , cnt_p[13], test5, 1
instance = comp, \Add0~28 , Add0~28, test5, 1
instance = comp, \cnt_p[14] , cnt_p[14], test5, 1
instance = comp, \Add0~30 , Add0~30, test5, 1
instance = comp, \cnt_p[15] , cnt_p[15], test5, 1
instance = comp, \Add0~32 , Add0~32, test5, 1
instance = comp, \cnt_p~8 , cnt_p~8, test5, 1
instance = comp, \cnt_p[16] , cnt_p[16], test5, 1
instance = comp, \Add0~34 , Add0~34, test5, 1
instance = comp, \cnt_p~7 , cnt_p~7, test5, 1
instance = comp, \cnt_p[17] , cnt_p[17], test5, 1
instance = comp, \Equal0~2 , Equal0~2, test5, 1
instance = comp, \Equal0~3 , Equal0~3, test5, 1
instance = comp, \Add0~36 , Add0~36, test5, 1
instance = comp, \cnt_p~6 , cnt_p~6, test5, 1
instance = comp, \cnt_p[18] , cnt_p[18], test5, 1
instance = comp, \Add0~38 , Add0~38, test5, 1
instance = comp, \cnt_p[19] , cnt_p[19], test5, 1
instance = comp, \Add0~40 , Add0~40, test5, 1
instance = comp, \cnt_p~15 , cnt_p~15, test5, 1
instance = comp, \cnt_p[20] , cnt_p[20], test5, 1
instance = comp, \Add0~42 , Add0~42, test5, 1
instance = comp, \cnt_p~14 , cnt_p~14, test5, 1
instance = comp, \cnt_p[21] , cnt_p[21], test5, 1
instance = comp, \Add0~44 , Add0~44, test5, 1
instance = comp, \cnt_p[22] , cnt_p[22], test5, 1
instance = comp, \Add0~46 , Add0~46, test5, 1
instance = comp, \cnt_p~13 , cnt_p~13, test5, 1
instance = comp, \cnt_p[23] , cnt_p[23], test5, 1
instance = comp, \Equal0~0 , Equal0~0, test5, 1
instance = comp, \Equal0~1 , Equal0~1, test5, 1
instance = comp, \Equal0~4 , Equal0~4, test5, 1
instance = comp, \Add0~16 , Add0~16, test5, 1
instance = comp, \cnt_p~9 , cnt_p~9, test5, 1
instance = comp, \cnt_p[8] , cnt_p[8], test5, 1
instance = comp, \Add0~18 , Add0~18, test5, 1
instance = comp, \cnt_p~10 , cnt_p~10, test5, 1
instance = comp, \cnt_p[9] , cnt_p[9], test5, 1
instance = comp, \cnt_p[10] , cnt_p[10], test5, 1
instance = comp, \LessThan0~4 , LessThan0~4, test5, 1
instance = comp, \LessThan0~3 , LessThan0~3, test5, 1
instance = comp, \LessThan0~5 , LessThan0~5, test5, 1
instance = comp, \LessThan0~0 , LessThan0~0, test5, 1
instance = comp, \LessThan0~1 , LessThan0~1, test5, 1
instance = comp, \LessThan0~2 , LessThan0~2, test5, 1
instance = comp, \LessThan0~6 , LessThan0~6, test5, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, test5, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
