--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml SOC.twx SOC.ncd -o SOC.twr SOC.pcf -ucf UCF.ucf

Design file:              SOC.ncd
Physical constraint file: SOC.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    6.448(R)|      SLOW  |   -0.831(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<1>      |   10.711(R)|      SLOW  |   -1.256(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
BTN<2>      |    6.063(R)|      SLOW  |   -0.824(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<3>      |    5.816(R)|      SLOW  |   -0.425(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<4>      |    6.364(R)|      SLOW  |   -0.727(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<0>       |    8.550(R)|      SLOW  |   -1.020(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SW<1>       |    7.860(R)|      SLOW  |   -0.343(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<2>       |    7.686(R)|      SLOW  |   -0.623(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<3>       |    8.666(R)|      SLOW  |   -1.226(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SW<4>       |    7.207(R)|      SLOW  |    0.181(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<5>       |    7.484(R)|      SLOW  |   -0.667(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<6>       |    7.818(R)|      SLOW  |   -1.022(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<7>       |    8.853(R)|      SLOW  |   -0.840(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |         7.736(F)|      SLOW  |         4.286(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<1>       |         7.797(F)|      SLOW  |         4.313(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<2>       |         7.689(F)|      SLOW  |         4.274(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<3>       |         7.488(F)|      SLOW  |         4.138(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<0>  |         8.977(F)|      SLOW  |         5.061(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<1>  |         9.013(F)|      SLOW  |         5.111(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<2>  |         8.656(F)|      SLOW  |         4.868(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<3>  |         8.912(F)|      SLOW  |         5.005(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<4>  |         8.678(F)|      SLOW  |         4.886(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<5>  |         9.289(F)|      SLOW  |         5.272(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<6>  |         8.661(F)|      SLOW  |         4.884(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<7>  |         9.783(F)|      SLOW  |         5.632(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    8.135|         |   10.191|         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 21 09:37:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 318 MB



