---
layout: clean
title: testbench/
permalink: /SoC_DesignKit_by_ChatGPT/testbench/
---

# ğŸ§ª testbench/
[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/EduController/tree/main/SoC_DesignKit_by_ChatGPT/testbench)

ã“ã®ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªã¯ã€**Câ†’HDL å¤‰æ›å¾Œã®RTL**ã‚’æ¤œè¨¼ã™ã‚‹ãŸã‚ã®ã‚µãƒ³ãƒ—ãƒ«ã¨ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆã‚’ã¾ã¨ã‚ã¦ã„ã¾ã™ã€‚  
*This directory provides samples and templates to verify **RTL after Câ†’HDL conversion**.*

## ä½¿ã„æ–¹ / How to Use
1. `c_to_hdl/` ã§ç”Ÿæˆã—ãŸ Verilog ã‚’ `rtl/` ã«é…ç½®  
   *Place generated Verilog into `rtl/`*
2. `tb/` ã®ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‚’å®Ÿè¡Œï¼ˆIcarus/Verilator ç­‰ï¼‰  
   *Run testbenches in `tb/` (Icarus/Verilator, etc.)*
3. å‚ç…§çµæœã¨æ³¢å½¢ã§ **C ã¨ RTL ã®ä¸€è‡´**ã‚’ç¢ºèª  
   *Check **C vs RTL** equivalence via logs/waves*

## æ§‹æˆ / Layout
- `rtl/` â€¦ ç”Ÿæˆã—ãŸRTLã‚’ç½®ã / *generated RTL here*  
- `tb/` â€¦ ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ / *testbenches*  
- `scripts/` â€¦ å®Ÿè¡Œã‚¹ã‚¯ãƒªãƒ—ãƒˆ / *run scripts*

## é–¢é€£ / Related
- [`c_to_hdl/`](/EduController/SoC_DesignKit_by_ChatGPT/c_to_hdl/)  
- [`matlab_tools/`](/EduController/matlab_tools/)
