<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>StepperMotorControlLibrary: Motor_Driver/DRV8889Q1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">StepperMotorControlLibrary
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Motor_Driver/DRV8889Q1</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define drv8889-q1 structure.  <a href="struct_d_r_v8889_q1___instance.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3f18be8c4dd2588409faff1619706a02"><td class="memItemLeft" align="right" valign="top"><a id="ga3f18be8c4dd2588409faff1619706a02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3f18be8c4dd2588409faff1619706a02">DRV8889Q1_SPI_READY_DELAY_MS</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga3f18be8c4dd2588409faff1619706a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay to wait for the SPI to be ready when the DRV is powered on. <br /></td></tr>
<tr class="separator:ga3f18be8c4dd2588409faff1619706a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afa6614a2870b71507f3bb129aa5e93"><td class="memItemLeft" align="right" valign="top"><a id="ga5afa6614a2870b71507f3bb129aa5e93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga5afa6614a2870b71507f3bb129aa5e93">DRV8889Q1_STEP_DUTYCYCLE</a>&#160;&#160;&#160;(50)</td></tr>
<tr class="memdesc:ga5afa6614a2870b71507f3bb129aa5e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Step pin Dutycycle in percentage. <br /></td></tr>
<tr class="separator:ga5afa6614a2870b71507f3bb129aa5e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb98d179cdc15cd09cbb43d813f14b41"><td class="memItemLeft" align="right" valign="top"><a id="gadb98d179cdc15cd09cbb43d813f14b41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gadb98d179cdc15cd09cbb43d813f14b41">DRV8889Q1_MAX_SET_FREQ</a>&#160;&#160;&#160;(300000)</td></tr>
<tr class="memdesc:gadb98d179cdc15cd09cbb43d813f14b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max Timer frequency limit. <br /></td></tr>
<tr class="separator:gadb98d179cdc15cd09cbb43d813f14b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83009ec8d41ad4e1dedf84693d0eb53b"><td class="memItemLeft" align="right" valign="top"><a id="ga83009ec8d41ad4e1dedf84693d0eb53b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga83009ec8d41ad4e1dedf84693d0eb53b">DRV8889Q1_REG_FAULT_STATUS_FAULT_OFS</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:ga83009ec8d41ad4e1dedf84693d0eb53b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for fault bit. <br /></td></tr>
<tr class="separator:ga83009ec8d41ad4e1dedf84693d0eb53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc94072601211c58fc835405c4b11e7c"><td class="memItemLeft" align="right" valign="top"><a id="gabc94072601211c58fc835405c4b11e7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabc94072601211c58fc835405c4b11e7c">DRV8889Q1_REG_FAULT_STATUS_SPI_ERROR_OFS</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:gabc94072601211c58fc835405c4b11e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for spi error bit. <br /></td></tr>
<tr class="separator:gabc94072601211c58fc835405c4b11e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9777592f57019470f6d4cf47e55bdf"><td class="memItemLeft" align="right" valign="top"><a id="ga3b9777592f57019470f6d4cf47e55bdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3b9777592f57019470f6d4cf47e55bdf">DRV8889Q1_REG_FAULT_STATUS_UVLO_OFS</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:ga3b9777592f57019470f6d4cf47e55bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for under voltage fault bit. <br /></td></tr>
<tr class="separator:ga3b9777592f57019470f6d4cf47e55bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddae2d0d483fd6d730eeb67367fa0639"><td class="memItemLeft" align="right" valign="top"><a id="gaddae2d0d483fd6d730eeb67367fa0639"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaddae2d0d483fd6d730eeb67367fa0639">DRV8889Q1_REG_FAULT_STATUS_CPUV_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:gaddae2d0d483fd6d730eeb67367fa0639"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for charge pump under voltage fault bit. <br /></td></tr>
<tr class="separator:gaddae2d0d483fd6d730eeb67367fa0639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15a92b68f834cc0e3a5ab81a3e7fba6"><td class="memItemLeft" align="right" valign="top"><a id="gae15a92b68f834cc0e3a5ab81a3e7fba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae15a92b68f834cc0e3a5ab81a3e7fba6">DRV8889Q1_REG_FAULT_STATUS_OCP_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gae15a92b68f834cc0e3a5ab81a3e7fba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for over current fault bit. <br /></td></tr>
<tr class="separator:gae15a92b68f834cc0e3a5ab81a3e7fba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508ba291a48c8903428c9b547c8dce06"><td class="memItemLeft" align="right" valign="top"><a id="ga508ba291a48c8903428c9b547c8dce06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga508ba291a48c8903428c9b547c8dce06">DRV8889Q1_REG_FAULT_STATUS_STL_OFS</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga508ba291a48c8903428c9b547c8dce06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for motor stall fault bit. <br /></td></tr>
<tr class="separator:ga508ba291a48c8903428c9b547c8dce06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271cbbf1133f8cee11fc43899831ffe8"><td class="memItemLeft" align="right" valign="top"><a id="ga271cbbf1133f8cee11fc43899831ffe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga271cbbf1133f8cee11fc43899831ffe8">DRV8889Q1_REG_FAULT_STATUS_TF_OFS</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga271cbbf1133f8cee11fc43899831ffe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for over temperature warning or under temperature warning or over temperature shutdown fault bit. <br /></td></tr>
<tr class="separator:ga271cbbf1133f8cee11fc43899831ffe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8fa065fb7dee40dea9167f22300252"><td class="memItemLeft" align="right" valign="top"><a id="ga1d8fa065fb7dee40dea9167f22300252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga1d8fa065fb7dee40dea9167f22300252">DRV8889Q1_REG_FAULT_STATUS_OL_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga1d8fa065fb7dee40dea9167f22300252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for open load fault bit. <br /></td></tr>
<tr class="separator:ga1d8fa065fb7dee40dea9167f22300252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967e8cb55724ebbf0e58fe6aee571939"><td class="memItemLeft" align="right" valign="top"><a id="ga967e8cb55724ebbf0e58fe6aee571939"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga967e8cb55724ebbf0e58fe6aee571939">DRV8889Q1_REG_FAULT_STATUS_FAULT_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga83009ec8d41ad4e1dedf84693d0eb53b">DRV8889Q1_REG_FAULT_STATUS_FAULT_OFS</a>)</td></tr>
<tr class="memdesc:ga967e8cb55724ebbf0e58fe6aee571939"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for fault bit. <br /></td></tr>
<tr class="separator:ga967e8cb55724ebbf0e58fe6aee571939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae25bfd32b4f9e5e5b99b2da0af643a"><td class="memItemLeft" align="right" valign="top"><a id="ga8ae25bfd32b4f9e5e5b99b2da0af643a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga8ae25bfd32b4f9e5e5b99b2da0af643a">DRV8889Q1_REG_FAULT_STATUS_SPI_ERROR_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabc94072601211c58fc835405c4b11e7c">DRV8889Q1_REG_FAULT_STATUS_SPI_ERROR_OFS</a>)</td></tr>
<tr class="memdesc:ga8ae25bfd32b4f9e5e5b99b2da0af643a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for spi error bit. <br /></td></tr>
<tr class="separator:ga8ae25bfd32b4f9e5e5b99b2da0af643a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c9db98fd06cd7f3ca4f4f20b93868"><td class="memItemLeft" align="right" valign="top"><a id="ga0d6c9db98fd06cd7f3ca4f4f20b93868"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga0d6c9db98fd06cd7f3ca4f4f20b93868">DRV8889Q1_REG_FAULT_STATUS_UVLO_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3b9777592f57019470f6d4cf47e55bdf">DRV8889Q1_REG_FAULT_STATUS_UVLO_OFS</a>)</td></tr>
<tr class="memdesc:ga0d6c9db98fd06cd7f3ca4f4f20b93868"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for under voltage fault bit. <br /></td></tr>
<tr class="separator:ga0d6c9db98fd06cd7f3ca4f4f20b93868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6608b8c1e979fdc7ae4bb8fb7eb986"><td class="memItemLeft" align="right" valign="top"><a id="gabd6608b8c1e979fdc7ae4bb8fb7eb986"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabd6608b8c1e979fdc7ae4bb8fb7eb986">DRV8889Q1_REG_FAULT_STATUS_CPUV_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaddae2d0d483fd6d730eeb67367fa0639">DRV8889Q1_REG_FAULT_STATUS_CPUV_OFS</a>)</td></tr>
<tr class="memdesc:gabd6608b8c1e979fdc7ae4bb8fb7eb986"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for Charge pump under voltage fault bit. <br /></td></tr>
<tr class="separator:gabd6608b8c1e979fdc7ae4bb8fb7eb986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf54d1bf3444058f608ba7452d464ba9"><td class="memItemLeft" align="right" valign="top"><a id="gacf54d1bf3444058f608ba7452d464ba9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gacf54d1bf3444058f608ba7452d464ba9">DRV8889Q1_REG_FAULT_STATUS_OCP_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae15a92b68f834cc0e3a5ab81a3e7fba6">DRV8889Q1_REG_FAULT_STATUS_OCP_OFS</a>)</td></tr>
<tr class="memdesc:gacf54d1bf3444058f608ba7452d464ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for over current fault bit. <br /></td></tr>
<tr class="separator:gacf54d1bf3444058f608ba7452d464ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8e2174d480955675de26551c223941"><td class="memItemLeft" align="right" valign="top"><a id="gaca8e2174d480955675de26551c223941"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaca8e2174d480955675de26551c223941">DRV8889Q1_REG_FAULT_STATUS_STL_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga508ba291a48c8903428c9b547c8dce06">DRV8889Q1_REG_FAULT_STATUS_STL_OFS</a>)</td></tr>
<tr class="memdesc:gaca8e2174d480955675de26551c223941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for motor stall fault bit. <br /></td></tr>
<tr class="separator:gaca8e2174d480955675de26551c223941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3737720fd00592e09e0cdd046d5f0a"><td class="memItemLeft" align="right" valign="top"><a id="ga7d3737720fd00592e09e0cdd046d5f0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga7d3737720fd00592e09e0cdd046d5f0a">DRV8889Q1_REG_FAULT_STATUS_TF_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga271cbbf1133f8cee11fc43899831ffe8">DRV8889Q1_REG_FAULT_STATUS_TF_OFS</a>)</td></tr>
<tr class="memdesc:ga7d3737720fd00592e09e0cdd046d5f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for over temperature warning or under temperature warning or over temperature shutdown fault bit. <br /></td></tr>
<tr class="separator:ga7d3737720fd00592e09e0cdd046d5f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53b5789c9f580ca7b0a1e7fbf682af75"><td class="memItemLeft" align="right" valign="top"><a id="ga53b5789c9f580ca7b0a1e7fbf682af75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga53b5789c9f580ca7b0a1e7fbf682af75">DRV8889Q1_REG_FAULT_STATUS_OL_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga1d8fa065fb7dee40dea9167f22300252">DRV8889Q1_REG_FAULT_STATUS_OL_OFS</a>)</td></tr>
<tr class="memdesc:ga53b5789c9f580ca7b0a1e7fbf682af75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for open load bit. <br /></td></tr>
<tr class="separator:ga53b5789c9f580ca7b0a1e7fbf682af75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498eed33559b97bddceb31a5ac37e9d9"><td class="memItemLeft" align="right" valign="top"><a id="ga498eed33559b97bddceb31a5ac37e9d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga498eed33559b97bddceb31a5ac37e9d9">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS2_B_OFS</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:ga498eed33559b97bddceb31a5ac37e9d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overcurrent fault on the low-side FET of half bridge 2 in BOUT. <br /></td></tr>
<tr class="separator:ga498eed33559b97bddceb31a5ac37e9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc592aabaa7a73a29ed6d36894885481"><td class="memItemLeft" align="right" valign="top"><a id="gabc592aabaa7a73a29ed6d36894885481"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabc592aabaa7a73a29ed6d36894885481">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS2_B_OFS</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:gabc592aabaa7a73a29ed6d36894885481"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overcurrent fault on the high-side FET of half bridge 2 in BOUT. <br /></td></tr>
<tr class="separator:gabc592aabaa7a73a29ed6d36894885481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61491de478759191abab12fc2e98501e"><td class="memItemLeft" align="right" valign="top"><a id="ga61491de478759191abab12fc2e98501e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga61491de478759191abab12fc2e98501e">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS1_B_OFS</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:ga61491de478759191abab12fc2e98501e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overcurrent fault on the low-side FET of half bridge 1 in BOUT. <br /></td></tr>
<tr class="separator:ga61491de478759191abab12fc2e98501e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a895704a4b1481f085b892b4e7fb88"><td class="memItemLeft" align="right" valign="top"><a id="ga58a895704a4b1481f085b892b4e7fb88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga58a895704a4b1481f085b892b4e7fb88">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS1_B_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga58a895704a4b1481f085b892b4e7fb88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overcurrent fault on the high-side FET of half bridge 1 in BOUT. <br /></td></tr>
<tr class="separator:ga58a895704a4b1481f085b892b4e7fb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e1824fd27a5aaca8ca0b525f131e6a"><td class="memItemLeft" align="right" valign="top"><a id="gac6e1824fd27a5aaca8ca0b525f131e6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac6e1824fd27a5aaca8ca0b525f131e6a">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS2_A_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gac6e1824fd27a5aaca8ca0b525f131e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overcurrent fault on the low-side FET of half bridge 2 in AOUT. <br /></td></tr>
<tr class="separator:gac6e1824fd27a5aaca8ca0b525f131e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c14b3f10c72d7a5a8bb2af4f511778"><td class="memItemLeft" align="right" valign="top"><a id="ga40c14b3f10c72d7a5a8bb2af4f511778"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga40c14b3f10c72d7a5a8bb2af4f511778">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS2_A_OFS</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga40c14b3f10c72d7a5a8bb2af4f511778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overcurrent fault on the high-side FET of half bridge 2 in AOUT. <br /></td></tr>
<tr class="separator:ga40c14b3f10c72d7a5a8bb2af4f511778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42a1aa70947de398a60624fd8d4c1ba"><td class="memItemLeft" align="right" valign="top"><a id="gaf42a1aa70947de398a60624fd8d4c1ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaf42a1aa70947de398a60624fd8d4c1ba">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS1_A_OFS</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gaf42a1aa70947de398a60624fd8d4c1ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overcurrent fault on the low-side FET of half bridge 1 in AOUT. <br /></td></tr>
<tr class="separator:gaf42a1aa70947de398a60624fd8d4c1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a98d064f3291ac9caac51620ba29c0"><td class="memItemLeft" align="right" valign="top"><a id="ga40a98d064f3291ac9caac51620ba29c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga40a98d064f3291ac9caac51620ba29c0">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS1_A_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga40a98d064f3291ac9caac51620ba29c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overcurrent fault on the high-side FET of half bridge 1 in AOUT. <br /></td></tr>
<tr class="separator:ga40a98d064f3291ac9caac51620ba29c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcba88318f54690c2e67fd285f68b4e"><td class="memItemLeft" align="right" valign="top"><a id="gafdcba88318f54690c2e67fd285f68b4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gafdcba88318f54690c2e67fd285f68b4e">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS2_B_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga498eed33559b97bddceb31a5ac37e9d9">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS2_B_OFS</a>)</td></tr>
<tr class="memdesc:gafdcba88318f54690c2e67fd285f68b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overcurrent fault on the low-side FET of half bridge 2 in BOUT. <br /></td></tr>
<tr class="separator:gafdcba88318f54690c2e67fd285f68b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32be3a358a29f3b1fd3d6f54334efeef"><td class="memItemLeft" align="right" valign="top"><a id="ga32be3a358a29f3b1fd3d6f54334efeef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga32be3a358a29f3b1fd3d6f54334efeef">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS2_B_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabc592aabaa7a73a29ed6d36894885481">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS2_B_OFS</a>)</td></tr>
<tr class="memdesc:ga32be3a358a29f3b1fd3d6f54334efeef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overcurrent fault on the high-side FET of half bridge 2 in BOUT. <br /></td></tr>
<tr class="separator:ga32be3a358a29f3b1fd3d6f54334efeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2ab892ccf2c99e0c8e577029e867b1"><td class="memItemLeft" align="right" valign="top"><a id="ga3b2ab892ccf2c99e0c8e577029e867b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3b2ab892ccf2c99e0c8e577029e867b1">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS1_B_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga61491de478759191abab12fc2e98501e">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS1_B_OFS</a>)</td></tr>
<tr class="memdesc:ga3b2ab892ccf2c99e0c8e577029e867b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overcurrent fault on the low-side FET of half bridge 1 in BOUT. <br /></td></tr>
<tr class="separator:ga3b2ab892ccf2c99e0c8e577029e867b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d465383574acd4b2600f2e0bfb07ab9"><td class="memItemLeft" align="right" valign="top"><a id="ga9d465383574acd4b2600f2e0bfb07ab9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga9d465383574acd4b2600f2e0bfb07ab9">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS1_B_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga58a895704a4b1481f085b892b4e7fb88">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS1_B_OFS</a>)</td></tr>
<tr class="memdesc:ga9d465383574acd4b2600f2e0bfb07ab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overcurrent fault on the high-side FET of half bridge 1 in BOUT. <br /></td></tr>
<tr class="separator:ga9d465383574acd4b2600f2e0bfb07ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48acbe0388ec40077f29aaa76f207b8d"><td class="memItemLeft" align="right" valign="top"><a id="ga48acbe0388ec40077f29aaa76f207b8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga48acbe0388ec40077f29aaa76f207b8d">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS2_A_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac6e1824fd27a5aaca8ca0b525f131e6a">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS2_A_OFS</a>)</td></tr>
<tr class="memdesc:ga48acbe0388ec40077f29aaa76f207b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overcurrent fault on the low-side FET of half bridge 2 in AOUT. <br /></td></tr>
<tr class="separator:ga48acbe0388ec40077f29aaa76f207b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd8abfb79b68bc0b79a11fc37fc527e"><td class="memItemLeft" align="right" valign="top"><a id="ga1cd8abfb79b68bc0b79a11fc37fc527e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga1cd8abfb79b68bc0b79a11fc37fc527e">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS2_A_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga40c14b3f10c72d7a5a8bb2af4f511778">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS2_A_OFS</a>)</td></tr>
<tr class="memdesc:ga1cd8abfb79b68bc0b79a11fc37fc527e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overcurrent fault on the high-side FET of half bridge 2 in AOUT. <br /></td></tr>
<tr class="separator:ga1cd8abfb79b68bc0b79a11fc37fc527e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130ba4a0a51b7f8e635d5ea1f0a8380d"><td class="memItemLeft" align="right" valign="top"><a id="ga130ba4a0a51b7f8e635d5ea1f0a8380d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga130ba4a0a51b7f8e635d5ea1f0a8380d">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS1_A_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaf42a1aa70947de398a60624fd8d4c1ba">DRV8889Q1_REG_DIAG_STATUS_1_OCP_LS1_A_OFS</a>)</td></tr>
<tr class="memdesc:ga130ba4a0a51b7f8e635d5ea1f0a8380d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overcurrent fault on the low-side FET of half bridge 1 in AOUT. <br /></td></tr>
<tr class="separator:ga130ba4a0a51b7f8e635d5ea1f0a8380d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7120cb35d1974c4c7b33bf25ded57df7"><td class="memItemLeft" align="right" valign="top"><a id="ga7120cb35d1974c4c7b33bf25ded57df7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga7120cb35d1974c4c7b33bf25ded57df7">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS1_A_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga40a98d064f3291ac9caac51620ba29c0">DRV8889Q1_REG_DIAG_STATUS_1_OCP_HS1_A_OFS</a>)</td></tr>
<tr class="memdesc:ga7120cb35d1974c4c7b33bf25ded57df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overcurrent fault on the high-side FET of half bridge 1 in AOUT. <br /></td></tr>
<tr class="separator:ga7120cb35d1974c4c7b33bf25ded57df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd09e2336b417816decd7d08045764b"><td class="memItemLeft" align="right" valign="top"><a id="gadcd09e2336b417816decd7d08045764b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gadcd09e2336b417816decd7d08045764b">DRV8889Q1_REG_DIAG_STATUS_2_UTW_OFS</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:gadcd09e2336b417816decd7d08045764b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for undertemperature warning bit. <br /></td></tr>
<tr class="separator:gadcd09e2336b417816decd7d08045764b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dc0bac601cea0f1ef1f2b0af39f26d"><td class="memItemLeft" align="right" valign="top"><a id="gab8dc0bac601cea0f1ef1f2b0af39f26d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gab8dc0bac601cea0f1ef1f2b0af39f26d">DRV8889Q1_REG_DIAG_STATUS_2_OTW_OFS</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:gab8dc0bac601cea0f1ef1f2b0af39f26d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overtemperature warning bit. <br /></td></tr>
<tr class="separator:gab8dc0bac601cea0f1ef1f2b0af39f26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b872ee20d38efab80b01287a311a25a"><td class="memItemLeft" align="right" valign="top"><a id="ga2b872ee20d38efab80b01287a311a25a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga2b872ee20d38efab80b01287a311a25a">DRV8889Q1_REG_DIAG_STATUS_2_OTS_OFS</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:ga2b872ee20d38efab80b01287a311a25a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overtemperature shutdown bit. <br /></td></tr>
<tr class="separator:ga2b872ee20d38efab80b01287a311a25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0038bb2bd5674c0c5a002482029eb423"><td class="memItemLeft" align="right" valign="top"><a id="ga0038bb2bd5674c0c5a002482029eb423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga0038bb2bd5674c0c5a002482029eb423">DRV8889Q1_REG_DIAG_STATUS_2_STL_LRN_OK_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga0038bb2bd5674c0c5a002482029eb423"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for stall learning is successful bit. <br /></td></tr>
<tr class="separator:ga0038bb2bd5674c0c5a002482029eb423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa729e5365b505296d21aaa831528b5b8"><td class="memItemLeft" align="right" valign="top"><a id="gaa729e5365b505296d21aaa831528b5b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaa729e5365b505296d21aaa831528b5b8">DRV8889Q1_REG_DIAG_STATUS_2_STALL_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gaa729e5365b505296d21aaa831528b5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for motor stall condition bit. <br /></td></tr>
<tr class="separator:gaa729e5365b505296d21aaa831528b5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1349d908d4bb4ee7c47da03cac6a0b"><td class="memItemLeft" align="right" valign="top"><a id="gadc1349d908d4bb4ee7c47da03cac6a0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gadc1349d908d4bb4ee7c47da03cac6a0b">DRV8889Q1_REG_DIAG_STATUS_2_OL_B_OFS</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gadc1349d908d4bb4ee7c47da03cac6a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for open load detection on BOUT. <br /></td></tr>
<tr class="separator:gadc1349d908d4bb4ee7c47da03cac6a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf890310cc2f7265266ccb0c018d0988b"><td class="memItemLeft" align="right" valign="top"><a id="gaf890310cc2f7265266ccb0c018d0988b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaf890310cc2f7265266ccb0c018d0988b">DRV8889Q1_REG_DIAG_STATUS_2_OL_A_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaf890310cc2f7265266ccb0c018d0988b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for open load detection on AOUT. <br /></td></tr>
<tr class="separator:gaf890310cc2f7265266ccb0c018d0988b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16cde55374664d160ff136f7043c4954"><td class="memItemLeft" align="right" valign="top"><a id="ga16cde55374664d160ff136f7043c4954"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga16cde55374664d160ff136f7043c4954">DRV8889Q1_REG_DIAG_STATUS_2_UTW_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gadcd09e2336b417816decd7d08045764b">DRV8889Q1_REG_DIAG_STATUS_2_UTW_OFS</a>)</td></tr>
<tr class="memdesc:ga16cde55374664d160ff136f7043c4954"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for undertemperature warning bit. <br /></td></tr>
<tr class="separator:ga16cde55374664d160ff136f7043c4954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43efc10846a4d24f5e2e2dd0b8a0212b"><td class="memItemLeft" align="right" valign="top"><a id="ga43efc10846a4d24f5e2e2dd0b8a0212b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga43efc10846a4d24f5e2e2dd0b8a0212b">DRV8889Q1_REG_DIAG_STATUS_2_OTW_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gab8dc0bac601cea0f1ef1f2b0af39f26d">DRV8889Q1_REG_DIAG_STATUS_2_OTW_OFS</a>)</td></tr>
<tr class="memdesc:ga43efc10846a4d24f5e2e2dd0b8a0212b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overtemperature warning bit. <br /></td></tr>
<tr class="separator:ga43efc10846a4d24f5e2e2dd0b8a0212b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a733324b3cd7f8d642b6a53ab35c87d"><td class="memItemLeft" align="right" valign="top"><a id="ga3a733324b3cd7f8d642b6a53ab35c87d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3a733324b3cd7f8d642b6a53ab35c87d">DRV8889Q1_REG_DIAG_STATUS_2_OTS_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga2b872ee20d38efab80b01287a311a25a">DRV8889Q1_REG_DIAG_STATUS_2_OTS_OFS</a>)</td></tr>
<tr class="memdesc:ga3a733324b3cd7f8d642b6a53ab35c87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overtemperature shutdown bit. <br /></td></tr>
<tr class="separator:ga3a733324b3cd7f8d642b6a53ab35c87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2e846d77798a27e0a1bee80a1bfd7f"><td class="memItemLeft" align="right" valign="top"><a id="ga6f2e846d77798a27e0a1bee80a1bfd7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6f2e846d77798a27e0a1bee80a1bfd7f">DRV8889Q1_REG_DIAG_STATUS_2_STL_LRN_OK_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga0038bb2bd5674c0c5a002482029eb423">DRV8889Q1_REG_DIAG_STATUS_2_STL_LRN_OK_OFS</a>)</td></tr>
<tr class="memdesc:ga6f2e846d77798a27e0a1bee80a1bfd7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for stall learning is successful bit. <br /></td></tr>
<tr class="separator:ga6f2e846d77798a27e0a1bee80a1bfd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa242cf296e995babb433e05a163a6a6b"><td class="memItemLeft" align="right" valign="top"><a id="gaa242cf296e995babb433e05a163a6a6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaa242cf296e995babb433e05a163a6a6b">DRV8889Q1_REG_DIAG_STATUS_2_STALL_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaa729e5365b505296d21aaa831528b5b8">DRV8889Q1_REG_DIAG_STATUS_2_STALL_OFS</a>)</td></tr>
<tr class="memdesc:gaa242cf296e995babb433e05a163a6a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for motor stall condition bit. <br /></td></tr>
<tr class="separator:gaa242cf296e995babb433e05a163a6a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f662f822fc99b305672aa26203a804"><td class="memItemLeft" align="right" valign="top"><a id="ga10f662f822fc99b305672aa26203a804"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga10f662f822fc99b305672aa26203a804">DRV8889Q1_REG_DIAG_STATUS_2_OL_B_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gadc1349d908d4bb4ee7c47da03cac6a0b">DRV8889Q1_REG_DIAG_STATUS_2_OL_B_OFS</a>)</td></tr>
<tr class="memdesc:ga10f662f822fc99b305672aa26203a804"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for open load detection on BOUT. <br /></td></tr>
<tr class="separator:ga10f662f822fc99b305672aa26203a804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea3655f12bf35ce5d8a649db8e278f3"><td class="memItemLeft" align="right" valign="top"><a id="gafea3655f12bf35ce5d8a649db8e278f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gafea3655f12bf35ce5d8a649db8e278f3">DRV8889Q1_REG_DIAG_STATUS_2_OL_A_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaf890310cc2f7265266ccb0c018d0988b">DRV8889Q1_REG_DIAG_STATUS_2_OL_A_OFS</a>)</td></tr>
<tr class="memdesc:gafea3655f12bf35ce5d8a649db8e278f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for open load detection on AOUT. <br /></td></tr>
<tr class="separator:gafea3655f12bf35ce5d8a649db8e278f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784435a9e15d26cc872659c70393bed0"><td class="memItemLeft" align="right" valign="top"><a id="ga784435a9e15d26cc872659c70393bed0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga784435a9e15d26cc872659c70393bed0">DRV8889Q1_REG_CTRL1_TRQ_DAC_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga784435a9e15d26cc872659c70393bed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for TRQ DAC bit. <br /></td></tr>
<tr class="separator:ga784435a9e15d26cc872659c70393bed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ce92d277da2556d51dad9823336ad1"><td class="memItemLeft" align="right" valign="top"><a id="gaf3ce92d277da2556d51dad9823336ad1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaf3ce92d277da2556d51dad9823336ad1">DRV8889Q1_REG_CTRL1_SLEW_RATE_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaf3ce92d277da2556d51dad9823336ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for slew rate selection bit. <br /></td></tr>
<tr class="separator:gaf3ce92d277da2556d51dad9823336ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad98addaba5ca8155250b4d98fefe37d"><td class="memItemLeft" align="right" valign="top"><a id="gaad98addaba5ca8155250b4d98fefe37d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaad98addaba5ca8155250b4d98fefe37d">DRV8889Q1_REG_CTRL1_TRQ_DAC_MASK</a>&#160;&#160;&#160;(15&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga784435a9e15d26cc872659c70393bed0">DRV8889Q1_REG_CTRL1_TRQ_DAC_OFS</a>)</td></tr>
<tr class="memdesc:gaad98addaba5ca8155250b4d98fefe37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for TRQ DAC bit. <br /></td></tr>
<tr class="separator:gaad98addaba5ca8155250b4d98fefe37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9832bb6a78019bb50133552cf0dbee51"><td class="memItemLeft" align="right" valign="top"><a id="ga9832bb6a78019bb50133552cf0dbee51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga9832bb6a78019bb50133552cf0dbee51">DRV8889Q1_REG_CTRL1_SLEW_RATE_MASK</a>&#160;&#160;&#160;(3&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaf3ce92d277da2556d51dad9823336ad1">DRV8889Q1_REG_CTRL1_SLEW_RATE_OFS</a>)</td></tr>
<tr class="memdesc:ga9832bb6a78019bb50133552cf0dbee51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for slew rate selection bit. <br /></td></tr>
<tr class="separator:ga9832bb6a78019bb50133552cf0dbee51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4336c50c87a90ebd3f37af4be9575dc"><td class="memItemLeft" align="right" valign="top"><a id="gaf4336c50c87a90ebd3f37af4be9575dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaf4336c50c87a90ebd3f37af4be9575dc">DRV8889Q1_REG_CTRL2_DIS_OUT_OFS</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:gaf4336c50c87a90ebd3f37af4be9575dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset output disable bit. <br /></td></tr>
<tr class="separator:gaf4336c50c87a90ebd3f37af4be9575dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6de07db8c29a629ef6e043590554e0a"><td class="memItemLeft" align="right" valign="top"><a id="gae6de07db8c29a629ef6e043590554e0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae6de07db8c29a629ef6e043590554e0a">DRV8889Q1_REG_CTRL2_TOFF_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gae6de07db8c29a629ef6e043590554e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset TOFF selection bit. <br /></td></tr>
<tr class="separator:gae6de07db8c29a629ef6e043590554e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b950ca47a6adc7ef2f24b6eb9ad779"><td class="memItemLeft" align="right" valign="top"><a id="ga01b950ca47a6adc7ef2f24b6eb9ad779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga01b950ca47a6adc7ef2f24b6eb9ad779">DRV8889Q1_REG_CTRL2_DECAY_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga01b950ca47a6adc7ef2f24b6eb9ad779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for decay selection bit. <br /></td></tr>
<tr class="separator:ga01b950ca47a6adc7ef2f24b6eb9ad779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71e111f66c940ac5ada5bab1718d62"><td class="memItemLeft" align="right" valign="top"><a id="gaca71e111f66c940ac5ada5bab1718d62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaca71e111f66c940ac5ada5bab1718d62">DRV8889Q1_REG_CTRL2_DIS_OUT_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaf4336c50c87a90ebd3f37af4be9575dc">DRV8889Q1_REG_CTRL2_DIS_OUT_OFS</a>)</td></tr>
<tr class="memdesc:gaca71e111f66c940ac5ada5bab1718d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask output disable bit. <br /></td></tr>
<tr class="separator:gaca71e111f66c940ac5ada5bab1718d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cdcb2afc0afa44a4462a8da734431a"><td class="memItemLeft" align="right" valign="top"><a id="gae6cdcb2afc0afa44a4462a8da734431a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae6cdcb2afc0afa44a4462a8da734431a">DRV8889Q1_REG_CTRL2_TOFF_MASK</a>&#160;&#160;&#160;(3&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae6de07db8c29a629ef6e043590554e0a">DRV8889Q1_REG_CTRL2_TOFF_OFS</a>)</td></tr>
<tr class="memdesc:gae6cdcb2afc0afa44a4462a8da734431a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask TOFF selection bit. <br /></td></tr>
<tr class="separator:gae6cdcb2afc0afa44a4462a8da734431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7581c08093fac1b22589db573f4c32c8"><td class="memItemLeft" align="right" valign="top"><a id="ga7581c08093fac1b22589db573f4c32c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga7581c08093fac1b22589db573f4c32c8">DRV8889Q1_REG_CTRL2_DECAY_MASK</a>&#160;&#160;&#160;(7&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga01b950ca47a6adc7ef2f24b6eb9ad779">DRV8889Q1_REG_CTRL2_DECAY_OFS</a>)</td></tr>
<tr class="memdesc:ga7581c08093fac1b22589db573f4c32c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for decay selection bit. <br /></td></tr>
<tr class="separator:ga7581c08093fac1b22589db573f4c32c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad602dd35afecc5c08dace101d063d297"><td class="memItemLeft" align="right" valign="top"><a id="gad602dd35afecc5c08dace101d063d297"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gad602dd35afecc5c08dace101d063d297">DRV8889Q1_REG_CTRL3_DIR_OFS</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:gad602dd35afecc5c08dace101d063d297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for direction input bit. <br /></td></tr>
<tr class="separator:gad602dd35afecc5c08dace101d063d297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23819c446e63b1051542e6a9c236d41d"><td class="memItemLeft" align="right" valign="top"><a id="ga23819c446e63b1051542e6a9c236d41d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga23819c446e63b1051542e6a9c236d41d">DRV8889Q1_REG_CTRL3_STEP_OFS</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:ga23819c446e63b1051542e6a9c236d41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for step input bit. <br /></td></tr>
<tr class="separator:ga23819c446e63b1051542e6a9c236d41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dfb56dc9d36adf0887d6ada20ec55e1"><td class="memItemLeft" align="right" valign="top"><a id="ga5dfb56dc9d36adf0887d6ada20ec55e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga5dfb56dc9d36adf0887d6ada20ec55e1">DRV8889Q1_REG_CTRL3_SPI_DIR_OFS</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:ga5dfb56dc9d36adf0887d6ada20ec55e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for direction input selection bit. <br /></td></tr>
<tr class="separator:ga5dfb56dc9d36adf0887d6ada20ec55e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac446d48a6b85a14be7df2a393863576"><td class="memItemLeft" align="right" valign="top"><a id="gaac446d48a6b85a14be7df2a393863576"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaac446d48a6b85a14be7df2a393863576">DRV8889Q1_REG_CTRL3_SPI_STEP_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:gaac446d48a6b85a14be7df2a393863576"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for step input selection bit. <br /></td></tr>
<tr class="separator:gaac446d48a6b85a14be7df2a393863576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6001c98b998cce158795318008a1570d"><td class="memItemLeft" align="right" valign="top"><a id="ga6001c98b998cce158795318008a1570d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6001c98b998cce158795318008a1570d">DRV8889Q1_REG_CTRL3_MICROSTEP_MODE_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga6001c98b998cce158795318008a1570d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for microstep mode selection bit. <br /></td></tr>
<tr class="separator:ga6001c98b998cce158795318008a1570d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e1cdbdc6fda930f4773b9ac42a1241"><td class="memItemLeft" align="right" valign="top"><a id="gad1e1cdbdc6fda930f4773b9ac42a1241"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gad1e1cdbdc6fda930f4773b9ac42a1241">DRV8889Q1_REG_CTRL3_DIR_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gad602dd35afecc5c08dace101d063d297">DRV8889Q1_REG_CTRL3_DIR_OFS</a>)</td></tr>
<tr class="memdesc:gad1e1cdbdc6fda930f4773b9ac42a1241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for direction input bit. <br /></td></tr>
<tr class="separator:gad1e1cdbdc6fda930f4773b9ac42a1241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83248f3ece2b4a6e4c6384179faebcda"><td class="memItemLeft" align="right" valign="top"><a id="ga83248f3ece2b4a6e4c6384179faebcda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga83248f3ece2b4a6e4c6384179faebcda">DRV8889Q1_REG_CTRL3_STEP_MAS</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga23819c446e63b1051542e6a9c236d41d">DRV8889Q1_REG_CTRL3_STEP_OFS</a>)</td></tr>
<tr class="memdesc:ga83248f3ece2b4a6e4c6384179faebcda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for step input bit. <br /></td></tr>
<tr class="separator:ga83248f3ece2b4a6e4c6384179faebcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f7b16b10f44f4f12fbb7152c6e167d"><td class="memItemLeft" align="right" valign="top"><a id="gad1f7b16b10f44f4f12fbb7152c6e167d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gad1f7b16b10f44f4f12fbb7152c6e167d">DRV8889Q1_REG_CTRL3_SPI_DIR_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga5dfb56dc9d36adf0887d6ada20ec55e1">DRV8889Q1_REG_CTRL3_SPI_DIR_OFS</a>)</td></tr>
<tr class="memdesc:gad1f7b16b10f44f4f12fbb7152c6e167d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for direction input selection bit. <br /></td></tr>
<tr class="separator:gad1f7b16b10f44f4f12fbb7152c6e167d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e87c974277696ae30e372ca18e091fb"><td class="memItemLeft" align="right" valign="top"><a id="ga7e87c974277696ae30e372ca18e091fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga7e87c974277696ae30e372ca18e091fb">DRV8889Q1_REG_CTRL3_SPI_STEP_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaac446d48a6b85a14be7df2a393863576">DRV8889Q1_REG_CTRL3_SPI_STEP_OFS</a>)</td></tr>
<tr class="memdesc:ga7e87c974277696ae30e372ca18e091fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for step input selection bit. <br /></td></tr>
<tr class="separator:ga7e87c974277696ae30e372ca18e091fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf9c7bd468bed603bde9df0dc1f8b20"><td class="memItemLeft" align="right" valign="top"><a id="gacdf9c7bd468bed603bde9df0dc1f8b20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gacdf9c7bd468bed603bde9df0dc1f8b20">DRV8889Q1_REG_CTRL3_MICROSTEP_MODE_MASK</a>&#160;&#160;&#160;(15&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6001c98b998cce158795318008a1570d">DRV8889Q1_REG_CTRL3_MICROSTEP_MODE_OFS</a>)</td></tr>
<tr class="memdesc:gacdf9c7bd468bed603bde9df0dc1f8b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for microstep mode selection bit. <br /></td></tr>
<tr class="separator:gacdf9c7bd468bed603bde9df0dc1f8b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c39fc1d18a1017d212093533717548b"><td class="memItemLeft" align="right" valign="top"><a id="ga3c39fc1d18a1017d212093533717548b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3c39fc1d18a1017d212093533717548b">DRV8889Q1_REG_CTRL4_CLR_FLT_OFS</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:ga3c39fc1d18a1017d212093533717548b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for clear fault bit. <br /></td></tr>
<tr class="separator:ga3c39fc1d18a1017d212093533717548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a777e513fdee517c31b68698ec9eca"><td class="memItemLeft" align="right" valign="top"><a id="ga47a777e513fdee517c31b68698ec9eca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga47a777e513fdee517c31b68698ec9eca">DRV8889Q1_REG_CTRL4_LOCK_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga47a777e513fdee517c31b68698ec9eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for lock settings bit. <br /></td></tr>
<tr class="separator:ga47a777e513fdee517c31b68698ec9eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab408f863a7600d291cc457b92e042116"><td class="memItemLeft" align="right" valign="top"><a id="gab408f863a7600d291cc457b92e042116"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gab408f863a7600d291cc457b92e042116">DRV8889Q1_REG_CTRL4_EN_OL_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gab408f863a7600d291cc457b92e042116"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for enable open load bit. <br /></td></tr>
<tr class="separator:gab408f863a7600d291cc457b92e042116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d684c939f5eb10115b3e2df9925fe48"><td class="memItemLeft" align="right" valign="top"><a id="ga2d684c939f5eb10115b3e2df9925fe48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga2d684c939f5eb10115b3e2df9925fe48">DRV8889Q1_REG_CTRL4_OCP_MODE_OFS</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga2d684c939f5eb10115b3e2df9925fe48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overcurrent mode selection bit. <br /></td></tr>
<tr class="separator:ga2d684c939f5eb10115b3e2df9925fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga240201b74b8759c2512a8dcbf9b5662c"><td class="memItemLeft" align="right" valign="top"><a id="ga240201b74b8759c2512a8dcbf9b5662c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga240201b74b8759c2512a8dcbf9b5662c">DRV8889Q1_REG_CTRL4_OTSD_MODE_OFS</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga240201b74b8759c2512a8dcbf9b5662c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for overtemperature mode selection bit. <br /></td></tr>
<tr class="separator:ga240201b74b8759c2512a8dcbf9b5662c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1963ede53f2cfb429ab31a22da03abe0"><td class="memItemLeft" align="right" valign="top"><a id="ga1963ede53f2cfb429ab31a22da03abe0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga1963ede53f2cfb429ab31a22da03abe0">DRV8889Q1_REG_CTRL4_TW_REP_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga1963ede53f2cfb429ab31a22da03abe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for over or under temperature reporting selection bit. <br /></td></tr>
<tr class="separator:ga1963ede53f2cfb429ab31a22da03abe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327399d4132e9a943c6a0268861656da"><td class="memItemLeft" align="right" valign="top"><a id="ga327399d4132e9a943c6a0268861656da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga327399d4132e9a943c6a0268861656da">DRV8889Q1_REG_CTRL4_CLR_FLT_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3c39fc1d18a1017d212093533717548b">DRV8889Q1_REG_CTRL4_CLR_FLT_OFS</a>)</td></tr>
<tr class="memdesc:ga327399d4132e9a943c6a0268861656da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for clear fault bit. <br /></td></tr>
<tr class="separator:ga327399d4132e9a943c6a0268861656da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf6d771eb364cac064443907bdeb048"><td class="memItemLeft" align="right" valign="top"><a id="ga1bf6d771eb364cac064443907bdeb048"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga1bf6d771eb364cac064443907bdeb048">DRV8889Q1_REG_CTRL4_LOCK_MASK</a>&#160;&#160;&#160;(7&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga47a777e513fdee517c31b68698ec9eca">DRV8889Q1_REG_CTRL4_LOCK_OFS</a>)</td></tr>
<tr class="memdesc:ga1bf6d771eb364cac064443907bdeb048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for lock settings bit. <br /></td></tr>
<tr class="separator:ga1bf6d771eb364cac064443907bdeb048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3679ac5922ce413c2f229645ec35aafe"><td class="memItemLeft" align="right" valign="top"><a id="ga3679ac5922ce413c2f229645ec35aafe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3679ac5922ce413c2f229645ec35aafe">DRV8889Q1_REG_CTRL4_EN_OL_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gab408f863a7600d291cc457b92e042116">DRV8889Q1_REG_CTRL4_EN_OL_OFS</a>)</td></tr>
<tr class="memdesc:ga3679ac5922ce413c2f229645ec35aafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for enable open load bit. <br /></td></tr>
<tr class="separator:ga3679ac5922ce413c2f229645ec35aafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3479f94a119d7b173bc2c681601b0904"><td class="memItemLeft" align="right" valign="top"><a id="ga3479f94a119d7b173bc2c681601b0904"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3479f94a119d7b173bc2c681601b0904">DRV8889Q1_REG_CTRL4_OCP_MODE_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga2d684c939f5eb10115b3e2df9925fe48">DRV8889Q1_REG_CTRL4_OCP_MODE_OFS</a>)</td></tr>
<tr class="memdesc:ga3479f94a119d7b173bc2c681601b0904"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overcurrent mode selection bit. <br /></td></tr>
<tr class="separator:ga3479f94a119d7b173bc2c681601b0904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808e34cca8813dc4a3d9aa5309952f69"><td class="memItemLeft" align="right" valign="top"><a id="ga808e34cca8813dc4a3d9aa5309952f69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga808e34cca8813dc4a3d9aa5309952f69">DRV8889Q1_REG_CTRL4_OTSD_MODE_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga240201b74b8759c2512a8dcbf9b5662c">DRV8889Q1_REG_CTRL4_OTSD_MODE_OFS</a>)</td></tr>
<tr class="memdesc:ga808e34cca8813dc4a3d9aa5309952f69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for overtemperature mode selection bit. <br /></td></tr>
<tr class="separator:ga808e34cca8813dc4a3d9aa5309952f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fae0de8e49ba4ff15d8acb8f84e473e"><td class="memItemLeft" align="right" valign="top"><a id="ga6fae0de8e49ba4ff15d8acb8f84e473e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6fae0de8e49ba4ff15d8acb8f84e473e">DRV8889Q1_REG_CTRL4_TW_REP_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga1963ede53f2cfb429ab31a22da03abe0">DRV8889Q1_REG_CTRL4_TW_REP_OFS</a>)</td></tr>
<tr class="memdesc:ga6fae0de8e49ba4ff15d8acb8f84e473e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for over or under temperature reporting selection bit. <br /></td></tr>
<tr class="separator:ga6fae0de8e49ba4ff15d8acb8f84e473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3229ca19954c031a4cc5a22110befc2b"><td class="memItemLeft" align="right" valign="top"><a id="ga3229ca19954c031a4cc5a22110befc2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3229ca19954c031a4cc5a22110befc2b">DRV8889Q1_REG_CTRL5_STL_LRN_OFS</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:ga3229ca19954c031a4cc5a22110befc2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for stall learn bit. <br /></td></tr>
<tr class="separator:ga3229ca19954c031a4cc5a22110befc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08645390e706d45df226660393c7733d"><td class="memItemLeft" align="right" valign="top"><a id="ga08645390e706d45df226660393c7733d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga08645390e706d45df226660393c7733d">DRV8889Q1_REG_CTRL5_EN_STL_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga08645390e706d45df226660393c7733d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for enable stall detection bit. <br /></td></tr>
<tr class="separator:ga08645390e706d45df226660393c7733d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410f8c6f3bfe549d0027b43a3b4c47fd"><td class="memItemLeft" align="right" valign="top"><a id="ga410f8c6f3bfe549d0027b43a3b4c47fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga410f8c6f3bfe549d0027b43a3b4c47fd">DRV8889Q1_REG_CTRL5_STL_REP_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:ga410f8c6f3bfe549d0027b43a3b4c47fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for stall detection reporting selection bit. <br /></td></tr>
<tr class="separator:ga410f8c6f3bfe549d0027b43a3b4c47fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e360534fc52ef8bfc149656100017d"><td class="memItemLeft" align="right" valign="top"><a id="ga65e360534fc52ef8bfc149656100017d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga65e360534fc52ef8bfc149656100017d">DRV8889Q1_REG_CTRL5_STL_LRN_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3229ca19954c031a4cc5a22110befc2b">DRV8889Q1_REG_CTRL5_STL_LRN_OFS</a>)</td></tr>
<tr class="memdesc:ga65e360534fc52ef8bfc149656100017d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for stall learn bit. <br /></td></tr>
<tr class="separator:ga65e360534fc52ef8bfc149656100017d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fea5a79ab20eb9c15784e576c17affb"><td class="memItemLeft" align="right" valign="top"><a id="ga6fea5a79ab20eb9c15784e576c17affb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6fea5a79ab20eb9c15784e576c17affb">DRV8889Q1_REG_CTRL5_EN_STL_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga08645390e706d45df226660393c7733d">DRV8889Q1_REG_CTRL5_EN_STL_OFS</a>)</td></tr>
<tr class="memdesc:ga6fea5a79ab20eb9c15784e576c17affb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for enable stall detection bit. <br /></td></tr>
<tr class="separator:ga6fea5a79ab20eb9c15784e576c17affb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19641aad5f8f4239cac84761ec8e762"><td class="memItemLeft" align="right" valign="top"><a id="gac19641aad5f8f4239cac84761ec8e762"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac19641aad5f8f4239cac84761ec8e762">DRV8889Q1_REG_CTRL5_STL_REP_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga410f8c6f3bfe549d0027b43a3b4c47fd">DRV8889Q1_REG_CTRL5_STL_REP_OFS</a>)</td></tr>
<tr class="memdesc:gac19641aad5f8f4239cac84761ec8e762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for stall detection reporting selection bit. <br /></td></tr>
<tr class="separator:gac19641aad5f8f4239cac84761ec8e762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f1d584745b6cfe5638d9f4df59d165"><td class="memItemLeft" align="right" valign="top"><a id="gaf9f1d584745b6cfe5638d9f4df59d165"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaf9f1d584745b6cfe5638d9f4df59d165">DRV8889Q1_REG_CTRL6_STALL_TH_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaf9f1d584745b6cfe5638d9f4df59d165"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for stall threshold bit. <br /></td></tr>
<tr class="separator:gaf9f1d584745b6cfe5638d9f4df59d165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4ed458d8271ccbd94a234ce689be22"><td class="memItemLeft" align="right" valign="top"><a id="gace4ed458d8271ccbd94a234ce689be22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gace4ed458d8271ccbd94a234ce689be22">DRV8889Q1_REG_CTRL6_STALL_TH_MASK</a>&#160;&#160;&#160;(0xFF&lt;&lt;DRV8889Q1_REG_CTRL6_STALL_TH_OFS)</td></tr>
<tr class="memdesc:gace4ed458d8271ccbd94a234ce689be22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for stall threshold bit. <br /></td></tr>
<tr class="separator:gace4ed458d8271ccbd94a234ce689be22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4558af8b64c246b07e32430a4e8f348d"><td class="memItemLeft" align="right" valign="top"><a id="ga4558af8b64c246b07e32430a4e8f348d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga4558af8b64c246b07e32430a4e8f348d">DRV8889Q1_REG_CTRL7_TRQ_COUNT_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga4558af8b64c246b07e32430a4e8f348d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for TRQ COUNT bit. <br /></td></tr>
<tr class="separator:ga4558af8b64c246b07e32430a4e8f348d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad54cadbe68ef43af5f4459475250b79"><td class="memItemLeft" align="right" valign="top"><a id="gaad54cadbe68ef43af5f4459475250b79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaad54cadbe68ef43af5f4459475250b79">DRV8889Q1_REG_CTRL7_TRQ_COUNT_MASK</a>&#160;&#160;&#160;(0xFF&lt;&lt;DRV8889Q1_REG_CTRL7_TRQ_COUNT_OFS)</td></tr>
<tr class="memdesc:gaad54cadbe68ef43af5f4459475250b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for TRQ COUNT bit. <br /></td></tr>
<tr class="separator:gaad54cadbe68ef43af5f4459475250b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7fd378551c4e565472ac0527e44f58"><td class="memItemLeft" align="right" valign="top"><a id="ga6a7fd378551c4e565472ac0527e44f58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6a7fd378551c4e565472ac0527e44f58">DRV8889Q1_REG_CTRL8_REV_ID_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga6a7fd378551c4e565472ac0527e44f58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for silicon revision identification bit. <br /></td></tr>
<tr class="separator:ga6a7fd378551c4e565472ac0527e44f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb737df792469770313ced2c7ffdc058"><td class="memItemLeft" align="right" valign="top"><a id="gacb737df792469770313ced2c7ffdc058"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gacb737df792469770313ced2c7ffdc058">DRV8889Q1_REG_CTRL8_REV_ID_MASK</a>&#160;&#160;&#160;(15&lt;&lt;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6a7fd378551c4e565472ac0527e44f58">DRV8889Q1_REG_CTRL8_REV_ID_OFS</a>)</td></tr>
<tr class="memdesc:gacb737df792469770313ced2c7ffdc058"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for silicon revision identification bit. <br /></td></tr>
<tr class="separator:gacb737df792469770313ced2c7ffdc058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4c2456f29135ddcf074fc039cb0b27"><td class="memItemLeft" align="right" valign="top"><a id="gaaf4c2456f29135ddcf074fc039cb0b27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaaf4c2456f29135ddcf074fc039cb0b27">DRV8889Q1_SPI_CMD_OFS</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="memdesc:gaaf4c2456f29135ddcf074fc039cb0b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for SPI command bit. <br /></td></tr>
<tr class="separator:gaaf4c2456f29135ddcf074fc039cb0b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299118e767a85849ca50fd50f5b9a00d"><td class="memItemLeft" align="right" valign="top"><a id="ga299118e767a85849ca50fd50f5b9a00d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga299118e767a85849ca50fd50f5b9a00d">DRV8889Q1_SPI_ADDR_OFS</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="memdesc:ga299118e767a85849ca50fd50f5b9a00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for SPI register address. <br /></td></tr>
<tr class="separator:ga299118e767a85849ca50fd50f5b9a00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5209941c454fe020c082625983fe0d78"><td class="memItemLeft" align="right" valign="top"><a id="ga5209941c454fe020c082625983fe0d78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga5209941c454fe020c082625983fe0d78">DRV8889Q1_SPI_ADDR_MASK</a>&#160;&#160;&#160;(0xFF&lt;&lt;DRV8889Q1_SPI_ADDR_OFS)</td></tr>
<tr class="memdesc:ga5209941c454fe020c082625983fe0d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for SPI register address. <br /></td></tr>
<tr class="separator:ga5209941c454fe020c082625983fe0d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a7dc88362cc3b6f9477c1b8cadc74f"><td class="memItemLeft" align="right" valign="top"><a id="gae6a7dc88362cc3b6f9477c1b8cadc74f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae6a7dc88362cc3b6f9477c1b8cadc74f">DRV8889Q1_STALL_LEARN_EL_CYCLES</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="memdesc:gae6a7dc88362cc3b6f9477c1b8cadc74f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Electrical cycles for stall auto learning. <br /></td></tr>
<tr class="separator:gae6a7dc88362cc3b6f9477c1b8cadc74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gae55b226749e773fea146adffd807f559"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a> { <br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_FAULT_STATUS</b> = 0, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_DIAG_STATUS_1</b>, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_DIAG_STATUS_2</b>, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_CTRL1</b>, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_CTRL2</b>, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_CTRL3</b>, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_CTRL4</b>, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_CTRL5</b>, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_CTRL6</b>, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_CTRL7</b>, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_CTRL8</b>, 
<br />
&#160;&#160;<b>DRV8889Q1_REG_ADDR_CTRL9</b>
<br />
 }</td></tr>
<tr class="separator:gae55b226749e773fea146adffd807f559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fb7653f272683d3d2a85be70fa1c5b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac5fb7653f272683d3d2a85be70fa1c5b">DRV8889Q1_SPI_CMD</a> { <br />
&#160;&#160;<b>DRV8889Q1_SPI_CMD_WRITE</b> = 0, 
<br />
&#160;&#160;<b>DRV8889Q1_SPI_CMD_READ</b>
<br />
 }</td></tr>
<tr class="separator:gac5fb7653f272683d3d2a85be70fa1c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2cdf9b0715d1375e740f219e8667a9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabe2cdf9b0715d1375e740f219e8667a9">DRV8889Q1_REG_CTRL4_LOCK</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggabe2cdf9b0715d1375e740f219e8667a9aa62651da6241cc552694f474a80e36f1">DRV8889Q1_REG_CTRL4_LOCK_UNLOCK</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggabe2cdf9b0715d1375e740f219e8667a9a068df9d8b1ce578a129cc46a68227c40">DRV8889Q1_REG_CTRL4_LOCK_LOCK</a> = 6
<br />
 }</td></tr>
<tr class="separator:gabe2cdf9b0715d1375e740f219e8667a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ccbd94a7f49736029169887b45dcb5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga88ccbd94a7f49736029169887b45dcb5">DRV8889Q1_DIR</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga88ccbd94a7f49736029169887b45dcb5ae3ddda43c2c36b02f950999e8d9d1aa7">DRV8889Q1_DIR_REVERSE</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga88ccbd94a7f49736029169887b45dcb5a6a409b2d150ff7de56ac5ef51f2d251d">DRV8889Q1_DIR_FORWARD</a>
<br />
 }</td></tr>
<tr class="separator:ga88ccbd94a7f49736029169887b45dcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db27cb8503c2ed253ec6a2d9dfdc104"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga9db27cb8503c2ed253ec6a2d9dfdc104">DRV8889Q1_STEP</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104a759f62e562bb1da5dfa395420af83584">DRV8889Q1_STEP_FULL_STEP</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104a116fe7d19377e5ce602f86af5c2fcbfb">DRV8889Q1_STEP_FULL_STEP_71</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104a753820c17982b6063879f9bee76a9249">DRV8889Q1_STEP_NC_HALF_STEP</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104a778181dd3c636c926f83dd8dfb68f8d2">DRV8889Q1_STEP_HALF_STEP</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104a0f3e9f10f8a18defca8c96951f6ffa35">DRV8889Q1_STEP_1BY4_STEP</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104a3cae75af2997396109d908553690fb90">DRV8889Q1_STEP_1BY8_STEP</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104a6631a9b541c13e887995d0fc142975de">DRV8889Q1_STEP_1BY16_STEP</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104af62cf784c364f6605fb681a3357e4164">DRV8889Q1_STEP_1BY32_STEP</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104a1149b9482d792215736b8bfe40bcb592">DRV8889Q1_STEP_1BY64_STEP</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104a2034a3b4d207695679dd6f08f50567d4">DRV8889Q1_STEP_1BY128_STEP</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga9db27cb8503c2ed253ec6a2d9dfdc104a54990e7ec26231a9e45c1466535c05b8">DRV8889Q1_STEP_1BY256_STEP</a>
<br />
 }</td></tr>
<tr class="separator:ga9db27cb8503c2ed253ec6a2d9dfdc104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2fc701b4561bb8f294dcf86d467421"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaea2fc701b4561bb8f294dcf86d467421">DRV8889Q1_SLEW_RATE</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggaea2fc701b4561bb8f294dcf86d467421a85f5faf85f47dac247396babb3e3e6ef">DRV8889Q1_SLEW_RATE_10VUS</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggaea2fc701b4561bb8f294dcf86d467421a792217a0107f0f7feb787af09f23cf58">DRV8889Q1_SLEW_RATE_35VUS</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggaea2fc701b4561bb8f294dcf86d467421a16e81c993d6a66f5aae09f449429825e">DRV8889Q1_SLEW_RATE_50VUS</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggaea2fc701b4561bb8f294dcf86d467421af9667ed7a25097444543b58343787805">DRV8889Q1_SLEW_RATE_105VUS</a>
<br />
 }</td></tr>
<tr class="separator:gaea2fc701b4561bb8f294dcf86d467421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b53f2df8af4c8d489026cbf8dad09d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga98b53f2df8af4c8d489026cbf8dad09d">DRV8889Q1_DECAY</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga98b53f2df8af4c8d489026cbf8dad09dab164e446647faf752b651fa5cfde4174">DRV8889Q1_DECAY_INC_SLOW_DEC_SLOW</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga98b53f2df8af4c8d489026cbf8dad09dad554bc876b4d2f2e62d2d61a89e95642">DRV8889Q1_DECAY_INC_SLOW_DEC_MIXED_30</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga98b53f2df8af4c8d489026cbf8dad09dac40232baa403cc76aea5f8b7f3df1fd8">DRV8889Q1_DECAY_INC_SLOW_DEC_MIXED_60</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga98b53f2df8af4c8d489026cbf8dad09daf196d477c0718e6d74b494affddcde55">DRV8889Q1_DECAY_INC_SLOW_DEC_FAST</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga98b53f2df8af4c8d489026cbf8dad09da31a6f98013e57c205335b8a2c489566e">DRV8889Q1_DECAY_INC_MIXED_30_DEC_MIXED_30</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga98b53f2df8af4c8d489026cbf8dad09daf6bef42b7b25d3c6a9d6069a49aedc18">DRV8889Q1_DECAY_INC_MIXED_60_DEC_MIXED_60</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga98b53f2df8af4c8d489026cbf8dad09da8d202fa52e85dd99c84c3c46964da985">DRV8889Q1_DECAY_SMART_TUNE_DYNAMIC</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga98b53f2df8af4c8d489026cbf8dad09da64919e6370e648100ceefe52df296db6">DRV8889Q1_DECAY_SMART_TUNE_RIPPLE_CTRL</a>
<br />
 }</td></tr>
<tr class="separator:ga98b53f2df8af4c8d489026cbf8dad09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6402d995c6c8dd4644e4b69175aefb7a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6402d995c6c8dd4644e4b69175aefb7a">DRV8889Q1_TRQ_DAC</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa2868abeee9b19543a6b7b97f5e9ec30e">DRV8889Q1_TRQ_DAC_100</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa18dbb8b9c70700d5b65b4f26dfaaedb8">DRV8889Q1_TRQ_DAC_93P75</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa1c6eeadd6c7524ea0819a41d24c55a1e">DRV8889Q1_TRQ_DAC_87P5</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aaaaf2bdd3de047b994020a00d999dbb01">DRV8889Q1_TRQ_DAC_81P25</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa6ce323ce1c06ff85b300d38f76f01d54">DRV8889Q1_TRQ_DAC_75</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa7f3a084218671ae7ba49944549d26359">DRV8889Q1_TRQ_DAC_68P75</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa2399e2255215b742305ca8cdb5042eff">DRV8889Q1_TRQ_DAC_62P5</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa93a488ffbadb4f810f51a1c8a4cb3e37">DRV8889Q1_TRQ_DAC_56P25</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa4ab846f694fa7e5c5fd9e370c250fbb8">DRV8889Q1_TRQ_DAC_50</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa9c7dec0b1c84d440aecd931804f8272f">DRV8889Q1_TRQ_DAC_43P75</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aac99cc796687eb40ca6a6ea6380d200ec">DRV8889Q1_TRQ_DAC_37P5</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa67a4bd6495cc157ab5251fcf06461cf4">DRV8889Q1_TRQ_DAC_31P25</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aa6fee3ac4a685a23ced627354b4fe5532">DRV8889Q1_TRQ_DAC_25</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aaaf7d68e54f8378ddedd7046685b22cc3">DRV8889Q1_TRQ_DAC_18P75</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aabc2e77563be6f371a0ad029688257e7d">DRV8889Q1_TRQ_DAC_12P5</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga6402d995c6c8dd4644e4b69175aefb7aae8b44e9fe4a6102db8d34e73c04bef2b">DRV8889Q1_TRQ_DAC_6P25</a>
<br />
 }</td></tr>
<tr class="separator:ga6402d995c6c8dd4644e4b69175aefb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c8621f0af0771bc327c0e9cf88e605"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae8c8621f0af0771bc327c0e9cf88e605">DRV8889Q1_TOFF</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggae8c8621f0af0771bc327c0e9cf88e605ab12e1a2d969ae33bf310d3e498dfe794">DRV8889Q1_TOFF_7US</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggae8c8621f0af0771bc327c0e9cf88e605ad0320178288b159431473f983da81d71">DRV8889Q1_TOFF_16US</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggae8c8621f0af0771bc327c0e9cf88e605ac70a46d9275d7816819525348d512e18">DRV8889Q1_TOFF_24US</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggae8c8621f0af0771bc327c0e9cf88e605a2af6a445e83704a288f10363461973b1">DRV8889Q1_TOFF_32US</a>
<br />
 }</td></tr>
<tr class="separator:gae8c8621f0af0771bc327c0e9cf88e605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721b190ff053407f8ede19db4c25bf64"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga721b190ff053407f8ede19db4c25bf64">DRV8889Q1_CONTROL_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga721b190ff053407f8ede19db4c25bf64a89fd2ceea4cfc096f469218ba5ace177">DRV8889Q1_CONTROL_MODE_SPIN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga721b190ff053407f8ede19db4c25bf64aff33eab1f4579081eabd9dc7a6d0f92a">DRV8889Q1_CONTROL_MODE_STEP</a>
<br />
 }</td></tr>
<tr class="separator:ga721b190ff053407f8ede19db4c25bf64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed8af666c4b9bdc8178fcfade2d26c9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga0ed8af666c4b9bdc8178fcfade2d26c9">DRV8889Q1_DRIVE</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga0ed8af666c4b9bdc8178fcfade2d26c9abf1122192e7c0a8d11e77008042d1c4d">DRV8889Q1_DRIVE_DISABLED</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga0ed8af666c4b9bdc8178fcfade2d26c9ab76cb3cf7ceadc10a9f9db7bb124b0a0">DRV8889Q1_DRIVE_PWM</a>
<br />
 }</td></tr>
<tr class="separator:ga0ed8af666c4b9bdc8178fcfade2d26c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8a4f19414ad6252981f09f5a715a31eb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga8a4f19414ad6252981f09f5a715a31eb">DRV8889Q1_init</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga8a4f19414ad6252981f09f5a715a31eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the necessary interrupts.  <a href="#ga8a4f19414ad6252981f09f5a715a31eb">More...</a><br /></td></tr>
<tr class="separator:ga8a4f19414ad6252981f09f5a715a31eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bb2362dc96a252697b4904d0f4222e"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga18bb2362dc96a252697b4904d0f4222e">DRV8889Q1_createSPIDataWord</a> (<a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac5fb7653f272683d3d2a85be70fa1c5b">DRV8889Q1_SPI_CMD</a> wrCmd, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a> addr, uint8_t data)</td></tr>
<tr class="memdesc:ga18bb2362dc96a252697b4904d0f4222e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a data word to be send through SPI.  <a href="#ga18bb2362dc96a252697b4904d0f4222e">More...</a><br /></td></tr>
<tr class="separator:ga18bb2362dc96a252697b4904d0f4222e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797f2dd95a1f06af6a89f9598809c550"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga797f2dd95a1f06af6a89f9598809c550">DRV8889Q1_spiWrite</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a> addr, uint8_t data)</td></tr>
<tr class="memdesc:ga797f2dd95a1f06af6a89f9598809c550"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the data to the SPI register.  <a href="#ga797f2dd95a1f06af6a89f9598809c550">More...</a><br /></td></tr>
<tr class="separator:ga797f2dd95a1f06af6a89f9598809c550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75c275cd702a8cf1b927c0d3de7f279"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gad75c275cd702a8cf1b927c0d3de7f279">DRV8889Q1_spiRead</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a> addr)</td></tr>
<tr class="memdesc:gad75c275cd702a8cf1b927c0d3de7f279"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the data in the SPI register.  <a href="#gad75c275cd702a8cf1b927c0d3de7f279">More...</a><br /></td></tr>
<tr class="separator:gad75c275cd702a8cf1b927c0d3de7f279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc0a1bec87b4496688758b92ecd68fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a> addr, uint32_t mask, uint8_t data)</td></tr>
<tr class="memdesc:ga3fc0a1bec87b4496688758b92ecd68fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update only some bits in the SPI register.  <a href="#ga3fc0a1bec87b4496688758b92ecd68fd">More...</a><br /></td></tr>
<tr class="separator:ga3fc0a1bec87b4496688758b92ecd68fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f68471809ca55f255a2bc223bbdd2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga67f68471809ca55f255a2bc223bbdd2a">DRV8889Q1_setSPIRegisterLock</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabe2cdf9b0715d1375e740f219e8667a9">DRV8889Q1_REG_CTRL4_LOCK</a> lock)</td></tr>
<tr class="memdesc:ga67f68471809ca55f255a2bc223bbdd2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock or lock settings of the DRV.  <a href="#ga67f68471809ca55f255a2bc223bbdd2a">More...</a><br /></td></tr>
<tr class="separator:ga67f68471809ca55f255a2bc223bbdd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729ead726f9085f1a39eab104270f93e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga729ead726f9085f1a39eab104270f93e">DRV8889Q1_setDirection</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga88ccbd94a7f49736029169887b45dcb5">DRV8889Q1_DIR</a> dir)</td></tr>
<tr class="memdesc:ga729ead726f9085f1a39eab104270f93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the direction of motor.  <a href="#ga729ead726f9085f1a39eab104270f93e">More...</a><br /></td></tr>
<tr class="separator:ga729ead726f9085f1a39eab104270f93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6109dd9bcd04176deb311e20468307f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac6109dd9bcd04176deb311e20468307f">DRV8889Q1_setStepMode</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga9db27cb8503c2ed253ec6a2d9dfdc104">DRV8889Q1_STEP</a> stepMode)</td></tr>
<tr class="memdesc:gac6109dd9bcd04176deb311e20468307f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the step mode.  <a href="#gac6109dd9bcd04176deb311e20468307f">More...</a><br /></td></tr>
<tr class="separator:gac6109dd9bcd04176deb311e20468307f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9663db4b456f354ac3276f45d935976"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae9663db4b456f354ac3276f45d935976">DRV8889Q1_setDecayMode</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga98b53f2df8af4c8d489026cbf8dad09d">DRV8889Q1_DECAY</a> decayMode)</td></tr>
<tr class="memdesc:gae9663db4b456f354ac3276f45d935976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the decay mode.  <a href="#gae9663db4b456f354ac3276f45d935976">More...</a><br /></td></tr>
<tr class="separator:gae9663db4b456f354ac3276f45d935976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43effe9a6d38522a2f120b6afc32d196"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga43effe9a6d38522a2f120b6afc32d196">DRV8889Q1_setSpeed</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, uint32_t timFreq)</td></tr>
<tr class="memdesc:ga43effe9a6d38522a2f120b6afc32d196"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the motor speed by setting the timer frequency.  <a href="#ga43effe9a6d38522a2f120b6afc32d196">More...</a><br /></td></tr>
<tr class="separator:ga43effe9a6d38522a2f120b6afc32d196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad6dbac5bcf5f148d008f0e3cb1cf31"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gafad6dbac5bcf5f148d008f0e3cb1cf31">DRV8889Q1_setFSCurr</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, _iq15 fsCurr)</td></tr>
<tr class="memdesc:gafad6dbac5bcf5f148d008f0e3cb1cf31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets full scale current.  <a href="#gafad6dbac5bcf5f148d008f0e3cb1cf31">More...</a><br /></td></tr>
<tr class="separator:gafad6dbac5bcf5f148d008f0e3cb1cf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cd87d4e6a9248dac0deab469c395ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga21cd87d4e6a9248dac0deab469c395ae">DRV8889Q1_setSlewRate</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaea2fc701b4561bb8f294dcf86d467421">DRV8889Q1_SLEW_RATE</a> slewRate)</td></tr>
<tr class="memdesc:ga21cd87d4e6a9248dac0deab469c395ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets Slew rate.  <a href="#ga21cd87d4e6a9248dac0deab469c395ae">More...</a><br /></td></tr>
<tr class="separator:ga21cd87d4e6a9248dac0deab469c395ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d8bc68f7d7ee1fe4aae0dee189dae6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gab5d8bc68f7d7ee1fe4aae0dee189dae6">DRV8889Q1_setNSleep</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:gab5d8bc68f7d7ee1fe4aae0dee189dae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets DRV to awake.  <a href="#gab5d8bc68f7d7ee1fe4aae0dee189dae6">More...</a><br /></td></tr>
<tr class="separator:gab5d8bc68f7d7ee1fe4aae0dee189dae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514e3e4d8c05056257d631ccea466123"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga514e3e4d8c05056257d631ccea466123">DRV8889Q1_clearNSleep</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga514e3e4d8c05056257d631ccea466123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets DRV to sleep.  <a href="#ga514e3e4d8c05056257d631ccea466123">More...</a><br /></td></tr>
<tr class="separator:ga514e3e4d8c05056257d631ccea466123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6fa7ccae05bd4ccacd8faeeb15c8d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaea6fa7ccae05bd4ccacd8faeeb15c8d7">DRV8889Q1_enableOutput</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:gaea6fa7ccae05bd4ccacd8faeeb15c8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the drv driver output.  <a href="#gaea6fa7ccae05bd4ccacd8faeeb15c8d7">More...</a><br /></td></tr>
<tr class="separator:gaea6fa7ccae05bd4ccacd8faeeb15c8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92811a2df2d338ab2a583acac9f6cdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gab92811a2df2d338ab2a583acac9f6cdc">DRV8889Q1_disableOutput</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:gab92811a2df2d338ab2a583acac9f6cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the drv driver output.  <a href="#gab92811a2df2d338ab2a583acac9f6cdc">More...</a><br /></td></tr>
<tr class="separator:gab92811a2df2d338ab2a583acac9f6cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e2d9d004b61f753975aca615ded6d4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga06e2d9d004b61f753975aca615ded6d4">DRV8889Q1_startMotor</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga06e2d9d004b61f753975aca615ded6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts the motor.  <a href="#ga06e2d9d004b61f753975aca615ded6d4">More...</a><br /></td></tr>
<tr class="separator:ga06e2d9d004b61f753975aca615ded6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc086ad5f5eecebb16ffa4c1f7764762"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabc086ad5f5eecebb16ffa4c1f7764762">DRV8889Q1_stopMotor</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:gabc086ad5f5eecebb16ffa4c1f7764762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops the motor.  <a href="#gabc086ad5f5eecebb16ffa4c1f7764762">More...</a><br /></td></tr>
<tr class="separator:gabc086ad5f5eecebb16ffa4c1f7764762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdcb21d3ee5a62f8053e3d6d46b63be"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga9cdcb21d3ee5a62f8053e3d6d46b63be">DRV8889Q1_isMotorRunning</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga9cdcb21d3ee5a62f8053e3d6d46b63be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the motor is currently running.  <a href="#ga9cdcb21d3ee5a62f8053e3d6d46b63be">More...</a><br /></td></tr>
<tr class="separator:ga9cdcb21d3ee5a62f8053e3d6d46b63be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fb49a6c63a3ae9eabb6b6e6ce8c1f9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga47fb49a6c63a3ae9eabb6b6e6ce8c1f9">DRV8889Q1_isFaultOccurred</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga47fb49a6c63a3ae9eabb6b6e6ce8c1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets if any fault occurred at the instant.  <a href="#ga47fb49a6c63a3ae9eabb6b6e6ce8c1f9">More...</a><br /></td></tr>
<tr class="separator:ga47fb49a6c63a3ae9eabb6b6e6ce8c1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd3ec9d4896b0d6eac46f5c049be96b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaabd3ec9d4896b0d6eac46f5c049be96b">DRV8889Q1_setControlMode</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga721b190ff053407f8ede19db4c25bf64">DRV8889Q1_CONTROL_MODE</a> ctrl_mode)</td></tr>
<tr class="memdesc:gaabd3ec9d4896b0d6eac46f5c049be96b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the control mode.  <a href="#gaabd3ec9d4896b0d6eac46f5c049be96b">More...</a><br /></td></tr>
<tr class="separator:gaabd3ec9d4896b0d6eac46f5c049be96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef14bfe44e021b646623a6d6a2a610c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gadef14bfe44e021b646623a6d6a2a610c">DRV8889Q1_checkStep</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:gadef14bfe44e021b646623a6d6a2a610c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if motor has moved the required steps in step mode.  <a href="#gadef14bfe44e021b646623a6d6a2a610c">More...</a><br /></td></tr>
<tr class="separator:gadef14bfe44e021b646623a6d6a2a610c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb55662c141ad67736395a0a39b3e0f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabb55662c141ad67736395a0a39b3e0f3">DRV8889Q1_setStepDuty</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:gabb55662c141ad67736395a0a39b3e0f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the step duty cycle specified in DRV8889Q1_STEP_DUTYCYCLE.  <a href="#gabb55662c141ad67736395a0a39b3e0f3">More...</a><br /></td></tr>
<tr class="separator:gabb55662c141ad67736395a0a39b3e0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363fe67e1c2b7020a1f865144ed7ebd4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga363fe67e1c2b7020a1f865144ed7ebd4">DRV8889Q1_setStepDrive</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga0ed8af666c4b9bdc8178fcfade2d26c9">DRV8889Q1_DRIVE</a> drive)</td></tr>
<tr class="memdesc:ga363fe67e1c2b7020a1f865144ed7ebd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the step drive state.  <a href="#ga363fe67e1c2b7020a1f865144ed7ebd4">More...</a><br /></td></tr>
<tr class="separator:ga363fe67e1c2b7020a1f865144ed7ebd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eebe6e31d01b188a63ff9fcf404b788"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga2eebe6e31d01b188a63ff9fcf404b788">DRV8889Q1_setStep</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, uint16_t setSteps)</td></tr>
<tr class="memdesc:ga2eebe6e31d01b188a63ff9fcf404b788"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the steps to move in step mode.  <a href="#ga2eebe6e31d01b188a63ff9fcf404b788">More...</a><br /></td></tr>
<tr class="separator:ga2eebe6e31d01b188a63ff9fcf404b788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19550cc8a736afa813ebca9084a417d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga19550cc8a736afa813ebca9084a417d0">DRV8889Q1_setTrqDac</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6402d995c6c8dd4644e4b69175aefb7a">DRV8889Q1_TRQ_DAC</a> trqDac)</td></tr>
<tr class="memdesc:ga19550cc8a736afa813ebca9084a417d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets TRQ DAC value. Used to scale the full scale current.  <a href="#ga19550cc8a736afa813ebca9084a417d0">More...</a><br /></td></tr>
<tr class="separator:ga19550cc8a736afa813ebca9084a417d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518a793ca375c213baef9e43ad66985d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga518a793ca375c213baef9e43ad66985d">DRV8889Q1_setToff</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae8c8621f0af0771bc327c0e9cf88e605">DRV8889Q1_TOFF</a> toff)</td></tr>
<tr class="memdesc:ga518a793ca375c213baef9e43ad66985d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets toff value.  <a href="#ga518a793ca375c213baef9e43ad66985d">More...</a><br /></td></tr>
<tr class="separator:ga518a793ca375c213baef9e43ad66985d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d545c8217ee2f6bc3bd8693038eb7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga94d545c8217ee2f6bc3bd8693038eb7a">DRV8889Q1_clearFaults</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga94d545c8217ee2f6bc3bd8693038eb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the SPI fault status registers.  <a href="#ga94d545c8217ee2f6bc3bd8693038eb7a">More...</a><br /></td></tr>
<tr class="separator:ga94d545c8217ee2f6bc3bd8693038eb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b009e1ca332f59549f2b2d7ca19f7b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac4b009e1ca332f59549f2b2d7ca19f7b">DRV8889Q1_getStallThres</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:gac4b009e1ca332f59549f2b2d7ca19f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the stall threshold value from spi register.  <a href="#gac4b009e1ca332f59549f2b2d7ca19f7b">More...</a><br /></td></tr>
<tr class="separator:gac4b009e1ca332f59549f2b2d7ca19f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f324879fa4ca0eacf01c3042fac33f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga9f324879fa4ca0eacf01c3042fac33f3">DRV8889Q1_setStallThres</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, uint8_t stallThres)</td></tr>
<tr class="memdesc:ga9f324879fa4ca0eacf01c3042fac33f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the stall threshold value in spi register.  <a href="#ga9f324879fa4ca0eacf01c3042fac33f3">More...</a><br /></td></tr>
<tr class="separator:ga9f324879fa4ca0eacf01c3042fac33f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69155b7ba7ed8fe2389907725643ad88"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga69155b7ba7ed8fe2389907725643ad88">DRV8889Q1_getTrqCount</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga69155b7ba7ed8fe2389907725643ad88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the trq count.  <a href="#ga69155b7ba7ed8fe2389907725643ad88">More...</a><br /></td></tr>
<tr class="separator:ga69155b7ba7ed8fe2389907725643ad88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8d5f51079284dba0a731fe4d90cb0b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga1f8d5f51079284dba0a731fe4d90cb0b">DRV8889Q1_enableStallDet</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga1f8d5f51079284dba0a731fe4d90cb0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the stall detection.  <a href="#ga1f8d5f51079284dba0a731fe4d90cb0b">More...</a><br /></td></tr>
<tr class="separator:ga1f8d5f51079284dba0a731fe4d90cb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb26bc3e5dbac444ffe0971a3d2ee8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga8bb26bc3e5dbac444ffe0971a3d2ee8b">DRV8889Q1_disableStallDet</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga8bb26bc3e5dbac444ffe0971a3d2ee8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the stall detection.  <a href="#ga8bb26bc3e5dbac444ffe0971a3d2ee8b">More...</a><br /></td></tr>
<tr class="separator:ga8bb26bc3e5dbac444ffe0971a3d2ee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e11fda4504b4cfbc4e505618418c9a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga75e11fda4504b4cfbc4e505618418c9a">DRV8889Q1_enableOlDet</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga75e11fda4504b4cfbc4e505618418c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the open load detection.  <a href="#ga75e11fda4504b4cfbc4e505618418c9a">More...</a><br /></td></tr>
<tr class="separator:ga75e11fda4504b4cfbc4e505618418c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239cbaed663c8d2522a6c5817c7a2d1f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga239cbaed663c8d2522a6c5817c7a2d1f">DRV8889Q1_disableOlDet</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga239cbaed663c8d2522a6c5817c7a2d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the open load detection.  <a href="#ga239cbaed663c8d2522a6c5817c7a2d1f">More...</a><br /></td></tr>
<tr class="separator:ga239cbaed663c8d2522a6c5817c7a2d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f171038656a4689bc3c1467c9793141"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6f171038656a4689bc3c1467c9793141">DRV8889Q1_setLearnStall</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga6f171038656a4689bc3c1467c9793141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts auto stall learning.  <a href="#ga6f171038656a4689bc3c1467c9793141">More...</a><br /></td></tr>
<tr class="separator:ga6f171038656a4689bc3c1467c9793141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740489eb21dac2e10c930edc93715358"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga740489eb21dac2e10c930edc93715358">DRV8889Q1_isStallLearnSuccess</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga740489eb21dac2e10c930edc93715358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if auto stall learning is completed successfully.  <a href="#ga740489eb21dac2e10c930edc93715358">More...</a><br /></td></tr>
<tr class="separator:ga740489eb21dac2e10c930edc93715358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b21ab960b57e6faca830d92652c8917"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga8b21ab960b57e6faca830d92652c8917">DRV8889Q1_setVrefRefVoltage</a> (<a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *handle, _iq15 refVoltage)</td></tr>
<tr class="memdesc:ga8b21ab960b57e6faca830d92652c8917"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the reference voltage for the vref output.  <a href="#ga8b21ab960b57e6faca830d92652c8917">More...</a><br /></td></tr>
<tr class="separator:ga8b21ab960b57e6faca830d92652c8917"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gae55b226749e773fea146adffd807f559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae55b226749e773fea146adffd807f559">&sect;&nbsp;</a></span>DRV8889Q1_REG_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5fb7653f272683d3d2a85be70fa1c5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5fb7653f272683d3d2a85be70fa1c5b">&sect;&nbsp;</a></span>DRV8889Q1_SPI_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac5fb7653f272683d3d2a85be70fa1c5b">DRV8889Q1_SPI_CMD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabe2cdf9b0715d1375e740f219e8667a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe2cdf9b0715d1375e740f219e8667a9">&sect;&nbsp;</a></span>DRV8889Q1_REG_CTRL4_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabe2cdf9b0715d1375e740f219e8667a9">DRV8889Q1_REG_CTRL4_LOCK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggabe2cdf9b0715d1375e740f219e8667a9aa62651da6241cc552694f474a80e36f1"></a>DRV8889Q1_REG_CTRL4_LOCK_UNLOCK&#160;</td><td class="fielddoc"><p>Unlock value </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabe2cdf9b0715d1375e740f219e8667a9a068df9d8b1ce578a129cc46a68227c40"></a>DRV8889Q1_REG_CTRL4_LOCK_LOCK&#160;</td><td class="fielddoc"><p>Lock value </p>
</td></tr>
</table>

</div>
</div>
<a id="ga88ccbd94a7f49736029169887b45dcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88ccbd94a7f49736029169887b45dcb5">&sect;&nbsp;</a></span>DRV8889Q1_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga88ccbd94a7f49736029169887b45dcb5">DRV8889Q1_DIR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga88ccbd94a7f49736029169887b45dcb5ae3ddda43c2c36b02f950999e8d9d1aa7"></a>DRV8889Q1_DIR_REVERSE&#160;</td><td class="fielddoc"><p>Reverse direction </p>
</td></tr>
<tr><td class="fieldname"><a id="gga88ccbd94a7f49736029169887b45dcb5a6a409b2d150ff7de56ac5ef51f2d251d"></a>DRV8889Q1_DIR_FORWARD&#160;</td><td class="fielddoc"><p>Forward direction </p>
</td></tr>
</table>

</div>
</div>
<a id="ga9db27cb8503c2ed253ec6a2d9dfdc104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db27cb8503c2ed253ec6a2d9dfdc104">&sect;&nbsp;</a></span>DRV8889Q1_STEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga9db27cb8503c2ed253ec6a2d9dfdc104">DRV8889Q1_STEP</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104a759f62e562bb1da5dfa395420af83584"></a>DRV8889Q1_STEP_FULL_STEP&#160;</td><td class="fielddoc"><p>Full step mode 100% current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104a116fe7d19377e5ce602f86af5c2fcbfb"></a>DRV8889Q1_STEP_FULL_STEP_71&#160;</td><td class="fielddoc"><p>Full step mode 71% current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104a753820c17982b6063879f9bee76a9249"></a>DRV8889Q1_STEP_NC_HALF_STEP&#160;</td><td class="fielddoc"><p>Half step mode non circular </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104a778181dd3c636c926f83dd8dfb68f8d2"></a>DRV8889Q1_STEP_HALF_STEP&#160;</td><td class="fielddoc"><p>half step mode circular </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104a0f3e9f10f8a18defca8c96951f6ffa35"></a>DRV8889Q1_STEP_1BY4_STEP&#160;</td><td class="fielddoc"><p>1 by 4 step mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104a3cae75af2997396109d908553690fb90"></a>DRV8889Q1_STEP_1BY8_STEP&#160;</td><td class="fielddoc"><p>1 by 8 step mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104a6631a9b541c13e887995d0fc142975de"></a>DRV8889Q1_STEP_1BY16_STEP&#160;</td><td class="fielddoc"><p>1 by 16 step mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104af62cf784c364f6605fb681a3357e4164"></a>DRV8889Q1_STEP_1BY32_STEP&#160;</td><td class="fielddoc"><p>1 by 32 step mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104a1149b9482d792215736b8bfe40bcb592"></a>DRV8889Q1_STEP_1BY64_STEP&#160;</td><td class="fielddoc"><p>1 by 64 step mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104a2034a3b4d207695679dd6f08f50567d4"></a>DRV8889Q1_STEP_1BY128_STEP&#160;</td><td class="fielddoc"><p>1 by 128 step mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9db27cb8503c2ed253ec6a2d9dfdc104a54990e7ec26231a9e45c1466535c05b8"></a>DRV8889Q1_STEP_1BY256_STEP&#160;</td><td class="fielddoc"><p>1 by 256 step mode </p>
</td></tr>
</table>

</div>
</div>
<a id="gaea2fc701b4561bb8f294dcf86d467421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea2fc701b4561bb8f294dcf86d467421">&sect;&nbsp;</a></span>DRV8889Q1_SLEW_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaea2fc701b4561bb8f294dcf86d467421">DRV8889Q1_SLEW_RATE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaea2fc701b4561bb8f294dcf86d467421a85f5faf85f47dac247396babb3e3e6ef"></a>DRV8889Q1_SLEW_RATE_10VUS&#160;</td><td class="fielddoc"><p>Set 10V/us slew rate </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaea2fc701b4561bb8f294dcf86d467421a792217a0107f0f7feb787af09f23cf58"></a>DRV8889Q1_SLEW_RATE_35VUS&#160;</td><td class="fielddoc"><p>Set 35V/us slew rate </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaea2fc701b4561bb8f294dcf86d467421a16e81c993d6a66f5aae09f449429825e"></a>DRV8889Q1_SLEW_RATE_50VUS&#160;</td><td class="fielddoc"><p>Set 50V/us slew rate </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaea2fc701b4561bb8f294dcf86d467421af9667ed7a25097444543b58343787805"></a>DRV8889Q1_SLEW_RATE_105VUS&#160;</td><td class="fielddoc"><p>Set 105V/us slew rate </p>
</td></tr>
</table>

</div>
</div>
<a id="ga98b53f2df8af4c8d489026cbf8dad09d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98b53f2df8af4c8d489026cbf8dad09d">&sect;&nbsp;</a></span>DRV8889Q1_DECAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga98b53f2df8af4c8d489026cbf8dad09d">DRV8889Q1_DECAY</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga98b53f2df8af4c8d489026cbf8dad09dab164e446647faf752b651fa5cfde4174"></a>DRV8889Q1_DECAY_INC_SLOW_DEC_SLOW&#160;</td><td class="fielddoc"><p>Set Slow decay in increasing steps and slow decay in decreasing steps </p>
</td></tr>
<tr><td class="fieldname"><a id="gga98b53f2df8af4c8d489026cbf8dad09dad554bc876b4d2f2e62d2d61a89e95642"></a>DRV8889Q1_DECAY_INC_SLOW_DEC_MIXED_30&#160;</td><td class="fielddoc"><p>Set Slow decay in increasing steps and mixed 30% fast decay in decreasing steps </p>
</td></tr>
<tr><td class="fieldname"><a id="gga98b53f2df8af4c8d489026cbf8dad09dac40232baa403cc76aea5f8b7f3df1fd8"></a>DRV8889Q1_DECAY_INC_SLOW_DEC_MIXED_60&#160;</td><td class="fielddoc"><p>Set Slow decay in increasing steps and mixed 60% fast decay in decreasing steps </p>
</td></tr>
<tr><td class="fieldname"><a id="gga98b53f2df8af4c8d489026cbf8dad09daf196d477c0718e6d74b494affddcde55"></a>DRV8889Q1_DECAY_INC_SLOW_DEC_FAST&#160;</td><td class="fielddoc"><p>Set Slow decay in increasing steps and fast decay in decreasing steps </p>
</td></tr>
<tr><td class="fieldname"><a id="gga98b53f2df8af4c8d489026cbf8dad09da31a6f98013e57c205335b8a2c489566e"></a>DRV8889Q1_DECAY_INC_MIXED_30_DEC_MIXED_30&#160;</td><td class="fielddoc"><p>Set mixed 30% fast decay in increasing steps and mixed 60% fast decay in decreasing steps </p>
</td></tr>
<tr><td class="fieldname"><a id="gga98b53f2df8af4c8d489026cbf8dad09daf6bef42b7b25d3c6a9d6069a49aedc18"></a>DRV8889Q1_DECAY_INC_MIXED_60_DEC_MIXED_60&#160;</td><td class="fielddoc"><p>Set mixed 60% fast decay in increasing steps and mixed 60% fast decay in decreasing steps </p>
</td></tr>
<tr><td class="fieldname"><a id="gga98b53f2df8af4c8d489026cbf8dad09da8d202fa52e85dd99c84c3c46964da985"></a>DRV8889Q1_DECAY_SMART_TUNE_DYNAMIC&#160;</td><td class="fielddoc"><p>Set smart tune dynamic decay </p>
</td></tr>
<tr><td class="fieldname"><a id="gga98b53f2df8af4c8d489026cbf8dad09da64919e6370e648100ceefe52df296db6"></a>DRV8889Q1_DECAY_SMART_TUNE_RIPPLE_CTRL&#160;</td><td class="fielddoc"><p>Set smart tune ripple control decay </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6402d995c6c8dd4644e4b69175aefb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6402d995c6c8dd4644e4b69175aefb7a">&sect;&nbsp;</a></span>DRV8889Q1_TRQ_DAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6402d995c6c8dd4644e4b69175aefb7a">DRV8889Q1_TRQ_DAC</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa2868abeee9b19543a6b7b97f5e9ec30e"></a>DRV8889Q1_TRQ_DAC_100&#160;</td><td class="fielddoc"><p>100% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa18dbb8b9c70700d5b65b4f26dfaaedb8"></a>DRV8889Q1_TRQ_DAC_93P75&#160;</td><td class="fielddoc"><p>93.75% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa1c6eeadd6c7524ea0819a41d24c55a1e"></a>DRV8889Q1_TRQ_DAC_87P5&#160;</td><td class="fielddoc"><p>87.5% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aaaaf2bdd3de047b994020a00d999dbb01"></a>DRV8889Q1_TRQ_DAC_81P25&#160;</td><td class="fielddoc"><p>81.25% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa6ce323ce1c06ff85b300d38f76f01d54"></a>DRV8889Q1_TRQ_DAC_75&#160;</td><td class="fielddoc"><p>75% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa7f3a084218671ae7ba49944549d26359"></a>DRV8889Q1_TRQ_DAC_68P75&#160;</td><td class="fielddoc"><p>68.75% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa2399e2255215b742305ca8cdb5042eff"></a>DRV8889Q1_TRQ_DAC_62P5&#160;</td><td class="fielddoc"><p>62.5% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa93a488ffbadb4f810f51a1c8a4cb3e37"></a>DRV8889Q1_TRQ_DAC_56P25&#160;</td><td class="fielddoc"><p>56.25% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa4ab846f694fa7e5c5fd9e370c250fbb8"></a>DRV8889Q1_TRQ_DAC_50&#160;</td><td class="fielddoc"><p>50% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa9c7dec0b1c84d440aecd931804f8272f"></a>DRV8889Q1_TRQ_DAC_43P75&#160;</td><td class="fielddoc"><p>43.75% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aac99cc796687eb40ca6a6ea6380d200ec"></a>DRV8889Q1_TRQ_DAC_37P5&#160;</td><td class="fielddoc"><p>37.5% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa67a4bd6495cc157ab5251fcf06461cf4"></a>DRV8889Q1_TRQ_DAC_31P25&#160;</td><td class="fielddoc"><p>31.25% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aa6fee3ac4a685a23ced627354b4fe5532"></a>DRV8889Q1_TRQ_DAC_25&#160;</td><td class="fielddoc"><p>25% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aaaf7d68e54f8378ddedd7046685b22cc3"></a>DRV8889Q1_TRQ_DAC_18P75&#160;</td><td class="fielddoc"><p>18.75% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aabc2e77563be6f371a0ad029688257e7d"></a>DRV8889Q1_TRQ_DAC_12P5&#160;</td><td class="fielddoc"><p>12.5% Full scale current </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6402d995c6c8dd4644e4b69175aefb7aae8b44e9fe4a6102db8d34e73c04bef2b"></a>DRV8889Q1_TRQ_DAC_6P25&#160;</td><td class="fielddoc"><p>6.25% Full scale current </p>
</td></tr>
</table>

</div>
</div>
<a id="gae8c8621f0af0771bc327c0e9cf88e605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c8621f0af0771bc327c0e9cf88e605">&sect;&nbsp;</a></span>DRV8889Q1_TOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae8c8621f0af0771bc327c0e9cf88e605">DRV8889Q1_TOFF</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae8c8621f0af0771bc327c0e9cf88e605ab12e1a2d969ae33bf310d3e498dfe794"></a>DRV8889Q1_TOFF_7US&#160;</td><td class="fielddoc"><p>TOFF value 7us </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae8c8621f0af0771bc327c0e9cf88e605ad0320178288b159431473f983da81d71"></a>DRV8889Q1_TOFF_16US&#160;</td><td class="fielddoc"><p>TOFF value 16us </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae8c8621f0af0771bc327c0e9cf88e605ac70a46d9275d7816819525348d512e18"></a>DRV8889Q1_TOFF_24US&#160;</td><td class="fielddoc"><p>TOFF value 24us </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae8c8621f0af0771bc327c0e9cf88e605a2af6a445e83704a288f10363461973b1"></a>DRV8889Q1_TOFF_32US&#160;</td><td class="fielddoc"><p>TOFF value 32us </p>
</td></tr>
</table>

</div>
</div>
<a id="ga721b190ff053407f8ede19db4c25bf64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga721b190ff053407f8ede19db4c25bf64">&sect;&nbsp;</a></span>DRV8889Q1_CONTROL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga721b190ff053407f8ede19db4c25bf64">DRV8889Q1_CONTROL_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga721b190ff053407f8ede19db4c25bf64a89fd2ceea4cfc096f469218ba5ace177"></a>DRV8889Q1_CONTROL_MODE_SPIN&#160;</td><td class="fielddoc"><p>Spin mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga721b190ff053407f8ede19db4c25bf64aff33eab1f4579081eabd9dc7a6d0f92a"></a>DRV8889Q1_CONTROL_MODE_STEP&#160;</td><td class="fielddoc"><p>Step mode </p>
</td></tr>
</table>

</div>
</div>
<a id="ga0ed8af666c4b9bdc8178fcfade2d26c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ed8af666c4b9bdc8178fcfade2d26c9">&sect;&nbsp;</a></span>DRV8889Q1_DRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga0ed8af666c4b9bdc8178fcfade2d26c9">DRV8889Q1_DRIVE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga0ed8af666c4b9bdc8178fcfade2d26c9abf1122192e7c0a8d11e77008042d1c4d"></a>DRV8889Q1_DRIVE_DISABLED&#160;</td><td class="fielddoc"><p>Disabled mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0ed8af666c4b9bdc8178fcfade2d26c9ab76cb3cf7ceadc10a9f9db7bb124b0a0"></a>DRV8889Q1_DRIVE_PWM&#160;</td><td class="fielddoc"><p>PWM mode </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga8a4f19414ad6252981f09f5a715a31eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a4f19414ad6252981f09f5a715a31eb">&sect;&nbsp;</a></span>DRV8889Q1_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the necessary interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889-q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ggabe2cdf9b0715d1375e740f219e8667a9aa62651da6241cc552694f474a80e36f1">DRV8889Q1_REG_CTRL4_LOCK_UNLOCK</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga67f68471809ca55f255a2bc223bbdd2a">DRV8889Q1_setSPIRegisterLock()</a>, <a class="el" href="group___h_a_l.html#ga382308ef6f348f302aef7b7e0a8ab6f0">HAL_enablePWMInterrupt()</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a3c03b8e76b5d87057e8dfdaa2dd949a0">DRV8889Q1_Instance::step</a>.</p>

</div>
</div>
<a id="ga18bb2362dc96a252697b4904d0f4222e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18bb2362dc96a252697b4904d0f4222e">&sect;&nbsp;</a></span>DRV8889Q1_createSPIDataWord()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8889Q1_createSPIDataWord </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac5fb7653f272683d3d2a85be70fa1c5b">DRV8889Q1_SPI_CMD</a>&#160;</td>
          <td class="paramname"><em>wrCmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Creates a data word to be send through SPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">wrCmd</td><td>SPI read or write command. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac5fb7653f272683d3d2a85be70fa1c5b">DRV8889Q1_SPI_CMD</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>A SPI register address. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Data to be written to the SPI register. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return created SPI word </dd></dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga5209941c454fe020c082625983fe0d78">DRV8889Q1_SPI_ADDR_MASK</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga299118e767a85849ca50fd50f5b9a00d">DRV8889Q1_SPI_ADDR_OFS</a>, and <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaaf4c2456f29135ddcf074fc039cb0b27">DRV8889Q1_SPI_CMD_OFS</a>.</p>

<p>Referenced by <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gad75c275cd702a8cf1b927c0d3de7f279">DRV8889Q1_spiRead()</a>, and <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga797f2dd95a1f06af6a89f9598809c550">DRV8889Q1_spiWrite()</a>.</p>

</div>
</div>
<a id="ga797f2dd95a1f06af6a89f9598809c550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga797f2dd95a1f06af6a89f9598809c550">&sect;&nbsp;</a></span>DRV8889Q1_spiWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_spiWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes the data to the SPI register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>A SPI register address. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Data to be written to the SPI register. </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga18bb2362dc96a252697b4904d0f4222e">DRV8889Q1_createSPIDataWord()</a>.</p>

<p>Referenced by <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="gad75c275cd702a8cf1b927c0d3de7f279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad75c275cd702a8cf1b927c0d3de7f279">&sect;&nbsp;</a></span>DRV8889Q1_spiRead()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DRV8889Q1_spiRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a>&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the data in the SPI register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>A SPI register address. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the data in spi register </dd></dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga18bb2362dc96a252697b4904d0f4222e">DRV8889Q1_createSPIDataWord()</a>, <a class="el" href="group___h_a_l.html#gaab324e40809390bc0596a9c2c967081b">HAL_SPI_clearRXFifo()</a>, <a class="el" href="struct_d_r_v8889_q1___instance.html#aa36a9d5c9f403f69fbbd851985b51834">DRV8889Q1_Instance::spi</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a6a595b985b74413681dca2c093f73124">DRV8889Q1_Instance::spiCS</a>.</p>

<p>Referenced by <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac4b009e1ca332f59549f2b2d7ca19f7b">DRV8889Q1_getStallThres()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga69155b7ba7ed8fe2389907725643ad88">DRV8889Q1_getTrqCount()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga740489eb21dac2e10c930edc93715358">DRV8889Q1_isStallLearnSuccess()</a>, and <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="ga3fc0a1bec87b4496688758b92ecd68fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fc0a1bec87b4496688758b92ecd68fd">&sect;&nbsp;</a></span>DRV8889Q1_spiUpdateRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_spiUpdateRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update only some bits in the SPI register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>A SPI register address. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae55b226749e773fea146adffd807f559">DRV8889Q1_REG_ADDR</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask for the bits to change </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Data to be written to the SPI register </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gad75c275cd702a8cf1b927c0d3de7f279">DRV8889Q1_spiRead()</a>, and <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga797f2dd95a1f06af6a89f9598809c550">DRV8889Q1_spiWrite()</a>.</p>

<p>Referenced by <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga94d545c8217ee2f6bc3bd8693038eb7a">DRV8889Q1_clearFaults()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga239cbaed663c8d2522a6c5817c7a2d1f">DRV8889Q1_disableOlDet()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gab92811a2df2d338ab2a583acac9f6cdc">DRV8889Q1_disableOutput()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga8bb26bc3e5dbac444ffe0971a3d2ee8b">DRV8889Q1_disableStallDet()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga75e11fda4504b4cfbc4e505618418c9a">DRV8889Q1_enableOlDet()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaea6fa7ccae05bd4ccacd8faeeb15c8d7">DRV8889Q1_enableOutput()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga1f8d5f51079284dba0a731fe4d90cb0b">DRV8889Q1_enableStallDet()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae9663db4b456f354ac3276f45d935976">DRV8889Q1_setDecayMode()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6f171038656a4689bc3c1467c9793141">DRV8889Q1_setLearnStall()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga21cd87d4e6a9248dac0deab469c395ae">DRV8889Q1_setSlewRate()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga67f68471809ca55f255a2bc223bbdd2a">DRV8889Q1_setSPIRegisterLock()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga9f324879fa4ca0eacf01c3042fac33f3">DRV8889Q1_setStallThres()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gac6109dd9bcd04176deb311e20468307f">DRV8889Q1_setStepMode()</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga518a793ca375c213baef9e43ad66985d">DRV8889Q1_setToff()</a>, and <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga19550cc8a736afa813ebca9084a417d0">DRV8889Q1_setTrqDac()</a>.</p>

</div>
</div>
<a id="ga67f68471809ca55f255a2bc223bbdd2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67f68471809ca55f255a2bc223bbdd2a">&sect;&nbsp;</a></span>DRV8889Q1_setSPIRegisterLock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setSPIRegisterLock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabe2cdf9b0715d1375e740f219e8667a9">DRV8889Q1_REG_CTRL4_LOCK</a>&#160;</td>
          <td class="paramname"><em>lock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock or lock settings of the DRV. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock</td><td>Lock or Unlock value. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabe2cdf9b0715d1375e740f219e8667a9">DRV8889Q1_REG_CTRL4_LOCK</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

<p>Referenced by <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga8a4f19414ad6252981f09f5a715a31eb">DRV8889Q1_init()</a>.</p>

</div>
</div>
<a id="ga729ead726f9085f1a39eab104270f93e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga729ead726f9085f1a39eab104270f93e">&sect;&nbsp;</a></span>DRV8889Q1_setDirection()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setDirection </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga88ccbd94a7f49736029169887b45dcb5">DRV8889Q1_DIR</a>&#160;</td>
          <td class="paramname"><em>dir</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the direction of motor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dir</td><td>New direction to be set. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga88ccbd94a7f49736029169887b45dcb5">DRV8889Q1_DIR</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="struct_d_r_v8889_q1___instance.html#a799931bb54f847f6686f1fca4ed96d4d">DRV8889Q1_Instance::dir</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga88ccbd94a7f49736029169887b45dcb5a6a409b2d150ff7de56ac5ef51f2d251d">DRV8889Q1_DIR_FORWARD</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga88ccbd94a7f49736029169887b45dcb5ae3ddda43c2c36b02f950999e8d9d1aa7">DRV8889Q1_DIR_REVERSE</a>, <a class="el" href="group___h_a_l.html#ggac977ba35c1fccd39a12331665d761ce5abb0433af987db30550c494a7d4f62b1b">HAL_GPIO_VALUE_HIGH</a>, <a class="el" href="group___h_a_l.html#ggac977ba35c1fccd39a12331665d761ce5a6e486d371fe4a56f9c15a2e95026b862">HAL_GPIO_VALUE_LOW</a>, and <a class="el" href="group___h_a_l.html#ga8501ce452cb958bc05fb355d60e3d345">HAL_setGPIOVal()</a>.</p>

</div>
</div>
<a id="gac6109dd9bcd04176deb311e20468307f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6109dd9bcd04176deb311e20468307f">&sect;&nbsp;</a></span>DRV8889Q1_setStepMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setStepMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga9db27cb8503c2ed253ec6a2d9dfdc104">DRV8889Q1_STEP</a>&#160;</td>
          <td class="paramname"><em>stepMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the step mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stepMode</td><td>Step mode to be set. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga9db27cb8503c2ed253ec6a2d9dfdc104">DRV8889Q1_STEP</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="gae9663db4b456f354ac3276f45d935976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9663db4b456f354ac3276f45d935976">&sect;&nbsp;</a></span>DRV8889Q1_setDecayMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setDecayMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga98b53f2df8af4c8d489026cbf8dad09d">DRV8889Q1_DECAY</a>&#160;</td>
          <td class="paramname"><em>decayMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the decay mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">decayMode</td><td>Decay mode to be set. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga98b53f2df8af4c8d489026cbf8dad09d">DRV8889Q1_DECAY</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="ga43effe9a6d38522a2f120b6afc32d196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43effe9a6d38522a2f120b6afc32d196">&sect;&nbsp;</a></span>DRV8889Q1_setSpeed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setSpeed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timFreq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the motor speed by setting the timer frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">timFreq</td><td>Timer frequency to be set </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gadb98d179cdc15cd09cbb43d813f14b41">DRV8889Q1_MAX_SET_FREQ</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabb55662c141ad67736395a0a39b3e0f3">DRV8889Q1_setStepDuty()</a>, <a class="el" href="group___h_a_l.html#ga4220d3f8ea591c0d48b4542c0b360627">HAL_setPWMFreq()</a>, <a class="el" href="struct_d_r_v8889_q1___instance.html#a28f406e1dca9100df45d7ff139c88ea4">DRV8889Q1_Instance::setFreq</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a3c03b8e76b5d87057e8dfdaa2dd949a0">DRV8889Q1_Instance::step</a>.</p>

</div>
</div>
<a id="gafad6dbac5bcf5f148d008f0e3cb1cf31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafad6dbac5bcf5f148d008f0e3cb1cf31">&sect;&nbsp;</a></span>DRV8889Q1_setFSCurr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setFSCurr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_iq15&#160;</td>
          <td class="paramname"><em>fsCurr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets full scale current. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">fsCurr</td><td>Full scale current value to be set in IQ </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___h_a_l.html#ga4783fb92bb5390ac56ca35fd20c53bf3">HAL_setDACVoltage()</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a99339f44d0188f2156baf55873f5a30c">DRV8889Q1_Instance::vref</a>.</p>

</div>
</div>
<a id="ga21cd87d4e6a9248dac0deab469c395ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21cd87d4e6a9248dac0deab469c395ae">&sect;&nbsp;</a></span>DRV8889Q1_setSlewRate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setSlewRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaea2fc701b4561bb8f294dcf86d467421">DRV8889Q1_SLEW_RATE</a>&#160;</td>
          <td class="paramname"><em>slewRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets Slew rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">slewRate</td><td>New slew rate to be set. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gaea2fc701b4561bb8f294dcf86d467421">DRV8889Q1_SLEW_RATE</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="gab5d8bc68f7d7ee1fe4aae0dee189dae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5d8bc68f7d7ee1fe4aae0dee189dae6">&sect;&nbsp;</a></span>DRV8889Q1_setNSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setNSleep </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets DRV to awake. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3f18be8c4dd2588409faff1619706a02">DRV8889Q1_SPI_READY_DELAY_MS</a>, <a class="el" href="group___h_a_l.html#ga8ede55b3708351405918bd7fbf9c8746">HAL_delayMilliSeconds()</a>, <a class="el" href="group___h_a_l.html#ggac977ba35c1fccd39a12331665d761ce5abb0433af987db30550c494a7d4f62b1b">HAL_GPIO_VALUE_HIGH</a>, <a class="el" href="group___h_a_l.html#ga8501ce452cb958bc05fb355d60e3d345">HAL_setGPIOVal()</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#ad75e917b8356310cade5a294d467243c">DRV8889Q1_Instance::nsleep</a>.</p>

</div>
</div>
<a id="ga514e3e4d8c05056257d631ccea466123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga514e3e4d8c05056257d631ccea466123">&sect;&nbsp;</a></span>DRV8889Q1_clearNSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_clearNSleep </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets DRV to sleep. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___h_a_l.html#ggac977ba35c1fccd39a12331665d761ce5a6e486d371fe4a56f9c15a2e95026b862">HAL_GPIO_VALUE_LOW</a>, <a class="el" href="group___h_a_l.html#ga8501ce452cb958bc05fb355d60e3d345">HAL_setGPIOVal()</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#ad75e917b8356310cade5a294d467243c">DRV8889Q1_Instance::nsleep</a>.</p>

</div>
</div>
<a id="gaea6fa7ccae05bd4ccacd8faeeb15c8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea6fa7ccae05bd4ccacd8faeeb15c8d7">&sect;&nbsp;</a></span>DRV8889Q1_enableOutput()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_enableOutput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the drv driver output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>, <a class="el" href="struct_d_r_v8889_q1___instance.html#ae8148726cd45387b712b07e7c94648b2">DRV8889Q1_Instance::drvOff</a>, <a class="el" href="group___h_a_l.html#ggac977ba35c1fccd39a12331665d761ce5a6e486d371fe4a56f9c15a2e95026b862">HAL_GPIO_VALUE_LOW</a>, and <a class="el" href="group___h_a_l.html#ga8501ce452cb958bc05fb355d60e3d345">HAL_setGPIOVal()</a>.</p>

</div>
</div>
<a id="gab92811a2df2d338ab2a583acac9f6cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab92811a2df2d338ab2a583acac9f6cdc">&sect;&nbsp;</a></span>DRV8889Q1_disableOutput()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_disableOutput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the drv driver output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>, <a class="el" href="struct_d_r_v8889_q1___instance.html#ae8148726cd45387b712b07e7c94648b2">DRV8889Q1_Instance::drvOff</a>, <a class="el" href="group___h_a_l.html#ggac977ba35c1fccd39a12331665d761ce5abb0433af987db30550c494a7d4f62b1b">HAL_GPIO_VALUE_HIGH</a>, and <a class="el" href="group___h_a_l.html#ga8501ce452cb958bc05fb355d60e3d345">HAL_setGPIOVal()</a>.</p>

</div>
</div>
<a id="ga06e2d9d004b61f753975aca615ded6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06e2d9d004b61f753975aca615ded6d4">&sect;&nbsp;</a></span>DRV8889Q1_startMotor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_startMotor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Starts the motor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="struct_d_r_v8889_q1___instance.html#a826c995c3e910e59f874800a36fb2d07">DRV8889Q1_Instance::driveState</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga0ed8af666c4b9bdc8178fcfade2d26c9ab76cb3cf7ceadc10a9f9db7bb124b0a0">DRV8889Q1_DRIVE_PWM</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga363fe67e1c2b7020a1f865144ed7ebd4">DRV8889Q1_setStepDrive()</a>, <a class="el" href="group___h_a_l.html#ga16507be004ab42808e4aae8a3ebbed27">HAL_startPWMCounter()</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a3c03b8e76b5d87057e8dfdaa2dd949a0">DRV8889Q1_Instance::step</a>.</p>

</div>
</div>
<a id="gabc086ad5f5eecebb16ffa4c1f7764762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc086ad5f5eecebb16ffa4c1f7764762">&sect;&nbsp;</a></span>DRV8889Q1_stopMotor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_stopMotor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stops the motor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="struct_d_r_v8889_q1___instance.html#a826c995c3e910e59f874800a36fb2d07">DRV8889Q1_Instance::driveState</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga0ed8af666c4b9bdc8178fcfade2d26c9abf1122192e7c0a8d11e77008042d1c4d">DRV8889Q1_DRIVE_DISABLED</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga363fe67e1c2b7020a1f865144ed7ebd4">DRV8889Q1_setStepDrive()</a>, <a class="el" href="group___h_a_l.html#ga45611bb449d747b9354bb6836fdc8f92">HAL_stopPWMCounter()</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a3c03b8e76b5d87057e8dfdaa2dd949a0">DRV8889Q1_Instance::step</a>.</p>

<p>Referenced by <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gadef14bfe44e021b646623a6d6a2a610c">DRV8889Q1_checkStep()</a>.</p>

</div>
</div>
<a id="ga9cdcb21d3ee5a62f8053e3d6d46b63be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cdcb21d3ee5a62f8053e3d6d46b63be">&sect;&nbsp;</a></span>DRV8889Q1_isMotorRunning()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8889Q1_isMotorRunning </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if the motor is currently running. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the running status of motor</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Motor is currently running </td></tr>
    <tr><td class="paramname">false</td><td>Motor is not currently running </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___h_a_l.html#gaaa4f78f5eccc495a9bc848db450e2b7c">HAL_isPWMCounterRunning()</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a3c03b8e76b5d87057e8dfdaa2dd949a0">DRV8889Q1_Instance::step</a>.</p>

</div>
</div>
<a id="ga47fb49a6c63a3ae9eabb6b6e6ce8c1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47fb49a6c63a3ae9eabb6b6e6ce8c1f9">&sect;&nbsp;</a></span>DRV8889Q1_isFaultOccurred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8889Q1_isFaultOccurred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets if any fault occurred at the instant. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns if fault occurred</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Fault currently present </td></tr>
    <tr><td class="paramname">false</td><td>No fault is currently present </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___h_a_l.html#ggac977ba35c1fccd39a12331665d761ce5a6e486d371fe4a56f9c15a2e95026b862">HAL_GPIO_VALUE_LOW</a>, <a class="el" href="group___h_a_l.html#gae6a056c111b330e337f2717652571df5">HAL_readGPIOVal()</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#aab8f22f4bfafaf13686813575b8ffe50">DRV8889Q1_Instance::nfault</a>.</p>

</div>
</div>
<a id="gaabd3ec9d4896b0d6eac46f5c049be96b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabd3ec9d4896b0d6eac46f5c049be96b">&sect;&nbsp;</a></span>DRV8889Q1_setControlMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setControlMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga721b190ff053407f8ede19db4c25bf64">DRV8889Q1_CONTROL_MODE</a>&#160;</td>
          <td class="paramname"><em>ctrl_mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the control mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ctrl_mode</td><td>Control mode to be set. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga721b190ff053407f8ede19db4c25bf64">DRV8889Q1_CONTROL_MODE</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="struct_d_r_v8889_q1___instance.html#aa1c02ce1dab2aaba5ace1ac4af3fec7d">DRV8889Q1_Instance::controlMode</a>.</p>

</div>
</div>
<a id="gadef14bfe44e021b646623a6d6a2a610c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadef14bfe44e021b646623a6d6a2a610c">&sect;&nbsp;</a></span>DRV8889Q1_checkStep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_checkStep </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if motor has moved the required steps in step mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="struct_d_r_v8889_q1___instance.html#aa1c02ce1dab2aaba5ace1ac4af3fec7d">DRV8889Q1_Instance::controlMode</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga721b190ff053407f8ede19db4c25bf64aff33eab1f4579081eabd9dc7a6d0f92a">DRV8889Q1_CONTROL_MODE_STEP</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabc086ad5f5eecebb16ffa4c1f7764762">DRV8889Q1_stopMotor()</a>, <a class="el" href="struct_d_r_v8889_q1___instance.html#a0d51e31ac763019f837e53c5ea51f810">DRV8889Q1_Instance::setStep</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a7a15c0ec5e2993126eefc2f070092498">DRV8889Q1_Instance::stepCount</a>.</p>

</div>
</div>
<a id="gabb55662c141ad67736395a0a39b3e0f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb55662c141ad67736395a0a39b3e0f3">&sect;&nbsp;</a></span>DRV8889Q1_setStepDuty()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setStepDuty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the step duty cycle specified in DRV8889Q1_STEP_DUTYCYCLE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga5afa6614a2870b71507f3bb129aa5e93">DRV8889Q1_STEP_DUTYCYCLE</a>, <a class="el" href="group___h_a_l.html#gabb8fb73248c192e21d4c268d8339853f">HA_setPWMDutyCycle()</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a3c03b8e76b5d87057e8dfdaa2dd949a0">DRV8889Q1_Instance::step</a>.</p>

<p>Referenced by <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga43effe9a6d38522a2f120b6afc32d196">DRV8889Q1_setSpeed()</a>.</p>

</div>
</div>
<a id="ga363fe67e1c2b7020a1f865144ed7ebd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga363fe67e1c2b7020a1f865144ed7ebd4">&sect;&nbsp;</a></span>DRV8889Q1_setStepDrive()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setStepDrive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga0ed8af666c4b9bdc8178fcfade2d26c9">DRV8889Q1_DRIVE</a>&#160;</td>
          <td class="paramname"><em>drive</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the step drive state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">drive</td><td>New drive state to be set. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga0ed8af666c4b9bdc8178fcfade2d26c9">DRV8889Q1_DRIVE</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga0ed8af666c4b9bdc8178fcfade2d26c9abf1122192e7c0a8d11e77008042d1c4d">DRV8889Q1_DRIVE_DISABLED</a>, <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gga0ed8af666c4b9bdc8178fcfade2d26c9ab76cb3cf7ceadc10a9f9db7bb124b0a0">DRV8889Q1_DRIVE_PWM</a>, <a class="el" href="group___h_a_l.html#ga17468c3751546bf8d30458b111e87024">HAL_configurePWMPin()</a>, <a class="el" href="group___h_a_l.html#ggab261b3a59c5ba22c02b403e1de40a41ea2a433519e8b0a4e9b5f5d0ad841c460a">HAL_PWM_CHANNEL_MODE_FORCED_LOW</a>, <a class="el" href="group___h_a_l.html#ggab261b3a59c5ba22c02b403e1de40a41eabbeebad5382ed0ed213f126e4bbb7d49">HAL_PWM_CHANNEL_MODE_PWM</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a3c03b8e76b5d87057e8dfdaa2dd949a0">DRV8889Q1_Instance::step</a>.</p>

<p>Referenced by <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga06e2d9d004b61f753975aca615ded6d4">DRV8889Q1_startMotor()</a>, and <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gabc086ad5f5eecebb16ffa4c1f7764762">DRV8889Q1_stopMotor()</a>.</p>

</div>
</div>
<a id="ga2eebe6e31d01b188a63ff9fcf404b788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eebe6e31d01b188a63ff9fcf404b788">&sect;&nbsp;</a></span>DRV8889Q1_setStep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setStep </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>setSteps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the steps to move in step mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">setSteps</td><td>Steps to move in step mode </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="struct_d_r_v8889_q1___instance.html#a0d51e31ac763019f837e53c5ea51f810">DRV8889Q1_Instance::setStep</a>.</p>

</div>
</div>
<a id="ga19550cc8a736afa813ebca9084a417d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19550cc8a736afa813ebca9084a417d0">&sect;&nbsp;</a></span>DRV8889Q1_setTrqDac()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setTrqDac </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6402d995c6c8dd4644e4b69175aefb7a">DRV8889Q1_TRQ_DAC</a>&#160;</td>
          <td class="paramname"><em>trqDac</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets TRQ DAC value. Used to scale the full scale current. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trqDac</td><td>New TRQ DAC value to be set. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga6402d995c6c8dd4644e4b69175aefb7a">DRV8889Q1_TRQ_DAC</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="ga518a793ca375c213baef9e43ad66985d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga518a793ca375c213baef9e43ad66985d">&sect;&nbsp;</a></span>DRV8889Q1_setToff()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setToff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae8c8621f0af0771bc327c0e9cf88e605">DRV8889Q1_TOFF</a>&#160;</td>
          <td class="paramname"><em>toff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets toff value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">toff</td><td>New toff value to be set. One of <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gae8c8621f0af0771bc327c0e9cf88e605">DRV8889Q1_TOFF</a> </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="ga94d545c8217ee2f6bc3bd8693038eb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d545c8217ee2f6bc3bd8693038eb7a">&sect;&nbsp;</a></span>DRV8889Q1_clearFaults()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_clearFaults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the SPI fault status registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="gac4b009e1ca332f59549f2b2d7ca19f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4b009e1ca332f59549f2b2d7ca19f7b">&sect;&nbsp;</a></span>DRV8889Q1_getStallThres()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DRV8889Q1_getStallThres </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the stall threshold value from spi register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the stall threshold </dd></dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gad75c275cd702a8cf1b927c0d3de7f279">DRV8889Q1_spiRead()</a>.</p>

</div>
</div>
<a id="ga9f324879fa4ca0eacf01c3042fac33f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f324879fa4ca0eacf01c3042fac33f3">&sect;&nbsp;</a></span>DRV8889Q1_setStallThres()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setStallThres </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stallThres</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the stall threshold value in spi register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stallThres</td><td>new stall threshold to be set </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="ga69155b7ba7ed8fe2389907725643ad88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69155b7ba7ed8fe2389907725643ad88">&sect;&nbsp;</a></span>DRV8889Q1_getTrqCount()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t DRV8889Q1_getTrqCount </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the trq count. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the trq couht </dd></dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gad75c275cd702a8cf1b927c0d3de7f279">DRV8889Q1_spiRead()</a>.</p>

</div>
</div>
<a id="ga1f8d5f51079284dba0a731fe4d90cb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f8d5f51079284dba0a731fe4d90cb0b">&sect;&nbsp;</a></span>DRV8889Q1_enableStallDet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_enableStallDet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the stall detection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="ga8bb26bc3e5dbac444ffe0971a3d2ee8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb26bc3e5dbac444ffe0971a3d2ee8b">&sect;&nbsp;</a></span>DRV8889Q1_disableStallDet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_disableStallDet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the stall detection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="ga75e11fda4504b4cfbc4e505618418c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e11fda4504b4cfbc4e505618418c9a">&sect;&nbsp;</a></span>DRV8889Q1_enableOlDet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_enableOlDet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the open load detection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="ga239cbaed663c8d2522a6c5817c7a2d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga239cbaed663c8d2522a6c5817c7a2d1f">&sect;&nbsp;</a></span>DRV8889Q1_disableOlDet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_disableOlDet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the open load detection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="ga6f171038656a4689bc3c1467c9793141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f171038656a4689bc3c1467c9793141">&sect;&nbsp;</a></span>DRV8889Q1_setLearnStall()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setLearnStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Starts auto stall learning. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#ga3fc0a1bec87b4496688758b92ecd68fd">DRV8889Q1_spiUpdateRegister()</a>.</p>

</div>
</div>
<a id="ga740489eb21dac2e10c930edc93715358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga740489eb21dac2e10c930edc93715358">&sect;&nbsp;</a></span>DRV8889Q1_isStallLearnSuccess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8889Q1_isStallLearnSuccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if auto stall learning is completed successfully. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns if stall learning is completed successfully</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Stall learning is not complete </td></tr>
    <tr><td class="paramname">false</td><td>Stall learning is completed successfully </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___m_d___m_o_d_u_l_e2.html#gad75c275cd702a8cf1b927c0d3de7f279">DRV8889Q1_spiRead()</a>.</p>

</div>
</div>
<a id="ga8b21ab960b57e6faca830d92652c8917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b21ab960b57e6faca830d92652c8917">&sect;&nbsp;</a></span>DRV8889Q1_setVrefRefVoltage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8889Q1_setVrefRefVoltage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_r_v8889_q1___instance.html">DRV8889Q1_Instance</a> *&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_iq15&#160;</td>
          <td class="paramname"><em>refVoltage</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the reference voltage for the vref output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>A pointer to drv8889q1 instance </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">refVoltage</td><td>Reference voltage to be set in IQ </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___h_a_l.html#ga03984d5f95f98df7183cd3046c1f34ff">HAL_setDacRefVoltage()</a>, and <a class="el" href="struct_d_r_v8889_q1___instance.html#a99339f44d0188f2156baf55873f5a30c">DRV8889Q1_Instance::vref</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
