Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.13-s033_1, built Thu Feb 15 2018
Options: -abort_on_error -no_gui -batch -files tcl/synth_mtmAlu.tcl -log genus_mtm -overwrite 
Date:    Sun Sep 08 10:34:21 2019
Host:    cadence212 (x86_64 w/Linux 2.6.32-754.6.3.el6.x86_64) (16cores*64cpus*2physical cpus*Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 22528KB) (264129332KB)
OS:      CentOS release 6.10 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (6 seconds elapsed).

#@ Processing -files option
@genus 1> source tcl/synth_mtmAlu.tcl
#@ Begin verbose source tcl/synth_mtmAlu.tcl
@file(synth_mtmAlu.tcl) 9: set_db information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synth_mtmAlu.tcl) 12: source tcl/flow_config.tcl
Sourcing './tcl/flow_config.tcl' (Sun Sep 08 10:34:27 CEST 2019)...
#@ Begin verbose source tcl/flow_config.tcl
@file(flow_config.tcl) 5: set_db design_process_node 180
  Setting attribute of root '/': 'design_process_node' = 180
@file(flow_config.tcl) 7: set_db syn_generic_effort express
  Setting attribute of root '/': 'syn_generic_effort' = express
@file(flow_config.tcl) 8: set_db syn_map_effort express
  Setting attribute of root '/': 'syn_map_effort' = express
@file(flow_config.tcl) 9: set_db syn_opt_effort express
  Setting attribute of root '/': 'syn_opt_effort' = express
@file(flow_config.tcl) 11: set_db remove_assigns true
  Setting attribute of root '/': 'remove_assigns' = true
@file(flow_config.tcl) 12: set_db optimize_merge_flops false 
  Setting attribute of root '/': 'optimize_merge_flops' = false
@file(flow_config.tcl) 14: set_db max_cpus_per_server 1 ; # limiting to 8 CPU
  Setting attribute of root '/': 'max_cpus_per_server' = 1
@file(flow_config.tcl) 16: set_db enable_domain_name_check 0
  Setting attribute of root '/': 'enable_domain_name_check' = 0
@file(flow_config.tcl) 19: set_db hdl_use_cw_first false 
  Setting attribute of root '/': 'hdl_use_cw_first' = false
@file(flow_config.tcl) 20: set_db wlec_set_cdn_synth_root true
  Setting attribute of root '/': 'wlec_set_cdn_synth_root' = true
@file(flow_config.tcl) 23: set_db use_power_ground_pin_from_lef true
  Setting attribute of root '/': 'use_power_ground_pin_from_lef' = true
@file(flow_config.tcl) 25: set_db hdl_track_filename_row_col                 true   ;#used for cross probing and datapath report. May be memory consuming
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(flow_config.tcl) 26: set_db verification_directory_naming_style        "./LEC"
  Setting attribute of root '/': 'verification_directory_naming_style' = ./LEC
#@ End verbose source tcl/flow_config.tcl
@file(synth_mtmAlu.tcl) 17: read_mmmc "constraints/mmode.tcl"
Sourcing './constraints/mmode.tcl' (Sun Sep 08 10:34:27 CEST 2019)...
#@ Begin verbose source constraints/mmode.tcl
@file(mmode.tcl) 2: create_library_set -name WC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib ]
@file(mmode.tcl) 3: create_library_set -name BC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib ]
@file(mmode.tcl) 6: create_opcond -name op_cond_slow -process 1 -voltage 1.7 -temperature 80
@file(mmode.tcl) 7: create_opcond -name op_cond_fast -process 1 -voltage 1.9 -temperature 0
@file(mmode.tcl) 10: create_rc_corner -name WC_rc -temperature 80 -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 11: create_rc_corner -name BC_rc -temperature 0  -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 15: create_timing_condition -name WC_tc -opcond op_cond_slow -library_sets WC_libs
@file(mmode.tcl) 16: create_timing_condition -name BC_tc -opcond op_cond_fast -library_sets BC_libs
@file(mmode.tcl) 20: create_delay_corner -name WC_dc -timing_condition WC_tc -rc_corner WC_rc
@file(mmode.tcl) 21: create_delay_corner -name BC_dc -timing_condition BC_tc -rc_corner BC_rc
@file(mmode.tcl) 25: create_constraint_mode -name standard_cm -sdc_files [ list ./constraints/mtmAlu.sdc ]
            Reading file '/home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/constraints/mtmAlu.sdc'
@file(mmode.tcl) 28: create_analysis_view -name WC_av -delay_corner WC_dc -constraint_mode standard_cm
@file(mmode.tcl) 29: create_analysis_view -name BC_av -delay_corner BC_dc -constraint_mode standard_cm
@file(mmode.tcl) 32: set_analysis_view -setup [ list WC_av ] -hold [ list BC_av ]
            Reading file '/cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib'
    Loading library SUSLIB_UCL_ss.lib
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib, Line 8)

  Message Summary for Library SUSLIB_UCL_ss.lib:
  **********************************************
  Could not find an attribute in the library. [LBR-436]: 143
  Missing library level attribute. [LBR-516]: 1
  **********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.700000, 80.000000) in library 'SUSLIB_UCL_ss.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:WC_tc'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'UCL_FA'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN1' and 'AUS' in libcell 'UCL_XOR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN0' and 'AUS' in libcell 'UCL_XOR'.
  Library has 34 usable logic and 7 usable sequential lib-cells.
#@ End verbose source constraints/mmode.tcl
@file(synth_mtmAlu.tcl) 20: set_db init_power_nets  {vddd vddb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_power_nets' = vddd vddb
@file(synth_mtmAlu.tcl) 21: set_db init_ground_nets {gndd gndb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_ground_nets' = gndd gndb
@file(synth_mtmAlu.tcl) 24: read_physical -lef "/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef /cad/dk/umc180/SUS/SUSLIB_UCL.lef"

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

@file(synth_mtmAlu.tcl) 27: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 28: puts "-- HDL READ --------------------------------------------------------------------"
-- HDL READ --------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 29: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 32: read_hdl  /student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu.v /student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_core.v /student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v /student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v
            Reading Verilog file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu.v'
            Reading Verilog file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_core.v'
            Reading Verilog file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v'
reg [2:0] state_nxt = IDLE,
                          |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 35, column 27.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
            Reading Verilog file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v'
@file(synth_mtmAlu.tcl) 38: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 39: puts "-- ELABORATION -----------------------------------------------------------------"
-- ELABORATION -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 40: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 41: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mtm_Alu' from file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_deserializer' from file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 47.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'byte_counter' [5] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 48.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'crc_error' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'op_error' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 50.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Buff_nxt' [72] doesn't match the width of right hand side [73] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 116.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter_nxt' [4] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 120.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter_nxt' [4] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 129.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'byte_counter_nxt' [5] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 139.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'byte_counter_nxt' [5] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 144.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'byte_counter_nxt' [5] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 154.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter_nxt' [4] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 155.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'op_error_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 170.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'crc_error_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 176.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'crc_error_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 184.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'op_error_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 185.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'byte_counter_nxt' [5] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 187.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter_nxt' [4] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_deserializer.v' on line 188.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_core' from file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_core.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'CRC' [1] doesn't match the width of right hand side [4] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_core.v' on line 17.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Carry' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_core.v' on line 55.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Overflow' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_core.v' on line 56.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Zero' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_core.v' on line 57.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Negative' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_core.v' on line 58.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_serializer' from file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [8] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 40.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'byte_counter' [8] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'CTL_buff' [8] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 44.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 69.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'byte_counter_nxt' [8] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 74.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'byte_counter_nxt' [8] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 82.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter_nxt' [8] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 90.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'byte_counter_nxt' [8] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 91.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 99.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 107.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 111.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter_nxt' [8] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 114.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'byte_counter_nxt' [8] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 131.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter_nxt' [8] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 135.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/rtl/mtm_Alu_serializer.v' on line 143.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mtm_Alu'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Computing net loads.
UM: Capturing floorplan image ...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             8              8                                      elaborate
@file(synth_mtmAlu.tcl) 48: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 49: puts "-- INIT DESIGN -----------------------------------------------------------------"
-- INIT DESIGN -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 50: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 51: init_design
Started checking and loading power intent for design mtm_Alu...
===============================================================
No power intent for design 'mtm_Alu'.
Completed checking and loading power intent for design mtm_Alu (runtime 0.00s).
===============================================================================
#
# Reading SDC ./constraints/mtmAlu.sdc for view:WC_av (constraint_mode:standard_cm)
#
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      8 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0

  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(synth_mtmAlu.tcl) 76: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 77: puts "-- CHECK TIMING CONSTRATINTS ---------------------------------------------------"
-- CHECK TIMING CONSTRATINTS ---------------------------------------------------
@file(synth_mtmAlu.tcl) 78: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 79: check_timing_intent
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mtm_Alu/WC_av'.
        : Worst paths will be shown in this view.
  Libraries have 31 usable logic and 4 usable sequential lib-cells.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 08 2019  10:34:30 am
  Module:                 mtm_Alu
  Library domain:         WC_tc
    Domain index:         0
    Technology library:   SUSLIB_UCL_SS 
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(synth_mtmAlu.tcl) 111: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'mtm_Alu'

No empty modules in design 'mtm_Alu'

  Done Checking the design.
@file(synth_mtmAlu.tcl) 122: 	syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 17 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_core/mux_CTL_out_39_7', 'u_mtm_Alu_core/mux_C_39_7', 
'u_mtm_Alu_deserializer/mux_A_44_11', 'u_mtm_Alu_deserializer/mux_B_44_11', 
'u_mtm_Alu_deserializer/mux_Buff_44_11', 
'u_mtm_Alu_deserializer/mux_CTL_44_11', 
'u_mtm_Alu_deserializer/mux_bit_counter_44_11', 
'u_mtm_Alu_deserializer/mux_byte_counter_44_11', 
'u_mtm_Alu_deserializer/mux_crc_error_44_11', 
'u_mtm_Alu_deserializer/mux_op_error_44_11', 
'u_mtm_Alu_deserializer/mux_state_44_11', 
'u_mtm_Alu_serializer/mux_CTL_buff_37_11', 
'u_mtm_Alu_serializer/mux_C_buff_37_11', 
'u_mtm_Alu_serializer/mux_bit_counter_37_11', 
'u_mtm_Alu_serializer/mux_byte_counter_37_11', 
'u_mtm_Alu_serializer/mux_sout_37_11', 
'u_mtm_Alu_serializer/mux_state_37_11'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
@file(synth_mtmAlu.tcl) 123: 	syn_map
Warning : Design size is too small for express mapping. [MAP-300]
        : Current design size is 3266 instances.
        : Design size is less than 40000 instances, cannot run express mapping. Switching to medium effort instead.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.19
Via Resistance      : 6.50 ohm (from qrc_tech_file)
Site size           : 6.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
ME1_C           H         0.00        0.000268  
ME2_C           V         1.00        0.000282  
ME3_C           H         1.00        0.000282  
ME4_C           V         1.00        0.000280  
ME5_C           H         1.00        0.000283  
ME6_C           V         1.00        0.000313  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
ME1_C           H         0.00         0.387903  
ME2_C           V         1.00         0.279525  
ME3_C           H         1.00         0.279525  
ME4_C           V         1.00         0.279525  
ME5_C           H         1.00         0.279525  
ME6_C           V         1.00         0.019311  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
ME1             H         0.00         0.240000  
ME2             V         1.00         0.280000  
ME3             H         1.00         0.280000  
ME4             V         1.00         0.280000  
ME5             H         1.00         0.280000  
ME6             V         1.00         1.200000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'mtm_Alu':
          output_trim(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mtm_Alu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_458'
      Timing increment_unsigned_14...
      Timing increment_unsigned_15_16...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_458'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_459'
      Timing increment_unsigned_165_166...
      Timing decrement_unsigned_167...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_459'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing add_unsigned_carry...
      Timing csa_tree...
      Timing add_unsigned...
      Timing csa_tree_362...
      Timing equal_adder...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mtm_Alu'.
      Removing temporary intermediate hierarchies under mtm_Alu
              Optimizing muxes in design 'mtm_Alu_deserializer'.
              Optimizing muxes in design 'mtm_Alu_serializer'.
              Optimizing muxes in design 'mtm_Alu_core'.
Mapper: Libraries have:
	domain WC_tc: 31 combo usable cells and 4 sequential usable cells
      Mapping 'mtm_Alu'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_deserializer/bit_counter_reg[3]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'u_mtm_Alu_deserializer/bit_counter_reg[3]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mtm_Alu...
          Done structuring (delay-based) mtm_Alu
          Structuring (delay-based) mtm_Alu_deserializer...
            Starting partial collapsing (xors only) mtm_Alu_deserializer
            Finished partial collapsing.
            Starting xor partial collapsing mtm_Alu_deserializer
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mtm_Alu_deserializer
        Mapping component mtm_Alu_deserializer...
          Structuring (delay-based) sub_unsigned_436...
          Done structuring (delay-based) sub_unsigned_436
        Mapping component sub_unsigned_436...
          Structuring (delay-based) add_unsigned_444...
            Starting partial collapsing (xors only) add_unsigned_444
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_444
        Mapping component add_unsigned_444...
          Structuring (delay-based) lt_unsigned_442...
          Done structuring (delay-based) lt_unsigned_442
        Mapping component lt_unsigned_442...
          Structuring (delay-based) lt_unsigned_442_464...
          Done structuring (delay-based) lt_unsigned_442_464
        Mapping component lt_unsigned_442_464...
          Structuring (delay-based) mux_ctl_0x...
            Starting partial collapsing (xors only) mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
          Structuring (delay-based) mtm_Alu_serializer...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mtm_Alu_serializer
        Mapping component mtm_Alu_serializer...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   281 ps
Target path end-point (Port: mtm_Alu/sout)

        Pin                   Type         Fanout  Load Arrival   
                             (Domain)              (fF)   (ps)    
------------------------------------------------------------------
(clock clk)          <<<  launch                              0 R 
u_mtm_Alu_serializer
  sout_reg/clk                                                    
  sout_reg/q         (u)  unmapped_d_flop       2 116.6           
u_mtm_Alu_serializer/sout 
sout                 <<<  interconnect                            
                          out port                                
(mtmAlu.sdc_line_69)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)               capture                         20000 R 
                          uncertainty                             
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : u_mtm_Alu_serializer/sout_reg/clk
End-point    : sout
Analysis View: WC_av

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7637ps.
 
          Restructuring (delay-based) mtm_Alu_serializer...
          Done restructuring (delay-based) mtm_Alu_serializer
        Optimizing component mtm_Alu_serializer...
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
          Restructuring (delay-based) lt_unsigned_442_464...
          Done restructuring (delay-based) lt_unsigned_442_464
        Optimizing component lt_unsigned_442_464...
        Early Area Reclamation for lt_unsigned_442_464 'very_fast' (slack=6949, area=3925)...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_442...
          Done restructuring (delay-based) lt_unsigned_442
        Optimizing component lt_unsigned_442...
        Early Area Reclamation for lt_unsigned_442 'very_fast' (slack=6641, area=3614)...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) mtm_Alu_deserializer...
          Done restructuring (delay-based) mtm_Alu_deserializer
        Optimizing component mtm_Alu_deserializer...
          Restructuring (delay-based) sub_unsigned_436...
          Done restructuring (delay-based) sub_unsigned_436
        Optimizing component sub_unsigned_436...
        Early Area Reclamation for sub_unsigned_436 'very_fast' (slack=1946, area=6008)...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) add_unsigned_444...
          Done restructuring (delay-based) add_unsigned_444
        Optimizing component add_unsigned_444...
        Early Area Reclamation for add_unsigned_444 'very_fast' (slack=3298, area=5984)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                      Type          Fanout Load Slew Delay Arrival   
                                 (Domain)              (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                 launch                                           0 R 
u_mtm_Alu_deserializer
  A_reg[0]/CLK                                                 0             0 R 
  A_reg[0]/NQ               UCL_DFF(WC_tc)           1 16.6  201  +497     497 R 
  g9924/EIN                                                         +0     497   
  g9924/AUS                 UCL_INV2(WC_tc)          9 96.8  475  +300     797 F 
u_mtm_Alu_deserializer/A[0] 
u_mtm_Alu_core/A[0] 
  sub_79_20/A[0] 
    g972/EIN                                                        +0     797   
    g972/AUS                UCL_INV2(WC_tc)          2 27.4  241  +171     968 R 
    g956/EIN1                                                       +0     969   
    g956/AUS                UCL_NAND2_2(WC_tc)       2 22.5  198  +123    1092 F 
    g922/EIN1                                                       +0    1092   
    g922/AUS                UCL_AON2B_2(WC_tc)       2 28.0  291  +276    1368 F 
    g920/EIN1                                                       +0    1368   
    g920/AUS                UCL_AON2B_2(WC_tc)       1 18.0  237  +254    1622 F 
    g918/CIN                                                        +0    1622   
    g918/COUT               UCL_FA(WC_tc)            2 27.4  367  +482    2104 F 
    g917/EIN1                                                       +0    2104   
    g917/AUS                UCL_NAND2(WC_tc)         1 18.8  299  +195    2300 R 
    g916/EIN1                                                       +0    2300   
    g916/AUS                UCL_NAND2_2(WC_tc)       2 32.9  225  +154    2454 F 
    g914/EIN1                                                       +0    2454   
    g914/AUS                UCL_NAND2_2(WC_tc)       1 18.8  260  +125    2579 R 
    g913/EIN1                                                       +0    2579   
    g913/AUS                UCL_NAND2_2(WC_tc)       2 28.0  200  +137    2716 F 
    g911/EIN1                                                       +0    2716   
    g911/AUS                UCL_AON2B_2(WC_tc)       2 28.0  307  +276    2993 F 
    g909/EIN1                                                       +0    2993   
    g909/AUS                UCL_AON2B_2(WC_tc)       2 28.0  308  +297    3290 F 
    g907/EIN1                                                       +0    3290   
    g907/AUS                UCL_AON2B_2(WC_tc)       1 18.0  235  +257    3547 F 
    g905/CIN                                                        +0    3547   
    g905/COUT               UCL_FA(WC_tc)            2 28.0  372  +485    4032 F 
    g904/EIN1                                                       +0    4032   
    g904/AUS                UCL_AON2B_2(WC_tc)       2 28.0  303  +309    4341 F 
    g902/EIN1                                                       +0    4342   
    g902/AUS                UCL_AON2B_2(WC_tc)       2 28.0  303  +296    4638 F 
    g900/EIN1                                                       +0    4638   
    g900/AUS                UCL_AON2B_2(WC_tc)       1 18.0  232  +256    4894 F 
    g898/CIN                                                        +0    4894   
    g898/COUT               UCL_FA(WC_tc)            1 18.0  284  +425    5319 F 
    g897/CIN                                                        +0    5320   
    g897/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    5757 F 
    g896/CIN                                                        +0    5758   
    g896/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    6196 F 
    g895/CIN                                                        +0    6196   
    g895/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    6634 F 
    g894/CIN                                                        +0    6634   
    g894/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    7072 F 
    g893/CIN                                                        +0    7072   
    g893/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    7510 F 
    g892/CIN                                                        +0    7510   
    g892/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    7948 F 
    g891/CIN                                                        +0    7948   
    g891/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    8386 F 
    g890/CIN                                                        +0    8386   
    g890/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    8824 F 
    g889/CIN                                                        +0    8824   
    g889/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    9262 F 
    g888/CIN                                                        +0    9262   
    g888/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    9700 F 
    g887/CIN                                                        +0    9700   
    g887/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   10138 F 
    g886/CIN                                                        +0   10139   
    g886/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   10576 F 
    g885/CIN                                                        +0   10577   
    g885/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   11015 F 
    g884/CIN                                                        +0   11015   
    g884/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   11453 F 
    g883/CIN                                                        +0   11453   
    g883/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   11891 F 
    g882/CIN                                                        +0   11891   
    g882/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   12329 F 
    g881/CIN                                                        +0   12329   
    g881/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   12767 F 
    g880/SEL                                                        +0   12767   
    g880/AUS                UCL_MUX2A(WC_tc)         4 42.9  915  +467   13234 R 
  sub_79_20/Z[31] 
  mux_ctl_0xi/sub_79_20_Z[31] 
    g7942/EIN1                                                      +0   13234   
    g7942/AUS               UCL_NOR2(WC_tc)          1 14.0  596  +225   13460 F 
    g7819/EIN2                                                      +0   13460   
    g7819/AUS               UCL_NOR3(WC_tc)          1 12.2  804  +285   13745 R 
    g7798/EIN2                                                      +0   13745   
    g7798/AUS               UCL_OAI21(WC_tc)         4 49.0 1147  +570   14314 F 
    g7776/EIN2                                                      +0   14314   
    g7776/AUS               UCL_NAND3(WC_tc)         1 16.6  533  +417   14732 R 
    g7775/EIN                                                       +0   14732   
    g7775/AUS               UCL_INV2(WC_tc)          1 13.2  191  +136   14868 F 
    g7664/EIN2                                                      +0   14868   
    g7664/AUS               UCL_NAND3(WC_tc)         2 26.6  695  +263   15131 R 
    g7663/SEL                                                       +0   15131   
    g7663/AUS               UCL_MUX2A(WC_tc)         2 32.6  740  +466   15597 F 
    g7659/EIN0                                                      +0   15597   
    g7659/AUS               UCL_XOR(WC_tc)           1 18.5  673  +458   16056 F 
    g7658/EIN0                                                      +0   16056   
    g7658/AUS               UCL_XOR(WC_tc)           1 18.5  612  +451   16506 F 
    g7655/EIN0                                                      +0   16506   
    g7655/AUS               UCL_XOR(WC_tc)           1 18.5  622  +444   16950 F 
    g7654/EIN0                                                      +0   16950   
    g7654/AUS               UCL_XOR(WC_tc)           1 18.5  633  +445   17395 F 
    g7652/EIN0                                                      +0   17395   
    g7652/AUS               UCL_XOR(WC_tc)           1 18.5  509  +446   17841 F 
    g7649/EIN0                                                      +0   17842   
    g7649/AUS               UCL_XOR(WC_tc)           1 13.0  424  +389   18230 F 
    g7648/EIN1                                                      +0   18230   
    g7648/AUS               UCL_OAI21(WC_tc)         1 13.2  420  +273   18504 R 
    CTL_out_reg[1]/D   <<<  UCL_DFF(WC_tc)                          +0   18504   
    CTL_out_reg[1]/CLK      setup                              0  +202   18706 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                      20000 R 
                            uncertainty                           -300   19700 R 
---------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     994ps 
Start-point  : u_mtm_Alu_deserializer/A_reg[0]/CLK
End-point    : u_mtm_Alu_core/mux_ctl_0xi/CTL_out_reg[1]/D
Analysis View: WC_av

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                81752        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               281      994             20000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        Computing net loads.
UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            16             16                                      syn_map
@file(synth_mtmAlu.tcl) 124: 	syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing design 'mtm_Alu' using 'express' effort.
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                81752        0         0     92224      531       14

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                81752        0         0     92224      531       14

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                81752        0         0     92224      531       14

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing design 'mtm_Alu' using 'express' effort.
@file(synth_mtmAlu.tcl) 132:  report qor > qor_syn_opt.rpt
@file(synth_mtmAlu.tcl) 133:  report timing > timing_syn_opt.rpt
@file(synth_mtmAlu.tcl) 134:  report gates > gates_syn_opt.rpt
@file(synth_mtmAlu.tcl) 135:  report summary > summary_syn_opt.rpt
@file(synth_mtmAlu.tcl) 140: write_design -innovus -basename /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu
Exporting design data for 'mtm_Alu' to /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.mmmc.tcl
Warning : Expected data not found. [PHYS-61]
        : No power domain bounding box information found.
        : The inclusion of this data is not required, however it is highly recommended in order to achieve the best result. Rerun the command after supplying the data.
No loop breaker instances found (cdn_loop_breaker).
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS//mtm_Alu.standard_cm.sdc has been written
File /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS//mtm_Alu.mmmc.tcl has been written.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.genus_setup.tcl
** To load the database source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.invs_setup.tcl in an Innovus session.
** To load the database source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mtm_Alu' (command execution time mm:ss cpu = 00:00, real = 00:03).
.
#@ End verbose source tcl/synth_mtmAlu.tcl
Normal exit.