\hypertarget{struct_l_p_c___a_d_c___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}
\label{struct_l_p_c___a_d_c___t}\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}


10 or 12-\/bit A\+DC register block structure  




{\ttfamily \#include $<$adc\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___a_d_c___t_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___a_d_c___t_a2272ff4c98c72be44cbb1f47f4bc3100}{G\+DR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___a_d_c___t_ad06839c5382047f4f9f2c74cc61db942}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___a_d_c___t_aca95f89751aed277ff796aab260401f6}{I\+N\+T\+EN}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___a_d_c___t_a4d79054afddcdbbfa9f690e452269d4e}{DR} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___a_d_c___t_a9d37b00631f37ab3e4a127a7fee46da7}{S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
10 or 12-\/bit A\+DC register block structure 

Definición en la línea 51 del archivo adc\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!CR@{CR}}
\index{CR@{CR}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_l_p_c___a_d_c___t_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_l_p_c___a_d_c___t_ab40c89c59391aaa9d9a8ec011dd0907a}
$<$ A\+D\+Cn Structure A/D Control Register. The A\+D0\+CR register must be written to select the operating mode before A/D conversion can occur. 

Definición en la línea 52 del archivo adc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!DR@{DR}}
\index{DR@{DR}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t DR\mbox{[}8\mbox{]}}\hypertarget{struct_l_p_c___a_d_c___t_a4d79054afddcdbbfa9f690e452269d4e}{}\label{struct_l_p_c___a_d_c___t_a4d79054afddcdbbfa9f690e452269d4e}
A/D Channel Data Register. This register contains the result of the most recent conversion completed on channel n. 

Definición en la línea 56 del archivo adc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!G\+DR@{G\+DR}}
\index{G\+DR@{G\+DR}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{G\+DR}{GDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t G\+DR}\hypertarget{struct_l_p_c___a_d_c___t_a2272ff4c98c72be44cbb1f47f4bc3100}{}\label{struct_l_p_c___a_d_c___t_a2272ff4c98c72be44cbb1f47f4bc3100}
A/D Global Data Register. Contains the result of the most recent A/D conversion. 

Definición en la línea 53 del archivo adc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!I\+N\+T\+EN@{I\+N\+T\+EN}}
\index{I\+N\+T\+EN@{I\+N\+T\+EN}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+EN}{INTEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+N\+T\+EN}\hypertarget{struct_l_p_c___a_d_c___t_aca95f89751aed277ff796aab260401f6}{}\label{struct_l_p_c___a_d_c___t_aca95f89751aed277ff796aab260401f6}
A/D Interrupt Enable Register. This register contains enable bits that allow the D\+O\+NE flag of each A/D channel to be included or excluded from contributing to the generation of an A/D interrupt. 

Definición en la línea 55 del archivo adc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_l_p_c___a_d_c___t_ad06839c5382047f4f9f2c74cc61db942}{}\label{struct_l_p_c___a_d_c___t_ad06839c5382047f4f9f2c74cc61db942}


Definición en la línea 54 del archivo adc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!S\+T\+AT@{S\+T\+AT}}
\index{S\+T\+AT@{S\+T\+AT}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+AT}{STAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+T\+AT}\hypertarget{struct_l_p_c___a_d_c___t_a9d37b00631f37ab3e4a127a7fee46da7}{}\label{struct_l_p_c___a_d_c___t_a9d37b00631f37ab3e4a127a7fee46da7}
A/D Status Register. This register contains D\+O\+NE and O\+V\+E\+R\+R\+UN flags for all of the A/D channels, as well as the A/D interrupt flag. 

Definición en la línea 57 del archivo adc\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{adc__18xx__43xx_8h}{adc\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
