# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_pc.all_a61c5d24baae050030845d57ee475a62677f4ed3/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_pc(tb) -L vunit_lib -L lib -g/tb_pc/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_pc.all_a61c5d24baae050030845d57ee475a62677f4ed3/,tb path : /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 12:15:13 on Sep 23,2021
# ** Warning: Design size of 21450 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_pc/mapping/output(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 0
#    Time: 200 ps  Iteration: 0  Process: /tb_pc/main File: /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_PC.vhd
# Break in Process main at /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_PC.vhd line 52
# Stopped at /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_PC.vhd line 52
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_PC.vhd 52 return [address 0xf6d6b699] Process main
# 
# 
# Surrounding code from 'see' command
#   47 : 
#   48 : 		-- Teste: 0
#   49 :     inIncrement <= '1'; inLoad <= '0'; inReset <= '0';
#   50 :     inInput <= x"0000";
#   51 :     wait until inClock'event and inClock='0';
# ->52 : 		assert(inOutput = x"0001")  report "Falha em teste: 0" severity error;
#   53 : 
#   54 :     inIncrement <= '1'; inLoad <= '0'; inReset <= '0';
#   55 :     inInput <= x"0000";
#   56 :     wait until inClock'event and inClock='0';
# 
# End time: 12:15:13 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram8.all_479863c9f9014a9dc9b05b00557ba5ed5848a6ed/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram8(tb) -L vunit_lib -L lib -g/tb_ram8/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram8.all_479863c9f9014a9dc9b05b00557ba5ed5848a6ed/,tb path : /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 12:15:13 on Sep 23,2021
# ** Warning: Design size of 29350 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 12:15:13 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram4k.all_1ebeffcc215f6d79a04097ce7ccb46918c662a20/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram4k(tb) -L vunit_lib -L lib -g/tb_ram4k/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram4k.all_1ebeffcc215f6d79a04097ce7ccb46918c662a20/,tb path : /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 12:15:13 on Sep 23,2021
# ** Warning: Design size of 3936796 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 12:15:19 on Sep 23,2021, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
