#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f80f0d0 .scope module, "GCD_tb" "GCD_tb" 2 6;
 .timescale -9 -12;
v0x13f8221f0_0 .var "clock", 0 0;
v0x13f8222b0_0 .var "cycle_count", 31 0;
v0x13f822340_0 .var "loadingValues", 0 0;
v0x13f8223f0_0 .net "outputGCD", 15 0, L_0x13f822780;  1 drivers
v0x13f8224a0_0 .net "outputValid", 0 0, L_0x13f822870;  1 drivers
v0x13f822570_0 .var "reset", 0 0;
v0x13f822620_0 .var "value1", 15 0;
v0x13f8226d0_0 .var "value2", 15 0;
S_0x13f809ec0 .scope module, "dut" "GCD" 2 16, 3 2 0, S_0x13f80f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "io_value1";
    .port_info 3 /INPUT 16 "io_value2";
    .port_info 4 /INPUT 1 "io_loadingValues";
    .port_info 5 /OUTPUT 16 "io_outputGCD";
    .port_info 6 /OUTPUT 1 "io_outputValid";
L_0x13f822780 .functor BUFZ 16, v0x13f821fc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x130078010 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f812440_0 .net/2u *"_ivl_2", 15 0, L_0x130078010;  1 drivers
v0x13f821b00_0 .net "clock", 0 0, v0x13f8221f0_0;  1 drivers
v0x13f821ba0_0 .net "io_loadingValues", 0 0, v0x13f822340_0;  1 drivers
v0x13f821c30_0 .net "io_outputGCD", 15 0, L_0x13f822780;  alias, 1 drivers
v0x13f821ce0_0 .net "io_outputValid", 0 0, L_0x13f822870;  alias, 1 drivers
v0x13f821dc0_0 .net "io_value1", 15 0, v0x13f822620_0;  1 drivers
v0x13f821e70_0 .net "io_value2", 15 0, v0x13f8226d0_0;  1 drivers
v0x13f821f20_0 .net "reset", 0 0, v0x13f822570_0;  1 drivers
v0x13f821fc0_0 .var "x", 15 0;
v0x13f8220d0_0 .var "y", 15 0;
E_0x13f8075d0 .event posedge, v0x13f821b00_0;
L_0x13f822870 .cmp/eq 16, v0x13f8220d0_0, L_0x130078010;
    .scope S_0x13f809ec0;
T_0 ;
    %wait E_0x13f8075d0;
    %load/vec4 v0x13f821ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x13f821dc0_0;
    %assign/vec4 v0x13f821fc0_0, 0;
    %load/vec4 v0x13f821e70_0;
    %assign/vec4 v0x13f8220d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13f8220d0_0;
    %load/vec4 v0x13f821fc0_0;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x13f821fc0_0;
    %load/vec4 v0x13f8220d0_0;
    %sub;
    %assign/vec4 v0x13f821fc0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x13f8220d0_0;
    %load/vec4 v0x13f821fc0_0;
    %sub;
    %assign/vec4 v0x13f8220d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13f80f0d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f8221f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f822570_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13f822620_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13f8226d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f822340_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f8222b0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x13f80f0d0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x13f8221f0_0;
    %inv;
    %store/vec4 v0x13f8221f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13f80f0d0;
T_3 ;
    %vpi_call 2 30 "$display", "Starting GCD testbench" {0 0 0};
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x13f822620_0, 0, 16;
    %pushi/vec4 48, 0, 16;
    %store/vec4 v0x13f8226d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f822340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f822570_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f822570_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f822340_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x13f80f0d0;
T_4 ;
    %wait E_0x13f8075d0;
    %load/vec4 v0x13f8222b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13f8222b0_0, 0, 32;
    %vpi_call 2 51 "$display", "Cycle %11d: value1=%4d value2=%4d loadingValues=%2d x=%4d y=%4d outputGCD=%4d outputValid=%1b", v0x13f8222b0_0, v0x13f822620_0, v0x13f8226d0_0, v0x13f822340_0, v0x13f821fc0_0, v0x13f8220d0_0, v0x13f8223f0_0, v0x13f8224a0_0 {0 0 0};
    %load/vec4 v0x13f8224a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 2 54 "$display", "Final GCD: %d", v0x13f8223f0_0 {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
T_4.0 ;
    %load/vec4 v0x13f8222b0_0;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.2, 5;
    %vpi_call 2 58 "$display", "Testbench timed out after 20 cycles without valid output." {0 0 0};
    %vpi_call 2 59 "$finish" {0 0 0};
T_4.2 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "GCD_tb.v";
    "GCD.sv/GCD.sv";
