

================================================================
== Vitis HLS Report for 'csr_vmul_Pipeline_VITIS_LOOP_43_2'
================================================================
* Date:           Tue Mar  4 00:51:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        csr_vmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2  |        ?|        ?|        31|          6|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    442|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    174|    -|
|Register         |        -|    -|     889|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1237|   1359|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_236_p2            |         +|   0|  0|  71|          64|           1|
    |add_ln43_fu_203_p2              |         +|   0|  0|  71|          64|           1|
    |add_ln45_1_fu_220_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln45_2_fu_257_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln45_fu_209_p2              |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage1_11001       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp6  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001       |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io_grp1         |       and|   0|  0|   2|           1|           1|
    |icmp_ln43_fu_198_p2             |      icmp|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage3_11001       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 442|         392|         267|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |i_fu_72                           |   9|          2|   64|        128|
    |indvar_fu_76                      |   9|          2|   64|        128|
    |m_axi_gmem_0_ARADDR               |  20|          4|   64|        256|
    |sum_fu_68                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 174|         37|  235|        603|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp6_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_370                   |  32|   0|   32|          0|
    |gmem_addr_1_reg_359                        |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_381                   |  32|   0|   32|          0|
    |gmem_addr_2_reg_375                        |  64|   0|   64|          0|
    |gmem_addr_read_reg_365                     |  32|   0|   32|          0|
    |gmem_addr_read_reg_365_pp0_iter2_reg       |  32|   0|   32|          0|
    |gmem_addr_reg_353                          |  64|   0|   64|          0|
    |i_1_reg_344                                |  64|   0|   64|          0|
    |i_fu_72                                    |  64|   0|   64|          0|
    |icmp_ln43_reg_349                          |   1|   0|    1|          0|
    |indvar_fu_76                               |  64|   0|   64|          0|
    |mul_reg_396                                |  32|   0|   32|          0|
    |sext_ln43_2_cast_reg_334                   |  64|   0|   64|          0|
    |sext_ln43_3_cast_reg_329                   |  64|   0|   64|          0|
    |sum_1_reg_406                              |  32|   0|   32|          0|
    |sum_fu_68                                  |  32|   0|   32|          0|
    |wide_trip_count_cast_reg_339               |  64|   0|   64|          0|
    |icmp_ln43_reg_349                          |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 889|  32|  826|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|sext_ln43              |   in|   32|     ap_none|                          sext_ln43|        scalar|
|wide_trip_count        |   in|   32|     ap_none|                    wide_trip_count|        scalar|
|sext_ln43_2            |   in|   62|     ap_none|                        sext_ln43_2|        scalar|
|sext_ln43_3            |   in|   62|     ap_none|                        sext_ln43_3|        scalar|
|vector_values          |   in|   64|     ap_none|                      vector_values|        scalar|
|sum_out                |  out|   32|      ap_vld|                            sum_out|       pointer|
|sum_out_ap_vld         |  out|    1|      ap_vld|                            sum_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 6, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [csr_vmul.cpp:40]   --->   Operation 34 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [csr_vmul.cpp:43]   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 36 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%vector_values_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vector_values"   --->   Operation 37 'read' 'vector_values_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln43_3_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln43_3"   --->   Operation 38 'read' 'sext_ln43_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln43_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln43_2"   --->   Operation 39 'read' 'sext_ln43_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%wide_trip_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wide_trip_count"   --->   Operation 40 'read' 'wide_trip_count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln43_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln43"   --->   Operation 41 'read' 'sext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln43_3_cast = sext i62 %sext_ln43_3_read"   --->   Operation 42 'sext' 'sext_ln43_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln43_2_cast = sext i62 %sext_ln43_2_read"   --->   Operation 43 'sext' 'sext_ln43_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%wide_trip_count_cast = sext i32 %wide_trip_count_read"   --->   Operation 44 'sext' 'wide_trip_count_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln43_cast = sext i32 %sext_ln43_read"   --->   Operation 45 'sext' 'sext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln43 = store i64 %sext_ln43_cast, i64 %i" [csr_vmul.cpp:43]   --->   Operation 48 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 0, i32 %sum" [csr_vmul.cpp:40]   --->   Operation 49 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_1 = load i64 %i" [csr_vmul.cpp:43]   --->   Operation 51 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_load = load i64 %indvar" [csr_vmul.cpp:45]   --->   Operation 52 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.52ns)   --->   "%icmp_ln43 = icmp_slt  i64 %i_1, i64 %wide_trip_count_cast" [csr_vmul.cpp:43]   --->   Operation 54 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (3.52ns)   --->   "%add_ln43 = add i64 %indvar_load, i64 1" [csr_vmul.cpp:43]   --->   Operation 55 'add' 'add_ln43' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc19.loopexit.exitStub, void %for.inc.split" [csr_vmul.cpp:43]   --->   Operation 56 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.52ns)   --->   "%add_ln45 = add i64 %indvar_load, i64 %sext_ln43_2_cast" [csr_vmul.cpp:45]   --->   Operation 57 'add' 'add_ln45' <Predicate = (icmp_ln43)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %add_ln45" [csr_vmul.cpp:45]   --->   Operation 58 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.52ns)   --->   "%add_ln45_1 = add i64 %indvar_load, i64 %sext_ln43_3_cast" [csr_vmul.cpp:45]   --->   Operation 59 'add' 'add_ln45_1' <Predicate = (icmp_ln43)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %add_ln45_1" [csr_vmul.cpp:45]   --->   Operation 60 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln43 = store i64 %add_ln43, i64 %indvar" [csr_vmul.cpp:43]   --->   Operation 61 'store' 'store_ln43' <Predicate = (icmp_ln43)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 62 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [csr_vmul.cpp:45]   --->   Operation 62 'readreq' 'gmem_load_req' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 63 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [csr_vmul.cpp:45]   --->   Operation 63 'readreq' 'gmem_load_req' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 64 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1" [csr_vmul.cpp:45]   --->   Operation 64 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 65 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [csr_vmul.cpp:45]   --->   Operation 65 'readreq' 'gmem_load_req' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 66 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1" [csr_vmul.cpp:45]   --->   Operation 66 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 67 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [csr_vmul.cpp:45]   --->   Operation 67 'readreq' 'gmem_load_req' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 68 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1" [csr_vmul.cpp:45]   --->   Operation 68 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 69 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [csr_vmul.cpp:45]   --->   Operation 69 'readreq' 'gmem_load_req' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 70 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1" [csr_vmul.cpp:45]   --->   Operation 70 'readreq' 'gmem_load_1_req' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 71 [1/1] (3.52ns)   --->   "%add_ln43_1 = add i64 %i_1, i64 1" [csr_vmul.cpp:43]   --->   Operation 71 'add' 'add_ln43_1' <Predicate = (icmp_ln43)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln43 = store i64 %add_ln43_1, i64 %i" [csr_vmul.cpp:43]   --->   Operation 72 'store' 'store_ln43' <Predicate = (icmp_ln43)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 73 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [csr_vmul.cpp:45]   --->   Operation 73 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 74 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1" [csr_vmul.cpp:45]   --->   Operation 74 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 75 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [csr_vmul.cpp:45]   --->   Operation 75 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 76 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1" [csr_vmul.cpp:45]   --->   Operation 76 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 77 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [csr_vmul.cpp:45]   --->   Operation 77 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 78 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1" [csr_vmul.cpp:45]   --->   Operation 78 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 79 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [csr_vmul.cpp:45]   --->   Operation 79 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 80 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i64 1" [csr_vmul.cpp:45]   --->   Operation 80 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 81 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1" [csr_vmul.cpp:45]   --->   Operation 81 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.52>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %gmem_addr_1_read, i2 0" [csr_vmul.cpp:45]   --->   Operation 82 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i34 %shl_ln1" [csr_vmul.cpp:45]   --->   Operation 83 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (3.52ns)   --->   "%add_ln45_2 = add i64 %sext_ln45, i64 %vector_values_read" [csr_vmul.cpp:45]   --->   Operation 84 'add' 'add_ln45_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_2, i32 2, i32 63" [csr_vmul.cpp:45]   --->   Operation 85 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i62 %trunc_ln2" [csr_vmul.cpp:45]   --->   Operation 86 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln45_1" [csr_vmul.cpp:45]   --->   Operation 87 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 88 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:45]   --->   Operation 88 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 89 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:45]   --->   Operation 89 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 90 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:45]   --->   Operation 90 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 91 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:45]   --->   Operation 91 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 92 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:45]   --->   Operation 92 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 93 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:45]   --->   Operation 93 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 94 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:45]   --->   Operation 94 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 95 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:45]   --->   Operation 95 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 96 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2" [csr_vmul.cpp:45]   --->   Operation 96 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %gmem_addr_read" [csr_vmul.cpp:45]   --->   Operation 97 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %gmem_addr_2_read" [csr_vmul.cpp:45]   --->   Operation 98 'bitcast' 'bitcast_ln45_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 99 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln45_1" [csr_vmul.cpp:45]   --->   Operation 99 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.70>
ST_24 : Operation 100 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln45_1" [csr_vmul.cpp:45]   --->   Operation 100 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.70>
ST_25 : Operation 101 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln45_1" [csr_vmul.cpp:45]   --->   Operation 101 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.70>
ST_26 : Operation 102 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln45_1" [csr_vmul.cpp:45]   --->   Operation 102 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 113 'load' 'sum_load_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 114 'write' 'write_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_26 : Operation 115 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 103 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [csr_vmul.cpp:45]   --->   Operation 103 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 104 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [csr_vmul.cpp:45]   --->   Operation 104 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 105 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [csr_vmul.cpp:45]   --->   Operation 105 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 106 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [csr_vmul.cpp:45]   --->   Operation 106 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 107 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [csr_vmul.cpp:45]   --->   Operation 107 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 108 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [csr_vmul.cpp:45]   --->   Operation 108 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.58>
ST_32 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [csr_vmul.cpp:40]   --->   Operation 109 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [csr_vmul.cpp:43]   --->   Operation 110 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %sum_1, i32 %sum" [csr_vmul.cpp:40]   --->   Operation 111 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_32 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [csr_vmul.cpp:43]   --->   Operation 112 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wide_trip_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln43_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln43_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector_values]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                  (alloca        ) [ 011111111111111111111111111111111]
i                    (alloca        ) [ 011111110000000000000000000000000]
indvar               (alloca        ) [ 011000000000000000000000000000000]
vector_values_read   (read          ) [ 011111111111110000000000000000000]
sext_ln43_3_read     (read          ) [ 000000000000000000000000000000000]
sext_ln43_2_read     (read          ) [ 000000000000000000000000000000000]
wide_trip_count_read (read          ) [ 000000000000000000000000000000000]
sext_ln43_read       (read          ) [ 000000000000000000000000000000000]
sext_ln43_3_cast     (sext          ) [ 001000000000000000000000000000000]
sext_ln43_2_cast     (sext          ) [ 001000000000000000000000000000000]
wide_trip_count_cast (sext          ) [ 001000000000000000000000000000000]
sext_ln43_cast       (sext          ) [ 000000000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 000000000000000000000000000000000]
store_ln0            (store         ) [ 000000000000000000000000000000000]
store_ln43           (store         ) [ 000000000000000000000000000000000]
store_ln40           (store         ) [ 000000000000000000000000000000000]
br_ln0               (br            ) [ 000000000000000000000000000000000]
i_1                  (load          ) [ 010111110000000000000000000000000]
indvar_load          (load          ) [ 000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000000000000000000000000000]
icmp_ln43            (icmp          ) [ 011111111111111111111111111000000]
add_ln43             (add           ) [ 000000000000000000000000000000000]
br_ln43              (br            ) [ 000000000000000000000000000000000]
add_ln45             (add           ) [ 000000000000000000000000000000000]
gmem_addr            (getelementptr ) [ 011111111111000000000000000000000]
add_ln45_1           (add           ) [ 000000000000000000000000000000000]
gmem_addr_1          (getelementptr ) [ 011111111111100000000000000000000]
store_ln43           (store         ) [ 000000000000000000000000000000000]
add_ln43_1           (add           ) [ 000000000000000000000000000000000]
store_ln43           (store         ) [ 000000000000000000000000000000000]
gmem_load_req        (readreq       ) [ 000000000000000000000000000000000]
gmem_addr_read       (read          ) [ 011111100000111111111111000000000]
gmem_load_1_req      (readreq       ) [ 000000000000000000000000000000000]
gmem_addr_1_read     (read          ) [ 010000000000010000000000000000000]
shl_ln1              (bitconcatenate) [ 000000000000000000000000000000000]
sext_ln45            (sext          ) [ 000000000000000000000000000000000]
add_ln45_2           (add           ) [ 000000000000000000000000000000000]
trunc_ln2            (partselect    ) [ 000000000000000000000000000000000]
sext_ln45_1          (sext          ) [ 000000000000000000000000000000000]
gmem_addr_2          (getelementptr ) [ 011111100000001111111110000000000]
gmem_load_2_req      (readreq       ) [ 000000000000000000000000000000000]
gmem_addr_2_read     (read          ) [ 000001000000000000000001000000000]
bitcast_ln45         (bitcast       ) [ 011000100000000000000000111000000]
bitcast_ln45_1       (bitcast       ) [ 011000100000000000000000111000000]
mul                  (fmul          ) [ 010111100000000000000000000111110]
sum_load             (load          ) [ 010011100000000000000000000011110]
sum_1                (fadd          ) [ 001000000000000000000000000000001]
specpipeline_ln40    (specpipeline  ) [ 000000000000000000000000000000000]
specloopname_ln43    (specloopname  ) [ 000000000000000000000000000000000]
store_ln40           (store         ) [ 000000000000000000000000000000000]
br_ln43              (br            ) [ 000000000000000000000000000000000]
sum_load_1           (load          ) [ 000000000000000000000000000000000]
write_ln0            (write         ) [ 000000000000000000000000000000000]
ret_ln0              (ret           ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln43">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wide_trip_count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wide_trip_count"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln43_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln43_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln43_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln43_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vector_values">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_values"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="sum_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="vector_values_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vector_values_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln43_3_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="62" slack="0"/>
<pin id="88" dir="0" index="1" bw="62" slack="0"/>
<pin id="89" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln43_3_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln43_2_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="62" slack="0"/>
<pin id="94" dir="0" index="1" bw="62" slack="0"/>
<pin id="95" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln43_2_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="wide_trip_count_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wide_trip_count_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln43_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln43_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_readreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_readreq_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="gmem_addr_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="9"/>
<pin id="127" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="129" class="1004" name="gmem_addr_1_read_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="10"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_readreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/14 "/>
</bind>
</comp>

<comp id="141" class="1004" name="gmem_addr_2_read_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="9"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/22 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/26 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/27 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/23 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sext_ln43_3_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="62" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_3_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sext_ln43_2_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="62" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_2_cast/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="wide_trip_count_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="wide_trip_count_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln43_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln43_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln40_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_1_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="indvar_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln43_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="1"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln43_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln45_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="62" slack="1"/>
<pin id="212" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="gmem_addr_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln45_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="62" slack="1"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="gmem_addr_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln43_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln43_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="5"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln43_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="6"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="shl_ln1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="34" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/13 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln45_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="34" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/13 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln45_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="34" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="12"/>
<pin id="260" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_2/13 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="62" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="0" index="3" bw="7" slack="0"/>
<pin id="267" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/13 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln45_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="62" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_1/13 "/>
</bind>
</comp>

<comp id="276" class="1004" name="gmem_addr_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="bitcast_ln45_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="12"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45/23 "/>
</bind>
</comp>

<comp id="286" class="1004" name="bitcast_ln45_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_1/23 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sum_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="26"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/27 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln40_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="0" index="1" bw="32" slack="31"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/32 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sum_load_1_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="25"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/26 "/>
</bind>
</comp>

<comp id="302" class="1005" name="sum_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="317" class="1005" name="indvar_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="324" class="1005" name="vector_values_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="12"/>
<pin id="326" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="vector_values_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="sext_ln43_3_cast_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_3_cast "/>
</bind>
</comp>

<comp id="334" class="1005" name="sext_ln43_2_cast_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_2_cast "/>
</bind>
</comp>

<comp id="339" class="1005" name="wide_trip_count_cast_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count_cast "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="5"/>
<pin id="346" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_ln43_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="353" class="1005" name="gmem_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="gmem_addr_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2"/>
<pin id="361" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="365" class="1005" name="gmem_addr_read_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="12"/>
<pin id="367" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="370" class="1005" name="gmem_addr_1_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="gmem_addr_2_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="381" class="1005" name="gmem_addr_2_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="bitcast_ln45_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45 "/>
</bind>
</comp>

<comp id="391" class="1005" name="bitcast_ln45_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="mul_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="401" class="1005" name="sum_load_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

<comp id="406" class="1005" name="sum_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="66" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="164"><net_src comp="86" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="92" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="98" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="104" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="195" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="195" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="195" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="203" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="262" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="2" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="305"><net_src comp="68" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="72" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="320"><net_src comp="76" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="327"><net_src comp="80" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="332"><net_src comp="161" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="337"><net_src comp="165" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="342"><net_src comp="169" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="347"><net_src comp="192" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="352"><net_src comp="198" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="214" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="362"><net_src comp="225" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="368"><net_src comp="124" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="373"><net_src comp="129" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="378"><net_src comp="276" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="384"><net_src comp="141" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="389"><net_src comp="282" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="394"><net_src comp="286" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="399"><net_src comp="157" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="404"><net_src comp="290" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="409"><net_src comp="153" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="294" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: sum_out | {26 }
 - Input state : 
	Port: csr_vmul_Pipeline_VITIS_LOOP_43_2 : sext_ln43 | {1 }
	Port: csr_vmul_Pipeline_VITIS_LOOP_43_2 : gmem | {3 4 5 6 7 8 9 10 11 12 14 15 16 17 18 19 20 21 22 }
	Port: csr_vmul_Pipeline_VITIS_LOOP_43_2 : wide_trip_count | {1 }
	Port: csr_vmul_Pipeline_VITIS_LOOP_43_2 : sext_ln43_2 | {1 }
	Port: csr_vmul_Pipeline_VITIS_LOOP_43_2 : sext_ln43_3 | {1 }
	Port: csr_vmul_Pipeline_VITIS_LOOP_43_2 : vector_values | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln43 : 1
		store_ln40 : 1
	State 2
		icmp_ln43 : 1
		add_ln43 : 1
		br_ln43 : 2
		add_ln45 : 1
		gmem_addr : 2
		add_ln45_1 : 1
		gmem_addr_1 : 2
		store_ln43 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		store_ln43 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		sext_ln45 : 1
		add_ln45_2 : 2
		trunc_ln2 : 3
		sext_ln45_1 : 4
		gmem_addr_2 : 5
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		mul : 1
	State 24
	State 25
	State 26
		write_ln0 : 1
	State 27
		sum_1 : 1
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_153           |    2    |   205   |   390   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_157           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln43_fu_203         |    0    |    0    |    71   |
|          |         add_ln45_fu_209         |    0    |    0    |    71   |
|    add   |        add_ln45_1_fu_220        |    0    |    0    |    71   |
|          |        add_ln43_1_fu_236        |    0    |    0    |    71   |
|          |        add_ln45_2_fu_257        |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln43_fu_198        |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|
|          |  vector_values_read_read_fu_80  |    0    |    0    |    0    |
|          |   sext_ln43_3_read_read_fu_86   |    0    |    0    |    0    |
|          |   sext_ln43_2_read_read_fu_92   |    0    |    0    |    0    |
|   read   | wide_trip_count_read_read_fu_98 |    0    |    0    |    0    |
|          |    sext_ln43_read_read_fu_104   |    0    |    0    |    0    |
|          |    gmem_addr_read_read_fu_124   |    0    |    0    |    0    |
|          |   gmem_addr_1_read_read_fu_129  |    0    |    0    |    0    |
|          |   gmem_addr_2_read_read_fu_141  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        grp_readreq_fu_110       |    0    |    0    |    0    |
|  readreq |        grp_readreq_fu_117       |    0    |    0    |    0    |
|          |        grp_readreq_fu_134       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_146     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     sext_ln43_3_cast_fu_161     |    0    |    0    |    0    |
|          |     sext_ln43_2_cast_fu_165     |    0    |    0    |    0    |
|   sext   |   wide_trip_count_cast_fu_169   |    0    |    0    |    0    |
|          |      sext_ln43_cast_fu_173      |    0    |    0    |    0    |
|          |         sext_ln45_fu_253        |    0    |    0    |    0    |
|          |        sext_ln45_1_fu_272       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln1_fu_246         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|         trunc_ln2_fu_262        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    5    |   348   |   1137  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   bitcast_ln45_1_reg_391   |   32   |
|    bitcast_ln45_reg_386    |   32   |
|  gmem_addr_1_read_reg_370  |   32   |
|     gmem_addr_1_reg_359    |   32   |
|  gmem_addr_2_read_reg_381  |   32   |
|     gmem_addr_2_reg_375    |   32   |
|   gmem_addr_read_reg_365   |   32   |
|      gmem_addr_reg_353     |   32   |
|         i_1_reg_344        |   64   |
|          i_reg_310         |   64   |
|      icmp_ln43_reg_349     |    1   |
|       indvar_reg_317       |   64   |
|         mul_reg_396        |   32   |
|  sext_ln43_2_cast_reg_334  |   64   |
|  sext_ln43_3_cast_reg_329  |   64   |
|        sum_1_reg_406       |   32   |
|      sum_load_reg_401      |   32   |
|         sum_reg_302        |   32   |
| vector_values_read_reg_324 |   64   |
|wide_trip_count_cast_reg_339|   64   |
+----------------------------+--------+
|            Total           |   833  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_153 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_157 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_157 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   192  ||  4.764  ||    0    ||    27   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1137  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   833  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |  1181  |  1164  |
+-----------+--------+--------+--------+--------+
