
WinnerRGBM3AMod.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000886  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000007c  00800060  00000886  000008fa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      0000005c  00000000  00000000  00000976  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000009d4  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000070  00000000  00000000  00000a10  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000a41  00000000  00000000  00000a80  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000006cd  00000000  00000000  000014c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000005f3  00000000  00000000  00001b8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000118  00000000  00000000  00002184  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000003fc  00000000  00000000  0000229c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000004a3  00000000  00000000  00002698  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000060  00000000  00000000  00002b3b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e6 e8       	ldi	r30, 0x86	; 134
  3a:	f8 e0       	ldi	r31, 0x08	; 8
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	ac 3d       	cpi	r26, 0xDC	; 220
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	20 e0       	ldi	r18, 0x00	; 0
  4a:	ac ed       	ldi	r26, 0xDC	; 220
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	ac 3d       	cpi	r26, 0xDC	; 220
  54:	b2 07       	cpc	r27, r18
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	86 d0       	rcall	.+268    	; 0x166 <main>
  5a:	13 c4       	rjmp	.+2086   	; 0x882 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <uart_init>:
		ch = uart_receive();
		result[i] = ch;
	}
	result[i] = 0x00;
	return result;
}
  5e:	10 bc       	out	0x20, r1	; 32
  60:	83 e3       	ldi	r24, 0x33	; 51
  62:	89 b9       	out	0x09, r24	; 9
  64:	8a b1       	in	r24, 0x0a	; 10
  66:	88 61       	ori	r24, 0x18	; 24
  68:	8a b9       	out	0x0a, r24	; 10
  6a:	80 b5       	in	r24, 0x20	; 32
  6c:	86 6a       	ori	r24, 0xA6	; 166
  6e:	80 bd       	out	0x20, r24	; 32
  70:	89 9a       	sbi	0x11, 1	; 17
  72:	88 98       	cbi	0x11, 0	; 17
  74:	90 9a       	sbi	0x12, 0	; 18
  76:	08 95       	ret

00000078 <uart_transmit>:
  78:	5d 9b       	sbis	0x0b, 5	; 11
  7a:	fe cf       	rjmp	.-4      	; 0x78 <uart_transmit>
  7c:	8c b9       	out	0x0c, r24	; 12
  7e:	08 95       	ret

00000080 <uart_str_transmit>:
  80:	cf 93       	push	r28
  82:	df 93       	push	r29
  84:	ec 01       	movw	r28, r24
  86:	88 81       	ld	r24, Y
  88:	88 23       	and	r24, r24
  8a:	29 f0       	breq	.+10     	; 0x96 <uart_str_transmit+0x16>
  8c:	21 96       	adiw	r28, 0x01	; 1
  8e:	f4 df       	rcall	.-24     	; 0x78 <uart_transmit>
  90:	89 91       	ld	r24, Y+
  92:	81 11       	cpse	r24, r1
  94:	fc cf       	rjmp	.-8      	; 0x8e <uart_str_transmit+0xe>
  96:	df 91       	pop	r29
  98:	cf 91       	pop	r28
  9a:	08 95       	ret

0000009c <wdt_init>:

void wdt_init(void) {
	MCUSR = 0;
  9c:	14 be       	out	0x34, r1	; 52
void wdt_disable (void)
{
	if (_SFR_IO_REG_P (_WD_CONTROL_REG))
	{
        uint8_t register temp_reg;
		__asm__ __volatile__ (
  9e:	0f b6       	in	r0, 0x3f	; 63
  a0:	f8 94       	cli
  a2:	a8 95       	wdr
  a4:	81 b5       	in	r24, 0x21	; 33
  a6:	88 61       	ori	r24, 0x18	; 24
  a8:	81 bd       	out	0x21, r24	; 33
  aa:	11 bc       	out	0x21, r1	; 33
  ac:	0f be       	out	0x3f, r0	; 63
  ae:	08 95       	ret

000000b0 <input_init>:
	wdt_disable(); //disable watchdog
}

void input_init() {
	PORTD |= (1 << PIND2);    // turn On the Pull-up
  b0:	92 9a       	sbi	0x12, 2	; 18
	PORTD |= (1 << PIND3);    // turn On the Pull-up
  b2:	93 9a       	sbi	0x12, 3	; 18
  b4:	08 95       	ret

000000b6 <adc_init>:
}

void adc_init() {
    ADCSRA |= (1 << ADEN); // enable ADC
  b6:	37 9a       	sbi	0x06, 7	; 6
    ADMUX &= ~((1 << REFS1) | (1 << REFS0)); // select voltage reference - AREF
  b8:	87 b1       	in	r24, 0x07	; 7
  ba:	8f 73       	andi	r24, 0x3F	; 63
  bc:	87 b9       	out	0x07, r24	; 7
    ADMUX |= 0; // select pin ADC0 as analog input
  be:	87 b1       	in	r24, 0x07	; 7
  c0:	87 b9       	out	0x07, r24	; 7
    ADCSRA |= (1 << ADPS2) | (1 << ADPS1); // use a prescaler of 64
  c2:	86 b1       	in	r24, 0x06	; 6
  c4:	86 60       	ori	r24, 0x06	; 6
  c6:	86 b9       	out	0x06, r24	; 6
  c8:	08 95       	ret

000000ca <touch>:
}

void touch(bool outputs[4]) {
  ca:	cf 93       	push	r28
  cc:	df 93       	push	r29
  ce:	ec 01       	movw	r28, r24
    if (outputs[0]) {
  d0:	88 81       	ld	r24, Y
  d2:	88 23       	and	r24, r24
  d4:	79 f0       	breq	.+30     	; 0xf4 <touch+0x2a>
        outputs[0] = false;
  d6:	18 82       	st	Y, r1
        uart_str_transmit("button1 touch\r\n");
  d8:	80 e6       	ldi	r24, 0x60	; 96
  da:	90 e0       	ldi	r25, 0x00	; 0
  dc:	d1 df       	rcall	.-94     	; 0x80 <uart_str_transmit>
        PORTD |= (1 << PIND4); // set PD4 to HIGH
  de:	94 9a       	sbi	0x12, 4	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  e0:	2f ef       	ldi	r18, 0xFF	; 255
  e2:	83 ec       	ldi	r24, 0xC3	; 195
  e4:	99 e0       	ldi	r25, 0x09	; 9
  e6:	21 50       	subi	r18, 0x01	; 1
  e8:	80 40       	sbci	r24, 0x00	; 0
  ea:	90 40       	sbci	r25, 0x00	; 0
  ec:	e1 f7       	brne	.-8      	; 0xe6 <touch+0x1c>
  ee:	00 c0       	rjmp	.+0      	; 0xf0 <touch+0x26>
  f0:	00 00       	nop
        _delay_ms(200);
        PORTD &= ~(1 << PIND4); // set PD4 to LOW
  f2:	94 98       	cbi	0x12, 4	; 18
    }
    if (outputs[1]) {
  f4:	89 81       	ldd	r24, Y+1	; 0x01
  f6:	88 23       	and	r24, r24
  f8:	79 f0       	breq	.+30     	; 0x118 <touch+0x4e>
        outputs[1] = false;
  fa:	19 82       	std	Y+1, r1	; 0x01
        uart_str_transmit("button2 touch\r\n");
  fc:	80 e7       	ldi	r24, 0x70	; 112
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	bf df       	rcall	.-130    	; 0x80 <uart_str_transmit>
        PORTD |= (1 << PIND5);
 102:	95 9a       	sbi	0x12, 5	; 18
 104:	2f ef       	ldi	r18, 0xFF	; 255
 106:	83 ec       	ldi	r24, 0xC3	; 195
 108:	99 e0       	ldi	r25, 0x09	; 9
 10a:	21 50       	subi	r18, 0x01	; 1
 10c:	80 40       	sbci	r24, 0x00	; 0
 10e:	90 40       	sbci	r25, 0x00	; 0
 110:	e1 f7       	brne	.-8      	; 0x10a <touch+0x40>
 112:	00 c0       	rjmp	.+0      	; 0x114 <touch+0x4a>
 114:	00 00       	nop
        _delay_ms(200);
        PORTD &= ~(1 << PIND5);
 116:	95 98       	cbi	0x12, 5	; 18
    }
    if (outputs[2]) {
 118:	8a 81       	ldd	r24, Y+2	; 0x02
 11a:	88 23       	and	r24, r24
 11c:	79 f0       	breq	.+30     	; 0x13c <touch+0x72>
        outputs[2] = false;
 11e:	1a 82       	std	Y+2, r1	; 0x02
        uart_str_transmit("button3 touch\r\n");
 120:	80 e8       	ldi	r24, 0x80	; 128
 122:	90 e0       	ldi	r25, 0x00	; 0
 124:	ad df       	rcall	.-166    	; 0x80 <uart_str_transmit>
        PORTD |= (1 << PIND6);
 126:	96 9a       	sbi	0x12, 6	; 18
 128:	2f ef       	ldi	r18, 0xFF	; 255
 12a:	83 ec       	ldi	r24, 0xC3	; 195
 12c:	99 e0       	ldi	r25, 0x09	; 9
 12e:	21 50       	subi	r18, 0x01	; 1
 130:	80 40       	sbci	r24, 0x00	; 0
 132:	90 40       	sbci	r25, 0x00	; 0
 134:	e1 f7       	brne	.-8      	; 0x12e <touch+0x64>
 136:	00 c0       	rjmp	.+0      	; 0x138 <touch+0x6e>
 138:	00 00       	nop
        _delay_ms(200);
        PORTD &= ~(1 << PIND6);
 13a:	96 98       	cbi	0x12, 6	; 18
    }
    if (outputs[3]) {
 13c:	8b 81       	ldd	r24, Y+3	; 0x03
 13e:	88 23       	and	r24, r24
 140:	79 f0       	breq	.+30     	; 0x160 <touch+0x96>
        outputs[3] = false;
 142:	1b 82       	std	Y+3, r1	; 0x03
        uart_str_transmit("button4 touch\r\n");
 144:	80 e9       	ldi	r24, 0x90	; 144
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	9b df       	rcall	.-202    	; 0x80 <uart_str_transmit>
        PORTD |= (1 << PIND7);
 14a:	97 9a       	sbi	0x12, 7	; 18
 14c:	2f ef       	ldi	r18, 0xFF	; 255
 14e:	83 ec       	ldi	r24, 0xC3	; 195
 150:	99 e0       	ldi	r25, 0x09	; 9
 152:	21 50       	subi	r18, 0x01	; 1
 154:	80 40       	sbci	r24, 0x00	; 0
 156:	90 40       	sbci	r25, 0x00	; 0
 158:	e1 f7       	brne	.-8      	; 0x152 <touch+0x88>
 15a:	00 c0       	rjmp	.+0      	; 0x15c <touch+0x92>
 15c:	00 00       	nop
        _delay_ms(200);
        PORTD &= ~(1 << PIND7);
 15e:	97 98       	cbi	0x12, 7	; 18
    }
}
 160:	df 91       	pop	r29
 162:	cf 91       	pop	r28
 164:	08 95       	ret

00000166 <main>:

int main(void) {
 166:	cf 93       	push	r28
 168:	df 93       	push	r29
 16a:	cd b7       	in	r28, 0x3d	; 61
 16c:	de b7       	in	r29, 0x3e	; 62
 16e:	c0 51       	subi	r28, 0x10	; 16
 170:	d1 40       	sbci	r29, 0x01	; 1
 172:	0f b6       	in	r0, 0x3f	; 63
 174:	f8 94       	cli
 176:	de bf       	out	0x3e, r29	; 62
 178:	0f be       	out	0x3f, r0	; 63
 17a:	cd bf       	out	0x3d, r28	; 61
	wdt_init(); // important
 17c:	8f df       	rcall	.-226    	; 0x9c <wdt_init>
    DDRD |= 1 << PIND4; // PIN4 of portD as OUTPUT
 17e:	8c 9a       	sbi	0x11, 4	; 17
    DDRD |= 1 << PIND5; // PIN5 of portD as OUTPUT
 180:	8d 9a       	sbi	0x11, 5	; 17
	DDRD |= 1 << PIND6; // PIN6 of portD as OUTPUT
 182:	8e 9a       	sbi	0x11, 6	; 17
	DDRD |= 1 << PIND7; // PIN7 of portD as OUTPUT
 184:	8f 9a       	sbi	0x11, 7	; 17
    PORTD &= ~(1 << PIND4); // set PD4 to LOW
 186:	94 98       	cbi	0x12, 4	; 18
    PORTD &= ~(1 << PIND5); // set PD5 to LOW
 188:	95 98       	cbi	0x12, 5	; 18
	PORTD &= ~(1 << PIND6); // set PD6 to LOW
 18a:	96 98       	cbi	0x12, 6	; 18
	PORTD &= ~(1 << PIND7); // set PD7 to LOW
 18c:	97 98       	cbi	0x12, 7	; 18
	
	input_init();
 18e:	90 df       	rcall	.-224    	; 0xb0 <input_init>
    adc_init();
 190:	92 df       	rcall	.-220    	; 0xb6 <adc_init>
	//sei();                    // turn on interrupts
	uart_init();
 192:	65 df       	rcall	.-310    	; 0x5e <uart_init>
	uart_str_transmit("Lamp mod Initialized\r\n");
 194:	80 ea       	ldi	r24, 0xA0	; 160
 196:	90 e0       	ldi	r25, 0x00	; 0
 198:	73 df       	rcall	.-282    	; 0x80 <uart_str_transmit>
    uint16_t value = 0;
    uint8_t adcInput = 0;
    uint16_t inputs[6];
    bool outputs[4];
    outputs[0] = false;
 19a:	1d 86       	std	Y+13, r1	; 0x0d
    outputs[1] = false;
 19c:	1e 86       	std	Y+14, r1	; 0x0e
    outputs[2] = false;
 19e:	1f 86       	std	Y+15, r1	; 0x0f
    outputs[3] = false;
 1a0:	18 8a       	std	Y+16, r1	; 0x10
    uint8_t counter = 0;
    char string[256];
    ADCSRA |= (1 << ADSC);  // start ADC conversion
 1a2:	36 9a       	sbi	0x06, 6	; 6
    bool outputs[4];
    outputs[0] = false;
    outputs[1] = false;
    outputs[2] = false;
    outputs[3] = false;
    uint8_t counter = 0;
 1a4:	10 e0       	ldi	r17, 0x00	; 0
    adc_init();
	//sei();                    // turn on interrupts
	uart_init();
	uart_str_transmit("Lamp mod Initialized\r\n");
    uint16_t value = 0;
    uint8_t adcInput = 0;
 1a6:	00 e0       	ldi	r16, 0x00	; 0
            //PORTD |= (1 << PIND7); // LED on
            value = ADCL;
            value |= (ADCH<<8);
            inputs[adcInput] = value;
            adcInput++;
            adcInput = adcInput % 6;
 1a8:	0f 2e       	mov	r0, r31
 1aa:	fb ea       	ldi	r31, 0xAB	; 171
 1ac:	6f 2e       	mov	r6, r31
 1ae:	f0 2d       	mov	r31, r0
            ADMUX = (((1 << REFS1) | (1 << REFS0)) & 0xFF) + adcInput; // select next pin 
            ADCSRA |= (1 << ADSC);  // start conversion
            
        }
        counter++;
        counter = counter % 100;
 1b0:	0f 2e       	mov	r0, r31
 1b2:	f9 e2       	ldi	r31, 0x29	; 41
 1b4:	7f 2e       	mov	r7, r31
 1b6:	f0 2d       	mov	r31, r0
 1b8:	0f 2e       	mov	r0, r31
 1ba:	f4 e6       	ldi	r31, 0x64	; 100
 1bc:	8f 2e       	mov	r8, r31
 1be:	f0 2d       	mov	r31, r0
            }
            if (inputs[2] < 50) {
                outputs[2] = true;
            }
            if (inputs[3] < 50) {
                outputs[3] = true;
 1c0:	99 24       	eor	r9, r9
 1c2:	93 94       	inc	r9
            }
            touch(outputs);
        }

        if (counter == 0) {
            memset(string, 0, sizeof(string[0])*256); // clear string
 1c4:	7e 01       	movw	r14, r28
 1c6:	41 e1       	ldi	r20, 0x11	; 17
 1c8:	e4 0e       	add	r14, r20
 1ca:	f1 1c       	adc	r15, r1
 1cc:	a1 2c       	mov	r10, r1
 1ce:	bb 24       	eor	r11, r11
 1d0:	b3 94       	inc	r11
            sprintf(string,"0:%d,\t1:%d,\t2:%d,\t3:%d,\t4:%d,\t5:%d\r\n", inputs[0], inputs[1], inputs[2], inputs[3], inputs[4], inputs[5]);
 1d2:	0f 2e       	mov	r0, r31
 1d4:	f7 eb       	ldi	r31, 0xB7	; 183
 1d6:	cf 2e       	mov	r12, r31
 1d8:	f0 e0       	ldi	r31, 0x00	; 0
 1da:	df 2e       	mov	r13, r31
 1dc:	f0 2d       	mov	r31, r0
 1de:	8f e9       	ldi	r24, 0x9F	; 159
 1e0:	9f e0       	ldi	r25, 0x0F	; 15
 1e2:	01 97       	sbiw	r24, 0x01	; 1
 1e4:	f1 f7       	brne	.-4      	; 0x1e2 <main+0x7c>
 1e6:	00 c0       	rjmp	.+0      	; 0x1e8 <main+0x82>
 1e8:	00 00       	nop
    char string[256];
    ADCSRA |= (1 << ADSC);  // start ADC conversion
	while (1) {
        
        _delay_ms(1);
        if ((ADCSRA & (1 << ADSC)) == 0) { // conversion complete
 1ea:	36 99       	sbic	0x06, 6	; 6
 1ec:	21 c0       	rjmp	.+66     	; 0x230 <main+0xca>
            //PORTD |= (1 << PIND7); // LED on
            value = ADCL;
 1ee:	84 b1       	in	r24, 0x04	; 4
            value |= (ADCH<<8);
 1f0:	25 b1       	in	r18, 0x05	; 5
            inputs[adcInput] = value;
 1f2:	e0 2f       	mov	r30, r16
 1f4:	f0 e0       	ldi	r31, 0x00	; 0
 1f6:	ee 0f       	add	r30, r30
 1f8:	ff 1f       	adc	r31, r31
 1fa:	41 e0       	ldi	r20, 0x01	; 1
 1fc:	50 e0       	ldi	r21, 0x00	; 0
 1fe:	4c 0f       	add	r20, r28
 200:	5d 1f       	adc	r21, r29
 202:	e4 0f       	add	r30, r20
 204:	f5 1f       	adc	r31, r21
 206:	90 e0       	ldi	r25, 0x00	; 0
 208:	92 2b       	or	r25, r18
 20a:	91 83       	std	Z+1, r25	; 0x01
 20c:	80 83       	st	Z, r24
            adcInput++;
 20e:	91 e0       	ldi	r25, 0x01	; 1
 210:	90 0f       	add	r25, r16
            adcInput = adcInput % 6;
 212:	96 9d       	mul	r25, r6
 214:	01 2d       	mov	r16, r1
 216:	11 24       	eor	r1, r1
 218:	06 95       	lsr	r16
 21a:	06 95       	lsr	r16
 21c:	80 2f       	mov	r24, r16
 21e:	88 0f       	add	r24, r24
 220:	08 0f       	add	r16, r24
 222:	00 0f       	add	r16, r16
 224:	90 1b       	sub	r25, r16
 226:	09 2f       	mov	r16, r25
            ADMUX = (((1 << REFS1) | (1 << REFS0)) & 0xFF) + adcInput; // select next pin 
 228:	80 ec       	ldi	r24, 0xC0	; 192
 22a:	89 0f       	add	r24, r25
 22c:	87 b9       	out	0x07, r24	; 7
            ADCSRA |= (1 << ADSC);  // start conversion
 22e:	36 9a       	sbi	0x06, 6	; 6
            
        }
        counter++;
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	81 0f       	add	r24, r17
        counter = counter % 100;
 234:	87 9d       	mul	r24, r7
 236:	11 2d       	mov	r17, r1
 238:	11 24       	eor	r1, r1
 23a:	12 95       	swap	r17
 23c:	1f 70       	andi	r17, 0x0F	; 15
 23e:	18 9d       	mul	r17, r8
 240:	80 19       	sub	r24, r0
 242:	11 24       	eor	r1, r1
 244:	18 2f       	mov	r17, r24
        if (adcInput == 0) {
 246:	01 11       	cpse	r16, r1
 248:	17 c0       	rjmp	.+46     	; 0x278 <main+0x112>
            if (inputs[0] < 50) {
 24a:	89 81       	ldd	r24, Y+1	; 0x01
 24c:	9a 81       	ldd	r25, Y+2	; 0x02
 24e:	c2 97       	sbiw	r24, 0x32	; 50
 250:	08 f4       	brcc	.+2      	; 0x254 <main+0xee>
                outputs[0] = true;
 252:	9d 86       	std	Y+13, r9	; 0x0d
            }
            if (inputs[1] < 50) {
 254:	8b 81       	ldd	r24, Y+3	; 0x03
 256:	9c 81       	ldd	r25, Y+4	; 0x04
 258:	c2 97       	sbiw	r24, 0x32	; 50
 25a:	08 f4       	brcc	.+2      	; 0x25e <main+0xf8>
                outputs[1] = true;
 25c:	9e 86       	std	Y+14, r9	; 0x0e
            }
            if (inputs[2] < 50) {
 25e:	8d 81       	ldd	r24, Y+5	; 0x05
 260:	9e 81       	ldd	r25, Y+6	; 0x06
 262:	c2 97       	sbiw	r24, 0x32	; 50
 264:	08 f4       	brcc	.+2      	; 0x268 <main+0x102>
                outputs[2] = true;
 266:	9f 86       	std	Y+15, r9	; 0x0f
            }
            if (inputs[3] < 50) {
 268:	8f 81       	ldd	r24, Y+7	; 0x07
 26a:	98 85       	ldd	r25, Y+8	; 0x08
 26c:	c2 97       	sbiw	r24, 0x32	; 50
 26e:	08 f4       	brcc	.+2      	; 0x272 <main+0x10c>
                outputs[3] = true;
 270:	98 8a       	std	Y+16, r9	; 0x10
            }
            touch(outputs);
 272:	ce 01       	movw	r24, r28
 274:	0d 96       	adiw	r24, 0x0d	; 13
 276:	29 df       	rcall	.-430    	; 0xca <touch>
        }

        if (counter == 0) {
 278:	11 11       	cpse	r17, r1
 27a:	b1 cf       	rjmp	.-158    	; 0x1de <main+0x78>
            memset(string, 0, sizeof(string[0])*256); // clear string
 27c:	f7 01       	movw	r30, r14
 27e:	a5 01       	movw	r20, r10
 280:	11 92       	st	Z+, r1
 282:	41 50       	subi	r20, 0x01	; 1
 284:	50 40       	sbci	r21, 0x00	; 0
 286:	e1 f7       	brne	.-8      	; 0x280 <main+0x11a>
            sprintf(string,"0:%d,\t1:%d,\t2:%d,\t3:%d,\t4:%d,\t5:%d\r\n", inputs[0], inputs[1], inputs[2], inputs[3], inputs[4], inputs[5]);
 288:	8c 85       	ldd	r24, Y+12	; 0x0c
 28a:	8f 93       	push	r24
 28c:	8b 85       	ldd	r24, Y+11	; 0x0b
 28e:	8f 93       	push	r24
 290:	8a 85       	ldd	r24, Y+10	; 0x0a
 292:	8f 93       	push	r24
 294:	89 85       	ldd	r24, Y+9	; 0x09
 296:	8f 93       	push	r24
 298:	88 85       	ldd	r24, Y+8	; 0x08
 29a:	8f 93       	push	r24
 29c:	8f 81       	ldd	r24, Y+7	; 0x07
 29e:	8f 93       	push	r24
 2a0:	8e 81       	ldd	r24, Y+6	; 0x06
 2a2:	8f 93       	push	r24
 2a4:	8d 81       	ldd	r24, Y+5	; 0x05
 2a6:	8f 93       	push	r24
 2a8:	8c 81       	ldd	r24, Y+4	; 0x04
 2aa:	8f 93       	push	r24
 2ac:	8b 81       	ldd	r24, Y+3	; 0x03
 2ae:	8f 93       	push	r24
 2b0:	8a 81       	ldd	r24, Y+2	; 0x02
 2b2:	8f 93       	push	r24
 2b4:	89 81       	ldd	r24, Y+1	; 0x01
 2b6:	8f 93       	push	r24
 2b8:	df 92       	push	r13
 2ba:	cf 92       	push	r12
 2bc:	ff 92       	push	r15
 2be:	ef 92       	push	r14
 2c0:	08 d0       	rcall	.+16     	; 0x2d2 <sprintf>
            uart_str_transmit(string);
 2c2:	c7 01       	movw	r24, r14
 2c4:	dd de       	rcall	.-582    	; 0x80 <uart_str_transmit>
 2c6:	0f b6       	in	r0, 0x3f	; 63
 2c8:	f8 94       	cli
 2ca:	de bf       	out	0x3e, r29	; 62
 2cc:	0f be       	out	0x3f, r0	; 63
 2ce:	cd bf       	out	0x3d, r28	; 61
 2d0:	86 cf       	rjmp	.-244    	; 0x1de <main+0x78>

000002d2 <sprintf>:
 2d2:	ae e0       	ldi	r26, 0x0E	; 14
 2d4:	b0 e0       	ldi	r27, 0x00	; 0
 2d6:	ee e6       	ldi	r30, 0x6E	; 110
 2d8:	f1 e0       	ldi	r31, 0x01	; 1
 2da:	aa c2       	rjmp	.+1364   	; 0x830 <__prologue_saves__+0x1c>
 2dc:	0d 89       	ldd	r16, Y+21	; 0x15
 2de:	1e 89       	ldd	r17, Y+22	; 0x16
 2e0:	86 e0       	ldi	r24, 0x06	; 6
 2e2:	8c 83       	std	Y+4, r24	; 0x04
 2e4:	1a 83       	std	Y+2, r17	; 0x02
 2e6:	09 83       	std	Y+1, r16	; 0x01
 2e8:	8f ef       	ldi	r24, 0xFF	; 255
 2ea:	9f e7       	ldi	r25, 0x7F	; 127
 2ec:	9e 83       	std	Y+6, r25	; 0x06
 2ee:	8d 83       	std	Y+5, r24	; 0x05
 2f0:	ae 01       	movw	r20, r28
 2f2:	47 5e       	subi	r20, 0xE7	; 231
 2f4:	5f 4f       	sbci	r21, 0xFF	; 255
 2f6:	6f 89       	ldd	r22, Y+23	; 0x17
 2f8:	78 8d       	ldd	r23, Y+24	; 0x18
 2fa:	ce 01       	movw	r24, r28
 2fc:	01 96       	adiw	r24, 0x01	; 1
 2fe:	08 d0       	rcall	.+16     	; 0x310 <vfprintf>
 300:	ef 81       	ldd	r30, Y+7	; 0x07
 302:	f8 85       	ldd	r31, Y+8	; 0x08
 304:	e0 0f       	add	r30, r16
 306:	f1 1f       	adc	r31, r17
 308:	10 82       	st	Z, r1
 30a:	2e 96       	adiw	r28, 0x0e	; 14
 30c:	e4 e0       	ldi	r30, 0x04	; 4
 30e:	ac c2       	rjmp	.+1368   	; 0x868 <__epilogue_restores__+0x1c>

00000310 <vfprintf>:
 310:	ab e0       	ldi	r26, 0x0B	; 11
 312:	b0 e0       	ldi	r27, 0x00	; 0
 314:	ed e8       	ldi	r30, 0x8D	; 141
 316:	f1 e0       	ldi	r31, 0x01	; 1
 318:	7d c2       	rjmp	.+1274   	; 0x814 <__prologue_saves__>
 31a:	6c 01       	movw	r12, r24
 31c:	7b 01       	movw	r14, r22
 31e:	8a 01       	movw	r16, r20
 320:	fc 01       	movw	r30, r24
 322:	17 82       	std	Z+7, r1	; 0x07
 324:	16 82       	std	Z+6, r1	; 0x06
 326:	83 81       	ldd	r24, Z+3	; 0x03
 328:	81 ff       	sbrs	r24, 1
 32a:	bf c1       	rjmp	.+894    	; 0x6aa <__stack+0x24b>
 32c:	ce 01       	movw	r24, r28
 32e:	01 96       	adiw	r24, 0x01	; 1
 330:	3c 01       	movw	r6, r24
 332:	f6 01       	movw	r30, r12
 334:	93 81       	ldd	r25, Z+3	; 0x03
 336:	f7 01       	movw	r30, r14
 338:	93 fd       	sbrc	r25, 3
 33a:	85 91       	lpm	r24, Z+
 33c:	93 ff       	sbrs	r25, 3
 33e:	81 91       	ld	r24, Z+
 340:	7f 01       	movw	r14, r30
 342:	88 23       	and	r24, r24
 344:	09 f4       	brne	.+2      	; 0x348 <vfprintf+0x38>
 346:	ad c1       	rjmp	.+858    	; 0x6a2 <__stack+0x243>
 348:	85 32       	cpi	r24, 0x25	; 37
 34a:	39 f4       	brne	.+14     	; 0x35a <vfprintf+0x4a>
 34c:	93 fd       	sbrc	r25, 3
 34e:	85 91       	lpm	r24, Z+
 350:	93 ff       	sbrs	r25, 3
 352:	81 91       	ld	r24, Z+
 354:	7f 01       	movw	r14, r30
 356:	85 32       	cpi	r24, 0x25	; 37
 358:	21 f4       	brne	.+8      	; 0x362 <vfprintf+0x52>
 35a:	b6 01       	movw	r22, r12
 35c:	90 e0       	ldi	r25, 0x00	; 0
 35e:	c0 d1       	rcall	.+896    	; 0x6e0 <fputc>
 360:	e8 cf       	rjmp	.-48     	; 0x332 <vfprintf+0x22>
 362:	91 2c       	mov	r9, r1
 364:	21 2c       	mov	r2, r1
 366:	31 2c       	mov	r3, r1
 368:	ff e1       	ldi	r31, 0x1F	; 31
 36a:	f3 15       	cp	r31, r3
 36c:	d8 f0       	brcs	.+54     	; 0x3a4 <vfprintf+0x94>
 36e:	8b 32       	cpi	r24, 0x2B	; 43
 370:	79 f0       	breq	.+30     	; 0x390 <vfprintf+0x80>
 372:	38 f4       	brcc	.+14     	; 0x382 <vfprintf+0x72>
 374:	80 32       	cpi	r24, 0x20	; 32
 376:	79 f0       	breq	.+30     	; 0x396 <vfprintf+0x86>
 378:	83 32       	cpi	r24, 0x23	; 35
 37a:	a1 f4       	brne	.+40     	; 0x3a4 <vfprintf+0x94>
 37c:	23 2d       	mov	r18, r3
 37e:	20 61       	ori	r18, 0x10	; 16
 380:	1d c0       	rjmp	.+58     	; 0x3bc <vfprintf+0xac>
 382:	8d 32       	cpi	r24, 0x2D	; 45
 384:	61 f0       	breq	.+24     	; 0x39e <vfprintf+0x8e>
 386:	80 33       	cpi	r24, 0x30	; 48
 388:	69 f4       	brne	.+26     	; 0x3a4 <vfprintf+0x94>
 38a:	23 2d       	mov	r18, r3
 38c:	21 60       	ori	r18, 0x01	; 1
 38e:	16 c0       	rjmp	.+44     	; 0x3bc <vfprintf+0xac>
 390:	83 2d       	mov	r24, r3
 392:	82 60       	ori	r24, 0x02	; 2
 394:	38 2e       	mov	r3, r24
 396:	e3 2d       	mov	r30, r3
 398:	e4 60       	ori	r30, 0x04	; 4
 39a:	3e 2e       	mov	r3, r30
 39c:	2a c0       	rjmp	.+84     	; 0x3f2 <vfprintf+0xe2>
 39e:	f3 2d       	mov	r31, r3
 3a0:	f8 60       	ori	r31, 0x08	; 8
 3a2:	1d c0       	rjmp	.+58     	; 0x3de <vfprintf+0xce>
 3a4:	37 fc       	sbrc	r3, 7
 3a6:	2d c0       	rjmp	.+90     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
 3a8:	20 ed       	ldi	r18, 0xD0	; 208
 3aa:	28 0f       	add	r18, r24
 3ac:	2a 30       	cpi	r18, 0x0A	; 10
 3ae:	40 f0       	brcs	.+16     	; 0x3c0 <vfprintf+0xb0>
 3b0:	8e 32       	cpi	r24, 0x2E	; 46
 3b2:	b9 f4       	brne	.+46     	; 0x3e2 <vfprintf+0xd2>
 3b4:	36 fc       	sbrc	r3, 6
 3b6:	75 c1       	rjmp	.+746    	; 0x6a2 <__stack+0x243>
 3b8:	23 2d       	mov	r18, r3
 3ba:	20 64       	ori	r18, 0x40	; 64
 3bc:	32 2e       	mov	r3, r18
 3be:	19 c0       	rjmp	.+50     	; 0x3f2 <vfprintf+0xe2>
 3c0:	36 fe       	sbrs	r3, 6
 3c2:	06 c0       	rjmp	.+12     	; 0x3d0 <vfprintf+0xc0>
 3c4:	8a e0       	ldi	r24, 0x0A	; 10
 3c6:	98 9e       	mul	r9, r24
 3c8:	20 0d       	add	r18, r0
 3ca:	11 24       	eor	r1, r1
 3cc:	92 2e       	mov	r9, r18
 3ce:	11 c0       	rjmp	.+34     	; 0x3f2 <vfprintf+0xe2>
 3d0:	ea e0       	ldi	r30, 0x0A	; 10
 3d2:	2e 9e       	mul	r2, r30
 3d4:	20 0d       	add	r18, r0
 3d6:	11 24       	eor	r1, r1
 3d8:	22 2e       	mov	r2, r18
 3da:	f3 2d       	mov	r31, r3
 3dc:	f0 62       	ori	r31, 0x20	; 32
 3de:	3f 2e       	mov	r3, r31
 3e0:	08 c0       	rjmp	.+16     	; 0x3f2 <vfprintf+0xe2>
 3e2:	8c 36       	cpi	r24, 0x6C	; 108
 3e4:	21 f4       	brne	.+8      	; 0x3ee <vfprintf+0xde>
 3e6:	83 2d       	mov	r24, r3
 3e8:	80 68       	ori	r24, 0x80	; 128
 3ea:	38 2e       	mov	r3, r24
 3ec:	02 c0       	rjmp	.+4      	; 0x3f2 <vfprintf+0xe2>
 3ee:	88 36       	cpi	r24, 0x68	; 104
 3f0:	41 f4       	brne	.+16     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
 3f2:	f7 01       	movw	r30, r14
 3f4:	93 fd       	sbrc	r25, 3
 3f6:	85 91       	lpm	r24, Z+
 3f8:	93 ff       	sbrs	r25, 3
 3fa:	81 91       	ld	r24, Z+
 3fc:	7f 01       	movw	r14, r30
 3fe:	81 11       	cpse	r24, r1
 400:	b3 cf       	rjmp	.-154    	; 0x368 <vfprintf+0x58>
 402:	98 2f       	mov	r25, r24
 404:	9f 7d       	andi	r25, 0xDF	; 223
 406:	95 54       	subi	r25, 0x45	; 69
 408:	93 30       	cpi	r25, 0x03	; 3
 40a:	28 f4       	brcc	.+10     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
 40c:	0c 5f       	subi	r16, 0xFC	; 252
 40e:	1f 4f       	sbci	r17, 0xFF	; 255
 410:	9f e3       	ldi	r25, 0x3F	; 63
 412:	99 83       	std	Y+1, r25	; 0x01
 414:	0d c0       	rjmp	.+26     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
 416:	83 36       	cpi	r24, 0x63	; 99
 418:	31 f0       	breq	.+12     	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
 41a:	83 37       	cpi	r24, 0x73	; 115
 41c:	71 f0       	breq	.+28     	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
 41e:	83 35       	cpi	r24, 0x53	; 83
 420:	09 f0       	breq	.+2      	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
 422:	55 c0       	rjmp	.+170    	; 0x4ce <__stack+0x6f>
 424:	20 c0       	rjmp	.+64     	; 0x466 <__stack+0x7>
 426:	f8 01       	movw	r30, r16
 428:	80 81       	ld	r24, Z
 42a:	89 83       	std	Y+1, r24	; 0x01
 42c:	0e 5f       	subi	r16, 0xFE	; 254
 42e:	1f 4f       	sbci	r17, 0xFF	; 255
 430:	88 24       	eor	r8, r8
 432:	83 94       	inc	r8
 434:	91 2c       	mov	r9, r1
 436:	53 01       	movw	r10, r6
 438:	12 c0       	rjmp	.+36     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
 43a:	28 01       	movw	r4, r16
 43c:	f2 e0       	ldi	r31, 0x02	; 2
 43e:	4f 0e       	add	r4, r31
 440:	51 1c       	adc	r5, r1
 442:	f8 01       	movw	r30, r16
 444:	a0 80       	ld	r10, Z
 446:	b1 80       	ldd	r11, Z+1	; 0x01
 448:	36 fe       	sbrs	r3, 6
 44a:	03 c0       	rjmp	.+6      	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
 44c:	69 2d       	mov	r22, r9
 44e:	70 e0       	ldi	r23, 0x00	; 0
 450:	02 c0       	rjmp	.+4      	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
 452:	6f ef       	ldi	r22, 0xFF	; 255
 454:	7f ef       	ldi	r23, 0xFF	; 255
 456:	c5 01       	movw	r24, r10
 458:	38 d1       	rcall	.+624    	; 0x6ca <strnlen>
 45a:	4c 01       	movw	r8, r24
 45c:	82 01       	movw	r16, r4
 45e:	f3 2d       	mov	r31, r3
 460:	ff 77       	andi	r31, 0x7F	; 127
 462:	3f 2e       	mov	r3, r31
 464:	15 c0       	rjmp	.+42     	; 0x490 <__stack+0x31>
 466:	28 01       	movw	r4, r16
 468:	22 e0       	ldi	r18, 0x02	; 2
 46a:	42 0e       	add	r4, r18
 46c:	51 1c       	adc	r5, r1
 46e:	f8 01       	movw	r30, r16
 470:	a0 80       	ld	r10, Z
 472:	b1 80       	ldd	r11, Z+1	; 0x01
 474:	36 fe       	sbrs	r3, 6
 476:	03 c0       	rjmp	.+6      	; 0x47e <__stack+0x1f>
 478:	69 2d       	mov	r22, r9
 47a:	70 e0       	ldi	r23, 0x00	; 0
 47c:	02 c0       	rjmp	.+4      	; 0x482 <__stack+0x23>
 47e:	6f ef       	ldi	r22, 0xFF	; 255
 480:	7f ef       	ldi	r23, 0xFF	; 255
 482:	c5 01       	movw	r24, r10
 484:	17 d1       	rcall	.+558    	; 0x6b4 <strnlen_P>
 486:	4c 01       	movw	r8, r24
 488:	f3 2d       	mov	r31, r3
 48a:	f0 68       	ori	r31, 0x80	; 128
 48c:	3f 2e       	mov	r3, r31
 48e:	82 01       	movw	r16, r4
 490:	33 fc       	sbrc	r3, 3
 492:	19 c0       	rjmp	.+50     	; 0x4c6 <__stack+0x67>
 494:	82 2d       	mov	r24, r2
 496:	90 e0       	ldi	r25, 0x00	; 0
 498:	88 16       	cp	r8, r24
 49a:	99 06       	cpc	r9, r25
 49c:	a0 f4       	brcc	.+40     	; 0x4c6 <__stack+0x67>
 49e:	b6 01       	movw	r22, r12
 4a0:	80 e2       	ldi	r24, 0x20	; 32
 4a2:	90 e0       	ldi	r25, 0x00	; 0
 4a4:	1d d1       	rcall	.+570    	; 0x6e0 <fputc>
 4a6:	2a 94       	dec	r2
 4a8:	f5 cf       	rjmp	.-22     	; 0x494 <__stack+0x35>
 4aa:	f5 01       	movw	r30, r10
 4ac:	37 fc       	sbrc	r3, 7
 4ae:	85 91       	lpm	r24, Z+
 4b0:	37 fe       	sbrs	r3, 7
 4b2:	81 91       	ld	r24, Z+
 4b4:	5f 01       	movw	r10, r30
 4b6:	b6 01       	movw	r22, r12
 4b8:	90 e0       	ldi	r25, 0x00	; 0
 4ba:	12 d1       	rcall	.+548    	; 0x6e0 <fputc>
 4bc:	21 10       	cpse	r2, r1
 4be:	2a 94       	dec	r2
 4c0:	21 e0       	ldi	r18, 0x01	; 1
 4c2:	82 1a       	sub	r8, r18
 4c4:	91 08       	sbc	r9, r1
 4c6:	81 14       	cp	r8, r1
 4c8:	91 04       	cpc	r9, r1
 4ca:	79 f7       	brne	.-34     	; 0x4aa <__stack+0x4b>
 4cc:	e1 c0       	rjmp	.+450    	; 0x690 <__stack+0x231>
 4ce:	84 36       	cpi	r24, 0x64	; 100
 4d0:	11 f0       	breq	.+4      	; 0x4d6 <__stack+0x77>
 4d2:	89 36       	cpi	r24, 0x69	; 105
 4d4:	39 f5       	brne	.+78     	; 0x524 <__stack+0xc5>
 4d6:	f8 01       	movw	r30, r16
 4d8:	37 fe       	sbrs	r3, 7
 4da:	07 c0       	rjmp	.+14     	; 0x4ea <__stack+0x8b>
 4dc:	60 81       	ld	r22, Z
 4de:	71 81       	ldd	r23, Z+1	; 0x01
 4e0:	82 81       	ldd	r24, Z+2	; 0x02
 4e2:	93 81       	ldd	r25, Z+3	; 0x03
 4e4:	0c 5f       	subi	r16, 0xFC	; 252
 4e6:	1f 4f       	sbci	r17, 0xFF	; 255
 4e8:	08 c0       	rjmp	.+16     	; 0x4fa <__stack+0x9b>
 4ea:	60 81       	ld	r22, Z
 4ec:	71 81       	ldd	r23, Z+1	; 0x01
 4ee:	07 2e       	mov	r0, r23
 4f0:	00 0c       	add	r0, r0
 4f2:	88 0b       	sbc	r24, r24
 4f4:	99 0b       	sbc	r25, r25
 4f6:	0e 5f       	subi	r16, 0xFE	; 254
 4f8:	1f 4f       	sbci	r17, 0xFF	; 255
 4fa:	f3 2d       	mov	r31, r3
 4fc:	ff 76       	andi	r31, 0x6F	; 111
 4fe:	3f 2e       	mov	r3, r31
 500:	97 ff       	sbrs	r25, 7
 502:	09 c0       	rjmp	.+18     	; 0x516 <__stack+0xb7>
 504:	90 95       	com	r25
 506:	80 95       	com	r24
 508:	70 95       	com	r23
 50a:	61 95       	neg	r22
 50c:	7f 4f       	sbci	r23, 0xFF	; 255
 50e:	8f 4f       	sbci	r24, 0xFF	; 255
 510:	9f 4f       	sbci	r25, 0xFF	; 255
 512:	f0 68       	ori	r31, 0x80	; 128
 514:	3f 2e       	mov	r3, r31
 516:	2a e0       	ldi	r18, 0x0A	; 10
 518:	30 e0       	ldi	r19, 0x00	; 0
 51a:	a3 01       	movw	r20, r6
 51c:	1d d1       	rcall	.+570    	; 0x758 <__ultoa_invert>
 51e:	88 2e       	mov	r8, r24
 520:	86 18       	sub	r8, r6
 522:	44 c0       	rjmp	.+136    	; 0x5ac <__stack+0x14d>
 524:	85 37       	cpi	r24, 0x75	; 117
 526:	31 f4       	brne	.+12     	; 0x534 <__stack+0xd5>
 528:	23 2d       	mov	r18, r3
 52a:	2f 7e       	andi	r18, 0xEF	; 239
 52c:	b2 2e       	mov	r11, r18
 52e:	2a e0       	ldi	r18, 0x0A	; 10
 530:	30 e0       	ldi	r19, 0x00	; 0
 532:	25 c0       	rjmp	.+74     	; 0x57e <__stack+0x11f>
 534:	93 2d       	mov	r25, r3
 536:	99 7f       	andi	r25, 0xF9	; 249
 538:	b9 2e       	mov	r11, r25
 53a:	8f 36       	cpi	r24, 0x6F	; 111
 53c:	c1 f0       	breq	.+48     	; 0x56e <__stack+0x10f>
 53e:	18 f4       	brcc	.+6      	; 0x546 <__stack+0xe7>
 540:	88 35       	cpi	r24, 0x58	; 88
 542:	79 f0       	breq	.+30     	; 0x562 <__stack+0x103>
 544:	ae c0       	rjmp	.+348    	; 0x6a2 <__stack+0x243>
 546:	80 37       	cpi	r24, 0x70	; 112
 548:	19 f0       	breq	.+6      	; 0x550 <__stack+0xf1>
 54a:	88 37       	cpi	r24, 0x78	; 120
 54c:	21 f0       	breq	.+8      	; 0x556 <__stack+0xf7>
 54e:	a9 c0       	rjmp	.+338    	; 0x6a2 <__stack+0x243>
 550:	e9 2f       	mov	r30, r25
 552:	e0 61       	ori	r30, 0x10	; 16
 554:	be 2e       	mov	r11, r30
 556:	b4 fe       	sbrs	r11, 4
 558:	0d c0       	rjmp	.+26     	; 0x574 <__stack+0x115>
 55a:	fb 2d       	mov	r31, r11
 55c:	f4 60       	ori	r31, 0x04	; 4
 55e:	bf 2e       	mov	r11, r31
 560:	09 c0       	rjmp	.+18     	; 0x574 <__stack+0x115>
 562:	34 fe       	sbrs	r3, 4
 564:	0a c0       	rjmp	.+20     	; 0x57a <__stack+0x11b>
 566:	29 2f       	mov	r18, r25
 568:	26 60       	ori	r18, 0x06	; 6
 56a:	b2 2e       	mov	r11, r18
 56c:	06 c0       	rjmp	.+12     	; 0x57a <__stack+0x11b>
 56e:	28 e0       	ldi	r18, 0x08	; 8
 570:	30 e0       	ldi	r19, 0x00	; 0
 572:	05 c0       	rjmp	.+10     	; 0x57e <__stack+0x11f>
 574:	20 e1       	ldi	r18, 0x10	; 16
 576:	30 e0       	ldi	r19, 0x00	; 0
 578:	02 c0       	rjmp	.+4      	; 0x57e <__stack+0x11f>
 57a:	20 e1       	ldi	r18, 0x10	; 16
 57c:	32 e0       	ldi	r19, 0x02	; 2
 57e:	f8 01       	movw	r30, r16
 580:	b7 fe       	sbrs	r11, 7
 582:	07 c0       	rjmp	.+14     	; 0x592 <__stack+0x133>
 584:	60 81       	ld	r22, Z
 586:	71 81       	ldd	r23, Z+1	; 0x01
 588:	82 81       	ldd	r24, Z+2	; 0x02
 58a:	93 81       	ldd	r25, Z+3	; 0x03
 58c:	0c 5f       	subi	r16, 0xFC	; 252
 58e:	1f 4f       	sbci	r17, 0xFF	; 255
 590:	06 c0       	rjmp	.+12     	; 0x59e <__stack+0x13f>
 592:	60 81       	ld	r22, Z
 594:	71 81       	ldd	r23, Z+1	; 0x01
 596:	80 e0       	ldi	r24, 0x00	; 0
 598:	90 e0       	ldi	r25, 0x00	; 0
 59a:	0e 5f       	subi	r16, 0xFE	; 254
 59c:	1f 4f       	sbci	r17, 0xFF	; 255
 59e:	a3 01       	movw	r20, r6
 5a0:	db d0       	rcall	.+438    	; 0x758 <__ultoa_invert>
 5a2:	88 2e       	mov	r8, r24
 5a4:	86 18       	sub	r8, r6
 5a6:	fb 2d       	mov	r31, r11
 5a8:	ff 77       	andi	r31, 0x7F	; 127
 5aa:	3f 2e       	mov	r3, r31
 5ac:	36 fe       	sbrs	r3, 6
 5ae:	0d c0       	rjmp	.+26     	; 0x5ca <__stack+0x16b>
 5b0:	23 2d       	mov	r18, r3
 5b2:	2e 7f       	andi	r18, 0xFE	; 254
 5b4:	a2 2e       	mov	r10, r18
 5b6:	89 14       	cp	r8, r9
 5b8:	58 f4       	brcc	.+22     	; 0x5d0 <__stack+0x171>
 5ba:	34 fe       	sbrs	r3, 4
 5bc:	0b c0       	rjmp	.+22     	; 0x5d4 <__stack+0x175>
 5be:	32 fc       	sbrc	r3, 2
 5c0:	09 c0       	rjmp	.+18     	; 0x5d4 <__stack+0x175>
 5c2:	83 2d       	mov	r24, r3
 5c4:	8e 7e       	andi	r24, 0xEE	; 238
 5c6:	a8 2e       	mov	r10, r24
 5c8:	05 c0       	rjmp	.+10     	; 0x5d4 <__stack+0x175>
 5ca:	b8 2c       	mov	r11, r8
 5cc:	a3 2c       	mov	r10, r3
 5ce:	03 c0       	rjmp	.+6      	; 0x5d6 <__stack+0x177>
 5d0:	b8 2c       	mov	r11, r8
 5d2:	01 c0       	rjmp	.+2      	; 0x5d6 <__stack+0x177>
 5d4:	b9 2c       	mov	r11, r9
 5d6:	a4 fe       	sbrs	r10, 4
 5d8:	0f c0       	rjmp	.+30     	; 0x5f8 <__stack+0x199>
 5da:	fe 01       	movw	r30, r28
 5dc:	e8 0d       	add	r30, r8
 5de:	f1 1d       	adc	r31, r1
 5e0:	80 81       	ld	r24, Z
 5e2:	80 33       	cpi	r24, 0x30	; 48
 5e4:	21 f4       	brne	.+8      	; 0x5ee <__stack+0x18f>
 5e6:	9a 2d       	mov	r25, r10
 5e8:	99 7e       	andi	r25, 0xE9	; 233
 5ea:	a9 2e       	mov	r10, r25
 5ec:	09 c0       	rjmp	.+18     	; 0x600 <__stack+0x1a1>
 5ee:	a2 fe       	sbrs	r10, 2
 5f0:	06 c0       	rjmp	.+12     	; 0x5fe <__stack+0x19f>
 5f2:	b3 94       	inc	r11
 5f4:	b3 94       	inc	r11
 5f6:	04 c0       	rjmp	.+8      	; 0x600 <__stack+0x1a1>
 5f8:	8a 2d       	mov	r24, r10
 5fa:	86 78       	andi	r24, 0x86	; 134
 5fc:	09 f0       	breq	.+2      	; 0x600 <__stack+0x1a1>
 5fe:	b3 94       	inc	r11
 600:	a3 fc       	sbrc	r10, 3
 602:	10 c0       	rjmp	.+32     	; 0x624 <__stack+0x1c5>
 604:	a0 fe       	sbrs	r10, 0
 606:	06 c0       	rjmp	.+12     	; 0x614 <__stack+0x1b5>
 608:	b2 14       	cp	r11, r2
 60a:	80 f4       	brcc	.+32     	; 0x62c <__stack+0x1cd>
 60c:	28 0c       	add	r2, r8
 60e:	92 2c       	mov	r9, r2
 610:	9b 18       	sub	r9, r11
 612:	0d c0       	rjmp	.+26     	; 0x62e <__stack+0x1cf>
 614:	b2 14       	cp	r11, r2
 616:	58 f4       	brcc	.+22     	; 0x62e <__stack+0x1cf>
 618:	b6 01       	movw	r22, r12
 61a:	80 e2       	ldi	r24, 0x20	; 32
 61c:	90 e0       	ldi	r25, 0x00	; 0
 61e:	60 d0       	rcall	.+192    	; 0x6e0 <fputc>
 620:	b3 94       	inc	r11
 622:	f8 cf       	rjmp	.-16     	; 0x614 <__stack+0x1b5>
 624:	b2 14       	cp	r11, r2
 626:	18 f4       	brcc	.+6      	; 0x62e <__stack+0x1cf>
 628:	2b 18       	sub	r2, r11
 62a:	02 c0       	rjmp	.+4      	; 0x630 <__stack+0x1d1>
 62c:	98 2c       	mov	r9, r8
 62e:	21 2c       	mov	r2, r1
 630:	a4 fe       	sbrs	r10, 4
 632:	0f c0       	rjmp	.+30     	; 0x652 <__stack+0x1f3>
 634:	b6 01       	movw	r22, r12
 636:	80 e3       	ldi	r24, 0x30	; 48
 638:	90 e0       	ldi	r25, 0x00	; 0
 63a:	52 d0       	rcall	.+164    	; 0x6e0 <fputc>
 63c:	a2 fe       	sbrs	r10, 2
 63e:	16 c0       	rjmp	.+44     	; 0x66c <__stack+0x20d>
 640:	a1 fc       	sbrc	r10, 1
 642:	03 c0       	rjmp	.+6      	; 0x64a <__stack+0x1eb>
 644:	88 e7       	ldi	r24, 0x78	; 120
 646:	90 e0       	ldi	r25, 0x00	; 0
 648:	02 c0       	rjmp	.+4      	; 0x64e <__stack+0x1ef>
 64a:	88 e5       	ldi	r24, 0x58	; 88
 64c:	90 e0       	ldi	r25, 0x00	; 0
 64e:	b6 01       	movw	r22, r12
 650:	0c c0       	rjmp	.+24     	; 0x66a <__stack+0x20b>
 652:	8a 2d       	mov	r24, r10
 654:	86 78       	andi	r24, 0x86	; 134
 656:	51 f0       	breq	.+20     	; 0x66c <__stack+0x20d>
 658:	a1 fe       	sbrs	r10, 1
 65a:	02 c0       	rjmp	.+4      	; 0x660 <__stack+0x201>
 65c:	8b e2       	ldi	r24, 0x2B	; 43
 65e:	01 c0       	rjmp	.+2      	; 0x662 <__stack+0x203>
 660:	80 e2       	ldi	r24, 0x20	; 32
 662:	a7 fc       	sbrc	r10, 7
 664:	8d e2       	ldi	r24, 0x2D	; 45
 666:	b6 01       	movw	r22, r12
 668:	90 e0       	ldi	r25, 0x00	; 0
 66a:	3a d0       	rcall	.+116    	; 0x6e0 <fputc>
 66c:	89 14       	cp	r8, r9
 66e:	30 f4       	brcc	.+12     	; 0x67c <__stack+0x21d>
 670:	b6 01       	movw	r22, r12
 672:	80 e3       	ldi	r24, 0x30	; 48
 674:	90 e0       	ldi	r25, 0x00	; 0
 676:	34 d0       	rcall	.+104    	; 0x6e0 <fputc>
 678:	9a 94       	dec	r9
 67a:	f8 cf       	rjmp	.-16     	; 0x66c <__stack+0x20d>
 67c:	8a 94       	dec	r8
 67e:	f3 01       	movw	r30, r6
 680:	e8 0d       	add	r30, r8
 682:	f1 1d       	adc	r31, r1
 684:	80 81       	ld	r24, Z
 686:	b6 01       	movw	r22, r12
 688:	90 e0       	ldi	r25, 0x00	; 0
 68a:	2a d0       	rcall	.+84     	; 0x6e0 <fputc>
 68c:	81 10       	cpse	r8, r1
 68e:	f6 cf       	rjmp	.-20     	; 0x67c <__stack+0x21d>
 690:	22 20       	and	r2, r2
 692:	09 f4       	brne	.+2      	; 0x696 <__stack+0x237>
 694:	4e ce       	rjmp	.-868    	; 0x332 <vfprintf+0x22>
 696:	b6 01       	movw	r22, r12
 698:	80 e2       	ldi	r24, 0x20	; 32
 69a:	90 e0       	ldi	r25, 0x00	; 0
 69c:	21 d0       	rcall	.+66     	; 0x6e0 <fputc>
 69e:	2a 94       	dec	r2
 6a0:	f7 cf       	rjmp	.-18     	; 0x690 <__stack+0x231>
 6a2:	f6 01       	movw	r30, r12
 6a4:	86 81       	ldd	r24, Z+6	; 0x06
 6a6:	97 81       	ldd	r25, Z+7	; 0x07
 6a8:	02 c0       	rjmp	.+4      	; 0x6ae <__stack+0x24f>
 6aa:	8f ef       	ldi	r24, 0xFF	; 255
 6ac:	9f ef       	ldi	r25, 0xFF	; 255
 6ae:	2b 96       	adiw	r28, 0x0b	; 11
 6b0:	e2 e1       	ldi	r30, 0x12	; 18
 6b2:	cc c0       	rjmp	.+408    	; 0x84c <__epilogue_restores__>

000006b4 <strnlen_P>:
 6b4:	fc 01       	movw	r30, r24
 6b6:	05 90       	lpm	r0, Z+
 6b8:	61 50       	subi	r22, 0x01	; 1
 6ba:	70 40       	sbci	r23, 0x00	; 0
 6bc:	01 10       	cpse	r0, r1
 6be:	d8 f7       	brcc	.-10     	; 0x6b6 <strnlen_P+0x2>
 6c0:	80 95       	com	r24
 6c2:	90 95       	com	r25
 6c4:	8e 0f       	add	r24, r30
 6c6:	9f 1f       	adc	r25, r31
 6c8:	08 95       	ret

000006ca <strnlen>:
 6ca:	fc 01       	movw	r30, r24
 6cc:	61 50       	subi	r22, 0x01	; 1
 6ce:	70 40       	sbci	r23, 0x00	; 0
 6d0:	01 90       	ld	r0, Z+
 6d2:	01 10       	cpse	r0, r1
 6d4:	d8 f7       	brcc	.-10     	; 0x6cc <strnlen+0x2>
 6d6:	80 95       	com	r24
 6d8:	90 95       	com	r25
 6da:	8e 0f       	add	r24, r30
 6dc:	9f 1f       	adc	r25, r31
 6de:	08 95       	ret

000006e0 <fputc>:
 6e0:	0f 93       	push	r16
 6e2:	1f 93       	push	r17
 6e4:	cf 93       	push	r28
 6e6:	df 93       	push	r29
 6e8:	fb 01       	movw	r30, r22
 6ea:	23 81       	ldd	r18, Z+3	; 0x03
 6ec:	21 fd       	sbrc	r18, 1
 6ee:	03 c0       	rjmp	.+6      	; 0x6f6 <fputc+0x16>
 6f0:	8f ef       	ldi	r24, 0xFF	; 255
 6f2:	9f ef       	ldi	r25, 0xFF	; 255
 6f4:	2c c0       	rjmp	.+88     	; 0x74e <fputc+0x6e>
 6f6:	22 ff       	sbrs	r18, 2
 6f8:	16 c0       	rjmp	.+44     	; 0x726 <fputc+0x46>
 6fa:	46 81       	ldd	r20, Z+6	; 0x06
 6fc:	57 81       	ldd	r21, Z+7	; 0x07
 6fe:	24 81       	ldd	r18, Z+4	; 0x04
 700:	35 81       	ldd	r19, Z+5	; 0x05
 702:	42 17       	cp	r20, r18
 704:	53 07       	cpc	r21, r19
 706:	44 f4       	brge	.+16     	; 0x718 <fputc+0x38>
 708:	a0 81       	ld	r26, Z
 70a:	b1 81       	ldd	r27, Z+1	; 0x01
 70c:	9d 01       	movw	r18, r26
 70e:	2f 5f       	subi	r18, 0xFF	; 255
 710:	3f 4f       	sbci	r19, 0xFF	; 255
 712:	31 83       	std	Z+1, r19	; 0x01
 714:	20 83       	st	Z, r18
 716:	8c 93       	st	X, r24
 718:	26 81       	ldd	r18, Z+6	; 0x06
 71a:	37 81       	ldd	r19, Z+7	; 0x07
 71c:	2f 5f       	subi	r18, 0xFF	; 255
 71e:	3f 4f       	sbci	r19, 0xFF	; 255
 720:	37 83       	std	Z+7, r19	; 0x07
 722:	26 83       	std	Z+6, r18	; 0x06
 724:	14 c0       	rjmp	.+40     	; 0x74e <fputc+0x6e>
 726:	8b 01       	movw	r16, r22
 728:	ec 01       	movw	r28, r24
 72a:	fb 01       	movw	r30, r22
 72c:	00 84       	ldd	r0, Z+8	; 0x08
 72e:	f1 85       	ldd	r31, Z+9	; 0x09
 730:	e0 2d       	mov	r30, r0
 732:	09 95       	icall
 734:	89 2b       	or	r24, r25
 736:	e1 f6       	brne	.-72     	; 0x6f0 <fputc+0x10>
 738:	d8 01       	movw	r26, r16
 73a:	16 96       	adiw	r26, 0x06	; 6
 73c:	8d 91       	ld	r24, X+
 73e:	9c 91       	ld	r25, X
 740:	17 97       	sbiw	r26, 0x07	; 7
 742:	01 96       	adiw	r24, 0x01	; 1
 744:	17 96       	adiw	r26, 0x07	; 7
 746:	9c 93       	st	X, r25
 748:	8e 93       	st	-X, r24
 74a:	16 97       	sbiw	r26, 0x06	; 6
 74c:	ce 01       	movw	r24, r28
 74e:	df 91       	pop	r29
 750:	cf 91       	pop	r28
 752:	1f 91       	pop	r17
 754:	0f 91       	pop	r16
 756:	08 95       	ret

00000758 <__ultoa_invert>:
 758:	fa 01       	movw	r30, r20
 75a:	aa 27       	eor	r26, r26
 75c:	28 30       	cpi	r18, 0x08	; 8
 75e:	51 f1       	breq	.+84     	; 0x7b4 <__ultoa_invert+0x5c>
 760:	20 31       	cpi	r18, 0x10	; 16
 762:	81 f1       	breq	.+96     	; 0x7c4 <__ultoa_invert+0x6c>
 764:	e8 94       	clt
 766:	6f 93       	push	r22
 768:	6e 7f       	andi	r22, 0xFE	; 254
 76a:	6e 5f       	subi	r22, 0xFE	; 254
 76c:	7f 4f       	sbci	r23, 0xFF	; 255
 76e:	8f 4f       	sbci	r24, 0xFF	; 255
 770:	9f 4f       	sbci	r25, 0xFF	; 255
 772:	af 4f       	sbci	r26, 0xFF	; 255
 774:	b1 e0       	ldi	r27, 0x01	; 1
 776:	3e d0       	rcall	.+124    	; 0x7f4 <__ultoa_invert+0x9c>
 778:	b4 e0       	ldi	r27, 0x04	; 4
 77a:	3c d0       	rcall	.+120    	; 0x7f4 <__ultoa_invert+0x9c>
 77c:	67 0f       	add	r22, r23
 77e:	78 1f       	adc	r23, r24
 780:	89 1f       	adc	r24, r25
 782:	9a 1f       	adc	r25, r26
 784:	a1 1d       	adc	r26, r1
 786:	68 0f       	add	r22, r24
 788:	79 1f       	adc	r23, r25
 78a:	8a 1f       	adc	r24, r26
 78c:	91 1d       	adc	r25, r1
 78e:	a1 1d       	adc	r26, r1
 790:	6a 0f       	add	r22, r26
 792:	71 1d       	adc	r23, r1
 794:	81 1d       	adc	r24, r1
 796:	91 1d       	adc	r25, r1
 798:	a1 1d       	adc	r26, r1
 79a:	20 d0       	rcall	.+64     	; 0x7dc <__ultoa_invert+0x84>
 79c:	09 f4       	brne	.+2      	; 0x7a0 <__ultoa_invert+0x48>
 79e:	68 94       	set
 7a0:	3f 91       	pop	r19
 7a2:	2a e0       	ldi	r18, 0x0A	; 10
 7a4:	26 9f       	mul	r18, r22
 7a6:	11 24       	eor	r1, r1
 7a8:	30 19       	sub	r19, r0
 7aa:	30 5d       	subi	r19, 0xD0	; 208
 7ac:	31 93       	st	Z+, r19
 7ae:	de f6       	brtc	.-74     	; 0x766 <__ultoa_invert+0xe>
 7b0:	cf 01       	movw	r24, r30
 7b2:	08 95       	ret
 7b4:	46 2f       	mov	r20, r22
 7b6:	47 70       	andi	r20, 0x07	; 7
 7b8:	40 5d       	subi	r20, 0xD0	; 208
 7ba:	41 93       	st	Z+, r20
 7bc:	b3 e0       	ldi	r27, 0x03	; 3
 7be:	0f d0       	rcall	.+30     	; 0x7de <__ultoa_invert+0x86>
 7c0:	c9 f7       	brne	.-14     	; 0x7b4 <__ultoa_invert+0x5c>
 7c2:	f6 cf       	rjmp	.-20     	; 0x7b0 <__ultoa_invert+0x58>
 7c4:	46 2f       	mov	r20, r22
 7c6:	4f 70       	andi	r20, 0x0F	; 15
 7c8:	40 5d       	subi	r20, 0xD0	; 208
 7ca:	4a 33       	cpi	r20, 0x3A	; 58
 7cc:	18 f0       	brcs	.+6      	; 0x7d4 <__ultoa_invert+0x7c>
 7ce:	49 5d       	subi	r20, 0xD9	; 217
 7d0:	31 fd       	sbrc	r19, 1
 7d2:	40 52       	subi	r20, 0x20	; 32
 7d4:	41 93       	st	Z+, r20
 7d6:	02 d0       	rcall	.+4      	; 0x7dc <__ultoa_invert+0x84>
 7d8:	a9 f7       	brne	.-22     	; 0x7c4 <__ultoa_invert+0x6c>
 7da:	ea cf       	rjmp	.-44     	; 0x7b0 <__ultoa_invert+0x58>
 7dc:	b4 e0       	ldi	r27, 0x04	; 4
 7de:	a6 95       	lsr	r26
 7e0:	97 95       	ror	r25
 7e2:	87 95       	ror	r24
 7e4:	77 95       	ror	r23
 7e6:	67 95       	ror	r22
 7e8:	ba 95       	dec	r27
 7ea:	c9 f7       	brne	.-14     	; 0x7de <__ultoa_invert+0x86>
 7ec:	00 97       	sbiw	r24, 0x00	; 0
 7ee:	61 05       	cpc	r22, r1
 7f0:	71 05       	cpc	r23, r1
 7f2:	08 95       	ret
 7f4:	9b 01       	movw	r18, r22
 7f6:	ac 01       	movw	r20, r24
 7f8:	0a 2e       	mov	r0, r26
 7fa:	06 94       	lsr	r0
 7fc:	57 95       	ror	r21
 7fe:	47 95       	ror	r20
 800:	37 95       	ror	r19
 802:	27 95       	ror	r18
 804:	ba 95       	dec	r27
 806:	c9 f7       	brne	.-14     	; 0x7fa <__ultoa_invert+0xa2>
 808:	62 0f       	add	r22, r18
 80a:	73 1f       	adc	r23, r19
 80c:	84 1f       	adc	r24, r20
 80e:	95 1f       	adc	r25, r21
 810:	a0 1d       	adc	r26, r0
 812:	08 95       	ret

00000814 <__prologue_saves__>:
 814:	2f 92       	push	r2
 816:	3f 92       	push	r3
 818:	4f 92       	push	r4
 81a:	5f 92       	push	r5
 81c:	6f 92       	push	r6
 81e:	7f 92       	push	r7
 820:	8f 92       	push	r8
 822:	9f 92       	push	r9
 824:	af 92       	push	r10
 826:	bf 92       	push	r11
 828:	cf 92       	push	r12
 82a:	df 92       	push	r13
 82c:	ef 92       	push	r14
 82e:	ff 92       	push	r15
 830:	0f 93       	push	r16
 832:	1f 93       	push	r17
 834:	cf 93       	push	r28
 836:	df 93       	push	r29
 838:	cd b7       	in	r28, 0x3d	; 61
 83a:	de b7       	in	r29, 0x3e	; 62
 83c:	ca 1b       	sub	r28, r26
 83e:	db 0b       	sbc	r29, r27
 840:	0f b6       	in	r0, 0x3f	; 63
 842:	f8 94       	cli
 844:	de bf       	out	0x3e, r29	; 62
 846:	0f be       	out	0x3f, r0	; 63
 848:	cd bf       	out	0x3d, r28	; 61
 84a:	09 94       	ijmp

0000084c <__epilogue_restores__>:
 84c:	2a 88       	ldd	r2, Y+18	; 0x12
 84e:	39 88       	ldd	r3, Y+17	; 0x11
 850:	48 88       	ldd	r4, Y+16	; 0x10
 852:	5f 84       	ldd	r5, Y+15	; 0x0f
 854:	6e 84       	ldd	r6, Y+14	; 0x0e
 856:	7d 84       	ldd	r7, Y+13	; 0x0d
 858:	8c 84       	ldd	r8, Y+12	; 0x0c
 85a:	9b 84       	ldd	r9, Y+11	; 0x0b
 85c:	aa 84       	ldd	r10, Y+10	; 0x0a
 85e:	b9 84       	ldd	r11, Y+9	; 0x09
 860:	c8 84       	ldd	r12, Y+8	; 0x08
 862:	df 80       	ldd	r13, Y+7	; 0x07
 864:	ee 80       	ldd	r14, Y+6	; 0x06
 866:	fd 80       	ldd	r15, Y+5	; 0x05
 868:	0c 81       	ldd	r16, Y+4	; 0x04
 86a:	1b 81       	ldd	r17, Y+3	; 0x03
 86c:	aa 81       	ldd	r26, Y+2	; 0x02
 86e:	b9 81       	ldd	r27, Y+1	; 0x01
 870:	ce 0f       	add	r28, r30
 872:	d1 1d       	adc	r29, r1
 874:	0f b6       	in	r0, 0x3f	; 63
 876:	f8 94       	cli
 878:	de bf       	out	0x3e, r29	; 62
 87a:	0f be       	out	0x3f, r0	; 63
 87c:	cd bf       	out	0x3d, r28	; 61
 87e:	ed 01       	movw	r28, r26
 880:	08 95       	ret

00000882 <_exit>:
 882:	f8 94       	cli

00000884 <__stop_program>:
 884:	ff cf       	rjmp	.-2      	; 0x884 <__stop_program>
