DECL|ALT_CPU_ARCHITECTURE|macro|ALT_CPU_ARCHITECTURE
DECL|ALT_CPU_BIG_ENDIAN|macro|ALT_CPU_BIG_ENDIAN
DECL|ALT_CPU_BREAK_ADDR|macro|ALT_CPU_BREAK_ADDR
DECL|ALT_CPU_CPU_ARCH_NIOS2_R1|macro|ALT_CPU_CPU_ARCH_NIOS2_R1
DECL|ALT_CPU_CPU_FREQ|macro|ALT_CPU_CPU_FREQ
DECL|ALT_CPU_CPU_ID_SIZE|macro|ALT_CPU_CPU_ID_SIZE
DECL|ALT_CPU_CPU_ID_VALUE|macro|ALT_CPU_CPU_ID_VALUE
DECL|ALT_CPU_CPU_IMPLEMENTATION|macro|ALT_CPU_CPU_IMPLEMENTATION
DECL|ALT_CPU_DATA_ADDR_WIDTH|macro|ALT_CPU_DATA_ADDR_WIDTH
DECL|ALT_CPU_DCACHE_BYPASS_MASK|macro|ALT_CPU_DCACHE_BYPASS_MASK
DECL|ALT_CPU_DCACHE_LINE_SIZE_LOG2|macro|ALT_CPU_DCACHE_LINE_SIZE_LOG2
DECL|ALT_CPU_DCACHE_LINE_SIZE|macro|ALT_CPU_DCACHE_LINE_SIZE
DECL|ALT_CPU_DCACHE_SIZE|macro|ALT_CPU_DCACHE_SIZE
DECL|ALT_CPU_EXCEPTION_ADDR|macro|ALT_CPU_EXCEPTION_ADDR
DECL|ALT_CPU_FLASH_ACCELERATOR_LINES|macro|ALT_CPU_FLASH_ACCELERATOR_LINES
DECL|ALT_CPU_FLASH_ACCELERATOR_LINE_SIZE|macro|ALT_CPU_FLASH_ACCELERATOR_LINE_SIZE
DECL|ALT_CPU_FLUSHDA_SUPPORTED|macro|ALT_CPU_FLUSHDA_SUPPORTED
DECL|ALT_CPU_FREQ|macro|ALT_CPU_FREQ
DECL|ALT_CPU_HARDWARE_DIVIDE_PRESENT|macro|ALT_CPU_HARDWARE_DIVIDE_PRESENT
DECL|ALT_CPU_HARDWARE_MULTIPLY_PRESENT|macro|ALT_CPU_HARDWARE_MULTIPLY_PRESENT
DECL|ALT_CPU_HARDWARE_MULX_PRESENT|macro|ALT_CPU_HARDWARE_MULX_PRESENT
DECL|ALT_CPU_HAS_DEBUG_CORE|macro|ALT_CPU_HAS_DEBUG_CORE
DECL|ALT_CPU_HAS_DEBUG_STUB|macro|ALT_CPU_HAS_DEBUG_STUB
DECL|ALT_CPU_HAS_DIVISION_ERROR_EXCEPTION|macro|ALT_CPU_HAS_DIVISION_ERROR_EXCEPTION
DECL|ALT_CPU_HAS_EXTRA_EXCEPTION_INFO|macro|ALT_CPU_HAS_EXTRA_EXCEPTION_INFO
DECL|ALT_CPU_HAS_ILLEGAL_INSTRUCTION_EXCEPTION|macro|ALT_CPU_HAS_ILLEGAL_INSTRUCTION_EXCEPTION
DECL|ALT_CPU_HAS_JMPI_INSTRUCTION|macro|ALT_CPU_HAS_JMPI_INSTRUCTION
DECL|ALT_CPU_ICACHE_LINE_SIZE_LOG2|macro|ALT_CPU_ICACHE_LINE_SIZE_LOG2
DECL|ALT_CPU_ICACHE_LINE_SIZE|macro|ALT_CPU_ICACHE_LINE_SIZE
DECL|ALT_CPU_ICACHE_SIZE|macro|ALT_CPU_ICACHE_SIZE
DECL|ALT_CPU_INITDA_SUPPORTED|macro|ALT_CPU_INITDA_SUPPORTED
DECL|ALT_CPU_INST_ADDR_WIDTH|macro|ALT_CPU_INST_ADDR_WIDTH
DECL|ALT_CPU_NAME|macro|ALT_CPU_NAME
DECL|ALT_CPU_NUM_OF_SHADOW_REG_SETS|macro|ALT_CPU_NUM_OF_SHADOW_REG_SETS
DECL|ALT_CPU_OCI_VERSION|macro|ALT_CPU_OCI_VERSION
DECL|ALT_CPU_RESET_ADDR|macro|ALT_CPU_RESET_ADDR
DECL|ALT_DEVICE_FAMILY|macro|ALT_DEVICE_FAMILY
DECL|ALT_ENHANCED_INTERRUPT_API_PRESENT|macro|ALT_ENHANCED_INTERRUPT_API_PRESENT
DECL|ALT_INCLUDE_INSTRUCTION_RELATED_EXCEPTION_API|macro|ALT_INCLUDE_INSTRUCTION_RELATED_EXCEPTION_API
DECL|ALT_IRQ_BASE|macro|ALT_IRQ_BASE
DECL|ALT_LOG_PORT_BASE|macro|ALT_LOG_PORT_BASE
DECL|ALT_LOG_PORT_DEV|macro|ALT_LOG_PORT_DEV
DECL|ALT_LOG_PORT_TYPE|macro|ALT_LOG_PORT_TYPE
DECL|ALT_LOG_PORT|macro|ALT_LOG_PORT
DECL|ALT_MAX_FD|macro|ALT_MAX_FD
DECL|ALT_MODULE_CLASS_a_16550_uart_0|macro|ALT_MODULE_CLASS_a_16550_uart_0
DECL|ALT_MODULE_CLASS_jtag_uart_0|macro|ALT_MODULE_CLASS_jtag_uart_0
DECL|ALT_MODULE_CLASS_onchip_flash_0_csr|macro|ALT_MODULE_CLASS_onchip_flash_0_csr
DECL|ALT_MODULE_CLASS_onchip_flash_0_data|macro|ALT_MODULE_CLASS_onchip_flash_0_data
DECL|ALT_MODULE_CLASS_onchip_memory2_0|macro|ALT_MODULE_CLASS_onchip_memory2_0
DECL|ALT_MODULE_CLASS_timer_0|macro|ALT_MODULE_CLASS_timer_0
DECL|ALT_NUM_EXTERNAL_INTERRUPT_CONTROLLERS|macro|ALT_NUM_EXTERNAL_INTERRUPT_CONTROLLERS
DECL|ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS|macro|ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS
DECL|ALT_NUM_INTERRUPT_CONTROLLERS|macro|ALT_NUM_INTERRUPT_CONTROLLERS
DECL|ALT_STDERR_BASE|macro|ALT_STDERR_BASE
DECL|ALT_STDERR_DEV|macro|ALT_STDERR_DEV
DECL|ALT_STDERR_IS_JTAG_UART|macro|ALT_STDERR_IS_JTAG_UART
DECL|ALT_STDERR_PRESENT|macro|ALT_STDERR_PRESENT
DECL|ALT_STDERR_TYPE|macro|ALT_STDERR_TYPE
DECL|ALT_STDERR|macro|ALT_STDERR
DECL|ALT_STDIN_BASE|macro|ALT_STDIN_BASE
DECL|ALT_STDIN_DEV|macro|ALT_STDIN_DEV
DECL|ALT_STDIN_IS_JTAG_UART|macro|ALT_STDIN_IS_JTAG_UART
DECL|ALT_STDIN_PRESENT|macro|ALT_STDIN_PRESENT
DECL|ALT_STDIN_TYPE|macro|ALT_STDIN_TYPE
DECL|ALT_STDIN|macro|ALT_STDIN
DECL|ALT_STDOUT_BASE|macro|ALT_STDOUT_BASE
DECL|ALT_STDOUT_DEV|macro|ALT_STDOUT_DEV
DECL|ALT_STDOUT_IS_JTAG_UART|macro|ALT_STDOUT_IS_JTAG_UART
DECL|ALT_STDOUT_PRESENT|macro|ALT_STDOUT_PRESENT
DECL|ALT_STDOUT_TYPE|macro|ALT_STDOUT_TYPE
DECL|ALT_STDOUT|macro|ALT_STDOUT
DECL|ALT_SYSTEM_NAME|macro|ALT_SYSTEM_NAME
DECL|ALT_SYS_CLK|macro|ALT_SYS_CLK
DECL|ALT_TIMESTAMP_CLK|macro|ALT_TIMESTAMP_CLK
DECL|A_16550_UART_0_BASE|macro|A_16550_UART_0_BASE
DECL|A_16550_UART_0_FIFO_DEPTH|macro|A_16550_UART_0_FIFO_DEPTH
DECL|A_16550_UART_0_FIFO_MODE|macro|A_16550_UART_0_FIFO_MODE
DECL|A_16550_UART_0_FIO_HWFC|macro|A_16550_UART_0_FIO_HWFC
DECL|A_16550_UART_0_FIO_SWFC|macro|A_16550_UART_0_FIO_SWFC
DECL|A_16550_UART_0_FREQ|macro|A_16550_UART_0_FREQ
DECL|A_16550_UART_0_IRQ_INTERRUPT_CONTROLLER_ID|macro|A_16550_UART_0_IRQ_INTERRUPT_CONTROLLER_ID
DECL|A_16550_UART_0_IRQ|macro|A_16550_UART_0_IRQ
DECL|A_16550_UART_0_NAME|macro|A_16550_UART_0_NAME
DECL|A_16550_UART_0_SPAN|macro|A_16550_UART_0_SPAN
DECL|A_16550_UART_0_TYPE|macro|A_16550_UART_0_TYPE
DECL|JTAG_UART_0_BASE|macro|JTAG_UART_0_BASE
DECL|JTAG_UART_0_IRQ_INTERRUPT_CONTROLLER_ID|macro|JTAG_UART_0_IRQ_INTERRUPT_CONTROLLER_ID
DECL|JTAG_UART_0_IRQ|macro|JTAG_UART_0_IRQ
DECL|JTAG_UART_0_NAME|macro|JTAG_UART_0_NAME
DECL|JTAG_UART_0_READ_DEPTH|macro|JTAG_UART_0_READ_DEPTH
DECL|JTAG_UART_0_READ_THRESHOLD|macro|JTAG_UART_0_READ_THRESHOLD
DECL|JTAG_UART_0_SPAN|macro|JTAG_UART_0_SPAN
DECL|JTAG_UART_0_TYPE|macro|JTAG_UART_0_TYPE
DECL|JTAG_UART_0_WRITE_DEPTH|macro|JTAG_UART_0_WRITE_DEPTH
DECL|JTAG_UART_0_WRITE_THRESHOLD|macro|JTAG_UART_0_WRITE_THRESHOLD
DECL|NIOS2_BIG_ENDIAN|macro|NIOS2_BIG_ENDIAN
DECL|NIOS2_BREAK_ADDR|macro|NIOS2_BREAK_ADDR
DECL|NIOS2_CPU_ARCH_NIOS2_R1|macro|NIOS2_CPU_ARCH_NIOS2_R1
DECL|NIOS2_CPU_FREQ|macro|NIOS2_CPU_FREQ
DECL|NIOS2_CPU_ID_SIZE|macro|NIOS2_CPU_ID_SIZE
DECL|NIOS2_CPU_ID_VALUE|macro|NIOS2_CPU_ID_VALUE
DECL|NIOS2_CPU_IMPLEMENTATION|macro|NIOS2_CPU_IMPLEMENTATION
DECL|NIOS2_DATA_ADDR_WIDTH|macro|NIOS2_DATA_ADDR_WIDTH
DECL|NIOS2_DCACHE_BYPASS_MASK|macro|NIOS2_DCACHE_BYPASS_MASK
DECL|NIOS2_DCACHE_LINE_SIZE_LOG2|macro|NIOS2_DCACHE_LINE_SIZE_LOG2
DECL|NIOS2_DCACHE_LINE_SIZE|macro|NIOS2_DCACHE_LINE_SIZE
DECL|NIOS2_DCACHE_SIZE|macro|NIOS2_DCACHE_SIZE
DECL|NIOS2_EXCEPTION_ADDR|macro|NIOS2_EXCEPTION_ADDR
DECL|NIOS2_FLASH_ACCELERATOR_LINES|macro|NIOS2_FLASH_ACCELERATOR_LINES
DECL|NIOS2_FLASH_ACCELERATOR_LINE_SIZE|macro|NIOS2_FLASH_ACCELERATOR_LINE_SIZE
DECL|NIOS2_FLUSHDA_SUPPORTED|macro|NIOS2_FLUSHDA_SUPPORTED
DECL|NIOS2_HARDWARE_DIVIDE_PRESENT|macro|NIOS2_HARDWARE_DIVIDE_PRESENT
DECL|NIOS2_HARDWARE_MULTIPLY_PRESENT|macro|NIOS2_HARDWARE_MULTIPLY_PRESENT
DECL|NIOS2_HARDWARE_MULX_PRESENT|macro|NIOS2_HARDWARE_MULX_PRESENT
DECL|NIOS2_HAS_DEBUG_CORE|macro|NIOS2_HAS_DEBUG_CORE
DECL|NIOS2_HAS_DEBUG_STUB|macro|NIOS2_HAS_DEBUG_STUB
DECL|NIOS2_HAS_DIVISION_ERROR_EXCEPTION|macro|NIOS2_HAS_DIVISION_ERROR_EXCEPTION
DECL|NIOS2_HAS_EXTRA_EXCEPTION_INFO|macro|NIOS2_HAS_EXTRA_EXCEPTION_INFO
DECL|NIOS2_HAS_ILLEGAL_INSTRUCTION_EXCEPTION|macro|NIOS2_HAS_ILLEGAL_INSTRUCTION_EXCEPTION
DECL|NIOS2_HAS_JMPI_INSTRUCTION|macro|NIOS2_HAS_JMPI_INSTRUCTION
DECL|NIOS2_ICACHE_LINE_SIZE_LOG2|macro|NIOS2_ICACHE_LINE_SIZE_LOG2
DECL|NIOS2_ICACHE_LINE_SIZE|macro|NIOS2_ICACHE_LINE_SIZE
DECL|NIOS2_ICACHE_SIZE|macro|NIOS2_ICACHE_SIZE
DECL|NIOS2_INITDA_SUPPORTED|macro|NIOS2_INITDA_SUPPORTED
DECL|NIOS2_INST_ADDR_WIDTH|macro|NIOS2_INST_ADDR_WIDTH
DECL|NIOS2_NUM_OF_SHADOW_REG_SETS|macro|NIOS2_NUM_OF_SHADOW_REG_SETS
DECL|NIOS2_OCI_VERSION|macro|NIOS2_OCI_VERSION
DECL|NIOS2_RESET_ADDR|macro|NIOS2_RESET_ADDR
DECL|ONCHIP_FLASH_0_CSR_BASE|macro|ONCHIP_FLASH_0_CSR_BASE
DECL|ONCHIP_FLASH_0_CSR_BYTES_PER_PAGE|macro|ONCHIP_FLASH_0_CSR_BYTES_PER_PAGE
DECL|ONCHIP_FLASH_0_CSR_IRQ_INTERRUPT_CONTROLLER_ID|macro|ONCHIP_FLASH_0_CSR_IRQ_INTERRUPT_CONTROLLER_ID
DECL|ONCHIP_FLASH_0_CSR_IRQ|macro|ONCHIP_FLASH_0_CSR_IRQ
DECL|ONCHIP_FLASH_0_CSR_NAME|macro|ONCHIP_FLASH_0_CSR_NAME
DECL|ONCHIP_FLASH_0_CSR_READ_ONLY_MODE|macro|ONCHIP_FLASH_0_CSR_READ_ONLY_MODE
DECL|ONCHIP_FLASH_0_CSR_SECTOR1_ENABLED|macro|ONCHIP_FLASH_0_CSR_SECTOR1_ENABLED
DECL|ONCHIP_FLASH_0_CSR_SECTOR1_END_ADDR|macro|ONCHIP_FLASH_0_CSR_SECTOR1_END_ADDR
DECL|ONCHIP_FLASH_0_CSR_SECTOR1_START_ADDR|macro|ONCHIP_FLASH_0_CSR_SECTOR1_START_ADDR
DECL|ONCHIP_FLASH_0_CSR_SECTOR2_ENABLED|macro|ONCHIP_FLASH_0_CSR_SECTOR2_ENABLED
DECL|ONCHIP_FLASH_0_CSR_SECTOR2_END_ADDR|macro|ONCHIP_FLASH_0_CSR_SECTOR2_END_ADDR
DECL|ONCHIP_FLASH_0_CSR_SECTOR2_START_ADDR|macro|ONCHIP_FLASH_0_CSR_SECTOR2_START_ADDR
DECL|ONCHIP_FLASH_0_CSR_SECTOR3_ENABLED|macro|ONCHIP_FLASH_0_CSR_SECTOR3_ENABLED
DECL|ONCHIP_FLASH_0_CSR_SECTOR3_END_ADDR|macro|ONCHIP_FLASH_0_CSR_SECTOR3_END_ADDR
DECL|ONCHIP_FLASH_0_CSR_SECTOR3_START_ADDR|macro|ONCHIP_FLASH_0_CSR_SECTOR3_START_ADDR
DECL|ONCHIP_FLASH_0_CSR_SECTOR4_ENABLED|macro|ONCHIP_FLASH_0_CSR_SECTOR4_ENABLED
DECL|ONCHIP_FLASH_0_CSR_SECTOR4_END_ADDR|macro|ONCHIP_FLASH_0_CSR_SECTOR4_END_ADDR
DECL|ONCHIP_FLASH_0_CSR_SECTOR4_START_ADDR|macro|ONCHIP_FLASH_0_CSR_SECTOR4_START_ADDR
DECL|ONCHIP_FLASH_0_CSR_SECTOR5_ENABLED|macro|ONCHIP_FLASH_0_CSR_SECTOR5_ENABLED
DECL|ONCHIP_FLASH_0_CSR_SECTOR5_END_ADDR|macro|ONCHIP_FLASH_0_CSR_SECTOR5_END_ADDR
DECL|ONCHIP_FLASH_0_CSR_SECTOR5_START_ADDR|macro|ONCHIP_FLASH_0_CSR_SECTOR5_START_ADDR
DECL|ONCHIP_FLASH_0_CSR_SPAN|macro|ONCHIP_FLASH_0_CSR_SPAN
DECL|ONCHIP_FLASH_0_CSR_TYPE|macro|ONCHIP_FLASH_0_CSR_TYPE
DECL|ONCHIP_FLASH_0_DATA_BASE|macro|ONCHIP_FLASH_0_DATA_BASE
DECL|ONCHIP_FLASH_0_DATA_BYTES_PER_PAGE|macro|ONCHIP_FLASH_0_DATA_BYTES_PER_PAGE
DECL|ONCHIP_FLASH_0_DATA_IRQ_INTERRUPT_CONTROLLER_ID|macro|ONCHIP_FLASH_0_DATA_IRQ_INTERRUPT_CONTROLLER_ID
DECL|ONCHIP_FLASH_0_DATA_IRQ|macro|ONCHIP_FLASH_0_DATA_IRQ
DECL|ONCHIP_FLASH_0_DATA_NAME|macro|ONCHIP_FLASH_0_DATA_NAME
DECL|ONCHIP_FLASH_0_DATA_READ_ONLY_MODE|macro|ONCHIP_FLASH_0_DATA_READ_ONLY_MODE
DECL|ONCHIP_FLASH_0_DATA_SECTOR1_ENABLED|macro|ONCHIP_FLASH_0_DATA_SECTOR1_ENABLED
DECL|ONCHIP_FLASH_0_DATA_SECTOR1_END_ADDR|macro|ONCHIP_FLASH_0_DATA_SECTOR1_END_ADDR
DECL|ONCHIP_FLASH_0_DATA_SECTOR1_START_ADDR|macro|ONCHIP_FLASH_0_DATA_SECTOR1_START_ADDR
DECL|ONCHIP_FLASH_0_DATA_SECTOR2_ENABLED|macro|ONCHIP_FLASH_0_DATA_SECTOR2_ENABLED
DECL|ONCHIP_FLASH_0_DATA_SECTOR2_END_ADDR|macro|ONCHIP_FLASH_0_DATA_SECTOR2_END_ADDR
DECL|ONCHIP_FLASH_0_DATA_SECTOR2_START_ADDR|macro|ONCHIP_FLASH_0_DATA_SECTOR2_START_ADDR
DECL|ONCHIP_FLASH_0_DATA_SECTOR3_ENABLED|macro|ONCHIP_FLASH_0_DATA_SECTOR3_ENABLED
DECL|ONCHIP_FLASH_0_DATA_SECTOR3_END_ADDR|macro|ONCHIP_FLASH_0_DATA_SECTOR3_END_ADDR
DECL|ONCHIP_FLASH_0_DATA_SECTOR3_START_ADDR|macro|ONCHIP_FLASH_0_DATA_SECTOR3_START_ADDR
DECL|ONCHIP_FLASH_0_DATA_SECTOR4_ENABLED|macro|ONCHIP_FLASH_0_DATA_SECTOR4_ENABLED
DECL|ONCHIP_FLASH_0_DATA_SECTOR4_END_ADDR|macro|ONCHIP_FLASH_0_DATA_SECTOR4_END_ADDR
DECL|ONCHIP_FLASH_0_DATA_SECTOR4_START_ADDR|macro|ONCHIP_FLASH_0_DATA_SECTOR4_START_ADDR
DECL|ONCHIP_FLASH_0_DATA_SECTOR5_ENABLED|macro|ONCHIP_FLASH_0_DATA_SECTOR5_ENABLED
DECL|ONCHIP_FLASH_0_DATA_SECTOR5_END_ADDR|macro|ONCHIP_FLASH_0_DATA_SECTOR5_END_ADDR
DECL|ONCHIP_FLASH_0_DATA_SECTOR5_START_ADDR|macro|ONCHIP_FLASH_0_DATA_SECTOR5_START_ADDR
DECL|ONCHIP_FLASH_0_DATA_SPAN|macro|ONCHIP_FLASH_0_DATA_SPAN
DECL|ONCHIP_FLASH_0_DATA_TYPE|macro|ONCHIP_FLASH_0_DATA_TYPE
DECL|ONCHIP_MEMORY2_0_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR|macro|ONCHIP_MEMORY2_0_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR
DECL|ONCHIP_MEMORY2_0_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE|macro|ONCHIP_MEMORY2_0_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE
DECL|ONCHIP_MEMORY2_0_BASE|macro|ONCHIP_MEMORY2_0_BASE
DECL|ONCHIP_MEMORY2_0_CONTENTS_INFO|macro|ONCHIP_MEMORY2_0_CONTENTS_INFO
DECL|ONCHIP_MEMORY2_0_DUAL_PORT|macro|ONCHIP_MEMORY2_0_DUAL_PORT
DECL|ONCHIP_MEMORY2_0_GUI_RAM_BLOCK_TYPE|macro|ONCHIP_MEMORY2_0_GUI_RAM_BLOCK_TYPE
DECL|ONCHIP_MEMORY2_0_INIT_CONTENTS_FILE|macro|ONCHIP_MEMORY2_0_INIT_CONTENTS_FILE
DECL|ONCHIP_MEMORY2_0_INIT_MEM_CONTENT|macro|ONCHIP_MEMORY2_0_INIT_MEM_CONTENT
DECL|ONCHIP_MEMORY2_0_INSTANCE_ID|macro|ONCHIP_MEMORY2_0_INSTANCE_ID
DECL|ONCHIP_MEMORY2_0_IRQ_INTERRUPT_CONTROLLER_ID|macro|ONCHIP_MEMORY2_0_IRQ_INTERRUPT_CONTROLLER_ID
DECL|ONCHIP_MEMORY2_0_IRQ|macro|ONCHIP_MEMORY2_0_IRQ
DECL|ONCHIP_MEMORY2_0_NAME|macro|ONCHIP_MEMORY2_0_NAME
DECL|ONCHIP_MEMORY2_0_NON_DEFAULT_INIT_FILE_ENABLED|macro|ONCHIP_MEMORY2_0_NON_DEFAULT_INIT_FILE_ENABLED
DECL|ONCHIP_MEMORY2_0_RAM_BLOCK_TYPE|macro|ONCHIP_MEMORY2_0_RAM_BLOCK_TYPE
DECL|ONCHIP_MEMORY2_0_READ_DURING_WRITE_MODE|macro|ONCHIP_MEMORY2_0_READ_DURING_WRITE_MODE
DECL|ONCHIP_MEMORY2_0_SINGLE_CLOCK_OP|macro|ONCHIP_MEMORY2_0_SINGLE_CLOCK_OP
DECL|ONCHIP_MEMORY2_0_SIZE_MULTIPLE|macro|ONCHIP_MEMORY2_0_SIZE_MULTIPLE
DECL|ONCHIP_MEMORY2_0_SIZE_VALUE|macro|ONCHIP_MEMORY2_0_SIZE_VALUE
DECL|ONCHIP_MEMORY2_0_SPAN|macro|ONCHIP_MEMORY2_0_SPAN
DECL|ONCHIP_MEMORY2_0_TYPE|macro|ONCHIP_MEMORY2_0_TYPE
DECL|ONCHIP_MEMORY2_0_WRITABLE|macro|ONCHIP_MEMORY2_0_WRITABLE
DECL|TIMER_0_ALWAYS_RUN|macro|TIMER_0_ALWAYS_RUN
DECL|TIMER_0_BASE|macro|TIMER_0_BASE
DECL|TIMER_0_COUNTER_SIZE|macro|TIMER_0_COUNTER_SIZE
DECL|TIMER_0_FIXED_PERIOD|macro|TIMER_0_FIXED_PERIOD
DECL|TIMER_0_FREQ|macro|TIMER_0_FREQ
DECL|TIMER_0_IRQ_INTERRUPT_CONTROLLER_ID|macro|TIMER_0_IRQ_INTERRUPT_CONTROLLER_ID
DECL|TIMER_0_IRQ|macro|TIMER_0_IRQ
DECL|TIMER_0_LOAD_VALUE|macro|TIMER_0_LOAD_VALUE
DECL|TIMER_0_MULT|macro|TIMER_0_MULT
DECL|TIMER_0_NAME|macro|TIMER_0_NAME
DECL|TIMER_0_PERIOD_UNITS|macro|TIMER_0_PERIOD_UNITS
DECL|TIMER_0_PERIOD|macro|TIMER_0_PERIOD
DECL|TIMER_0_RESET_OUTPUT|macro|TIMER_0_RESET_OUTPUT
DECL|TIMER_0_SNAPSHOT|macro|TIMER_0_SNAPSHOT
DECL|TIMER_0_SPAN|macro|TIMER_0_SPAN
DECL|TIMER_0_TICKS_PER_SEC|macro|TIMER_0_TICKS_PER_SEC
DECL|TIMER_0_TIMEOUT_PULSE_OUTPUT|macro|TIMER_0_TIMEOUT_PULSE_OUTPUT
DECL|TIMER_0_TYPE|macro|TIMER_0_TYPE
DECL|__ALTERA_16550_UART|macro|__ALTERA_16550_UART
DECL|__ALTERA_AVALON_JTAG_UART|macro|__ALTERA_AVALON_JTAG_UART
DECL|__ALTERA_AVALON_ONCHIP_MEMORY2|macro|__ALTERA_AVALON_ONCHIP_MEMORY2
DECL|__ALTERA_AVALON_TIMER|macro|__ALTERA_AVALON_TIMER
DECL|__ALTERA_NIOS2_GEN2|macro|__ALTERA_NIOS2_GEN2
DECL|__ALTERA_ONCHIP_FLASH|macro|__ALTERA_ONCHIP_FLASH
DECL|__SYSTEM_H_|macro|__SYSTEM_H_
