

================================================================
== Vitis HLS Report for 'bnn_xcel_Pipeline_outer'
================================================================
* Date:           Sun Nov 10 15:49:07 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.093 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer   |       32|       32|         2|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      100|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      527|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      527|      136|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln154_fu_299_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln158_1_fu_546_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln158_2_fu_587_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln158_fu_469_p2    |         +|   0|  0|  15|           8|           8|
    |icmp_ln154_fu_293_p2   |      icmp|   0|  0|  10|           6|           7|
    |or_ln159_1_fu_335_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln159_2_fu_349_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln159_fu_321_p2     |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln158_fu_390_p2    |       xor|   0|  0|   7|           6|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 100|          66|          48|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c       |   9|          2|    6|         12|
    |o_index_fu_70            |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |c_reg_702                |    6|   0|    6|          0|
    |o_index_fu_70            |    6|   0|    6|          0|
    |reshaped_fu_74           |  512|   0|  512|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  527|   0|  527|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|conv2_pooled_address0    |  out|    7|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_ce0         |  out|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_q0          |   in|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_address1    |  out|    7|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_ce1         |  out|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_q1          |   in|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_address2    |  out|    7|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_ce2         |  out|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_q2          |   in|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_address3    |  out|    7|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_ce3         |  out|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_q3          |   in|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_1_address0  |  out|    7|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_ce0       |  out|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_q0        |   in|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_address1  |  out|    7|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_ce1       |  out|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_q1        |   in|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_address2  |  out|    7|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_ce2       |  out|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_q2        |   in|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_address3  |  out|    7|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_ce3       |  out|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_q3        |   in|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_2_address0  |  out|    7|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_ce0       |  out|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_q0        |   in|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_address1  |  out|    7|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_ce1       |  out|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_q1        |   in|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_address2  |  out|    7|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_ce2       |  out|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_q2        |   in|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_address3  |  out|    7|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_ce3       |  out|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_q3        |   in|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_3_address0  |  out|    7|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_ce0       |  out|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_q0        |   in|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_address1  |  out|    7|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_ce1       |  out|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_q1        |   in|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_address2  |  out|    7|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_ce2       |  out|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_q2        |   in|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_address3  |  out|    7|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_ce3       |  out|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_q3        |   in|    1|   ap_memory|           conv2_pooled_3|         array|
|reshaped_out             |  out|  512|      ap_vld|             reshaped_out|       pointer|
|reshaped_out_ap_vld      |  out|    1|      ap_vld|             reshaped_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------+--------------+

