================================================================================ 
Commit: 14a09d6ec3797a93f4a8c63307833f80202bc91d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:49 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4035_00

[Feature Description]
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x50
Update BIOS version to 4035_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Jan 20 15:04:26 2023 +0800
Change-Id: I1d650e99f3f9f9786174a9d2ed1aa0f86ce001e4
Original commit hash: f5a610eb12b3fdd17995e36b4baa421b37e4307d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a6bb22d8e9d215c8601820fbf35d53287e556508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:46 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x0000002C update for ADLS C0

[Feature Description]
Updated patch 0x0000002C for ADLS C0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL-S

Hsd-es-id: 15012680655
Original commit date: Thu Jan 19 16:51:31 2023 +0800
Change-Id: I820b60011ebdf29a8fed8cc800d5bc9b0bfa62d2
Original commit hash: c6b4485e96124a8d019917373f4a817d2ef4fd3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4cd3ae3379a59145f3b2a5e1723d663d3ba4d34d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:44 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000429

[Feature Description]
Updating microcode to patchID 0x429

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ADL-P/M

Hsd-es-id: 16019420133
Original commit date: Mon Jan 16 15:18:20 2023 +0530
Change-Id: I77c0b7c0587bf11ec8269b9a0c58b071d3ba8438
Original commit hash: fd74a6c33708978f0b548f5fa5156b059d042b84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2e86f2edef8970b12aa56f7f5c3b2c4b65ec7fe9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:41 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4033_00

[Feature Description]
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x20
Update BIOS version to 4033_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Jan 18 10:00:20 2023 +0800
Change-Id: I898e926f5da82ee56e6873992c887529f196405b
Original commit hash: 629823abd0d9b0bba3a03a9363b5848329e72015

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5cc5e58433a553c191d1cc4c5b902d6293a27bf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:38 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "UEFI Wifi/BT driver update (Support GaP)"

This reverts commit 173f6e9b6655d49d2e2d78fab67cb40758baea7a.

Wed Jan 18 09:45:21 2023 +0800
Original commit date: Wed Jan 18 09:45:21 2023 +0800
Original commit hash: c5c2cfa4c39b18aaa2ad92197a98e77974a8009a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9a508743c96cd4e3494506eed19cd9dc9d21c397 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:36 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4031_01

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0x9F
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10
Update BIOS version to 4031_01

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Jan 16 20:54:21 2023 +0800
Change-Id: I7856ab8a0ad2bef3b930b171d1037eda0673f125
Original commit hash: 16d444fa160a4aba8917199fc8ea9b262f99917c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 89629bb52ed728af031ed4e2adb6830c19f7e179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:33 2023 +0800 
-------------------------------------------------------------------------------- 
Virtual Keyboard is not working with Pre Bios page.

[Issue Description]
Incorrect Comparision between data types.

[Resolution]
Corrected comparision between data types.

Package/Module: ClientOneSiliconPkg/IpBlock/Thc

[Impacted Platform]
ALL

Hsd-es-id: 16019409280
Original commit date: Mon Jan 16 14:34:17 2023 +0530
Change-Id: Ide10e44a5fee4eaef0e8b0cb82bc7b054211a2c4
Original commit hash: 1bd5450dc9792b7bb7c1003bbf46ab6fdc910102

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: d7ff47e55e37446bb883f92d068d3ef046cc2075 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:31 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update] Fix YB on Bobcat2 in Dual Bobcat connection case

[Feature Description]
Enable BR AIC simulateously on PCH and PEG slot.

Package/Module:
AlderLakeBoardPkg
AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012644666
Original commit date: Fri Jan 13 21:24:18 2023 +0800
Change-Id: I88c5c7e6c911f16959b73c5cc4b43dc9b6b35fbc
Original commit hash: ae88c69ed8b2977ee12b35c0f0b85b00e6c7e9cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl

================================================================================ 
Commit: d1c52b8af97641f78ab008b608f9a1b9a5923d92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:28 2023 +0800 
-------------------------------------------------------------------------------- 
WWAN Rtd3 ACPI code - modify tag

[Issue Description]
The related acpi codes are added a tag
which makes the code will be removed by IPCLEAN for external release

[Resolution]
the tag behind the code should be changed

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 16019322452
Original commit date: Thu Jan 5 14:21:31 2023 +0800
Change-Id: Ib8c616f097f0fce44bb86030d3a65514b4249416
Original commit hash: a12e00424cb38d181ce32ad650070832130cf915

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl

================================================================================ 
Commit: 717ddaf3c56492480f8c0d1c2ee61bf68e6497c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:26 2023 +0800 
-------------------------------------------------------------------------------- 
[PCIE] routed to root complex MCTP transaction
do not reach CSME PMT (nor OPI phy)

[Issue Description]
[PCIE] routed to root complex MCTP transaction
do not reach CSME PMT (nor OPI phy)

[Resolution]
Program Rc Owner register with correct PortGroupID

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
RPL Y, U

Hsd-es-id: 13010427532
Original commit date: Wed Dec 28 02:06:50 2022 +0530
Change-Id: If6c3f76825fd0a99b7ae4f04e27f85cdf269da20
Original commit hash: 5595aa8af469bc7b13844c1144105349964929c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c

================================================================================ 
Commit: cc32f71c02fcdee94e34959554159d1014b2c5ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:24 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update FVM deny table

[Issue Description] or [Feature Description]
Richtek RT3628AE-02 supports FVM, but it was in deny table.

[Resolution]
Remove the Richtek RT3628AE-02 from deny table since it's confirmed
support FVM

Package/Module:
ClientOneSiliconPkg/PeiVrFruLib

[Impacted Platform]
ALL

Hsd-es-id: 15012529663
Original commit date: Wed Dec 21 14:26:50 2022 +0800
Change-Id: I86ef2c97419834048355df3570480be5898ae4c7
Original commit hash: 0f1c22a596cd226bdaf0dacc5a08fe0f70b0f3a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: b743c8a34e8a86438434a0c01046af8f471e95c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:21 2023 +0800 
-------------------------------------------------------------------------------- 
BIOS/MRC should expose higher memory frequency limits for both DDR5 and
LPDDR5/5x

[Feature Description]
BIOS menu and MRC should support maximum memory frequency (DdrFreqLimit)
up to 10000MHz in 200MHz increments.

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 15012367434
Original commit date: Tue Nov 22 13:38:43 2022 +0800
Change-Id: Ic86abed4cd92dee04721e25fbd2b2865e5ca8f78
Original commit hash: 3e367bc674781d5907d4dca2f1d76130785adcf4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: e07dcce6d92dda39da26335e7502c7faf7006cc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:18 2023 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1063

[Feature Description]
Integrate ADLP GOP V1063

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16019230379
Original commit date: Tue Dec 20 14:25:19 2022 +0530
Change-Id: I2ac3ad5d6d0e7d75364753df726f58a579444ba5
Original commit hash: e454c92b5805c9170dde3c209932af9a1709dca2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 23e219ff445267ea06a05f1d9920a33468a8da23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:15 2023 +0800 
-------------------------------------------------------------------------------- 
MeState is not suitable for MeMode

[Issue Description]
MeState is Enabled while MeMode is Temporarily Disabled.
But MeState should be suitable for MeMode.

[Resolution]
Set MeState disabled while MeMode is Temporarily Disabled.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 15012469452
Original commit date: Fri Dec 9 09:04:17 2022 +0800
Change-Id: I334c2b6421df84ebf78a3015a4a9eaff654c610d
Original commit hash: bc6e4c1a9dd1254ab29f0773ad92d95295db159b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 5f76feef2765d32258ffddda616579f9dd17630c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:13 2023 +0800 
-------------------------------------------------------------------------------- 
Incorrect disabling flags for Bluetooth sideband

[Issue Description]
When Bluetooth Sideband is unchecked,
the BT Intel LE Audio flag is not grayed out,
HFP and A2DP is uncheck

[Resolution]
Add callback let HFP and A2DP is uncheck

Package/Module: AlderLakePlatSamplePkg\Setup

[Impacted Platform]
RPL

Hsd-es-id: 13010366149
Original commit date: Fri Nov 25 09:58:30 2022 +0800
Change-Id: I2fa50a7f1be9fa7f678fdc28a79d70110691655f
Original commit hash: fbde8f828c00bd273bedabab27cdfe5b0a9eba53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: f83a042ced204b5bee31827353898e2f8ffed758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:11 2023 +0800 
-------------------------------------------------------------------------------- 
Remove redefine of EFI_STATUS_CODE_DATA_MAX_SIZE

[Issue Description]
Redefine of EFI_STATUS_CODE_DATA_MAX_SIZE will
make debug BIOS build fail.

[Resolution]
Remove redefine of EFI_STATUS_CODE_DATA_MAX_SIZE,
change the included header file to get original
value.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14018153790
Original commit date: Wed Dec 7 20:25:34 2022 +0800
Change-Id: Ic26ab7826001218ca4f17df62cc33a9b32c60747
Original commit hash: 6363627988a9d8da5acf0479d9677924c3fb0998

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.inf

================================================================================ 
Commit: f420578aba03a5acca499de294f1769ac2c40885 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:08 2023 +0800 
-------------------------------------------------------------------------------- 
Incorrect Setup suppressif condition for PchUartDmaEnable.

[Issue Description]
Incorrect Setup suppressif condition for PchUartDmaEnable.

[Resolution]
Removed the condition. As whole form gets suppressed if
respective LPSS controller is disabled.

Package/Module: AlderLakePlatSamplePkg/Setup

[Impacted Platform]
ADL/RPL ALL

Hsd-es-id: 15012423833
Original commit date: Tue Dec 6 13:39:56 2022 +0530
Change-Id: I0a32f950b6e106b0fae491894ec64e60eb04b13f
Original commit hash: 2bd45dee77e71fd63f46fb5710743ae047a4c95a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 53165f611afa3d0346ec65a6ec666ff57f74f3fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:06 2023 +0800 
-------------------------------------------------------------------------------- 
Incorret name for Bluetooth LE Audio sideband flag

[Issue Description]
Incorret name for Bluetooth LE Audio sideband flag

[Resolution]
change the name to Bluetooth LE Audio

Package/Module: AlderLakePlatSamplePkg\Setup\PchSetup.uni

[Impacted Platform]
RPL

Hsd-es-id: 13010366054
Original commit date: Fri Nov 25 09:35:26 2022 +0800
Change-Id: I26f4ac44d8ebf5b5ba573ea134ca62f5a3d3cbcf
Original commit hash: 7105bb1e73531874463adbc79296a6146477be6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 5c8e951315c0003258386aa4fd39b1f58b18112b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:04 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Correct the IMVP Vendor & Part Number name in comment

[Feature Description]
Correct the IMVP Vendor & Part Number name in comment

Package/Module:
ClientOneSiliconPkg/PeiVrFruLib

[Impacted Platform]
ALL

Hsd-es-id: 15012396219
Original commit date: Tue Nov 29 10:25:48 2022 +0800
Change-Id: I0b0f01acc9126697cb15d6ef303350e5f6fb6fb5
Original commit hash: 0b549cb92a7ce7f9c54f7986796398c6d5e41749

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: ba857ae96c780609dab61d2a45b2a991cf7a3091 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:20:01 2023 +0800 
-------------------------------------------------------------------------------- 
BIOS to update Device ID for newly added DG2

[Feature Description]
BIOS has to extending adding additional Device ID for DG2 Mobile
Workstation to enable ACPI RTD3 and HPD Side-Band Wake support

Package/Module: DashG

[Impacted Platform]
RPL

Hsd-es-id: 16018993032
Original commit date: Fri Nov 25 10:52:33 2022 +0530
Change-Id: I476bb8831e9c0fc534e7c4356b2f84f4627dc312
Original commit hash: 94e77c271f50b695413bb55bb0171abbc53f19c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/DashG/DgOpRegion.h
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c

================================================================================ 
Commit: a39cc72cef45aaf41af312d61e255e24ff83d2e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:59 2023 +0800 
-------------------------------------------------------------------------------- 
Fail to remote control SOL putty by remote console keyboard

[Issue Description]
RPL-HX's SOL device id doesn't include in the definitions.
Support callback function will return not Support.

[Resolution]
Remove the check for VendorId and DeviceId.
Check the bus, device and function is ME SOL device or not.

Package/Module:ClientOneSiliconPkg/IpBlock/Amt/Sol

[Impacted Platform]
ALL.

Hsd-es-id: 15012399238
Original commit date: Tue Nov 29 15:52:56 2022 +0800
Change-Id: I479f969c29cc37498d62c75feec8f47bcc1c7b0b
Original commit hash: 8079f52ea89434fc242f22420e3ea0932792d419

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.c

================================================================================ 
Commit: b851f414e59736628b59cb2440dc492dd2dc1baf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:55 2023 +0800 
-------------------------------------------------------------------------------- 
Correct ADL PCH series check for SATA programming

[Issue Description]
ADL doesn't have PCH_LP series, certain PCH check condition will
never be true for SATA programming.

[Resolution]
Appropriate API is used which is applicable for ADL PCH P and
N series.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ADL-P, M and N

Hsd-es-id: 15012254860
Original commit date: Mon Nov 7 14:38:03 2022 +0530
Change-Id: Id0a583704814a968c9c51ef3984cda881553305d
Original commit hash: 0dc07303f7bc83a2be1bb0358e552f49890847f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 413e23f2b68edd64ed7f2fc8ef3e42b90c16d7a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:52 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4031_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0x9E
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x60
Update BIOS version to 4031_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Sat Jan 14 21:18:40 2023 +0800
Change-Id: I80c5f1e05963e566ecf4f6d3c0c8c8e8812622da
Original commit hash: e8eb8aade11c057ca1abfa25d38efa53be89ab86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5f5134a4823d7812418faf16f9831b6d43a01f3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:50 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add LPDDR5X for SmbiosType17 memory type

[Feature Description]
SmbiosDump tool show default "LPDDR4" for LPDDR5X board,
need to add LPDDR5X for SmbiosType17 memory type.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
RPL

Hsd-es-id: 14018265499
Original commit date: Mon Dec 26 10:30:33 2022 +0800
Change-Id: I4fe452fb527f6a9df0a14b1c6eabddfec28ca9ab
Original commit hash: b9351bdd28476ac3ce560252f1bb0a5278f8e3f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 78b44ce5ca02fcd2153d3ff60841d3b065cdfdba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:48 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Adjust the definition of HeciMemBar to UINT64

[Issue Description]
This PEI code is 32 bit, so UINTN is 32 bits. 64 bits HECI MMIO bar
check probably hasn't been running and would be doing nothing if it
was running.

[Resolution]
Define HeciMemBar as UINT64.
To avoid build error, force-cast HeciMemBar to UINTN when access MMIO,
No need to worry about data loss because All HECI MMIO bar hardcoded to
32 bits in pre-mem phase, refer to:
ClientOneSiliconPkg\IpBlock\Me\Library\PeiMePolicyLib\PeiMePolicyLib.c
L56, same as FspmUpd config: AlderLakeFspPkg\Upd\FspmUpd.dsc L652.
Detail:
HECI1: 0xFEDA2000
HECI2: 0xFEDA3000
HECI3: 0xFEDA4000

Package/Module: AlderLakePlatSamplePkg/PlatformInitAdvanced

[Impacted Platform]
RPL

Hsd-es-id: 22016154061
Original commit date: Wed Nov 16 13:56:26 2022 +0800
Change-Id: I2d43853288904e33047644e6e78a4fad224cfb91
Original commit hash: b5f3b47d594a5433e1af02766f655e31594bdab9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 7620007260e73b5a79041fa3a5abe52376e0f09d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:45 2023 +0800 
-------------------------------------------------------------------------------- 
Fix Balow Ridge DCTV mismatch problem

[Issue Description]
In the original codes, DTbtIndex represents the index of enabled DTBT.
If DTBT0 is disabled and DTBT1 is enabled, DTBT1 is identified as the
first enabled DTBT and set CM version in Byte 0. This is not expected.

[Resolution]
Add a new field in Usb4Hr to record TBT index and DTCV is set based
on this index

Package/Module:
AlderLakeBoardPkg, AlderLakePlatSamplePkg

[Impacted Platform]
RPL Hx update

Hsd-es-id: 15012640161
Original commit date: Thu Jan 12 21:13:24 2023 +0800
Change-Id: Id1c343e945d27a1f3c9b46f9757da6157f2dba2d
Original commit hash: 4050c8367eee3e61f41ee2bbaead272931fcd007

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c

================================================================================ 
Commit: e3d287c25868896d93549bc4dfadae710acb4ee9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:42 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx][dTBT] Resource reservation for PEG slot

[Feature Description]
Ensure dTBT resource reservation is done for PEG RP
even when hotplug is disabled.

Package/Module:
AlderLakePlatSamplePkg/Platform

[Impacted Platform]
RPL-Hx

Hsd-es-id: 15012621460
Original commit date: Thu Jan 5 11:12:18 2023 +0800
Change-Id: I1af4804cc7c7da0163ae9fc2771243b9192ed255
Original commit hash: ebc4256496e37ee1bdcb34698b41dd88a9cd103f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 7b87d384ebbba1f02e6c9ed54a344ceb09c891fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:39 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL Hx update] Add RTD3 for Non Bobcat AIC connection case

[Issue Description]
Missing RTD3 asl for non Bobcat connection case

[Resolution]
Add RTD3 asl for non Bobcat connection case

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL Hx Update

Hsd-es-id: 15012620201
Original commit date: Tue Jan 10 16:29:09 2023 +0800
Change-Id: I6ddac39d30dd10f18b4c80bce10e2e6516762876
Original commit hash: 068c3f6230e3e1ffa74fee7f2c85e7eacf9f0820

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpRtd3.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: c1f114479fca646c7bdba323be3717a36280a470 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:36 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update] Fixed ACPI ECAM wrong function number when BR enabled

[Issue Description]
Observed wrong EAM address when dTBT enabled on PEG slot.

[Resolution]
Fix reporting of the BDF values for PEG ports.

Package/Module:
PlatSamplePkg

[Impacted Platform]
Hx Update

Hsd-es-id: 15012621465
Original commit date: Tue Jan 3 16:28:59 2023 +0800
Change-Id: Ifb2c86059fc9dffe01238bd5394fe6c086423c22
Original commit hash: 35dad5c9b23c4255a37fba63466ae33e52716857

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 36327e8bd4078f21399bdd793fa59c74862d9634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:34 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] code quality scan issue on tcss capsule

[Issue Description]
Cause code quality scan tool issue

[Resolution]
Change the CmMode set time

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
RPL, ADL

Hsd-es-id: 15012599794
Original commit date: Fri Jan 6 15:41:00 2023 +0800
Change-Id: I504f8372a4d9af4f0300a27c3d9d4287dbbc5e80
Original commit hash: 6f29353d043754e11982b303baa8ae875ac181ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c

================================================================================ 
Commit: d48a1bfcc7cb9d0e9f6589e7f4073824c2c8d27d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:31 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4015_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0x9D
Update BIOS version to 4015_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Jan 6 16:11:41 2023 +0800
Change-Id: I1e5d4aba40d74fe85912bae4bf49c1bae57a36fa
Original commit hash: ec8d51e7c0274eb9f955d1ce9a24ca065675d05a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a684f0d3d9a7521661fe41c242f17991412d7c6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:29 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S/Hx refresh]Enable GaP support

[Feature Description]
RPL-S/HX refresh need same GaP support as RPL Hx update

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15012593800
Original commit date: Thu Jan 5 20:22:43 2023 +0800
Change-Id: I747e8b122a8519d50f7898e0afe07a592a91443e
Original commit hash: c3d56621066254d771c8761bfb92ceaa14e215c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: eed5d41fd642d47a7c2920a4f34e2c46683f35e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:26 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x112

[Feature Description]
Add the Ucode 0x00000112 for B0

Package/Module:
uCode patch

[Impacted Platform]
S

Hsd-es-id: 15012595810
Original commit date: Thu Jan 5 16:26:56 2023 +0800
Change-Id: Ia84d5387dae9d82750fa6cc660c0952ce55a531d
Original commit hash: 8aecbe54dd9b8f5502ee3f7153e2ed284ef0c99e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: efb20cc9b05ffa3dfb942d830f065aaf5e2f40c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:23 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL Hx Update][dTBT] Enable SWCM by default in bios settings

[Feature Description]
Enable SWCM by default for BR AIC.

Package/Module:
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
Hx Update

Hsd-es-id: 15012594890
Original commit date: Thu Jan 5 15:57:49 2023 +0800
Change-Id: If4dd9bbfb58841985894025370ca0258e4623ea9
Original commit hash: 84b8941478e78556646f072eeb3390b03945b7b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: c7e17a2daf7116593cd54ecf7b919efd51509ba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:21 2023 +0800 
-------------------------------------------------------------------------------- 
[BR][POR] BR FW Capsule Update - Set as SW CM

[Feature Description]
Set SW CM for BR to support capsule update

Package/Module: AlderlakePlatSamplePkg

[Impacted Platform] RPL

Hsd-es-id: 16018926084
Original commit date: Thu Jan 5 14:09:50 2023 +0800
Change-Id: If5bc0a1c1c60667a06b1e7ea0c02a6a825f2ba67
Original commit hash: 1d0897591785b56f1c20ec0a8cfc83bc1dd1c25d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c

================================================================================ 
Commit: 0f2435e51ce795cb502c7ee0117a2dc0ac9e817a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:19 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA Update] Enable SWCM for dTBT

[Feature Description]
Enable SWCM for discrete TBT (Barlow Ridge Controller).

In order to enable SWCM on RPL-S board, user will need to follow steps:
1) Boot to UEFI shell
2) Type command: setvar DtbtCmSupport -guid EC87D643-EBA4-4BB5-A1E5-3F3E36B20DA9 -bs -nv =0x1

Package/Module:
All code

[Impacted Platform]
RPL-S/SBGA

Hsd-es-id: 15011737012
Original commit date: Thu Aug 4 15:38:22 2022 +0800
Change-Id: I2a6640371ba5c5b7cc56c313f98c0f94e0ace7d6
Original commit hash: 7637d407a0e219eda06d41b46d8d50315050ba20

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpTbtRtd3Br.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Capabilities.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigSpace.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4RouterDefs.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4CsLib/Usb4CsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCoreLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HrSrvLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/PcieTunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4ProtocolsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtEnumLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h

================================================================================ 
Commit: fdf8a98aedd5439b20d0a7c1f26454d4a02248fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:11 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.124

Hsd-es-id: N/A
Original commit date: Wed Dec 21 01:23:01 2022 -0800
Original commit hash: 937c6531776ac06cac7f7c2c7fbb5666d64faf11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67336d68760724877f50f51d3a8b0bbdcb8110c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:05 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.123

Hsd-es-id: N/A
Original commit date: Sun Dec 18 20:29:41 2022 -0800
Original commit hash: 2c10d4316e05b621bb7264557052283796b13c48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b859cb348878b439ce74e41fe07a3bba4a1e854 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:19:02 2023 +0800 
-------------------------------------------------------------------------------- 
Rx voltage 2D centering after the DQS offset adjust

[Feature Description]
Rx voltage 2D centering after the DQS offset adjust

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016338580
Original commit date: Wed Nov 30 20:32:50 2022 -0800
Change-Id: I72b9ed847749a3d5e3da7003e01f4062d5c965cd
Original commit hash: 4d1cf15982223d9b2b48306d873ca9fb5dde1f48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4a65f0ef9978398a23ad10361c5e1d3f9d4bfc63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:18:59 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.122

Hsd-es-id: N/A
Original commit date: Thu Dec 15 21:58:42 2022 -0800
Original commit hash: 171a128ad2e0f0e8a54edd4a3a11005581b9567e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77885fdd5dad1f39ba4fffc05888fe812123bcd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:18:56 2023 +0800 
-------------------------------------------------------------------------------- 
sagv frequency update for ddr5 double size dimm

[Feature Description]
sagv frequency update for ddr5 double size dimm

Package/Module: MRC

[Impacted Platform]
DDR5 double size dimm 1dpc and 2dpc

Hsd-es-id: 22016328232
Original commit date: Wed Dec 7 15:52:34 2022 +0800
Change-Id: Ia6eb809afe66a0c6f7a77671839ae260edf1178b
Original commit hash: 1f991a131a5d2962c897bfa1db125bddc137bd39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: d908dcca76fa1ea66a765f3f53d89f4cfda6439d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:18:52 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.121

Hsd-es-id: N/A
Original commit date: Tue Dec 13 23:15:14 2022 -0800
Original commit hash: 1c2b3c7549962ee98890e27a7e2877f4c6a99708

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f71cf3e5dcc95efee27f26dea88a55e0ed447dea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:18:49 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Rename RPL tags

[Feature Description]
Rename tags to RplSupport from BIOS
Remove tags which had defined corresponding Pcd

Package/Module: All

[Impacted Platform]
ADL, RPL and Catlow

Hsd-es-id: 13010318663
Original commit date: Tue Nov 22 16:48:31 2022 +0800
Change-Id: I282123e3218c308a0dcfbbd9ee967296d94661e4
Original commit hash: 7fe25ed1cc1454e45abf530d8a731b3b7b22a8bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/CvfVirtualDevice.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
AlderLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiBoardInitPostMemLib.inf
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.inf
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Hid.h
AlderLakePlatSamplePkg/Features/Pct/PlatformConfigTool.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPreMemPolicyLib.c

================================================================================ 
Commit: bcdc52f87bb48f19837f9e8bb9a06c91c2365290 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:18:18 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.120

Hsd-es-id: N/A
Original commit date: Tue Dec 13 22:23:19 2022 -0800
Original commit hash: 8d3851f2fa00becaeeee1e1d2ce773c196c6691f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3349a8e4ee9969846c456347da5523ff9747b4e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:18:16 2023 +0800 
-------------------------------------------------------------------------------- 
Add a knob to allow CS and CA sweep from a high CS PI code in ECT

[Feature Description]
Add a knob to allow CS and CA sweep from a high CS PI code in ECT.
The knob name is CsPiStartHighinEct.
By default, its value is 0.

Package/Module: MRC

[Impacted Platform]
LPDDR4

Hsd-es-id: 22016320042
Original commit date: Wed Dec 7 01:20:48 2022 +0800
Change-Id: Ia412f688808222cc4fef6b406a4e08c7289f66f0
Original commit hash: e8d799ff6d123e5994f90a01564abfb83184b53d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: fa2d0f0747c720d3177b1e850103bd9770e4c727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:18:09 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.119

Hsd-es-id: N/A
Original commit date: Tue Dec 13 21:27:03 2022 -0800
Original commit hash: 7b7bdb499ecb952bba0a7a3fa1e0510ae7e18ffc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 04520f4ad974d0e83da5792dfab80fb23f8d2d56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:18:07 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.118

Hsd-es-id: N/A
Original commit date: Sun Dec 11 20:35:58 2022 -0800
Original commit hash: 262af46c9a8991b3b026b08085ea9b743dd34ee7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1eda9a3b8fb1c527eb9e8065d482f43ed394aa5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:18:05 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 UDIMM 2R 5200 for all

[Feature Description]
DDR5 UDIMM 2R 5200 for all

Package/Module: MRC

[Impacted Platform]
DDR5 UDIMM 2R

Hsd-es-id: 22016303254
Original commit date: Fri Dec 9 08:57:56 2022 +0800
Change-Id: I91ffa18824869b01b7fd36e486dbaa7a279b1ec5
Original commit hash: fadabed5bd03d87305c3a5642f4bd73590b03f0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b5f159c4e37a5d95f20fe1ec386ed54b2f028bab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:18:02 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.117

Hsd-es-id: N/A
Original commit date: Thu Dec 8 15:40:49 2022 -0800
Original commit hash: 03013cc97f22f29c2c0e50a3ae64f17fbccdbe86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 769285d183c93336cb03a5c113251370e74f3720 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:59 2023 +0800 
-------------------------------------------------------------------------------- 
Modify hPPR WRA command to use 2N timing

[Issue Description]
Client BIOS has 2N mode setting by default, and other commands in the
hPPR sequence are issued with 2N timings. The ACT and WRA commands were
programmed with 1N timing, which was contributing to hPPR failures.

[Resolution]
Modify the ACT/WRA programming in MrcPprActAndDqLow to use 2N timings.

Package/Module: ClientOneSiliconPkg/

[Impacted Platform]
All ADL when PPR enabled

Hsd-es-id: 14017879866
Original commit date: Fri Oct 14 16:19:38 2022 -0700
Change-Id: I7b6fd50c3b465595527f0ef3f06c5f8408fbabce
Original commit hash: 1d729438de10c0096a39f9430d745ac0c488198f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5bc8fb06a4e9a7466c0aec1c57bcabc42163c8c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:55 2023 +0800 
-------------------------------------------------------------------------------- 
Fix PEG Bobcat controller enumerate YellowBang

[Issue Description]
Yellow bang on TBT controller under PCIe express downstream
switch port when Bob cat connected to CPU slot

[Resolution]
Fix issues found in PcieRpNumber, _DSD and Endpoint ASL

Package/Module: AlderLakeBoardPkg, AlderLakePlatSamplePkg,
ClientOneSiliconPkg/SystemAgent

[Impacted Platform]
RPL HX update

Hsd-es-id: 15012573148
Original commit date: Sun Dec 25 18:23:11 2022 +0800
Change-Id: I72d858259b9bed327333b1e30781404f9097be78
Original commit hash: fcb7bd6c4b801f59feb6db223314831627a2b4ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: d17ac3e493f8f036fec9d2dd192bde438accf0ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:52 2023 +0800 
-------------------------------------------------------------------------------- 
Fix Bobcat slot RTD3 use wrong power pin

[Issue Description]
Bobcat slot RTD3 code always use slot power pin

[Resolution]
Bobcat slot RTD3 code use RTD3_EN pin when BR enabled on this slot

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL Hx update

Hsd-es-id: 15012542167
Original commit date: Thu Dec 22 15:05:25 2022 +0800
Change-Id: I468cfc990b1de013020cd27e42f1152d40f38d96
Original commit hash: 24ce2124864901fb77f64a1b7316923ce213869f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 2d3af7f0af91c528f8da47b345a1fdde40eac42f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:50 2023 +0800 
-------------------------------------------------------------------------------- 
RPL-Hx Update - BRDS for SAR Increased Power Mode

[Feature Description]
At Bluetooth Increased Power Mode SAR Limitation feature in BRDS object
for GaP function.

Package/Module: AlderLakeBoardPkg, AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 16018999894
Original commit date: Mon Dec 19 15:11:50 2022 +0800
Change-Id: Ie7b5cff945bba11fea3afe4530740ed110fbfb08
Original commit hash: 5e546a7c275963f6b8d5a6fb0a9811acc2c4cbe2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtRegulatory.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Include/CnvVariables.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 4e4237dd46f6b13a78344601de692aa93486def8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:45 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] Updated OC mapping support for re-designed RVP

[Feature Description]
Default USB mapping is not modified by presence or absence of BR AIC.

Package/Module:
AlderLakeBoardPkg/RaptorLakeSBoards
AlderLakeBoardPkg/SBCVpdStructurePcd

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15012488980
Original commit date: Tue Dec 13 15:50:09 2022 +0800
Change-Id: I0377fa5aa799cf2812bd9089a5f4689219ddbf5d
Original commit hash: 7129dbb2f054ed8b93735406b27b442204a9cee6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 7d2fc1c086295564a8e39de765b7305179369913 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:43 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] DLVR RFI Mitigation, WiFi DSM function

[Feature Description]
LVR RFI Mitigation via DSM function 11

Package/Module:
AlderLakeBoardPkg,AlderLakePlatSamplePkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 16019004093
Original commit date: Tue Dec 13 16:49:31 2022 +0800
Change-Id: Ie97abea0b49755f3aa7e388ee2c60f31e81816fb
Original commit hash: 6b49f2de01cf48c84900b785317fa82e03019682

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 708a60dff026b3e4c5a22af049f4c743a11ce89f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:39 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update][ERB PO] Fix FWCM selected by default

[Issue Description]
SWCM cannot be selected for RPL-Hx Update board

[Resolution]
Set SWCM as default choice for RPL-Hx Update.
Add dTBT missing config for BoardIdRplHxUpdateDdr5SODimm2D.

Package/Module:
AlderLakeBoardPkg
AlderLakePlatSamplePkg

[Impacted Platform]
Hx Update

Hsd-es-id: 15012465260
Original commit date: Wed Dec 7 20:55:31 2022 +0800
Change-Id: I52f1a7682f02d3cbb27f97c97e7f76ef86eb8c9f
Original commit hash: b1e49307020c58b4f8f9f027de25cf313998e6ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 65aa272f0de21f012ed77f224c46d8016e39004f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:37 2023 +0800 
-------------------------------------------------------------------------------- 
RPL-Hx Update - BiQuad enablement control

[Feature Description]
To Allow BiQuad filter for power saving in
non-LTE platforms the OEM shall update Intel software
via an Intel-specific UEFI variable

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx

Hsd-es-id: 16018999888
Original commit date: Fri Dec 9 13:51:19 2022 +0800
Change-Id: Ia6eed6feebf42349c2768fc21ccf0887680d918a
Original commit hash: 8646ae6e80802677c537965a3e1731561d626bd9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Include/CnvVariables.h

================================================================================ 
Commit: ed938bc49b62d9d59baffc1326352ceaa886ec36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:34 2023 +0800 
-------------------------------------------------------------------------------- 
PPAG enablement control via UEFI var for GaP

[Feature Description]
For GaP, new ability for OEM to control BT EU and CHINA PPAG feature
enablement/disablement via UEFI var.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15012397163
Original commit date: Wed Nov 30 12:28:55 2022 +0800
Change-Id: I661a6be3b62b0a291797f70f497c6cdfb24fe9bc
Original commit hash: a5eec03c3c8f57bcad7a8575c44532128b2d85d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Include/CnvVariables.h

================================================================================ 
Commit: 54d4cbb975edfcb230bb4d6d91fa99d7618f15eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:32 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update]Selectively Wi-Fi Bands

[Feature Description]
Selectively Wi-Fi Bands via DSM Function 9

Package/Module: AlderLakeBoardPkg,AlderLakePlatSamplePkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 15012400165
Original commit date: Thu Dec 8 11:13:27 2022 +0800
Change-Id: Ie059e5eed8dfbc2264b3a9ce7c013c5bb807339b
Original commit hash: da99cc63de8e9e7030815e9eb383a8d241a8e383

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 89953adb519d707381f74313210b60d26d561f2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:28 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL Hx update] Fix debug bios boot assert error

[Issue Description]
Pad enabled for SCI is NOT in unlocked state

[Resolution]
Modify Pad to Non SCI type, as it's unused on Hx update board

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL Hx update

Hsd-es-id: 15012462800
Original commit date: Thu Dec 8 09:10:59 2022 +0800
Change-Id: I55186db28419c2da44b7006c8b288b422fdb1db0
Original commit hash: b5ff130d4967972b9f9fb3db83b17375a484ff6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: ee638b678790b8dcddff47d5808ea1c43c25fda8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:26 2023 +0800 
-------------------------------------------------------------------------------- 
[TCSS][BR HOST]Power dependency issue on SV2

[Issue Description]
Host enter USB4sleep when the XHCI in D0

[Resolution]
- Adding _S0W/_PS0/_PS2/_PS3 for XHCI device.
- Set correct PcdUsbCPort1Properties for support S14 board BR case.
- Change SS01/SS02 DSD declaration unuse macro
- Correct DownStream Port 1/3 declaration

Package/Module:
PlatSamplePkg/Feature/Acpi
AlderLakeBoardPkg/Acpi
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-S/Hx

Hsd-es-id: 13010303546
Original commit date: Wed Nov 16 22:42:53 2022 +0800
Change-Id: I908f1ef4d247068659a70362b542d99b4c82f162
Original commit hash: 8f5fa83f7a20ba4665c0230f3f82603abc514878

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl

================================================================================ 
Commit: f53edfcad01e33cd4384f8cf1a6635d99198c589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:24 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] EDT - WiFi DSM function 10

[Feature Description]
Adding DSM Function 10, Energy detection threshold (EDT)

Package/Module: AlderLakeBoardPkg,AlderLakePlatSamplePkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 16019004026
Original commit date: Fri Dec 2 15:07:50 2022 +0800
Change-Id: Iaa205a07e27659eb11915f1ebf40442f8b7c5f96
Original commit hash: 9ba6b37b65f83a28f813ee4891fb24ebae520395

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 3a4ad777a3675d549d72d62cfd3474d748d2d12e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:21 2023 +0800 
-------------------------------------------------------------------------------- 
RPL - Fix cosmetics PPAG frequencies

[Feature Description]
Need to fix the antenna gain frequencies to be aligned with
the driver implementation for UEFI and ACPI

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15012397129
Original commit date: Tue Dec 6 15:51:39 2022 +0800
Change-Id: I54821278e40547ff4476a228eca60c6b116ce37f
Original commit hash: 204fdb94fc6e1fc58318316a0f30cf6feac9762f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: d8f6f370297b717cda4d7e68f3c76691073f76d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:17 2023 +0800 
-------------------------------------------------------------------------------- 
RPL - Fix cosmetics PPAG frequencies

[Feature Description]
need to fix the antenna gain frequencies to be aligned with
the driver implementation for UEFI and ACPI

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15012397129
Original commit date: Wed Nov 30 09:55:02 2022 +0800
Change-Id: I57cf7e0c8e1aad2b0c0f657eca215bf2df2140f9
Original commit hash: 0ccf8da2180e56683c6529d6a131433b1f1829e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Include/CnvVariables.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 250c8b49f91acdc6a00aed7e4d6b8991fe78aa1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:11 2023 +0800 
-------------------------------------------------------------------------------- 
[SWCM Ver2]Support PCIe Extended Encapsulation for Barlow Ridge

[Feature Description]
USB4 ver2 requires to enable PCIe "extended encapsulation"
when routers on both sides of the link are Ver2 routers.

Package/Module:
PlatformPkg/Usb4Cm

[Impacted Platform]
RPL-S

Hsd-es-id: 15011847396
Original commit date: Thu Sep 1 23:47:30 2022 +0800
Change-Id: I00f212fe6d2f1d7fdccf38b74fe6306e8a54929c
Original commit hash: 14df46061eb28a0b312d49fc54b4cdefc9e195a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Capabilities.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/PcieTunnel.c

================================================================================ 
Commit: a3b3ddcd3ce4895e893f26b84b9e94c590129892 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:09 2023 +0800 
-------------------------------------------------------------------------------- 
[SWCM Ver2] Static display bandwidth management support in pre-boot

[Feature Description]
Only one DP stream is enabled in pre-boot if Barlow Ridge is detected.

Package/Module:
PlatformPkg/Usb4Cm

[Impacted Platform]
RPL-S

Hsd-es-id: 15011847428
Original commit date: Wed Jun 1 17:25:24 2022 +0800
Change-Id: I2bc1c0a464fb333b6c059b87b58f95b49bf640f7
Original commit hash: 392f0935cf86973e1f01b5d4c94b36458e4e7381

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c

================================================================================ 
Commit: 1d6fdf0c7145236b9a4d3cfd17d4d7f8cc91bc62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:06 2023 +0800 
-------------------------------------------------------------------------------- 
UEFI Wifi/BT driver update (Support GaP)

[Feature Description]
Changes only inside RPL-S bios. Typ FW has been replaced with GaP's.
Right now RPL-S bios default support Gfp and Gap. Wifi/bluetooth
driver version has been updated. Wifi version update to be 3.2.19.22457.
BT version update to be 3.5.1.6.

Package/Module:
AlderLakeBoardPkg\BinariesRpl

[Impacted Platform]
RPL-S/Hx/Hx update

Hsd-es-id: 15012318128, 15012318114
Original commit date: Tue Nov 22 20:17:23 2022 +0800
Change-Id: I17f907edce87a853de8607fe48a71e26788352a1
Original commit hash: 173f6e9b6655d49d2e2d78fab67cb40758baea7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b68566e9cae56fe21dc6cff39a399277468901da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:17:01 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] Wi-Fi 7 control via DSM Function 12.

[Feature Description]
New ability for OEM to control Wi-Fi 7
enablement/disablement in each country

Package/Module:
AlderLakeBoardPkg,AlderLakePlatSamplePkg

[Impacted Platform]
RPL-HX update

Hsd-es-id: 16017532152
Original commit date: Mon Nov 14 17:59:55 2022 +0800
Change-Id: If0b78bd03f482548af59be0fdd9b9e1e900f8055
Original commit hash: c84d91c6e9643c89c26785906e11e763d505638b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 9dbb9245179e12e50068bf1856e08e2709ce9792 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:56 2023 +0800 
-------------------------------------------------------------------------------- 
Adding support for new WLAN CNVd -GaP (BT part)

[Feature Description]
Add support for GaP module and BT DSM PLDR flow
GaP PRR - Adding BT Function 4 Get Reset Method Type

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-S/Hx

Hsd-es-id: 15011320627, 16017821912
Original commit date: Sun Nov 20 11:43:25 2022 +0800
Change-Id: I26ee41717146986f1af873625fd4d09e94018892
Original commit hash: 08891d7474e7743522f134ba74b47e95802ada06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtReset.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl

================================================================================ 
Commit: 48c7bde43bb730230f9619c2d75248220259b873 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:54 2023 +0800 
-------------------------------------------------------------------------------- 
Adding support for new WLAN CNVd -GaP (WiFi part)

[Feature Description]
Add support for GaP module and PLDR flow

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-S/Hx

Hsd-es-id: 15011320627
Original commit date: Sat Nov 19 12:18:13 2022 +0800
Change-Id: I1e6f30d3b1533602f9b3086aa42a5e5c7fcbb5cd
Original commit hash: b2965a06e3b30fd1ef01c6d87e3a1c6c58d57ae2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 2a7bab363d18597111a154a93a1993625b780537 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:50 2023 +0800 
-------------------------------------------------------------------------------- 
A refresh RVP MRC update

[Feature Description]
Board type update

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016053396
Original commit date: Thu Nov 10 11:19:26 2022 +0800
Change-Id: I173826dd51ce009678b6b31de5fd5770d7b1caff
Original commit hash: 3d6515e2145422582d7bab4e9423806e3c2b0840

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 088f55e0ab0a3bf7ac4f5cea6a46989609b753f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:48 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update] Update BIOS setup menu for BR support

[Feature Description]
- Support new PCI resource reservation requirement for Barlow Ridge
(dTBT) to reduce the stress of below 4GB PCI MMIO resource.
- Enable PCIe RP L1 SubStates for Barlow Ridge ports
(PcieRootPortL1SubStates setting removed from patch table).

Package/Module:
AlderLakeBoardPkg\RaptorLakeSBoards
AlderLakePlatSamplePkg\Setup

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15011847071
Original commit date: Tue Oct 18 09:45:50 2022 +0800
Change-Id: I2e616efb43f3b62d4c827a007e6009bc0c661f1a
Original commit hash: dbc07a14dc416383ae0cb222c67466f6c067f880

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/DiscreteTbtResourcesInitValues.h

================================================================================ 
Commit: 680fc6da320d12966a6f35619d39c6fcfe96f4d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:45 2023 +0800 
-------------------------------------------------------------------------------- 
[TCSS][SWCM v2] BR support DTBT RTD3 disable in setup menu

[Feature Description]
Implementation of dTBT solution for Barlow Ridge supports
DTBT RTD3 disable in setup menu.

Package/Module:
AlderLakePlatSamplePkg/Features/Acpi
AlderLakeBoardPkg/Acpi
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-S/RPL-SBGA

Hsd-es-id: 15012182294
Original commit date: Tue Nov 1 16:01:15 2022 +0800
Change-Id: I74868e5b1c6c06698679d3bf2344809d94f09986
Original commit hash: c58b0100c4159b7af6459c22384f2efbc6ae066a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 7f28a8f3a2cde382d64915a892192183b1ec39aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:42 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Add unused Gpp for PRL-Hx Update

[Feature Description]
Adding new unused GPP according to new version of platform mapping sheet

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15011781859
Original commit date: Tue Nov 1 14:34:00 2022 +0800
Change-Id: Id13a7beb77fbed7eff16e2334e448b3aaa3807f6
Original commit hash: 5921d1e8275b5f66bb21b2e0111ad918bcda0f24

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 04265785c8aca38719a6f676f7a831bca74f2866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:40 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Add USB port and OC mapping

[Feature Description]
System BIOS shall add USB port and OC mapping for RPL-HX Update redesign RVP

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15012155328
Original commit date: Mon Oct 24 10:44:56 2022 +0800
Change-Id: Ic675ee0d81ba41dbf32f23f6110abf02ecc34e3b
Original commit hash: d5184b2d6fa9c4695024fb4c4b6dca3bf8512aad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: f25c128f09d66b7da6f31b472ef829476a3bf598 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:37 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] Power meter Support

[Feature Description]
Power Meter PAC195x BIOS must to be enabled for RPL-Hx Update
for measuring the power rails

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15011781895
Original commit date: Fri Oct 28 14:23:37 2022 +0800
Change-Id: I9250b094a2a603d90621d92e4fd5649c92a919fb
Original commit hash: 66be8bca5955ccb7a64c68f59f7425b035b42a02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: 268cd46e0c06c0d73c910c9b4e686927b326f9cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:34 2023 +0800 
-------------------------------------------------------------------------------- 
Remove PERST toggling in Early pre mem

[Feature Description]
PCIe sequence of Power to PERST has been taken care in RVP
Hence no additional BIOS delay required
for PERST to meet 100ms requirement.
Remove PERST toggling in Early pre mem phase except dTBT slot.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-Hx

Hsd-es-id: 15012209581
Original commit date: Thu Oct 27 16:43:38 2022 +0800
Change-Id: I3d51f288afc0f8449599d5d5d67d9a04f2261359
Original commit hash: f2d7988911316e470ffceedb919f47ddf91e2f32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h

================================================================================ 
Commit: e94eef21866e4971fad8b62993f0bc6bbec82c90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:32 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Add RTD3 support for RPL-HX Update RVP

[Feature Description]
System BIOS shall support RTD3 of RPL-HX Update redesign RVP.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15011843306
Original commit date: Thu Oct 13 17:19:40 2022 +0800
Change-Id: Ie85ac2b692f992cfd8f28efffeeb069b6e41a7df
Original commit hash: 077b4c052df1879e8c368422f57cb16307a63576

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt1Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: e7421c38dbb2416b1cba15aee6ac02c0019e3862 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:28 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 3535_00

[Feature Description]
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x40
Update BIOS version to 3535_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Thu Dec 29 18:56:00 2022 +0800
Change-Id: I90d0826b9046f422c794812da1ce5fb86772cf97
Original commit hash: 51276278f019d08a8538b87e7bbe249b0d9c09a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b327114b07e152f84abd4fbe7c48a62942abe34d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:26 2023 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Export Row Hammer UPDs

[Issue Description]
Row Hammer UPDs are not in FSP partial headers

[Resolution]
Export 'RhSelect' 'Lfsr0Mask' 'Lfsr1Mask' 'McRefreshRate' UPDs
to the FSP partial headers to allow coreboot to modify
settings

Package/Module: AlderLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 14018117812
Original commit date: Wed Nov 30 15:11:11 2022 -0800
Change-Id: I76f0841624724c61636492000027e9c4786b7605
Original commit hash: 51edbb2a68635e97fec9d7c02fe4f657201f886a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: e5abab26c674068f6e28ad6a9a6187cbf9ed054f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:23 2023 +0800 
-------------------------------------------------------------------------------- 
[RPLP]Default Enable VT-D and VTIO

[Feature Description]
Enable VTIO related BIOS setting for MIPI camera

Package/Module:
PlatformSameplePkg/PlatformSetup

[Impacted Platform]
RPLP

Hsd-es-id: 15012303883
Original commit date: Fri Nov 18 10:06:29 2022 +0800
Change-Id: I3d31f55d844ae7f1223d51a327bf9d63f27ea31b
Original commit hash: 7be292d0c9d4ec9f2ff3e009c1f846b16ff8d4d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 77f516581f669cdb9266ddf561060570847b5c27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:21 2023 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Export DisableDynamicTccoldHandshake UPD

[Issue Description]
DisableDynamicTccoldHandshake UPD is not in FSP partial headers

[Resolution]
Export 'DisableDynamicTccoldHandshake' UPD to in the FSP partial
headers to allow coreboot to disable Dynamic Tccold Handshake

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 14017929971
Original commit date: Mon Nov 7 16:32:37 2022 -0800
Original commit hash: 7f06f8904c6a4cf38776b83f8eb512ac9f2109eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 1845d74664811ba95ac1747fdec75c2a18b6dff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:19 2023 +0800 
-------------------------------------------------------------------------------- 
Add power up sequence for KeemBay

[Feature Description]
KeemBay power up sequnence requirement (KeemBay cold boot):
Pull power pin and PERST pin to low for 200ms
Pull up power pin
Delay 120ms
De-assert (pull up) PERST

Package/Module:
AlderLakeBoardPkg/BoardInitLib
AlderLakeBoardPkg/Gpio
AlderLakePlatSamplePkg/Setup

[Impacted Platform]
RPL-P, RPL-Px.

Hsd-es-id: 15012086686
Original commit date: Fri Nov 4 19:17:56 2022 +0800
Change-Id: I2b4904cee7f308d693f79209432ce6a3ff59c4f3
Original commit hash: 8df227bcb10448fa01fc4664ba6ee723e6db928e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 6a9e9ea531611c5e6b47aa137a2fc7bce855d0bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:15 2023 +0800 
-------------------------------------------------------------------------------- 
Skip the _OFF before _ON of Keembay RootPort S3/S4 resume

[Feature Description]
When resume from S3/S4, OS ACPI driver may call the _OFF method
of PCIe RootPort to power off the RootPort and the downstream
device. After that OS ACPI driver may call _ON to power on the
PCIe RootPort and downstream device. But for KeemBay RootPort,
the _OFF would not remove the power. The short time between
_OFF and _ON for KeemBay RootPort would make the KeemBay firmware
work in a unsteady state. Which may cause cat-error, yellow bang,
device disappear issues.
Skip the _OFF before _ON of KeemBay RootPort when OS resume from
S3/S4 to make the KeemBay work in D0 steady state.

Package/Module:
AlderLakeBoardPkg/Platform.asl
AlderLakeBoardPkg/SsdtRtd3

[Impacted Platform]
RPL-P, RPL-Px.

Hsd-es-id: 15012240229
Original commit date: Fri Oct 28 02:21:48 2022 +0800
Change-Id: I9bd1103fc019ed1c82df71ea06f46aadf651f929
Original commit hash: 94c5f22bf8cddd6a50fd97e530b2ab678c086986

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpKeemBayDeviceRtd3Hook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl

================================================================================ 
Commit: 92df236a882bcdc84245832be0737548bb06dfbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:13 2023 +0800 
-------------------------------------------------------------------------------- 
Skip power on and delay for KeemBay

[Feature Description]
KeemBay device require to resume from D3 state to
D0 within 250ms. During D3 and D0 state the full
card power off pin should be always high. So the
put full card power pin to high and the 100ms
delay between de-assert PERST can be removed to
support the short latency requirement.

Package/Module:
AlderLakeBoardPkg/SsdtRtd3

[Impacted Platform]
RPL-P.

Hsd-es-id: 15012086683
Original commit date: Tue Oct 18 12:56:13 2022 +0800
Change-Id: I2cf36dedf7bd2f857545984202346ffce9546abe
Original commit hash: 52c843f1196254220f3ecf6388e44941207f14e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 03b3e8f9483b1d4cb46de03c735f94beeb9cb453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 30 15:16:10 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xE

[Feature Description]
Add uCode m_c0_b06a2_0000410e.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Fri Dec 9 10:21:49 2022 +0800
Change-Id: I1b4628511a3f7e4473bd8a7cb8fbc54028177efc
Original commit hash: 1010001328a1819c4cda763a9f2bd3393d22c589

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
