{
	"author": [
		"Mukesh Ranjan",
		"Wim Verhaegen",
		"Anuradha Agarwal",
		"Hemanth Sampath",
		"Ranga Vemuri",
		"Georges G. E. Gielen"
	],
	"booktitle": "Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 1",
	"booktitleshort": "DATE v1",
	"crossref": "conf/date/2004",
	"dblpkey": "conf/date/RanjanVASVG04",
	"doi": "10.1109/DATE.2004.1268911",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268911",
	"pages": "604-609",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"fast",
		"layout",
		"inclus",
		"analog",
		"circuit",
		"synthesi",
		"use",
		"pre",
		"compil",
		"parasit",
		"awar",
		"symbol",
		"perform",
		"model"
	],
	"tag": [
		"modelling",
		"performance",
		"synthesis",
		"using"
	],
	"title": "Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2004
}