<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1473" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1473{left:774px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1473{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1473{left:445px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_1473{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_1473{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1473{left:70px;bottom:1060px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#t7_1473{left:70px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_1473{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t9_1473{left:70px;bottom:1010px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#ta_1473{left:70px;bottom:993px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_1473{left:70px;bottom:970px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tc_1473{left:70px;bottom:953px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#td_1473{left:70px;bottom:651px;letter-spacing:-0.17px;word-spacing:-1.33px;}
#te_1473{left:70px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_1473{left:70px;bottom:608px;}
#tg_1473{left:96px;bottom:611px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#th_1473{left:96px;bottom:594px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#ti_1473{left:70px;bottom:568px;}
#tj_1473{left:96px;bottom:571px;letter-spacing:-0.16px;word-spacing:-1px;}
#tk_1473{left:96px;bottom:554px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tl_1473{left:96px;bottom:538px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tm_1473{left:96px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_1473{left:70px;bottom:498px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_1473{left:70px;bottom:481px;letter-spacing:-0.17px;word-spacing:-1.14px;}
#tp_1473{left:70px;bottom:464px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tq_1473{left:70px;bottom:396px;letter-spacing:0.17px;}
#tr_1473{left:151px;bottom:396px;letter-spacing:0.2px;}
#ts_1473{left:70px;bottom:373px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tt_1473{left:70px;bottom:356px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_1473{left:70px;bottom:288px;letter-spacing:0.17px;}
#tv_1473{left:151px;bottom:288px;letter-spacing:0.2px;word-spacing:0.01px;}
#tw_1473{left:150px;bottom:262px;letter-spacing:0.19px;word-spacing:-0.03px;}
#tx_1473{left:70px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_1473{left:70px;bottom:221px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tz_1473{left:70px;bottom:205px;letter-spacing:-0.24px;word-spacing:-0.41px;}
#t10_1473{left:70px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_1473{left:70px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_1473{left:70px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_1473{left:70px;bottom:125px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t14_1473{left:269px;bottom:909px;letter-spacing:0.12px;word-spacing:0.02px;}
#t15_1473{left:355px;bottom:909px;letter-spacing:0.14px;word-spacing:0.02px;}
#t16_1473{left:82px;bottom:889px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t17_1473{left:201px;bottom:889px;letter-spacing:-0.15px;}
#t18_1473{left:295px;bottom:889px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t19_1473{left:612px;bottom:889px;letter-spacing:-0.13px;}
#t1a_1473{left:76px;bottom:866px;}
#t1b_1473{left:169px;bottom:866px;letter-spacing:-0.13px;}
#t1c_1473{left:277px;bottom:866px;letter-spacing:-0.13px;}
#t1d_1473{left:413px;bottom:866px;}
#t1e_1473{left:429px;bottom:866px;letter-spacing:-0.11px;}
#t1f_1473{left:429px;bottom:851px;letter-spacing:-0.11px;}
#t1g_1473{left:429px;bottom:836px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1h_1473{left:429px;bottom:820px;letter-spacing:-0.12px;}
#t1i_1473{left:413px;bottom:805px;}
#t1j_1473{left:429px;bottom:805px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_1473{left:429px;bottom:790px;letter-spacing:-0.12px;}
#t1l_1473{left:76px;bottom:767px;letter-spacing:-0.13px;}
#t1m_1473{left:169px;bottom:767px;letter-spacing:-0.12px;}
#t1n_1473{left:277px;bottom:767px;letter-spacing:-0.08px;}
#t1o_1473{left:413px;bottom:767px;}
#t1p_1473{left:76px;bottom:744px;letter-spacing:-0.16px;}
#t1q_1473{left:169px;bottom:744px;letter-spacing:-0.13px;}
#t1r_1473{left:277px;bottom:744px;letter-spacing:-0.13px;}
#t1s_1473{left:413px;bottom:744px;}
#t1t_1473{left:429px;bottom:744px;letter-spacing:-0.11px;}
#t1u_1473{left:429px;bottom:729px;letter-spacing:-0.12px;}
#t1v_1473{left:413px;bottom:713px;}
#t1w_1473{left:429px;bottom:713px;letter-spacing:-0.11px;}
#t1x_1473{left:76px;bottom:690px;letter-spacing:-0.16px;}
#t1y_1473{left:169px;bottom:690px;letter-spacing:-0.11px;}
#t1z_1473{left:277px;bottom:690px;letter-spacing:-0.1px;}
#t20_1473{left:413px;bottom:690px;}

.s1_1473{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1473{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1473{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1473{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1473{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1473{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1473{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1473{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_1473{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1473" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1473Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1473" style="-webkit-user-select: none;"><object width="935" height="1210" data="1473/1473.svg" type="image/svg+xml" id="pdf1473" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1473" class="t s1_1473">Vol. 3D </span><span id="t2_1473" class="t s1_1473">39-13 </span>
<span id="t3_1473" class="t s2_1473">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_1473" class="t s3_1473">39.11.3 </span><span id="t5_1473" class="t s3_1473">Interactions with Authenticated Code Modules (ACMs) </span>
<span id="t6_1473" class="t s4_1473">Intel SGX only allows launching ACMs with an Intel SGX SVN that is at the same level or higher than the expected </span>
<span id="t7_1473" class="t s4_1473">Intel SGX SVN. The expected Intel SGX SVN is specified by BIOS and locked down by the processor on the first </span>
<span id="t8_1473" class="t s4_1473">successful execution of an Intel SGX instruction that doesn’t return an error code. Intel SGX provides interfaces for </span>
<span id="t9_1473" class="t s4_1473">system software to discover whether a non faulting Intel SGX instruction has been executed, and evaluate the suit- </span>
<span id="ta_1473" class="t s4_1473">ability of the Intel SGX SVN value of any ACM that is expected to be launched by the OS or the VMM. </span>
<span id="tb_1473" class="t s4_1473">These interfaces are provided through a read-only MSR called the IA32_SGX_SVN_STATUS MSR (MSR address </span>
<span id="tc_1473" class="t s4_1473">500h). The IA32_SGX_SVN_STATUS MSR has the format shown in Table 39-3. </span>
<span id="td_1473" class="t s4_1473">OS/VMM that wishes to launch an architectural ACM such as SINIT is expected to read the IA32_SGX_SVN_STATUS </span>
<span id="te_1473" class="t s4_1473">MSR to determine whether the ACM can be launched or a new ACM is needed: </span>
<span id="tf_1473" class="t s5_1473">• </span><span id="tg_1473" class="t s4_1473">If either the Intel SGX SVN of the ACM is greater than the value reported by IA32_SGX_SVN_STATUS, or the </span>
<span id="th_1473" class="t s4_1473">lock bit in the IA32_SGX_SVN_STATUS is not set, then the OS/VMM can safely launch the ACM. </span>
<span id="ti_1473" class="t s5_1473">• </span><span id="tj_1473" class="t s4_1473">If the Intel SGX SVN value reported in the corresponding component of the IA32_SGX_SVN_STATUS is greater </span>
<span id="tk_1473" class="t s4_1473">than the Intel SGX SVN value in the ACM's header, and if bit 0 of IA32_SGX_SVN_STATUS is 1, then the </span>
<span id="tl_1473" class="t s4_1473">OS/VMM should not launch that version of the ACM. It should obtain an updated version of the ACM either from </span>
<span id="tm_1473" class="t s4_1473">the BIOS or from an external resource. </span>
<span id="tn_1473" class="t s4_1473">However, OSVs/VMMs are strongly advised to update their version of the ACM any time they detect that the Intel </span>
<span id="to_1473" class="t s4_1473">SGX SVN of the ACM carried by the OS/VMM is lower than that reported by IA32_SGX_SVN_STATUS MSR, irrespec- </span>
<span id="tp_1473" class="t s4_1473">tive of the setting of the lock bit. </span>
<span id="tq_1473" class="t s6_1473">39.12 </span><span id="tr_1473" class="t s6_1473">INTERACTIONS WITH CACHING OF LINEAR-ADDRESS TRANSLATIONS </span>
<span id="ts_1473" class="t s4_1473">Entering and exiting an enclave causes the logical processor to flush all the global linear-address context as well as </span>
<span id="tt_1473" class="t s4_1473">the linear-address context associated with the current VPID and PCID. The MONITOR FSM is also cleared. </span>
<span id="tu_1473" class="t s6_1473">39.13 </span><span id="tv_1473" class="t s6_1473">INTERACTIONS WITH INTEL® TRANSACTIONAL SYNCHRONIZATION </span>
<span id="tw_1473" class="t s6_1473">EXTENSIONS (INTEL® TSX) </span>
<span id="tx_1473" class="t s4_1473">1. ENCLU or ENCLS instructions inside an HLE region will cause the flow to be aborted and restarted non-specula- </span>
<span id="ty_1473" class="t s4_1473">tively. ENCLU or ENCLS instructions inside an RTM region will cause the flow to be aborted and transfer control to </span>
<span id="tz_1473" class="t s4_1473">the fallback handler. </span>
<span id="t10_1473" class="t s4_1473">2. If XBEGIN is executed inside an enclave, the processor does NOT check whether the address of the fallback </span>
<span id="t11_1473" class="t s4_1473">handler is within the enclave. </span>
<span id="t12_1473" class="t s4_1473">3. If an RTM transaction is executing inside an enclave and there is an attempt to fetch an instruction outside the </span>
<span id="t13_1473" class="t s4_1473">enclave, the transaction is aborted and control is transferred to the fallback handler. No #GP is delivered. </span>
<span id="t14_1473" class="t s7_1473">Table 39-3. </span><span id="t15_1473" class="t s7_1473">Layout of the IA32_SGX_SVN_STATUS MSR </span>
<span id="t16_1473" class="t s8_1473">Bit Position </span><span id="t17_1473" class="t s8_1473">Name </span><span id="t18_1473" class="t s8_1473">ACM Module ID </span><span id="t19_1473" class="t s8_1473">Value </span>
<span id="t1a_1473" class="t s9_1473">0 </span><span id="t1b_1473" class="t s9_1473">Lock </span><span id="t1c_1473" class="t s9_1473">N.A. </span><span id="t1d_1473" class="t s9_1473">• </span><span id="t1e_1473" class="t s9_1473">If 1, indicates that a non-faulting Intel SGX instruction has been </span>
<span id="t1f_1473" class="t s9_1473">executed, consequently, launching a properly signed ACM but with Intel </span>
<span id="t1g_1473" class="t s9_1473">SGX SVN value less than the BIOS specified Intel SGX SVN threshold </span>
<span id="t1h_1473" class="t s9_1473">would lead to an TXT shutdown. </span>
<span id="t1i_1473" class="t s9_1473">• </span><span id="t1j_1473" class="t s9_1473">If 0, indicates that the processor will allow a properly signed ACM to </span>
<span id="t1k_1473" class="t s9_1473">launch irrespective of the Intel SGX SVN value of the ACM. </span>
<span id="t1l_1473" class="t s9_1473">15:1 </span><span id="t1m_1473" class="t s9_1473">RSVD </span><span id="t1n_1473" class="t s9_1473">N.A. </span><span id="t1o_1473" class="t s9_1473">0 </span>
<span id="t1p_1473" class="t s9_1473">23:16 </span><span id="t1q_1473" class="t s9_1473">SGX_SVN_SINIT </span><span id="t1r_1473" class="t s9_1473">SINIT ACM </span><span id="t1s_1473" class="t s9_1473">• </span><span id="t1t_1473" class="t s9_1473">If CPUID.01H:ECX.SMX =1, this field reflects the expected threshold of </span>
<span id="t1u_1473" class="t s9_1473">Intel SGX SVN for the SINIT ACM. </span>
<span id="t1v_1473" class="t s9_1473">• </span><span id="t1w_1473" class="t s9_1473">If CPUID.01H:ECX.SMX =0, this field is reserved (0). </span>
<span id="t1x_1473" class="t s9_1473">63:24 </span><span id="t1y_1473" class="t s9_1473">RSVD </span><span id="t1z_1473" class="t s9_1473">N.A. </span><span id="t20_1473" class="t s9_1473">0 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
