time	 clk	 reset	 enable	 load 	 dataIn 	 out	
VCD info: dumpfile counter_4bit_vcd.vcd opened for output.
0	 1	 0	 1	 0	 1101	 xxxx	
10	 0	 0	 1	 0	 1101	 xxxx	
20	 1	 1	 1	 0	 1101	 xxxx	
30	 0	 1	 1	 0	 1101	 0000	
35	 0	 0	 1	 0	 1101	 0000	
40	 1	 0	 1	 0	 1101	 0000	
50	 0	 0	 0	 0	 1101	 0001	
60	 1	 0	 0	 0	 1101	 0001	
70	 0	 0	 0	 0	 1101	 0010	
80	 1	 0	 0	 0	 1101	 0010	
90	 0	 0	 0	 0	 1101	 0011	
100	 1	 0	 0	 0	 1101	 0011	
110	 0	 0	 0	 0	 1101	 0100	
120	 1	 0	 0	 0	 1101	 0100	
130	 0	 0	 0	 0	 1101	 0101	
140	 1	 0	 0	 0	 1101	 0101	
150	 0	 0	 0	 0	 1101	 0110	
160	 1	 0	 0	 0	 1101	 0110	
170	 0	 0	 0	 0	 1101	 0111	
180	 1	 0	 0	 0	 1101	 0111	
190	 0	 0	 0	 0	 1101	 1000	
200	 1	 0	 0	 0	 1101	 1000	
210	 0	 0	 0	 0	 1101	 1001	
220	 1	 0	 0	 0	 1101	 1001	
230	 0	 0	 0	 0	 1101	 1010	
240	 1	 0	 0	 0	 1101	 1010	
250	 0	 0	 0	 0	 1101	 1011	
260	 1	 0	 0	 0	 1101	 1011	
270	 0	 0	 0	 0	 1101	 1100	
280	 1	 0	 0	 0	 1101	 1100	
290	 0	 0	 0	 0	 1101	 1101	
300	 1	 0	 0	 0	 1101	 1101	
310	 0	 0	 0	 0	 1101	 1110	
320	 1	 0	 0	 0	 1101	 1110	
330	 0	 0	 0	 0	 1101	 1111	
340	 1	 0	 0	 0	 1101	 1111	
350	 0	 0	 0	 0	 1101	 0000	
360	 1	 0	 0	 1	 1101	 0000	
370	 0	 0	 0	 1	 1101	 1101	
380	 1	 0	 0	 0	 1101	 1101	
390	 0	 0	 0	 0	 1101	 1110	
400	 1	 0	 0	 0	 1101	 1110	
410	 0	 0	 0	 0	 1101	 1111	
420	 1	 0	 0	 0	 1101	 1111	
430	 0	 0	 0	 0	 1101	 0000	
440	 1	 0	 0	 0	 1101	 0000	
counter_4bit_tb.v:48: $finish called at 450 (1s)
450	 0	 0	 0	 0	 1101	 0001	
