set ::env(PROJECT_NAME) FPGA-FAST
set ::env(DESIGN_TOP) fast_main_top
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/FPGA-FAST/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/FPGA-FAST/rtl/fast_main_top.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
