// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/21/2019 00:01:57"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Rain (
	CLOCK_50,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[3:0] HEX0;
output 	[3:0] HEX1;
output 	[3:0] HEX2;
output 	[3:0] HEX3;
output 	[3:0] HEX4;
output 	[3:0] HEX5;
output 	[3:0] HEX6;
output 	[3:0] HEX7;
output 	[17:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK_N	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC_N	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Rain_v.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|_clk1 ;
wire \VGA|mypll|altpll_component|_clk2 ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \c0|Add4~1 ;
wire \c0|Add4~0_combout ;
wire \c0|Add4~3 ;
wire \c0|Add4~2_combout ;
wire \c0|Add4~5 ;
wire \c0|Add4~4_combout ;
wire \c0|Add4~7 ;
wire \c0|Add4~6_combout ;
wire \c0|Add4~9 ;
wire \c0|Add4~8_combout ;
wire \c0|Add4~10_combout ;
wire \c0|Add5~0_combout ;
wire \c0|Add3~4_combout ;
wire \c0|Add3~13 ;
wire \c0|Add3~14_combout ;
wire \c0|Add5~2_combout ;
wire \c0|Add5~8_combout ;
wire \c0|Add5~10_combout ;
wire \c0|Add5~12_combout ;
wire \c0|Add5~14_combout ;
wire \c0|Add5~20_combout ;
wire \c0|Add5~30_combout ;
wire \c0|Add5~32_combout ;
wire \c0|Add5~34_combout ;
wire \c0|Add5~40_combout ;
wire \c0|Add5~42_combout ;
wire \c0|Add5~44_combout ;
wire \c0|Add5~46_combout ;
wire \c0|Add5~52_combout ;
wire \c0|Add5~61 ;
wire \c0|Add5~62_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \c0|score_counter[0]~13 ;
wire \c0|score_counter[0]~12_combout ;
wire \c0|score_counter[1]~15 ;
wire \c0|score_counter[1]~14_combout ;
wire \c0|score_counter[2]~17 ;
wire \c0|score_counter[2]~16_combout ;
wire \c0|score_counter[3]~19 ;
wire \c0|score_counter[3]~18_combout ;
wire \c0|score_counter[4]~21 ;
wire \c0|score_counter[4]~20_combout ;
wire \c0|score_counter[5]~22_combout ;
wire \c0|p_x[6]~22_combout ;
wire \c0|y[3]~0_combout ;
wire \c0|y[2]~4_combout ;
wire \c0|Add1~10_combout ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~16_combout ;
wire \c0|draw_counter[15]~52_combout ;
wire \c0|draw_counter[16]~55 ;
wire \c0|draw_counter[17]~56_combout ;
wire \VGA|controller|Add1~18_combout ;
wire \c0|comb_3|Add0~4_combout ;
wire \c0|comb_3|Add0~8_combout ;
wire \c0|comb_3|Add0~22_combout ;
wire \c0|comb_3|Add0~30_combout ;
wire \c0|comb_3|Add0~32_combout ;
wire \c0|comb_3|Add0~34_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ;
wire \c0|score~32_combout ;
wire \c0|LessThan4~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ;
wire \c0|score_counter~6_combout ;
wire \c0|score_counter~7_combout ;
wire \c0|score_counter~8_combout ;
wire \c0|score_counter~9_combout ;
wire \c0|score_counter~10_combout ;
wire \c0|score_counter~11_combout ;
wire \c0|p_x[1]~26_combout ;
wire \c0|current_state.S_PLAYER_INIT~regout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \c0|Selector15~0_combout ;
wire \c0|Selector2~0_combout ;
wire \c0|Selector34~10_combout ;
wire \c0|Selector37~9_combout ;
wire \c0|Selector34~14_combout ;
wire \c0|Selector35~0_combout ;
wire \c0|comb_3|Equal0~2_combout ;
wire \c0|comb_3|Equal0~4_combout ;
wire \c0|comb_3|frame_counter~1_combout ;
wire \c0|comb_3|frame_counter~7_combout ;
wire \c0|p_x[1]~28_combout ;
wire \c0|x[7]~3_combout ;
wire \c0|p_x[2]~14_combout ;
wire \c0|comb_3|frame_counter~0_combout ;
wire \c0|comb_3|Add0~0_combout ;
wire \c0|comb_3|frame_counter~2_combout ;
wire \c0|comb_3|Add0~1 ;
wire \c0|comb_3|Add0~2_combout ;
wire \c0|comb_3|frame_counter~3_combout ;
wire \c0|comb_3|Add0~3 ;
wire \c0|comb_3|Add0~5 ;
wire \c0|comb_3|Add0~6_combout ;
wire \c0|comb_3|frame_counter~4_combout ;
wire \c0|comb_3|Add0~7 ;
wire \c0|comb_3|Add0~9 ;
wire \c0|comb_3|Add0~10_combout ;
wire \c0|comb_3|Add0~11 ;
wire \c0|comb_3|Add0~12_combout ;
wire \c0|comb_3|frame_counter~5_combout ;
wire \c0|comb_3|Add0~13 ;
wire \c0|comb_3|Add0~14_combout ;
wire \c0|comb_3|frame_counter~6_combout ;
wire \c0|comb_3|Add0~15 ;
wire \c0|comb_3|Add0~16_combout ;
wire \c0|comb_3|Add0~17 ;
wire \c0|comb_3|Add0~18_combout ;
wire \c0|comb_3|Add0~19 ;
wire \c0|comb_3|Add0~20_combout ;
wire \c0|comb_3|Add0~21 ;
wire \c0|comb_3|Add0~23 ;
wire \c0|comb_3|Add0~24_combout ;
wire \c0|comb_3|Add0~25 ;
wire \c0|comb_3|Add0~27 ;
wire \c0|comb_3|Add0~29 ;
wire \c0|comb_3|Add0~31 ;
wire \c0|comb_3|Add0~33 ;
wire \c0|comb_3|Add0~35 ;
wire \c0|comb_3|Add0~36_combout ;
wire \c0|comb_3|Add0~37 ;
wire \c0|comb_3|Add0~38_combout ;
wire \c0|comb_3|Equal0~0_combout ;
wire \c0|comb_3|Equal0~1_combout ;
wire \c0|comb_3|Equal0~3_combout ;
wire \c0|comb_3|Add0~28_combout ;
wire \c0|comb_3|frame_counter~8_combout ;
wire \c0|comb_3|Add0~26_combout ;
wire \c0|comb_3|Equal0~5_combout ;
wire \c0|comb_3|Equal0~6_combout ;
wire \c0|comb_3|frame~regout ;
wire \c0|Selector34~11_combout ;
wire \c0|Selector37~8_combout ;
wire \c0|Selector36~0_combout ;
wire \c0|current_state.S_PLAYER_ERASE~regout ;
wire \c0|Selector38~8_combout ;
wire \c0|current_state.S_PLAYER_UPDATE~regout ;
wire \c0|current_state~20_combout ;
wire \c0|current_state~22_combout ;
wire \c0|draw_counter[0]~22_combout ;
wire \c0|draw_counter[9]~41 ;
wire \c0|draw_counter[10]~42_combout ;
wire \c0|Selector37~11_combout ;
wire \c0|Selector34~12_combout ;
wire \c0|Selector37~10_combout ;
wire \c0|current_state.S_IDLE~regout ;
wire \c0|x~2_combout ;
wire \c0|draw_counter[10]~43 ;
wire \c0|draw_counter[11]~44_combout ;
wire \c0|draw_counter[11]~45 ;
wire \c0|draw_counter[12]~47 ;
wire \c0|draw_counter[13]~48_combout ;
wire \c0|draw_counter[13]~49 ;
wire \c0|draw_counter[14]~51 ;
wire \c0|draw_counter[15]~53 ;
wire \c0|draw_counter[16]~54_combout ;
wire \c0|LessThan1~0_combout ;
wire \c0|draw_counter[5]~32_combout ;
wire \c0|LessThan2~0_combout ;
wire \c0|draw_counter[14]~50_combout ;
wire \c0|LessThan2~2_combout ;
wire \c0|LessThan2~3_combout ;
wire \c0|Selector34~15_combout ;
wire \c0|draw_counter[10]~58_combout ;
wire \c0|draw_counter[0]~23 ;
wire \c0|draw_counter[1]~25 ;
wire \c0|draw_counter[2]~26_combout ;
wire \c0|draw_counter[2]~27 ;
wire \c0|draw_counter[3]~29 ;
wire \c0|draw_counter[4]~30_combout ;
wire \c0|draw_counter[4]~31 ;
wire \c0|draw_counter[5]~33 ;
wire \c0|draw_counter[6]~34_combout ;
wire \c0|draw_counter[6]~35 ;
wire \c0|draw_counter[7]~36_combout ;
wire \c0|draw_counter[7]~37 ;
wire \c0|draw_counter[8]~38_combout ;
wire \c0|draw_counter[8]~39 ;
wire \c0|draw_counter[9]~40_combout ;
wire \c0|LessThan2~1_combout ;
wire \c0|LessThan1~1_combout ;
wire \c0|p_x[1]~27_combout ;
wire \c0|Add3~0_combout ;
wire \c0|p_x[0]~11 ;
wire \c0|p_x[1]~12_combout ;
wire \~GND~combout ;
wire \c0|LessThan3~0_combout ;
wire \c0|Add3~3 ;
wire \c0|Add3~5 ;
wire \c0|Add3~7 ;
wire \c0|Add3~9 ;
wire \c0|Add3~10_combout ;
wire \c0|Add3~8_combout ;
wire \c0|p_x[3]~17 ;
wire \c0|p_x[4]~19 ;
wire \c0|p_x[5]~20_combout ;
wire \c0|always0~0_combout ;
wire \c0|always0~1_combout ;
wire \c0|Add3~1 ;
wire \c0|Add3~2_combout ;
wire \c0|p_x[1]~13 ;
wire \c0|p_x[2]~15 ;
wire \c0|p_x[3]~16_combout ;
wire \c0|Add3~6_combout ;
wire \c0|LessThan4~0_combout ;
wire \c0|always0~2_combout ;
wire \c0|score[0]~34 ;
wire \c0|score[1]~35_combout ;
wire \c0|score[0]~33_combout ;
wire \c0|Add5~1 ;
wire \c0|Add5~3 ;
wire \c0|Add5~5 ;
wire \c0|Add5~6_combout ;
wire \c0|Add5~4_combout ;
wire \c0|score[1]~36 ;
wire \c0|score[2]~38 ;
wire \c0|score[3]~39_combout ;
wire \c0|score[2]~37_combout ;
wire \h0|WideOr6~0_combout ;
wire \h0|WideOr5~0_combout ;
wire \h0|WideOr4~0_combout ;
wire \h0|WideOr3~0_combout ;
wire \c0|score[3]~40 ;
wire \c0|score[4]~41_combout ;
wire \c0|score[4]~42 ;
wire \c0|score[5]~44 ;
wire \c0|score[6]~45_combout ;
wire \c0|score[5]~43_combout ;
wire \c0|score[6]~46 ;
wire \c0|score[7]~47_combout ;
wire \h1|WideOr6~0_combout ;
wire \h1|WideOr5~0_combout ;
wire \h1|WideOr4~0_combout ;
wire \h1|WideOr3~0_combout ;
wire \c0|Add5~7 ;
wire \c0|Add5~9 ;
wire \c0|Add5~11 ;
wire \c0|Add5~13 ;
wire \c0|Add5~15 ;
wire \c0|Add5~16_combout ;
wire \c0|score[7]~48 ;
wire \c0|score[8]~50 ;
wire \c0|score[9]~51_combout ;
wire \c0|Add5~17 ;
wire \c0|Add5~18_combout ;
wire \c0|score[9]~52 ;
wire \c0|score[10]~53_combout ;
wire \c0|Add5~19 ;
wire \c0|Add5~21 ;
wire \c0|Add5~22_combout ;
wire \c0|score[10]~54 ;
wire \c0|score[11]~55_combout ;
wire \c0|score[8]~49_combout ;
wire \h2|WideOr6~0_combout ;
wire \h2|WideOr5~0_combout ;
wire \h2|WideOr4~0_combout ;
wire \h2|WideOr3~0_combout ;
wire \c0|Add5~23 ;
wire \c0|Add5~24_combout ;
wire \c0|score[11]~56 ;
wire \c0|score[12]~57_combout ;
wire \c0|Add5~25 ;
wire \c0|Add5~26_combout ;
wire \c0|score[12]~58 ;
wire \c0|score[13]~60 ;
wire \c0|score[14]~61_combout ;
wire \c0|Add5~27 ;
wire \c0|Add5~28_combout ;
wire \c0|score[14]~62 ;
wire \c0|score[15]~63_combout ;
wire \c0|score[13]~59_combout ;
wire \h3|WideOr6~0_combout ;
wire \h3|WideOr5~0_combout ;
wire \h3|WideOr4~0_combout ;
wire \h3|WideOr3~0_combout ;
wire \c0|score[15]~64 ;
wire \c0|score[16]~66 ;
wire \c0|score[17]~67_combout ;
wire \c0|score[16]~65_combout ;
wire \c0|Add5~29 ;
wire \c0|Add5~31 ;
wire \c0|Add5~33 ;
wire \c0|Add5~35 ;
wire \c0|Add5~36_combout ;
wire \c0|score[17]~68 ;
wire \c0|score[18]~69_combout ;
wire \c0|Add5~37 ;
wire \c0|Add5~38_combout ;
wire \c0|score[18]~70 ;
wire \c0|score[19]~71_combout ;
wire \h4|WideOr6~0_combout ;
wire \h4|WideOr5~0_combout ;
wire \h4|WideOr4~0_combout ;
wire \h4|WideOr3~0_combout ;
wire \c0|score[19]~72 ;
wire \c0|score[20]~74 ;
wire \c0|score[21]~76 ;
wire \c0|score[22]~78 ;
wire \c0|score[23]~79_combout ;
wire \c0|score[22]~77_combout ;
wire \c0|score[21]~75_combout ;
wire \c0|score[20]~73_combout ;
wire \h5|WideOr6~0_combout ;
wire \h5|WideOr5~0_combout ;
wire \h5|WideOr4~0_combout ;
wire \h5|WideOr3~0_combout ;
wire \c0|Add5~39 ;
wire \c0|Add5~41 ;
wire \c0|Add5~43 ;
wire \c0|Add5~45 ;
wire \c0|Add5~47 ;
wire \c0|Add5~48_combout ;
wire \c0|score[23]~80 ;
wire \c0|score[24]~82 ;
wire \c0|score[25]~83_combout ;
wire \c0|Add5~49 ;
wire \c0|Add5~50_combout ;
wire \c0|score[25]~84 ;
wire \c0|score[26]~85_combout ;
wire \c0|Add5~51 ;
wire \c0|Add5~53 ;
wire \c0|Add5~54_combout ;
wire \c0|score[26]~86 ;
wire \c0|score[27]~87_combout ;
wire \c0|score[24]~81_combout ;
wire \h6|WideOr6~0_combout ;
wire \h6|WideOr5~0_combout ;
wire \h6|WideOr4~0_combout ;
wire \h6|WideOr3~0_combout ;
wire \c0|Add5~55 ;
wire \c0|Add5~56_combout ;
wire \c0|score[27]~88 ;
wire \c0|score[28]~89_combout ;
wire \c0|Add5~57 ;
wire \c0|Add5~58_combout ;
wire \c0|score[28]~90 ;
wire \c0|score[29]~92 ;
wire \c0|score[30]~93_combout ;
wire \c0|Add5~59 ;
wire \c0|Add5~60_combout ;
wire \c0|score[30]~94 ;
wire \c0|score[31]~95_combout ;
wire \c0|score[29]~91_combout ;
wire \h7|WideOr6~0_combout ;
wire \h7|WideOr5~0_combout ;
wire \h7|WideOr4~0_combout ;
wire \h7|WideOr3~0_combout ;
wire \CLOCK_50~combout ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~regout ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~regout ;
wire \VGA|controller|yCounter[9]~7_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~8_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~6_combout ;
wire \VGA|controller|yCounter[4]~4_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|yCounter[6]~2_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~1_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~9_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~3_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~regout ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~regout ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~regout ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~regout ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~5_combout ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \c0|current_state~21_combout ;
wire \c0|y[5]~1_combout ;
wire \c0|LessThan1~2_combout ;
wire \c0|y[1]~9_combout ;
wire \c0|y[6]~2_combout ;
wire \c0|draw_counter[12]~46_combout ;
wire \c0|Selector11~4_combout ;
wire \c0|y[1]~3_combout ;
wire \c0|Selector34~13_combout ;
wire \c0|Selector39~0_combout ;
wire \c0|current_state.S_PLAYER_DRAW~regout ;
wire \c0|Selector15~1_combout ;
wire \c0|Selector15~2_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \c0|Add3~11 ;
wire \c0|Add3~12_combout ;
wire \c0|p_x[5]~21 ;
wire \c0|p_x[6]~23 ;
wire \c0|p_x[7]~24_combout ;
wire \c0|p_x[4]~18_combout ;
wire \c0|p_x[0]~10_combout ;
wire \c0|Add1~1 ;
wire \c0|Add1~3 ;
wire \c0|Add1~5 ;
wire \c0|Add1~7 ;
wire \c0|Add1~9 ;
wire \c0|Add1~11 ;
wire \c0|Add1~13 ;
wire \c0|Add1~14_combout ;
wire \c0|Selector0~0_combout ;
wire \c0|Selector48~3_combout ;
wire \c0|Selector34~16_combout ;
wire \c0|current_state.S_RESET~regout ;
wire \c0|Add1~12_combout ;
wire \c0|Selector1~1_combout ;
wire \c0|Selector1~2_combout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|valid_160x120~0_combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \c0|Selector48~2_combout ;
wire \c0|Add1~0_combout ;
wire \c0|Selector7~0_combout ;
wire \c0|Selector7~1_combout ;
wire \c0|draw_counter[1]~24_combout ;
wire \c0|Add1~2_combout ;
wire \c0|Selector6~0_combout ;
wire \c0|Selector1~0_combout ;
wire \c0|Add1~4_combout ;
wire \c0|Selector5~3_combout ;
wire \c0|Selector5~2_combout ;
wire \c0|draw_counter[3]~28_combout ;
wire \c0|Add1~6_combout ;
wire \c0|Selector4~3_combout ;
wire \c0|Selector4~2_combout ;
wire \c0|Add1~8_combout ;
wire \c0|Selector3~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w ;
wire [2:0] \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a ;
wire [2:0] \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w ;
wire [9:0] \VGA|controller|yCounter ;
wire [9:0] \VGA|controller|xCounter ;
wire [7:0] \c0|y ;
wire [7:0] \c0|x ;
wire [31:0] \c0|score_counter ;
wire [31:0] \c0|score ;
wire [7:0] \c0|p_x ;
wire [17:0] \c0|draw_counter ;
wire [2:0] \c0|colour ;
wire [19:0] \c0|comb_3|frame_counter ;
wire [3:0] \KEY~combout ;

wire [2:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|_clk1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|_clk2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus [0];

// Location: M4K_X26_Y23
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y26
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y23
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X44_Y26_N27
cycloneii_lcell_ff \c0|score_counter[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score_counter[5]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score_counter [5]));

// Location: LCFF_X44_Y26_N25
cycloneii_lcell_ff \c0|score_counter[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score_counter [4]));

// Location: LCFF_X44_Y26_N23
cycloneii_lcell_ff \c0|score_counter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score_counter [3]));

// Location: LCFF_X44_Y26_N21
cycloneii_lcell_ff \c0|score_counter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score_counter[2]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score_counter [2]));

// Location: LCFF_X44_Y26_N19
cycloneii_lcell_ff \c0|score_counter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score_counter[1]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score_counter [1]));

// Location: LCFF_X44_Y26_N17
cycloneii_lcell_ff \c0|score_counter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score_counter[0]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score_counter [0]));

// Location: LCCOMB_X44_Y26_N2
cycloneii_lcell_comb \c0|Add4~0 (
// Equation(s):
// \c0|Add4~0_combout  = \c0|score_counter [0] $ (VCC)
// \c0|Add4~1  = CARRY(\c0|score_counter [0])

	.dataa(\c0|score_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|Add4~0_combout ),
	.cout(\c0|Add4~1 ));
// synopsys translate_off
defparam \c0|Add4~0 .lut_mask = 16'h55AA;
defparam \c0|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N4
cycloneii_lcell_comb \c0|Add4~2 (
// Equation(s):
// \c0|Add4~2_combout  = (\c0|score_counter [1] & (!\c0|Add4~1 )) # (!\c0|score_counter [1] & ((\c0|Add4~1 ) # (GND)))
// \c0|Add4~3  = CARRY((!\c0|Add4~1 ) # (!\c0|score_counter [1]))

	.dataa(vcc),
	.datab(\c0|score_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add4~1 ),
	.combout(\c0|Add4~2_combout ),
	.cout(\c0|Add4~3 ));
// synopsys translate_off
defparam \c0|Add4~2 .lut_mask = 16'h3C3F;
defparam \c0|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N6
cycloneii_lcell_comb \c0|Add4~4 (
// Equation(s):
// \c0|Add4~4_combout  = (\c0|score_counter [2] & (\c0|Add4~3  $ (GND))) # (!\c0|score_counter [2] & (!\c0|Add4~3  & VCC))
// \c0|Add4~5  = CARRY((\c0|score_counter [2] & !\c0|Add4~3 ))

	.dataa(\c0|score_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add4~3 ),
	.combout(\c0|Add4~4_combout ),
	.cout(\c0|Add4~5 ));
// synopsys translate_off
defparam \c0|Add4~4 .lut_mask = 16'hA50A;
defparam \c0|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
cycloneii_lcell_comb \c0|Add4~6 (
// Equation(s):
// \c0|Add4~6_combout  = (\c0|score_counter [3] & (!\c0|Add4~5 )) # (!\c0|score_counter [3] & ((\c0|Add4~5 ) # (GND)))
// \c0|Add4~7  = CARRY((!\c0|Add4~5 ) # (!\c0|score_counter [3]))

	.dataa(vcc),
	.datab(\c0|score_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add4~5 ),
	.combout(\c0|Add4~6_combout ),
	.cout(\c0|Add4~7 ));
// synopsys translate_off
defparam \c0|Add4~6 .lut_mask = 16'h3C3F;
defparam \c0|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N10
cycloneii_lcell_comb \c0|Add4~8 (
// Equation(s):
// \c0|Add4~8_combout  = (\c0|score_counter [4] & (\c0|Add4~7  $ (GND))) # (!\c0|score_counter [4] & (!\c0|Add4~7  & VCC))
// \c0|Add4~9  = CARRY((\c0|score_counter [4] & !\c0|Add4~7 ))

	.dataa(\c0|score_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add4~7 ),
	.combout(\c0|Add4~8_combout ),
	.cout(\c0|Add4~9 ));
// synopsys translate_off
defparam \c0|Add4~8 .lut_mask = 16'hA50A;
defparam \c0|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
cycloneii_lcell_comb \c0|Add4~10 (
// Equation(s):
// \c0|Add4~10_combout  = \c0|Add4~9  $ (\c0|score_counter [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c0|score_counter [5]),
	.cin(\c0|Add4~9 ),
	.combout(\c0|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Add4~10 .lut_mask = 16'h0FF0;
defparam \c0|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y26_N13
cycloneii_lcell_ff \c0|p_x[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|p_x[6]~22_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|current_state~20_combout ),
	.ena(\c0|p_x[1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|p_x [6]));

// Location: LCCOMB_X34_Y12_N0
cycloneii_lcell_comb \c0|Add5~0 (
// Equation(s):
// \c0|Add5~0_combout  = (\c0|score~32_combout  & (\c0|score [0] & VCC)) # (!\c0|score~32_combout  & (\c0|score [0] $ (VCC)))
// \c0|Add5~1  = CARRY((!\c0|score~32_combout  & \c0|score [0]))

	.dataa(\c0|score~32_combout ),
	.datab(\c0|score [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|Add5~0_combout ),
	.cout(\c0|Add5~1 ));
// synopsys translate_off
defparam \c0|Add5~0 .lut_mask = 16'h9944;
defparam \c0|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneii_lcell_comb \c0|Add3~4 (
// Equation(s):
// \c0|Add3~4_combout  = (\c0|p_x [2] & (\c0|Add3~3  $ (GND))) # (!\c0|p_x [2] & (!\c0|Add3~3  & VCC))
// \c0|Add3~5  = CARRY((\c0|p_x [2] & !\c0|Add3~3 ))

	.dataa(vcc),
	.datab(\c0|p_x [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add3~3 ),
	.combout(\c0|Add3~4_combout ),
	.cout(\c0|Add3~5 ));
// synopsys translate_off
defparam \c0|Add3~4 .lut_mask = 16'hC30C;
defparam \c0|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneii_lcell_comb \c0|Add3~12 (
// Equation(s):
// \c0|Add3~12_combout  = (\c0|p_x [6] & (\c0|Add3~11  $ (GND))) # (!\c0|p_x [6] & (!\c0|Add3~11  & VCC))
// \c0|Add3~13  = CARRY((\c0|p_x [6] & !\c0|Add3~11 ))

	.dataa(\c0|p_x [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add3~11 ),
	.combout(\c0|Add3~12_combout ),
	.cout(\c0|Add3~13 ));
// synopsys translate_off
defparam \c0|Add3~12 .lut_mask = 16'hA50A;
defparam \c0|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneii_lcell_comb \c0|Add3~14 (
// Equation(s):
// \c0|Add3~14_combout  = \c0|Add3~13  $ (\c0|p_x [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c0|p_x [7]),
	.cin(\c0|Add3~13 ),
	.combout(\c0|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Add3~14 .lut_mask = 16'h0FF0;
defparam \c0|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N2
cycloneii_lcell_comb \c0|Add5~2 (
// Equation(s):
// \c0|Add5~2_combout  = (\c0|score [1] & (!\c0|Add5~1 )) # (!\c0|score [1] & ((\c0|Add5~1 ) # (GND)))
// \c0|Add5~3  = CARRY((!\c0|Add5~1 ) # (!\c0|score [1]))

	.dataa(\c0|score [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~1 ),
	.combout(\c0|Add5~2_combout ),
	.cout(\c0|Add5~3 ));
// synopsys translate_off
defparam \c0|Add5~2 .lut_mask = 16'h5A5F;
defparam \c0|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cycloneii_lcell_comb \c0|Add5~8 (
// Equation(s):
// \c0|Add5~8_combout  = (\c0|score [4] & (\c0|Add5~7  $ (GND))) # (!\c0|score [4] & (!\c0|Add5~7  & VCC))
// \c0|Add5~9  = CARRY((\c0|score [4] & !\c0|Add5~7 ))

	.dataa(vcc),
	.datab(\c0|score [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~7 ),
	.combout(\c0|Add5~8_combout ),
	.cout(\c0|Add5~9 ));
// synopsys translate_off
defparam \c0|Add5~8 .lut_mask = 16'hC30C;
defparam \c0|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
cycloneii_lcell_comb \c0|Add5~10 (
// Equation(s):
// \c0|Add5~10_combout  = (\c0|score [5] & (!\c0|Add5~9 )) # (!\c0|score [5] & ((\c0|Add5~9 ) # (GND)))
// \c0|Add5~11  = CARRY((!\c0|Add5~9 ) # (!\c0|score [5]))

	.dataa(vcc),
	.datab(\c0|score [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~9 ),
	.combout(\c0|Add5~10_combout ),
	.cout(\c0|Add5~11 ));
// synopsys translate_off
defparam \c0|Add5~10 .lut_mask = 16'h3C3F;
defparam \c0|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
cycloneii_lcell_comb \c0|Add5~12 (
// Equation(s):
// \c0|Add5~12_combout  = (\c0|score [6] & (\c0|Add5~11  $ (GND))) # (!\c0|score [6] & (!\c0|Add5~11  & VCC))
// \c0|Add5~13  = CARRY((\c0|score [6] & !\c0|Add5~11 ))

	.dataa(vcc),
	.datab(\c0|score [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~11 ),
	.combout(\c0|Add5~12_combout ),
	.cout(\c0|Add5~13 ));
// synopsys translate_off
defparam \c0|Add5~12 .lut_mask = 16'hC30C;
defparam \c0|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
cycloneii_lcell_comb \c0|Add5~14 (
// Equation(s):
// \c0|Add5~14_combout  = (\c0|score [7] & (!\c0|Add5~13 )) # (!\c0|score [7] & ((\c0|Add5~13 ) # (GND)))
// \c0|Add5~15  = CARRY((!\c0|Add5~13 ) # (!\c0|score [7]))

	.dataa(vcc),
	.datab(\c0|score [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~13 ),
	.combout(\c0|Add5~14_combout ),
	.cout(\c0|Add5~15 ));
// synopsys translate_off
defparam \c0|Add5~14 .lut_mask = 16'h3C3F;
defparam \c0|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
cycloneii_lcell_comb \c0|Add5~20 (
// Equation(s):
// \c0|Add5~20_combout  = (\c0|score [10] & (\c0|Add5~19  $ (GND))) # (!\c0|score [10] & (!\c0|Add5~19  & VCC))
// \c0|Add5~21  = CARRY((\c0|score [10] & !\c0|Add5~19 ))

	.dataa(vcc),
	.datab(\c0|score [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~19 ),
	.combout(\c0|Add5~20_combout ),
	.cout(\c0|Add5~21 ));
// synopsys translate_off
defparam \c0|Add5~20 .lut_mask = 16'hC30C;
defparam \c0|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N30
cycloneii_lcell_comb \c0|Add5~30 (
// Equation(s):
// \c0|Add5~30_combout  = (\c0|score [15] & (!\c0|Add5~29 )) # (!\c0|score [15] & ((\c0|Add5~29 ) # (GND)))
// \c0|Add5~31  = CARRY((!\c0|Add5~29 ) # (!\c0|score [15]))

	.dataa(vcc),
	.datab(\c0|score [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~29 ),
	.combout(\c0|Add5~30_combout ),
	.cout(\c0|Add5~31 ));
// synopsys translate_off
defparam \c0|Add5~30 .lut_mask = 16'h3C3F;
defparam \c0|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N0
cycloneii_lcell_comb \c0|Add5~32 (
// Equation(s):
// \c0|Add5~32_combout  = (\c0|score [16] & (\c0|Add5~31  $ (GND))) # (!\c0|score [16] & (!\c0|Add5~31  & VCC))
// \c0|Add5~33  = CARRY((\c0|score [16] & !\c0|Add5~31 ))

	.dataa(vcc),
	.datab(\c0|score [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~31 ),
	.combout(\c0|Add5~32_combout ),
	.cout(\c0|Add5~33 ));
// synopsys translate_off
defparam \c0|Add5~32 .lut_mask = 16'hC30C;
defparam \c0|Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N2
cycloneii_lcell_comb \c0|Add5~34 (
// Equation(s):
// \c0|Add5~34_combout  = (\c0|score [17] & (!\c0|Add5~33 )) # (!\c0|score [17] & ((\c0|Add5~33 ) # (GND)))
// \c0|Add5~35  = CARRY((!\c0|Add5~33 ) # (!\c0|score [17]))

	.dataa(\c0|score [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~33 ),
	.combout(\c0|Add5~34_combout ),
	.cout(\c0|Add5~35 ));
// synopsys translate_off
defparam \c0|Add5~34 .lut_mask = 16'h5A5F;
defparam \c0|Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N8
cycloneii_lcell_comb \c0|Add5~40 (
// Equation(s):
// \c0|Add5~40_combout  = (\c0|score [20] & (\c0|Add5~39  $ (GND))) # (!\c0|score [20] & (!\c0|Add5~39  & VCC))
// \c0|Add5~41  = CARRY((\c0|score [20] & !\c0|Add5~39 ))

	.dataa(vcc),
	.datab(\c0|score [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~39 ),
	.combout(\c0|Add5~40_combout ),
	.cout(\c0|Add5~41 ));
// synopsys translate_off
defparam \c0|Add5~40 .lut_mask = 16'hC30C;
defparam \c0|Add5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N10
cycloneii_lcell_comb \c0|Add5~42 (
// Equation(s):
// \c0|Add5~42_combout  = (\c0|score [21] & (!\c0|Add5~41 )) # (!\c0|score [21] & ((\c0|Add5~41 ) # (GND)))
// \c0|Add5~43  = CARRY((!\c0|Add5~41 ) # (!\c0|score [21]))

	.dataa(vcc),
	.datab(\c0|score [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~41 ),
	.combout(\c0|Add5~42_combout ),
	.cout(\c0|Add5~43 ));
// synopsys translate_off
defparam \c0|Add5~42 .lut_mask = 16'h3C3F;
defparam \c0|Add5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N12
cycloneii_lcell_comb \c0|Add5~44 (
// Equation(s):
// \c0|Add5~44_combout  = (\c0|score [22] & (\c0|Add5~43  $ (GND))) # (!\c0|score [22] & (!\c0|Add5~43  & VCC))
// \c0|Add5~45  = CARRY((\c0|score [22] & !\c0|Add5~43 ))

	.dataa(vcc),
	.datab(\c0|score [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~43 ),
	.combout(\c0|Add5~44_combout ),
	.cout(\c0|Add5~45 ));
// synopsys translate_off
defparam \c0|Add5~44 .lut_mask = 16'hC30C;
defparam \c0|Add5~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N14
cycloneii_lcell_comb \c0|Add5~46 (
// Equation(s):
// \c0|Add5~46_combout  = (\c0|score [23] & (!\c0|Add5~45 )) # (!\c0|score [23] & ((\c0|Add5~45 ) # (GND)))
// \c0|Add5~47  = CARRY((!\c0|Add5~45 ) # (!\c0|score [23]))

	.dataa(vcc),
	.datab(\c0|score [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~45 ),
	.combout(\c0|Add5~46_combout ),
	.cout(\c0|Add5~47 ));
// synopsys translate_off
defparam \c0|Add5~46 .lut_mask = 16'h3C3F;
defparam \c0|Add5~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N20
cycloneii_lcell_comb \c0|Add5~52 (
// Equation(s):
// \c0|Add5~52_combout  = (\c0|score [26] & (\c0|Add5~51  $ (GND))) # (!\c0|score [26] & (!\c0|Add5~51  & VCC))
// \c0|Add5~53  = CARRY((\c0|score [26] & !\c0|Add5~51 ))

	.dataa(vcc),
	.datab(\c0|score [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~51 ),
	.combout(\c0|Add5~52_combout ),
	.cout(\c0|Add5~53 ));
// synopsys translate_off
defparam \c0|Add5~52 .lut_mask = 16'hC30C;
defparam \c0|Add5~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N28
cycloneii_lcell_comb \c0|Add5~60 (
// Equation(s):
// \c0|Add5~60_combout  = (\c0|score [30] & (\c0|Add5~59  $ (GND))) # (!\c0|score [30] & (!\c0|Add5~59  & VCC))
// \c0|Add5~61  = CARRY((\c0|score [30] & !\c0|Add5~59 ))

	.dataa(vcc),
	.datab(\c0|score [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~59 ),
	.combout(\c0|Add5~60_combout ),
	.cout(\c0|Add5~61 ));
// synopsys translate_off
defparam \c0|Add5~60 .lut_mask = 16'hC30C;
defparam \c0|Add5~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N30
cycloneii_lcell_comb \c0|Add5~62 (
// Equation(s):
// \c0|Add5~62_combout  = \c0|Add5~61  $ (\c0|score [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c0|score [31]),
	.cin(\c0|Add5~61 ),
	.combout(\c0|Add5~62_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Add5~62 .lut_mask = 16'h0FF0;
defparam \c0|Add5~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y25_N13
cycloneii_lcell_ff \c0|y[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|y[3]~0_combout ),
	.sdata(\c0|LessThan1~2_combout ),
	.aclr(gnd),
	.sclr(\c0|y[1]~9_combout ),
	.sload(\c0|current_state~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|y [3]));

// Location: LCFF_X40_Y25_N7
cycloneii_lcell_ff \c0|y[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|y[2]~4_combout ),
	.sdata(\c0|LessThan1~2_combout ),
	.aclr(gnd),
	.sclr(\c0|y[1]~9_combout ),
	.sload(\c0|current_state~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|y [2]));

// Location: LCCOMB_X40_Y25_N16
cycloneii_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\c0|y [3] & ((\c0|y [1] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\c0|y [1] & (!\VGA|user_input_translator|Add0~1 )))) # (!\c0|y [3] & ((\c0|y [1] & (!\VGA|user_input_translator|Add0~1 )) # (!\c0|y [1] 
// & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\c0|y [3] & (!\c0|y [1] & !\VGA|user_input_translator|Add0~1 )) # (!\c0|y [3] & ((!\VGA|user_input_translator|Add0~1 ) # (!\c0|y [1]))))

	.dataa(\c0|y [3]),
	.datab(\c0|y [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [4] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
cycloneii_lcell_comb \c0|score_counter[0]~12 (
// Equation(s):
// \c0|score_counter[0]~12_combout  = (\c0|always0~2_combout  & (\c0|score_counter~11_combout  $ (VCC))) # (!\c0|always0~2_combout  & (\c0|score_counter~11_combout  & VCC))
// \c0|score_counter[0]~13  = CARRY((\c0|always0~2_combout  & \c0|score_counter~11_combout ))

	.dataa(\c0|always0~2_combout ),
	.datab(\c0|score_counter~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|score_counter[0]~12_combout ),
	.cout(\c0|score_counter[0]~13 ));
// synopsys translate_off
defparam \c0|score_counter[0]~12 .lut_mask = 16'h6688;
defparam \c0|score_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
cycloneii_lcell_comb \c0|score_counter[1]~14 (
// Equation(s):
// \c0|score_counter[1]~14_combout  = (\c0|score_counter~10_combout  & (!\c0|score_counter[0]~13 )) # (!\c0|score_counter~10_combout  & ((\c0|score_counter[0]~13 ) # (GND)))
// \c0|score_counter[1]~15  = CARRY((!\c0|score_counter[0]~13 ) # (!\c0|score_counter~10_combout ))

	.dataa(vcc),
	.datab(\c0|score_counter~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score_counter[0]~13 ),
	.combout(\c0|score_counter[1]~14_combout ),
	.cout(\c0|score_counter[1]~15 ));
// synopsys translate_off
defparam \c0|score_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \c0|score_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N20
cycloneii_lcell_comb \c0|score_counter[2]~16 (
// Equation(s):
// \c0|score_counter[2]~16_combout  = (\c0|score_counter~9_combout  & (\c0|score_counter[1]~15  $ (GND))) # (!\c0|score_counter~9_combout  & (!\c0|score_counter[1]~15  & VCC))
// \c0|score_counter[2]~17  = CARRY((\c0|score_counter~9_combout  & !\c0|score_counter[1]~15 ))

	.dataa(vcc),
	.datab(\c0|score_counter~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score_counter[1]~15 ),
	.combout(\c0|score_counter[2]~16_combout ),
	.cout(\c0|score_counter[2]~17 ));
// synopsys translate_off
defparam \c0|score_counter[2]~16 .lut_mask = 16'hC30C;
defparam \c0|score_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N22
cycloneii_lcell_comb \c0|score_counter[3]~18 (
// Equation(s):
// \c0|score_counter[3]~18_combout  = (\c0|score_counter~8_combout  & (!\c0|score_counter[2]~17 )) # (!\c0|score_counter~8_combout  & ((\c0|score_counter[2]~17 ) # (GND)))
// \c0|score_counter[3]~19  = CARRY((!\c0|score_counter[2]~17 ) # (!\c0|score_counter~8_combout ))

	.dataa(vcc),
	.datab(\c0|score_counter~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score_counter[2]~17 ),
	.combout(\c0|score_counter[3]~18_combout ),
	.cout(\c0|score_counter[3]~19 ));
// synopsys translate_off
defparam \c0|score_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \c0|score_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N24
cycloneii_lcell_comb \c0|score_counter[4]~20 (
// Equation(s):
// \c0|score_counter[4]~20_combout  = (\c0|score_counter~7_combout  & (\c0|score_counter[3]~19  $ (GND))) # (!\c0|score_counter~7_combout  & (!\c0|score_counter[3]~19  & VCC))
// \c0|score_counter[4]~21  = CARRY((\c0|score_counter~7_combout  & !\c0|score_counter[3]~19 ))

	.dataa(vcc),
	.datab(\c0|score_counter~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score_counter[3]~19 ),
	.combout(\c0|score_counter[4]~20_combout ),
	.cout(\c0|score_counter[4]~21 ));
// synopsys translate_off
defparam \c0|score_counter[4]~20 .lut_mask = 16'hC30C;
defparam \c0|score_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
cycloneii_lcell_comb \c0|score_counter[5]~22 (
// Equation(s):
// \c0|score_counter[5]~22_combout  = \c0|score_counter~6_combout  $ (\c0|score_counter[4]~21 )

	.dataa(\c0|score_counter~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score_counter[4]~21 ),
	.combout(\c0|score_counter[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score_counter[5]~22 .lut_mask = 16'h5A5A;
defparam \c0|score_counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneii_lcell_comb \c0|p_x[6]~22 (
// Equation(s):
// \c0|p_x[6]~22_combout  = ((\c0|always0~2_combout  $ (\c0|Add3~12_combout  $ (!\c0|p_x[5]~21 )))) # (GND)
// \c0|p_x[6]~23  = CARRY((\c0|always0~2_combout  & ((\c0|Add3~12_combout ) # (!\c0|p_x[5]~21 ))) # (!\c0|always0~2_combout  & (\c0|Add3~12_combout  & !\c0|p_x[5]~21 )))

	.dataa(\c0|always0~2_combout ),
	.datab(\c0|Add3~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|p_x[5]~21 ),
	.combout(\c0|p_x[6]~22_combout ),
	.cout(\c0|p_x[6]~23 ));
// synopsys translate_off
defparam \c0|p_x[6]~22 .lut_mask = 16'h698E;
defparam \c0|p_x[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y25_N17
cycloneii_lcell_ff \c0|draw_counter[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[17]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [17]));

// Location: LCFF_X41_Y25_N13
cycloneii_lcell_ff \c0|draw_counter[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[15]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [15]));

// Location: LCCOMB_X40_Y25_N12
cycloneii_lcell_comb \c0|y[3]~0 (
// Equation(s):
// \c0|y[3]~0_combout  = (\c0|current_state~21_combout  & ((\c0|draw_counter [11]))) # (!\c0|current_state~21_combout  & (\c0|LessThan1~1_combout ))

	.dataa(\c0|LessThan1~1_combout ),
	.datab(\c0|current_state~21_combout ),
	.datac(vcc),
	.datad(\c0|draw_counter [11]),
	.cin(gnd),
	.combout(\c0|y[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|y[3]~0 .lut_mask = 16'hEE22;
defparam \c0|y[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneii_lcell_comb \c0|y[2]~4 (
// Equation(s):
// \c0|y[2]~4_combout  = (\c0|current_state~21_combout  & ((\c0|draw_counter [10]))) # (!\c0|current_state~21_combout  & (\c0|LessThan1~1_combout ))

	.dataa(\c0|LessThan1~1_combout ),
	.datab(\c0|current_state~21_combout ),
	.datac(vcc),
	.datad(\c0|draw_counter [10]),
	.cin(gnd),
	.combout(\c0|y[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \c0|y[2]~4 .lut_mask = 16'hEE22;
defparam \c0|y[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneii_lcell_comb \c0|Add1~10 (
// Equation(s):
// \c0|Add1~10_combout  = (\c0|p_x [5] & (!\c0|Add1~9 )) # (!\c0|p_x [5] & ((\c0|Add1~9 ) # (GND)))
// \c0|Add1~11  = CARRY((!\c0|Add1~9 ) # (!\c0|p_x [5]))

	.dataa(\c0|p_x [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add1~9 ),
	.combout(\c0|Add1~10_combout ),
	.cout(\c0|Add1~11 ));
// synopsys translate_off
defparam \c0|Add1~10 .lut_mask = 16'h5A5F;
defparam \c0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N16
cycloneii_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N20
cycloneii_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N22
cycloneii_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N24
cycloneii_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneii_lcell_comb \c0|draw_counter[15]~52 (
// Equation(s):
// \c0|draw_counter[15]~52_combout  = (\c0|draw_counter [15] & (!\c0|draw_counter[14]~51 )) # (!\c0|draw_counter [15] & ((\c0|draw_counter[14]~51 ) # (GND)))
// \c0|draw_counter[15]~53  = CARRY((!\c0|draw_counter[14]~51 ) # (!\c0|draw_counter [15]))

	.dataa(\c0|draw_counter [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[14]~51 ),
	.combout(\c0|draw_counter[15]~52_combout ),
	.cout(\c0|draw_counter[15]~53 ));
// synopsys translate_off
defparam \c0|draw_counter[15]~52 .lut_mask = 16'h5A5F;
defparam \c0|draw_counter[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneii_lcell_comb \c0|draw_counter[16]~54 (
// Equation(s):
// \c0|draw_counter[16]~54_combout  = (\c0|draw_counter [16] & (\c0|draw_counter[15]~53  $ (GND))) # (!\c0|draw_counter [16] & (!\c0|draw_counter[15]~53  & VCC))
// \c0|draw_counter[16]~55  = CARRY((\c0|draw_counter [16] & !\c0|draw_counter[15]~53 ))

	.dataa(vcc),
	.datab(\c0|draw_counter [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[15]~53 ),
	.combout(\c0|draw_counter[16]~54_combout ),
	.cout(\c0|draw_counter[16]~55 ));
// synopsys translate_off
defparam \c0|draw_counter[16]~54 .lut_mask = 16'hC30C;
defparam \c0|draw_counter[16]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneii_lcell_comb \c0|draw_counter[17]~56 (
// Equation(s):
// \c0|draw_counter[17]~56_combout  = \c0|draw_counter [17] $ (\c0|draw_counter[16]~55 )

	.dataa(\c0|draw_counter [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[16]~55 ),
	.combout(\c0|draw_counter[17]~56_combout ),
	.cout());
// synopsys translate_off
defparam \c0|draw_counter[17]~56 .lut_mask = 16'h5A5A;
defparam \c0|draw_counter[17]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N26
cycloneii_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneii_lcell_comb \c0|comb_3|Add0~4 (
// Equation(s):
// \c0|comb_3|Add0~4_combout  = (\c0|comb_3|frame_counter [2] & ((GND) # (!\c0|comb_3|Add0~3 ))) # (!\c0|comb_3|frame_counter [2] & (\c0|comb_3|Add0~3  $ (GND)))
// \c0|comb_3|Add0~5  = CARRY((\c0|comb_3|frame_counter [2]) # (!\c0|comb_3|Add0~3 ))

	.dataa(\c0|comb_3|frame_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~3 ),
	.combout(\c0|comb_3|Add0~4_combout ),
	.cout(\c0|comb_3|Add0~5 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~4 .lut_mask = 16'h5AAF;
defparam \c0|comb_3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneii_lcell_comb \c0|comb_3|Add0~8 (
// Equation(s):
// \c0|comb_3|Add0~8_combout  = (\c0|comb_3|frame_counter [4] & ((GND) # (!\c0|comb_3|Add0~7 ))) # (!\c0|comb_3|frame_counter [4] & (\c0|comb_3|Add0~7  $ (GND)))
// \c0|comb_3|Add0~9  = CARRY((\c0|comb_3|frame_counter [4]) # (!\c0|comb_3|Add0~7 ))

	.dataa(\c0|comb_3|frame_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~7 ),
	.combout(\c0|comb_3|Add0~8_combout ),
	.cout(\c0|comb_3|Add0~9 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~8 .lut_mask = 16'h5AAF;
defparam \c0|comb_3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneii_lcell_comb \c0|comb_3|Add0~22 (
// Equation(s):
// \c0|comb_3|Add0~22_combout  = (\c0|comb_3|frame_counter [11] & (\c0|comb_3|Add0~21  & VCC)) # (!\c0|comb_3|frame_counter [11] & (!\c0|comb_3|Add0~21 ))
// \c0|comb_3|Add0~23  = CARRY((!\c0|comb_3|frame_counter [11] & !\c0|comb_3|Add0~21 ))

	.dataa(\c0|comb_3|frame_counter [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~21 ),
	.combout(\c0|comb_3|Add0~22_combout ),
	.cout(\c0|comb_3|Add0~23 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~22 .lut_mask = 16'hA505;
defparam \c0|comb_3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneii_lcell_comb \c0|comb_3|Add0~30 (
// Equation(s):
// \c0|comb_3|Add0~30_combout  = (\c0|comb_3|frame_counter [15] & (\c0|comb_3|Add0~29  & VCC)) # (!\c0|comb_3|frame_counter [15] & (!\c0|comb_3|Add0~29 ))
// \c0|comb_3|Add0~31  = CARRY((!\c0|comb_3|frame_counter [15] & !\c0|comb_3|Add0~29 ))

	.dataa(\c0|comb_3|frame_counter [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~29 ),
	.combout(\c0|comb_3|Add0~30_combout ),
	.cout(\c0|comb_3|Add0~31 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~30 .lut_mask = 16'hA505;
defparam \c0|comb_3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneii_lcell_comb \c0|comb_3|Add0~32 (
// Equation(s):
// \c0|comb_3|Add0~32_combout  = (\c0|comb_3|frame_counter [16] & ((GND) # (!\c0|comb_3|Add0~31 ))) # (!\c0|comb_3|frame_counter [16] & (\c0|comb_3|Add0~31  $ (GND)))
// \c0|comb_3|Add0~33  = CARRY((\c0|comb_3|frame_counter [16]) # (!\c0|comb_3|Add0~31 ))

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~31 ),
	.combout(\c0|comb_3|Add0~32_combout ),
	.cout(\c0|comb_3|Add0~33 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~32 .lut_mask = 16'h3CCF;
defparam \c0|comb_3|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneii_lcell_comb \c0|comb_3|Add0~34 (
// Equation(s):
// \c0|comb_3|Add0~34_combout  = (\c0|comb_3|frame_counter [17] & (\c0|comb_3|Add0~33  & VCC)) # (!\c0|comb_3|frame_counter [17] & (!\c0|comb_3|Add0~33 ))
// \c0|comb_3|Add0~35  = CARRY((!\c0|comb_3|frame_counter [17] & !\c0|comb_3|Add0~33 ))

	.dataa(\c0|comb_3|frame_counter [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~33 ),
	.combout(\c0|comb_3|Add0~34_combout ),
	.cout(\c0|comb_3|Add0~35 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~34 .lut_mask = 16'hA505;
defparam \c0|comb_3|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .lut_mask = 16'hEE30;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ) # 
// ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout  & 
// !\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .lut_mask = 16'hF0AC;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneii_lcell_comb \c0|score~32 (
// Equation(s):
// \c0|score~32_combout  = (!\c0|always0~1_combout ) # (!\c0|Add4~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c0|Add4~10_combout ),
	.datad(\c0|always0~1_combout ),
	.cin(gnd),
	.combout(\c0|score~32_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score~32 .lut_mask = 16'h0FFF;
defparam \c0|score~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneii_lcell_comb \c0|LessThan4~1 (
// Equation(s):
// \c0|LessThan4~1_combout  = (\c0|Add3~12_combout ) # ((\c0|Add3~14_combout ) # ((\c0|Add3~8_combout ) # (\c0|Add3~10_combout )))

	.dataa(\c0|Add3~12_combout ),
	.datab(\c0|Add3~14_combout ),
	.datac(\c0|Add3~8_combout ),
	.datad(\c0|Add3~10_combout ),
	.cin(gnd),
	.combout(\c0|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|LessThan4~1 .lut_mask = 16'hFFFE;
defparam \c0|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N29
cycloneii_lcell_ff \c0|x[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|x [5]));

// Location: LCCOMB_X38_Y25_N6
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3] = (\VGA|valid_160x120~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & 
// !\VGA|user_input_translator|mem_address[12]~14_combout )))

	.dataa(\VGA|valid_160x120~0_combout ),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] .lut_mask = 16'h0002;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3] = (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & 
// !\VGA|controller|controller_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .lut_mask = 16'h0003;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[14]~18_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & !\VGA|user_input_translator|mem_address[12]~14_combout 
// ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 .lut_mask = 16'h0003;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneii_lcell_comb \c0|score_counter~6 (
// Equation(s):
// \c0|score_counter~6_combout  = (\c0|always0~1_combout  & ((\c0|Add4~10_combout ))) # (!\c0|always0~1_combout  & (\c0|score_counter [5]))

	.dataa(\c0|score_counter [5]),
	.datab(vcc),
	.datac(\c0|Add4~10_combout ),
	.datad(\c0|always0~1_combout ),
	.cin(gnd),
	.combout(\c0|score_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score_counter~6 .lut_mask = 16'hF0AA;
defparam \c0|score_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
cycloneii_lcell_comb \c0|score_counter~7 (
// Equation(s):
// \c0|score_counter~7_combout  = (\c0|always0~1_combout  & ((\c0|Add4~8_combout ))) # (!\c0|always0~1_combout  & (\c0|score_counter [4]))

	.dataa(vcc),
	.datab(\c0|always0~1_combout ),
	.datac(\c0|score_counter [4]),
	.datad(\c0|Add4~8_combout ),
	.cin(gnd),
	.combout(\c0|score_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score_counter~7 .lut_mask = 16'hFC30;
defparam \c0|score_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N30
cycloneii_lcell_comb \c0|score_counter~8 (
// Equation(s):
// \c0|score_counter~8_combout  = (\c0|always0~1_combout  & (\c0|Add4~6_combout )) # (!\c0|always0~1_combout  & ((\c0|score_counter [3])))

	.dataa(vcc),
	.datab(\c0|always0~1_combout ),
	.datac(\c0|Add4~6_combout ),
	.datad(\c0|score_counter [3]),
	.cin(gnd),
	.combout(\c0|score_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score_counter~8 .lut_mask = 16'hF3C0;
defparam \c0|score_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
cycloneii_lcell_comb \c0|score_counter~9 (
// Equation(s):
// \c0|score_counter~9_combout  = (\c0|always0~1_combout  & ((\c0|Add4~4_combout ))) # (!\c0|always0~1_combout  & (\c0|score_counter [2]))

	.dataa(vcc),
	.datab(\c0|always0~1_combout ),
	.datac(\c0|score_counter [2]),
	.datad(\c0|Add4~4_combout ),
	.cin(gnd),
	.combout(\c0|score_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score_counter~9 .lut_mask = 16'hFC30;
defparam \c0|score_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
cycloneii_lcell_comb \c0|score_counter~10 (
// Equation(s):
// \c0|score_counter~10_combout  = (\c0|always0~1_combout  & (\c0|Add4~2_combout )) # (!\c0|always0~1_combout  & ((\c0|score_counter [1])))

	.dataa(vcc),
	.datab(\c0|always0~1_combout ),
	.datac(\c0|Add4~2_combout ),
	.datad(\c0|score_counter [1]),
	.cin(gnd),
	.combout(\c0|score_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score_counter~10 .lut_mask = 16'hF3C0;
defparam \c0|score_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneii_lcell_comb \c0|score_counter~11 (
// Equation(s):
// \c0|score_counter~11_combout  = (\c0|always0~1_combout  & ((\c0|Add4~0_combout ))) # (!\c0|always0~1_combout  & (\c0|score_counter [0]))

	.dataa(vcc),
	.datab(\c0|score_counter [0]),
	.datac(\c0|always0~1_combout ),
	.datad(\c0|Add4~0_combout ),
	.cin(gnd),
	.combout(\c0|score_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score_counter~11 .lut_mask = 16'hFC0C;
defparam \c0|score_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneii_lcell_comb \c0|p_x[1]~26 (
// Equation(s):
// \c0|p_x[1]~26_combout  = (\KEY~combout [0] & ((\c0|current_state.S_IDLE~regout ) # ((\c0|current_state.S_PLAYER_ERASE~regout ) # (\c0|current_state.S_PLAYER_DRAW~regout ))))

	.dataa(\c0|current_state.S_IDLE~regout ),
	.datab(\c0|current_state.S_PLAYER_ERASE~regout ),
	.datac(\c0|current_state.S_PLAYER_DRAW~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|p_x[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \c0|p_x[1]~26 .lut_mask = 16'hFE00;
defparam \c0|p_x[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N7
cycloneii_lcell_ff \c0|current_state.S_PLAYER_INIT (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector35~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|current_state.S_PLAYER_INIT~regout ));

// Location: LCCOMB_X20_Y24_N30
cycloneii_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|xCounter [1]),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFEFA;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N24
cycloneii_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [5] & \VGA|controller|xCounter [4]))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(\VGA|controller|VGA_HS1~0_combout ),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8105;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N14
cycloneii_lcell_comb \c0|Selector15~0 (
// Equation(s):
// \c0|Selector15~0_combout  = (!\c0|draw_counter [17] & (!\c0|draw_counter [16] & ((!\c0|current_state.S_RESET~regout ) # (!\KEY~combout [0]))))

	.dataa(\c0|draw_counter [17]),
	.datab(\c0|draw_counter [16]),
	.datac(\KEY~combout [0]),
	.datad(\c0|current_state.S_RESET~regout ),
	.cin(gnd),
	.combout(\c0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector15~0 .lut_mask = 16'h0111;
defparam \c0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneii_lcell_comb \c0|Selector2~0 (
// Equation(s):
// \c0|Selector2~0_combout  = (!\c0|x[7]~3_combout  & ((\c0|current_state~21_combout  & ((\c0|draw_counter [5]))) # (!\c0|current_state~21_combout  & (\c0|Add1~10_combout ))))

	.dataa(\c0|x[7]~3_combout ),
	.datab(\c0|current_state~21_combout ),
	.datac(\c0|Add1~10_combout ),
	.datad(\c0|draw_counter [5]),
	.cin(gnd),
	.combout(\c0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~0 .lut_mask = 16'h5410;
defparam \c0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneii_lcell_comb \c0|Selector34~10 (
// Equation(s):
// \c0|Selector34~10_combout  = (\KEY~combout [0] & ((\c0|current_state.S_PLAYER_INIT~regout ) # ((\c0|current_state.S_PLAYER_ERASE~regout ) # (\c0|current_state.S_PLAYER_DRAW~regout ))))

	.dataa(\c0|current_state.S_PLAYER_INIT~regout ),
	.datab(\c0|current_state.S_PLAYER_ERASE~regout ),
	.datac(\c0|current_state.S_PLAYER_DRAW~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|Selector34~10_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector34~10 .lut_mask = 16'hFE00;
defparam \c0|Selector34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneii_lcell_comb \c0|Selector37~9 (
// Equation(s):
// \c0|Selector37~9_combout  = (\c0|current_state.S_PLAYER_DRAW~regout  & (((!\c0|LessThan1~1_combout )))) # (!\c0|current_state.S_PLAYER_DRAW~regout  & (\c0|current_state.S_PLAYER_INIT~regout  & ((\c0|draw_counter [4]) # (!\c0|LessThan1~1_combout ))))

	.dataa(\c0|current_state.S_PLAYER_INIT~regout ),
	.datab(\c0|current_state.S_PLAYER_DRAW~regout ),
	.datac(\c0|LessThan1~1_combout ),
	.datad(\c0|draw_counter [4]),
	.cin(gnd),
	.combout(\c0|Selector37~9_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector37~9 .lut_mask = 16'h2E0E;
defparam \c0|Selector37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N0
cycloneii_lcell_comb \c0|Selector34~14 (
// Equation(s):
// \c0|Selector34~14_combout  = (\c0|draw_counter [17] & (((!\c0|current_state.S_RESET~regout ) # (!\KEY~combout [0])))) # (!\c0|draw_counter [17] & (\c0|draw_counter [16] & ((!\c0|current_state.S_RESET~regout ) # (!\KEY~combout [0]))))

	.dataa(\c0|draw_counter [17]),
	.datab(\c0|draw_counter [16]),
	.datac(\KEY~combout [0]),
	.datad(\c0|current_state.S_RESET~regout ),
	.cin(gnd),
	.combout(\c0|Selector34~14_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector34~14 .lut_mask = 16'h0EEE;
defparam \c0|Selector34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N6
cycloneii_lcell_comb \c0|Selector35~0 (
// Equation(s):
// \c0|Selector35~0_combout  = (\c0|current_state~20_combout  & ((\c0|Selector34~14_combout ) # ((\c0|current_state~22_combout  & !\c0|Selector34~13_combout ))))

	.dataa(\c0|current_state~22_combout ),
	.datab(\c0|Selector34~13_combout ),
	.datac(\c0|Selector34~14_combout ),
	.datad(\c0|current_state~20_combout ),
	.cin(gnd),
	.combout(\c0|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector35~0 .lut_mask = 16'hF200;
defparam \c0|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N25
cycloneii_lcell_ff \c0|comb_3|frame_counter[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|frame_counter~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [17]));

// Location: LCFF_X42_Y25_N17
cycloneii_lcell_ff \c0|comb_3|frame_counter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [2]));

// Location: LCFF_X42_Y25_N21
cycloneii_lcell_ff \c0|comb_3|frame_counter[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [4]));

// Location: LCCOMB_X42_Y25_N6
cycloneii_lcell_comb \c0|comb_3|Equal0~2 (
// Equation(s):
// \c0|comb_3|Equal0~2_combout  = (!\c0|comb_3|frame_counter [4] & !\c0|comb_3|frame_counter [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c0|comb_3|frame_counter [4]),
	.datad(\c0|comb_3|frame_counter [5]),
	.cin(gnd),
	.combout(\c0|comb_3|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|Equal0~2 .lut_mask = 16'h000F;
defparam \c0|comb_3|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N29
cycloneii_lcell_ff \c0|comb_3|frame_counter[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|frame_counter~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [11]));

// Location: LCCOMB_X43_Y25_N14
cycloneii_lcell_comb \c0|comb_3|Equal0~4 (
// Equation(s):
// \c0|comb_3|Equal0~4_combout  = (!\c0|comb_3|frame_counter [10] & (!\c0|comb_3|frame_counter [8] & (!\c0|comb_3|frame_counter [9] & !\c0|comb_3|frame_counter [11])))

	.dataa(\c0|comb_3|frame_counter [10]),
	.datab(\c0|comb_3|frame_counter [8]),
	.datac(\c0|comb_3|frame_counter [9]),
	.datad(\c0|comb_3|frame_counter [11]),
	.cin(gnd),
	.combout(\c0|comb_3|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|Equal0~4 .lut_mask = 16'h0001;
defparam \c0|comb_3|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N11
cycloneii_lcell_ff \c0|comb_3|frame_counter[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [15]));

// Location: LCCOMB_X42_Y24_N24
cycloneii_lcell_comb \c0|comb_3|frame_counter~1 (
// Equation(s):
// \c0|comb_3|frame_counter~1_combout  = (\c0|comb_3|Add0~34_combout  & !\c0|comb_3|Equal0~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c0|comb_3|Add0~34_combout ),
	.datad(\c0|comb_3|Equal0~6_combout ),
	.cin(gnd),
	.combout(\c0|comb_3|frame_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|frame_counter~1 .lut_mask = 16'h00F0;
defparam \c0|comb_3|frame_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneii_lcell_comb \c0|comb_3|frame_counter~7 (
// Equation(s):
// \c0|comb_3|frame_counter~7_combout  = (\c0|comb_3|Add0~22_combout  & !\c0|comb_3|Equal0~6_combout )

	.dataa(vcc),
	.datab(\c0|comb_3|Add0~22_combout ),
	.datac(vcc),
	.datad(\c0|comb_3|Equal0~6_combout ),
	.cin(gnd),
	.combout(\c0|comb_3|frame_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|frame_counter~7 .lut_mask = 16'h00CC;
defparam \c0|comb_3|frame_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N2
cycloneii_lcell_comb \c0|p_x[1]~28 (
// Equation(s):
// \c0|p_x[1]~28_combout  = (\c0|p_x[1]~26_combout ) # ((!\c0|current_state.S_RESET~regout ) # (!\KEY~combout [0]))

	.dataa(\c0|p_x[1]~26_combout ),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\c0|current_state.S_RESET~regout ),
	.cin(gnd),
	.combout(\c0|p_x[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \c0|p_x[1]~28 .lut_mask = 16'hAFFF;
defparam \c0|p_x[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneii_lcell_comb \c0|x[7]~3 (
// Equation(s):
// \c0|x[7]~3_combout  = ((\KEY~combout [0] & ((\c0|current_state.S_PLAYER_UPDATE~regout ) # (\c0|current_state.S_IDLE~regout )))) # (!\c0|Selector1~0_combout )

	.dataa(\KEY~combout [0]),
	.datab(\c0|current_state.S_PLAYER_UPDATE~regout ),
	.datac(\c0|Selector1~0_combout ),
	.datad(\c0|current_state.S_IDLE~regout ),
	.cin(gnd),
	.combout(\c0|x[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|x[7]~3 .lut_mask = 16'hAF8F;
defparam \c0|x[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneii_lcell_comb \c0|p_x[2]~14 (
// Equation(s):
// \c0|p_x[2]~14_combout  = ((\c0|Add3~4_combout  $ (\c0|always0~2_combout  $ (!\c0|p_x[1]~13 )))) # (GND)
// \c0|p_x[2]~15  = CARRY((\c0|Add3~4_combout  & ((\c0|always0~2_combout ) # (!\c0|p_x[1]~13 ))) # (!\c0|Add3~4_combout  & (\c0|always0~2_combout  & !\c0|p_x[1]~13 )))

	.dataa(\c0|Add3~4_combout ),
	.datab(\c0|always0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|p_x[1]~13 ),
	.combout(\c0|p_x[2]~14_combout ),
	.cout(\c0|p_x[2]~15 ));
// synopsys translate_off
defparam \c0|p_x[2]~14 .lut_mask = 16'h698E;
defparam \c0|p_x[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
cycloneii_lcell_comb \c0|comb_3|frame_counter~0 (
// Equation(s):
// \c0|comb_3|frame_counter~0_combout  = (\c0|comb_3|Add0~32_combout  & !\c0|comb_3|Equal0~6_combout )

	.dataa(\c0|comb_3|Add0~32_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\c0|comb_3|Equal0~6_combout ),
	.cin(gnd),
	.combout(\c0|comb_3|frame_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|frame_counter~0 .lut_mask = 16'h00AA;
defparam \c0|comb_3|frame_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N23
cycloneii_lcell_ff \c0|comb_3|frame_counter[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|frame_counter~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [16]));

// Location: LCCOMB_X42_Y25_N12
cycloneii_lcell_comb \c0|comb_3|Add0~0 (
// Equation(s):
// \c0|comb_3|Add0~0_combout  = \c0|comb_3|frame_counter [0] $ (VCC)
// \c0|comb_3|Add0~1  = CARRY(\c0|comb_3|frame_counter [0])

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|comb_3|Add0~0_combout ),
	.cout(\c0|comb_3|Add0~1 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~0 .lut_mask = 16'h33CC;
defparam \c0|comb_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneii_lcell_comb \c0|comb_3|frame_counter~2 (
// Equation(s):
// \c0|comb_3|frame_counter~2_combout  = (!\c0|comb_3|Equal0~6_combout  & \c0|comb_3|Add0~0_combout )

	.dataa(\c0|comb_3|Equal0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\c0|comb_3|Add0~0_combout ),
	.cin(gnd),
	.combout(\c0|comb_3|frame_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|frame_counter~2 .lut_mask = 16'h5500;
defparam \c0|comb_3|frame_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N1
cycloneii_lcell_ff \c0|comb_3|frame_counter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|frame_counter~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [0]));

// Location: LCCOMB_X42_Y25_N14
cycloneii_lcell_comb \c0|comb_3|Add0~2 (
// Equation(s):
// \c0|comb_3|Add0~2_combout  = (\c0|comb_3|frame_counter [1] & (\c0|comb_3|Add0~1  & VCC)) # (!\c0|comb_3|frame_counter [1] & (!\c0|comb_3|Add0~1 ))
// \c0|comb_3|Add0~3  = CARRY((!\c0|comb_3|frame_counter [1] & !\c0|comb_3|Add0~1 ))

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~1 ),
	.combout(\c0|comb_3|Add0~2_combout ),
	.cout(\c0|comb_3|Add0~3 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~2 .lut_mask = 16'hC303;
defparam \c0|comb_3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneii_lcell_comb \c0|comb_3|frame_counter~3 (
// Equation(s):
// \c0|comb_3|frame_counter~3_combout  = (!\c0|comb_3|Equal0~6_combout  & \c0|comb_3|Add0~2_combout )

	.dataa(vcc),
	.datab(\c0|comb_3|Equal0~6_combout ),
	.datac(\c0|comb_3|Add0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|comb_3|frame_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|frame_counter~3 .lut_mask = 16'h3030;
defparam \c0|comb_3|frame_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N1
cycloneii_lcell_ff \c0|comb_3|frame_counter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|frame_counter~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [1]));

// Location: LCCOMB_X42_Y25_N18
cycloneii_lcell_comb \c0|comb_3|Add0~6 (
// Equation(s):
// \c0|comb_3|Add0~6_combout  = (\c0|comb_3|frame_counter [3] & (\c0|comb_3|Add0~5  & VCC)) # (!\c0|comb_3|frame_counter [3] & (!\c0|comb_3|Add0~5 ))
// \c0|comb_3|Add0~7  = CARRY((!\c0|comb_3|frame_counter [3] & !\c0|comb_3|Add0~5 ))

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~5 ),
	.combout(\c0|comb_3|Add0~6_combout ),
	.cout(\c0|comb_3|Add0~7 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~6 .lut_mask = 16'hC303;
defparam \c0|comb_3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneii_lcell_comb \c0|comb_3|frame_counter~4 (
// Equation(s):
// \c0|comb_3|frame_counter~4_combout  = (!\c0|comb_3|Equal0~6_combout  & \c0|comb_3|Add0~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c0|comb_3|Equal0~6_combout ),
	.datad(\c0|comb_3|Add0~6_combout ),
	.cin(gnd),
	.combout(\c0|comb_3|frame_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|frame_counter~4 .lut_mask = 16'h0F00;
defparam \c0|comb_3|frame_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N3
cycloneii_lcell_ff \c0|comb_3|frame_counter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|frame_counter~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [3]));

// Location: LCCOMB_X42_Y25_N22
cycloneii_lcell_comb \c0|comb_3|Add0~10 (
// Equation(s):
// \c0|comb_3|Add0~10_combout  = (\c0|comb_3|frame_counter [5] & (\c0|comb_3|Add0~9  & VCC)) # (!\c0|comb_3|frame_counter [5] & (!\c0|comb_3|Add0~9 ))
// \c0|comb_3|Add0~11  = CARRY((!\c0|comb_3|frame_counter [5] & !\c0|comb_3|Add0~9 ))

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~9 ),
	.combout(\c0|comb_3|Add0~10_combout ),
	.cout(\c0|comb_3|Add0~11 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~10 .lut_mask = 16'hC303;
defparam \c0|comb_3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y25_N23
cycloneii_lcell_ff \c0|comb_3|frame_counter[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [5]));

// Location: LCCOMB_X42_Y25_N24
cycloneii_lcell_comb \c0|comb_3|Add0~12 (
// Equation(s):
// \c0|comb_3|Add0~12_combout  = (\c0|comb_3|frame_counter [6] & ((GND) # (!\c0|comb_3|Add0~11 ))) # (!\c0|comb_3|frame_counter [6] & (\c0|comb_3|Add0~11  $ (GND)))
// \c0|comb_3|Add0~13  = CARRY((\c0|comb_3|frame_counter [6]) # (!\c0|comb_3|Add0~11 ))

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~11 ),
	.combout(\c0|comb_3|Add0~12_combout ),
	.cout(\c0|comb_3|Add0~13 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~12 .lut_mask = 16'h3CCF;
defparam \c0|comb_3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneii_lcell_comb \c0|comb_3|frame_counter~5 (
// Equation(s):
// \c0|comb_3|frame_counter~5_combout  = (!\c0|comb_3|Equal0~6_combout  & \c0|comb_3|Add0~12_combout )

	.dataa(\c0|comb_3|Equal0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\c0|comb_3|Add0~12_combout ),
	.cin(gnd),
	.combout(\c0|comb_3|frame_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|frame_counter~5 .lut_mask = 16'h5500;
defparam \c0|comb_3|frame_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N19
cycloneii_lcell_ff \c0|comb_3|frame_counter[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|frame_counter~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [6]));

// Location: LCCOMB_X42_Y25_N26
cycloneii_lcell_comb \c0|comb_3|Add0~14 (
// Equation(s):
// \c0|comb_3|Add0~14_combout  = (\c0|comb_3|frame_counter [7] & (\c0|comb_3|Add0~13  & VCC)) # (!\c0|comb_3|frame_counter [7] & (!\c0|comb_3|Add0~13 ))
// \c0|comb_3|Add0~15  = CARRY((!\c0|comb_3|frame_counter [7] & !\c0|comb_3|Add0~13 ))

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~13 ),
	.combout(\c0|comb_3|Add0~14_combout ),
	.cout(\c0|comb_3|Add0~15 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~14 .lut_mask = 16'hC303;
defparam \c0|comb_3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneii_lcell_comb \c0|comb_3|frame_counter~6 (
// Equation(s):
// \c0|comb_3|frame_counter~6_combout  = (!\c0|comb_3|Equal0~6_combout  & \c0|comb_3|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c0|comb_3|Equal0~6_combout ),
	.datad(\c0|comb_3|Add0~14_combout ),
	.cin(gnd),
	.combout(\c0|comb_3|frame_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|frame_counter~6 .lut_mask = 16'h0F00;
defparam \c0|comb_3|frame_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N9
cycloneii_lcell_ff \c0|comb_3|frame_counter[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|frame_counter~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [7]));

// Location: LCCOMB_X42_Y25_N28
cycloneii_lcell_comb \c0|comb_3|Add0~16 (
// Equation(s):
// \c0|comb_3|Add0~16_combout  = (\c0|comb_3|frame_counter [8] & ((GND) # (!\c0|comb_3|Add0~15 ))) # (!\c0|comb_3|frame_counter [8] & (\c0|comb_3|Add0~15  $ (GND)))
// \c0|comb_3|Add0~17  = CARRY((\c0|comb_3|frame_counter [8]) # (!\c0|comb_3|Add0~15 ))

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~15 ),
	.combout(\c0|comb_3|Add0~16_combout ),
	.cout(\c0|comb_3|Add0~17 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~16 .lut_mask = 16'h3CCF;
defparam \c0|comb_3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y25_N29
cycloneii_lcell_ff \c0|comb_3|frame_counter[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [8]));

// Location: LCCOMB_X42_Y25_N30
cycloneii_lcell_comb \c0|comb_3|Add0~18 (
// Equation(s):
// \c0|comb_3|Add0~18_combout  = (\c0|comb_3|frame_counter [9] & (\c0|comb_3|Add0~17  & VCC)) # (!\c0|comb_3|frame_counter [9] & (!\c0|comb_3|Add0~17 ))
// \c0|comb_3|Add0~19  = CARRY((!\c0|comb_3|frame_counter [9] & !\c0|comb_3|Add0~17 ))

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~17 ),
	.combout(\c0|comb_3|Add0~18_combout ),
	.cout(\c0|comb_3|Add0~19 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~18 .lut_mask = 16'hC303;
defparam \c0|comb_3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y25_N31
cycloneii_lcell_ff \c0|comb_3|frame_counter[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [9]));

// Location: LCCOMB_X42_Y24_N0
cycloneii_lcell_comb \c0|comb_3|Add0~20 (
// Equation(s):
// \c0|comb_3|Add0~20_combout  = (\c0|comb_3|frame_counter [10] & ((GND) # (!\c0|comb_3|Add0~19 ))) # (!\c0|comb_3|frame_counter [10] & (\c0|comb_3|Add0~19  $ (GND)))
// \c0|comb_3|Add0~21  = CARRY((\c0|comb_3|frame_counter [10]) # (!\c0|comb_3|Add0~19 ))

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~19 ),
	.combout(\c0|comb_3|Add0~20_combout ),
	.cout(\c0|comb_3|Add0~21 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~20 .lut_mask = 16'h3CCF;
defparam \c0|comb_3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y24_N1
cycloneii_lcell_ff \c0|comb_3|frame_counter[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [10]));

// Location: LCCOMB_X42_Y24_N4
cycloneii_lcell_comb \c0|comb_3|Add0~24 (
// Equation(s):
// \c0|comb_3|Add0~24_combout  = (\c0|comb_3|frame_counter [12] & ((GND) # (!\c0|comb_3|Add0~23 ))) # (!\c0|comb_3|frame_counter [12] & (\c0|comb_3|Add0~23  $ (GND)))
// \c0|comb_3|Add0~25  = CARRY((\c0|comb_3|frame_counter [12]) # (!\c0|comb_3|Add0~23 ))

	.dataa(vcc),
	.datab(\c0|comb_3|frame_counter [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~23 ),
	.combout(\c0|comb_3|Add0~24_combout ),
	.cout(\c0|comb_3|Add0~25 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~24 .lut_mask = 16'h3CCF;
defparam \c0|comb_3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y24_N5
cycloneii_lcell_ff \c0|comb_3|frame_counter[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [12]));

// Location: LCCOMB_X42_Y24_N6
cycloneii_lcell_comb \c0|comb_3|Add0~26 (
// Equation(s):
// \c0|comb_3|Add0~26_combout  = (\c0|comb_3|frame_counter [13] & (\c0|comb_3|Add0~25  & VCC)) # (!\c0|comb_3|frame_counter [13] & (!\c0|comb_3|Add0~25 ))
// \c0|comb_3|Add0~27  = CARRY((!\c0|comb_3|frame_counter [13] & !\c0|comb_3|Add0~25 ))

	.dataa(\c0|comb_3|frame_counter [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~25 ),
	.combout(\c0|comb_3|Add0~26_combout ),
	.cout(\c0|comb_3|Add0~27 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~26 .lut_mask = 16'hA505;
defparam \c0|comb_3|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneii_lcell_comb \c0|comb_3|Add0~28 (
// Equation(s):
// \c0|comb_3|Add0~28_combout  = (\c0|comb_3|frame_counter [14] & ((GND) # (!\c0|comb_3|Add0~27 ))) # (!\c0|comb_3|frame_counter [14] & (\c0|comb_3|Add0~27  $ (GND)))
// \c0|comb_3|Add0~29  = CARRY((\c0|comb_3|frame_counter [14]) # (!\c0|comb_3|Add0~27 ))

	.dataa(\c0|comb_3|frame_counter [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~27 ),
	.combout(\c0|comb_3|Add0~28_combout ),
	.cout(\c0|comb_3|Add0~29 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~28 .lut_mask = 16'h5AAF;
defparam \c0|comb_3|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneii_lcell_comb \c0|comb_3|Add0~36 (
// Equation(s):
// \c0|comb_3|Add0~36_combout  = (\c0|comb_3|frame_counter [18] & ((GND) # (!\c0|comb_3|Add0~35 ))) # (!\c0|comb_3|frame_counter [18] & (\c0|comb_3|Add0~35  $ (GND)))
// \c0|comb_3|Add0~37  = CARRY((\c0|comb_3|frame_counter [18]) # (!\c0|comb_3|Add0~35 ))

	.dataa(\c0|comb_3|frame_counter [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|comb_3|Add0~35 ),
	.combout(\c0|comb_3|Add0~36_combout ),
	.cout(\c0|comb_3|Add0~37 ));
// synopsys translate_off
defparam \c0|comb_3|Add0~36 .lut_mask = 16'h5AAF;
defparam \c0|comb_3|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y24_N17
cycloneii_lcell_ff \c0|comb_3|frame_counter[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [18]));

// Location: LCCOMB_X42_Y24_N18
cycloneii_lcell_comb \c0|comb_3|Add0~38 (
// Equation(s):
// \c0|comb_3|Add0~38_combout  = \c0|comb_3|Add0~37  $ (!\c0|comb_3|frame_counter [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c0|comb_3|frame_counter [19]),
	.cin(\c0|comb_3|Add0~37 ),
	.combout(\c0|comb_3|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|Add0~38 .lut_mask = 16'hF00F;
defparam \c0|comb_3|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y24_N19
cycloneii_lcell_ff \c0|comb_3|frame_counter[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [19]));

// Location: LCCOMB_X42_Y24_N26
cycloneii_lcell_comb \c0|comb_3|Equal0~0 (
// Equation(s):
// \c0|comb_3|Equal0~0_combout  = (!\c0|comb_3|frame_counter [17] & (!\c0|comb_3|frame_counter [16] & (!\c0|comb_3|frame_counter [18] & !\c0|comb_3|frame_counter [19])))

	.dataa(\c0|comb_3|frame_counter [17]),
	.datab(\c0|comb_3|frame_counter [16]),
	.datac(\c0|comb_3|frame_counter [18]),
	.datad(\c0|comb_3|frame_counter [19]),
	.cin(gnd),
	.combout(\c0|comb_3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|Equal0~0 .lut_mask = 16'h0001;
defparam \c0|comb_3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneii_lcell_comb \c0|comb_3|Equal0~1 (
// Equation(s):
// \c0|comb_3|Equal0~1_combout  = (!\c0|comb_3|frame_counter [2] & (!\c0|comb_3|frame_counter [3] & (!\c0|comb_3|frame_counter [0] & !\c0|comb_3|frame_counter [1])))

	.dataa(\c0|comb_3|frame_counter [2]),
	.datab(\c0|comb_3|frame_counter [3]),
	.datac(\c0|comb_3|frame_counter [0]),
	.datad(\c0|comb_3|frame_counter [1]),
	.cin(gnd),
	.combout(\c0|comb_3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|Equal0~1 .lut_mask = 16'h0001;
defparam \c0|comb_3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneii_lcell_comb \c0|comb_3|Equal0~3 (
// Equation(s):
// \c0|comb_3|Equal0~3_combout  = (\c0|comb_3|Equal0~2_combout  & (\c0|comb_3|Equal0~1_combout  & (!\c0|comb_3|frame_counter [7] & !\c0|comb_3|frame_counter [6])))

	.dataa(\c0|comb_3|Equal0~2_combout ),
	.datab(\c0|comb_3|Equal0~1_combout ),
	.datac(\c0|comb_3|frame_counter [7]),
	.datad(\c0|comb_3|frame_counter [6]),
	.cin(gnd),
	.combout(\c0|comb_3|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|Equal0~3 .lut_mask = 16'h0008;
defparam \c0|comb_3|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneii_lcell_comb \c0|comb_3|frame_counter~8 (
// Equation(s):
// \c0|comb_3|frame_counter~8_combout  = (\c0|comb_3|Add0~28_combout  & !\c0|comb_3|Equal0~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c0|comb_3|Add0~28_combout ),
	.datad(\c0|comb_3|Equal0~6_combout ),
	.cin(gnd),
	.combout(\c0|comb_3|frame_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|frame_counter~8 .lut_mask = 16'h00F0;
defparam \c0|comb_3|frame_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N21
cycloneii_lcell_ff \c0|comb_3|frame_counter[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|frame_counter~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [14]));

// Location: LCFF_X42_Y24_N7
cycloneii_lcell_ff \c0|comb_3|frame_counter[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame_counter [13]));

// Location: LCCOMB_X42_Y24_N30
cycloneii_lcell_comb \c0|comb_3|Equal0~5 (
// Equation(s):
// \c0|comb_3|Equal0~5_combout  = (!\c0|comb_3|frame_counter [15] & (!\c0|comb_3|frame_counter [12] & (!\c0|comb_3|frame_counter [14] & !\c0|comb_3|frame_counter [13])))

	.dataa(\c0|comb_3|frame_counter [15]),
	.datab(\c0|comb_3|frame_counter [12]),
	.datac(\c0|comb_3|frame_counter [14]),
	.datad(\c0|comb_3|frame_counter [13]),
	.cin(gnd),
	.combout(\c0|comb_3|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|Equal0~5 .lut_mask = 16'h0001;
defparam \c0|comb_3|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
cycloneii_lcell_comb \c0|comb_3|Equal0~6 (
// Equation(s):
// \c0|comb_3|Equal0~6_combout  = (\c0|comb_3|Equal0~4_combout  & (\c0|comb_3|Equal0~0_combout  & (\c0|comb_3|Equal0~3_combout  & \c0|comb_3|Equal0~5_combout )))

	.dataa(\c0|comb_3|Equal0~4_combout ),
	.datab(\c0|comb_3|Equal0~0_combout ),
	.datac(\c0|comb_3|Equal0~3_combout ),
	.datad(\c0|comb_3|Equal0~5_combout ),
	.cin(gnd),
	.combout(\c0|comb_3|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \c0|comb_3|Equal0~6 .lut_mask = 16'h8000;
defparam \c0|comb_3|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N29
cycloneii_lcell_ff \c0|comb_3|frame (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|comb_3|Equal0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|comb_3|frame~regout ));

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneii_lcell_comb \c0|Selector34~11 (
// Equation(s):
// \c0|Selector34~11_combout  = (\c0|current_state.S_IDLE~regout  & (\c0|comb_3|frame~regout  & \KEY~combout [0]))

	.dataa(\c0|current_state.S_IDLE~regout ),
	.datab(vcc),
	.datac(\c0|comb_3|frame~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|Selector34~11_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector34~11 .lut_mask = 16'hA000;
defparam \c0|Selector34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneii_lcell_comb \c0|Selector37~8 (
// Equation(s):
// \c0|Selector37~8_combout  = (\c0|current_state.S_PLAYER_ERASE~regout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(\c0|current_state.S_PLAYER_ERASE~regout ),
	.datac(vcc),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|Selector37~8_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector37~8 .lut_mask = 16'hCC00;
defparam \c0|Selector37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneii_lcell_comb \c0|Selector36~0 (
// Equation(s):
// \c0|Selector36~0_combout  = (\c0|current_state~20_combout  & ((\c0|Selector34~11_combout ) # ((!\c0|Selector34~13_combout  & \c0|Selector37~8_combout ))))

	.dataa(\c0|Selector34~13_combout ),
	.datab(\c0|Selector34~11_combout ),
	.datac(\c0|Selector37~8_combout ),
	.datad(\c0|current_state~20_combout ),
	.cin(gnd),
	.combout(\c0|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector36~0 .lut_mask = 16'hDC00;
defparam \c0|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N31
cycloneii_lcell_ff \c0|current_state.S_PLAYER_ERASE (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector36~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|current_state.S_PLAYER_ERASE~regout ));

// Location: LCCOMB_X37_Y26_N0
cycloneii_lcell_comb \c0|Selector38~8 (
// Equation(s):
// \c0|Selector38~8_combout  = (!\c0|LessThan1~1_combout  & (\c0|current_state.S_PLAYER_ERASE~regout  & (!\c0|current_state.S_PLAYER_UPDATE~regout  & \KEY~combout [0])))

	.dataa(\c0|LessThan1~1_combout ),
	.datab(\c0|current_state.S_PLAYER_ERASE~regout ),
	.datac(\c0|current_state.S_PLAYER_UPDATE~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|Selector38~8_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector38~8 .lut_mask = 16'h0400;
defparam \c0|Selector38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N1
cycloneii_lcell_ff \c0|current_state.S_PLAYER_UPDATE (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector38~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|current_state.S_PLAYER_UPDATE~regout ));

// Location: LCCOMB_X40_Y26_N16
cycloneii_lcell_comb \c0|current_state~20 (
// Equation(s):
// \c0|current_state~20_combout  = (!\c0|current_state.S_PLAYER_UPDATE~regout ) # (!\KEY~combout [0])

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(\c0|current_state.S_PLAYER_UPDATE~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|current_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~20 .lut_mask = 16'h5F5F;
defparam \c0|current_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneii_lcell_comb \c0|current_state~22 (
// Equation(s):
// \c0|current_state~22_combout  = (\c0|current_state.S_PLAYER_INIT~regout  & \KEY~combout [0])

	.dataa(\c0|current_state.S_PLAYER_INIT~regout ),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|current_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~22 .lut_mask = 16'hA0A0;
defparam \c0|current_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneii_lcell_comb \c0|draw_counter[0]~22 (
// Equation(s):
// \c0|draw_counter[0]~22_combout  = \c0|draw_counter [0] $ (VCC)
// \c0|draw_counter[0]~23  = CARRY(\c0|draw_counter [0])

	.dataa(vcc),
	.datab(\c0|draw_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|draw_counter[0]~22_combout ),
	.cout(\c0|draw_counter[0]~23 ));
// synopsys translate_off
defparam \c0|draw_counter[0]~22 .lut_mask = 16'h33CC;
defparam \c0|draw_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneii_lcell_comb \c0|draw_counter[9]~40 (
// Equation(s):
// \c0|draw_counter[9]~40_combout  = (\c0|draw_counter [9] & (!\c0|draw_counter[8]~39 )) # (!\c0|draw_counter [9] & ((\c0|draw_counter[8]~39 ) # (GND)))
// \c0|draw_counter[9]~41  = CARRY((!\c0|draw_counter[8]~39 ) # (!\c0|draw_counter [9]))

	.dataa(vcc),
	.datab(\c0|draw_counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[8]~39 ),
	.combout(\c0|draw_counter[9]~40_combout ),
	.cout(\c0|draw_counter[9]~41 ));
// synopsys translate_off
defparam \c0|draw_counter[9]~40 .lut_mask = 16'h3C3F;
defparam \c0|draw_counter[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneii_lcell_comb \c0|draw_counter[10]~42 (
// Equation(s):
// \c0|draw_counter[10]~42_combout  = (\c0|draw_counter [10] & (\c0|draw_counter[9]~41  $ (GND))) # (!\c0|draw_counter [10] & (!\c0|draw_counter[9]~41  & VCC))
// \c0|draw_counter[10]~43  = CARRY((\c0|draw_counter [10] & !\c0|draw_counter[9]~41 ))

	.dataa(vcc),
	.datab(\c0|draw_counter [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[9]~41 ),
	.combout(\c0|draw_counter[10]~42_combout ),
	.cout(\c0|draw_counter[10]~43 ));
// synopsys translate_off
defparam \c0|draw_counter[10]~42 .lut_mask = 16'hC30C;
defparam \c0|draw_counter[10]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneii_lcell_comb \c0|Selector37~11 (
// Equation(s):
// \c0|Selector37~11_combout  = (!\c0|current_state.S_PLAYER_UPDATE~regout  & (\KEY~combout [0] & ((\c0|LessThan1~1_combout ) # (!\c0|current_state.S_PLAYER_ERASE~regout ))))

	.dataa(\c0|LessThan1~1_combout ),
	.datab(\c0|current_state.S_PLAYER_ERASE~regout ),
	.datac(\c0|current_state.S_PLAYER_UPDATE~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|Selector37~11_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector37~11 .lut_mask = 16'h0B00;
defparam \c0|Selector37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneii_lcell_comb \c0|Selector34~12 (
// Equation(s):
// \c0|Selector34~12_combout  = (!\c0|Selector34~11_combout  & ((\c0|LessThan1~0_combout ) # ((\c0|current_state.S_RESET~regout  & \KEY~combout [0]))))

	.dataa(\c0|current_state.S_RESET~regout ),
	.datab(\c0|Selector34~11_combout ),
	.datac(\c0|LessThan1~0_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|Selector34~12_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector34~12 .lut_mask = 16'h3230;
defparam \c0|Selector34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneii_lcell_comb \c0|Selector37~10 (
// Equation(s):
// \c0|Selector37~10_combout  = (\c0|Selector37~11_combout  & (\c0|Selector34~12_combout  & ((\c0|Selector37~9_combout ) # (\c0|current_state.S_IDLE~regout ))))

	.dataa(\c0|Selector37~9_combout ),
	.datab(\c0|Selector37~11_combout ),
	.datac(\c0|current_state.S_IDLE~regout ),
	.datad(\c0|Selector34~12_combout ),
	.cin(gnd),
	.combout(\c0|Selector37~10_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector37~10 .lut_mask = 16'hC800;
defparam \c0|Selector37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N13
cycloneii_lcell_ff \c0|current_state.S_IDLE (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector37~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|current_state.S_IDLE~regout ));

// Location: LCCOMB_X40_Y26_N28
cycloneii_lcell_comb \c0|x~2 (
// Equation(s):
// \c0|x~2_combout  = ((!\c0|current_state.S_PLAYER_UPDATE~regout  & !\c0|current_state.S_IDLE~regout )) # (!\KEY~combout [0])

	.dataa(\KEY~combout [0]),
	.datab(\c0|current_state.S_PLAYER_UPDATE~regout ),
	.datac(\c0|current_state.S_IDLE~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|x~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|x~2 .lut_mask = 16'h5757;
defparam \c0|x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N3
cycloneii_lcell_ff \c0|draw_counter[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[10]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [10]));

// Location: LCCOMB_X41_Y25_N4
cycloneii_lcell_comb \c0|draw_counter[11]~44 (
// Equation(s):
// \c0|draw_counter[11]~44_combout  = (\c0|draw_counter [11] & (!\c0|draw_counter[10]~43 )) # (!\c0|draw_counter [11] & ((\c0|draw_counter[10]~43 ) # (GND)))
// \c0|draw_counter[11]~45  = CARRY((!\c0|draw_counter[10]~43 ) # (!\c0|draw_counter [11]))

	.dataa(vcc),
	.datab(\c0|draw_counter [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[10]~43 ),
	.combout(\c0|draw_counter[11]~44_combout ),
	.cout(\c0|draw_counter[11]~45 ));
// synopsys translate_off
defparam \c0|draw_counter[11]~44 .lut_mask = 16'h3C3F;
defparam \c0|draw_counter[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y25_N5
cycloneii_lcell_ff \c0|draw_counter[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[11]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [11]));

// Location: LCCOMB_X41_Y25_N6
cycloneii_lcell_comb \c0|draw_counter[12]~46 (
// Equation(s):
// \c0|draw_counter[12]~46_combout  = (\c0|draw_counter [12] & (\c0|draw_counter[11]~45  $ (GND))) # (!\c0|draw_counter [12] & (!\c0|draw_counter[11]~45  & VCC))
// \c0|draw_counter[12]~47  = CARRY((\c0|draw_counter [12] & !\c0|draw_counter[11]~45 ))

	.dataa(\c0|draw_counter [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[11]~45 ),
	.combout(\c0|draw_counter[12]~46_combout ),
	.cout(\c0|draw_counter[12]~47 ));
// synopsys translate_off
defparam \c0|draw_counter[12]~46 .lut_mask = 16'hA50A;
defparam \c0|draw_counter[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneii_lcell_comb \c0|draw_counter[13]~48 (
// Equation(s):
// \c0|draw_counter[13]~48_combout  = (\c0|draw_counter [13] & (!\c0|draw_counter[12]~47 )) # (!\c0|draw_counter [13] & ((\c0|draw_counter[12]~47 ) # (GND)))
// \c0|draw_counter[13]~49  = CARRY((!\c0|draw_counter[12]~47 ) # (!\c0|draw_counter [13]))

	.dataa(vcc),
	.datab(\c0|draw_counter [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[12]~47 ),
	.combout(\c0|draw_counter[13]~48_combout ),
	.cout(\c0|draw_counter[13]~49 ));
// synopsys translate_off
defparam \c0|draw_counter[13]~48 .lut_mask = 16'h3C3F;
defparam \c0|draw_counter[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y25_N9
cycloneii_lcell_ff \c0|draw_counter[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[13]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [13]));

// Location: LCCOMB_X41_Y25_N10
cycloneii_lcell_comb \c0|draw_counter[14]~50 (
// Equation(s):
// \c0|draw_counter[14]~50_combout  = (\c0|draw_counter [14] & (\c0|draw_counter[13]~49  $ (GND))) # (!\c0|draw_counter [14] & (!\c0|draw_counter[13]~49  & VCC))
// \c0|draw_counter[14]~51  = CARRY((\c0|draw_counter [14] & !\c0|draw_counter[13]~49 ))

	.dataa(\c0|draw_counter [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[13]~49 ),
	.combout(\c0|draw_counter[14]~50_combout ),
	.cout(\c0|draw_counter[14]~51 ));
// synopsys translate_off
defparam \c0|draw_counter[14]~50 .lut_mask = 16'hA50A;
defparam \c0|draw_counter[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y25_N15
cycloneii_lcell_ff \c0|draw_counter[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[16]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [16]));

// Location: LCCOMB_X40_Y26_N18
cycloneii_lcell_comb \c0|LessThan1~0 (
// Equation(s):
// \c0|LessThan1~0_combout  = (!\c0|draw_counter [17] & !\c0|draw_counter [16])

	.dataa(\c0|draw_counter [17]),
	.datab(vcc),
	.datac(\c0|draw_counter [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|LessThan1~0 .lut_mask = 16'h0505;
defparam \c0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneii_lcell_comb \c0|draw_counter[5]~32 (
// Equation(s):
// \c0|draw_counter[5]~32_combout  = (\c0|draw_counter [5] & (!\c0|draw_counter[4]~31 )) # (!\c0|draw_counter [5] & ((\c0|draw_counter[4]~31 ) # (GND)))
// \c0|draw_counter[5]~33  = CARRY((!\c0|draw_counter[4]~31 ) # (!\c0|draw_counter [5]))

	.dataa(\c0|draw_counter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[4]~31 ),
	.combout(\c0|draw_counter[5]~32_combout ),
	.cout(\c0|draw_counter[5]~33 ));
// synopsys translate_off
defparam \c0|draw_counter[5]~32 .lut_mask = 16'h5A5F;
defparam \c0|draw_counter[5]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y26_N25
cycloneii_lcell_ff \c0|draw_counter[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[5]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [5]));

// Location: LCCOMB_X41_Y26_N4
cycloneii_lcell_comb \c0|LessThan2~0 (
// Equation(s):
// \c0|LessThan2~0_combout  = (!\c0|draw_counter [8] & (!\c0|draw_counter [7] & (!\c0|draw_counter [5] & !\c0|draw_counter [6])))

	.dataa(\c0|draw_counter [8]),
	.datab(\c0|draw_counter [7]),
	.datac(\c0|draw_counter [5]),
	.datad(\c0|draw_counter [6]),
	.cin(gnd),
	.combout(\c0|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|LessThan2~0 .lut_mask = 16'h0001;
defparam \c0|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N11
cycloneii_lcell_ff \c0|draw_counter[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[14]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [14]));

// Location: LCCOMB_X41_Y25_N28
cycloneii_lcell_comb \c0|LessThan2~2 (
// Equation(s):
// \c0|LessThan2~2_combout  = (!\c0|draw_counter [15] & (!\c0|draw_counter [13] & !\c0|draw_counter [14]))

	.dataa(\c0|draw_counter [15]),
	.datab(vcc),
	.datac(\c0|draw_counter [13]),
	.datad(\c0|draw_counter [14]),
	.cin(gnd),
	.combout(\c0|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|LessThan2~2 .lut_mask = 16'h0005;
defparam \c0|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneii_lcell_comb \c0|LessThan2~3 (
// Equation(s):
// \c0|LessThan2~3_combout  = (\c0|LessThan2~1_combout  & (\c0|LessThan2~0_combout  & \c0|LessThan2~2_combout ))

	.dataa(vcc),
	.datab(\c0|LessThan2~1_combout ),
	.datac(\c0|LessThan2~0_combout ),
	.datad(\c0|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\c0|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|LessThan2~3 .lut_mask = 16'hC000;
defparam \c0|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneii_lcell_comb \c0|Selector34~15 (
// Equation(s):
// \c0|Selector34~15_combout  = ((\c0|current_state.S_PLAYER_INIT~regout  & (\c0|draw_counter [4] & \KEY~combout [0]))) # (!\c0|LessThan2~3_combout )

	.dataa(\c0|current_state.S_PLAYER_INIT~regout ),
	.datab(\c0|draw_counter [4]),
	.datac(\c0|LessThan2~3_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|Selector34~15_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector34~15 .lut_mask = 16'h8F0F;
defparam \c0|Selector34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N26
cycloneii_lcell_comb \c0|draw_counter[10]~58 (
// Equation(s):
// \c0|draw_counter[10]~58_combout  = ((\c0|current_state.S_RESET~regout  & (\KEY~combout [0] & \c0|Selector34~15_combout ))) # (!\c0|LessThan1~0_combout )

	.dataa(\c0|current_state.S_RESET~regout ),
	.datab(\c0|LessThan1~0_combout ),
	.datac(\KEY~combout [0]),
	.datad(\c0|Selector34~15_combout ),
	.cin(gnd),
	.combout(\c0|draw_counter[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \c0|draw_counter[10]~58 .lut_mask = 16'hB333;
defparam \c0|draw_counter[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N15
cycloneii_lcell_ff \c0|draw_counter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[0]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [0]));

// Location: LCCOMB_X41_Y26_N16
cycloneii_lcell_comb \c0|draw_counter[1]~24 (
// Equation(s):
// \c0|draw_counter[1]~24_combout  = (\c0|draw_counter [1] & (!\c0|draw_counter[0]~23 )) # (!\c0|draw_counter [1] & ((\c0|draw_counter[0]~23 ) # (GND)))
// \c0|draw_counter[1]~25  = CARRY((!\c0|draw_counter[0]~23 ) # (!\c0|draw_counter [1]))

	.dataa(\c0|draw_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[0]~23 ),
	.combout(\c0|draw_counter[1]~24_combout ),
	.cout(\c0|draw_counter[1]~25 ));
// synopsys translate_off
defparam \c0|draw_counter[1]~24 .lut_mask = 16'h5A5F;
defparam \c0|draw_counter[1]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneii_lcell_comb \c0|draw_counter[2]~26 (
// Equation(s):
// \c0|draw_counter[2]~26_combout  = (\c0|draw_counter [2] & (\c0|draw_counter[1]~25  $ (GND))) # (!\c0|draw_counter [2] & (!\c0|draw_counter[1]~25  & VCC))
// \c0|draw_counter[2]~27  = CARRY((\c0|draw_counter [2] & !\c0|draw_counter[1]~25 ))

	.dataa(vcc),
	.datab(\c0|draw_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[1]~25 ),
	.combout(\c0|draw_counter[2]~26_combout ),
	.cout(\c0|draw_counter[2]~27 ));
// synopsys translate_off
defparam \c0|draw_counter[2]~26 .lut_mask = 16'hC30C;
defparam \c0|draw_counter[2]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y26_N19
cycloneii_lcell_ff \c0|draw_counter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[2]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [2]));

// Location: LCCOMB_X41_Y26_N20
cycloneii_lcell_comb \c0|draw_counter[3]~28 (
// Equation(s):
// \c0|draw_counter[3]~28_combout  = (\c0|draw_counter [3] & (!\c0|draw_counter[2]~27 )) # (!\c0|draw_counter [3] & ((\c0|draw_counter[2]~27 ) # (GND)))
// \c0|draw_counter[3]~29  = CARRY((!\c0|draw_counter[2]~27 ) # (!\c0|draw_counter [3]))

	.dataa(\c0|draw_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[2]~27 ),
	.combout(\c0|draw_counter[3]~28_combout ),
	.cout(\c0|draw_counter[3]~29 ));
// synopsys translate_off
defparam \c0|draw_counter[3]~28 .lut_mask = 16'h5A5F;
defparam \c0|draw_counter[3]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneii_lcell_comb \c0|draw_counter[4]~30 (
// Equation(s):
// \c0|draw_counter[4]~30_combout  = (\c0|draw_counter [4] & (\c0|draw_counter[3]~29  $ (GND))) # (!\c0|draw_counter [4] & (!\c0|draw_counter[3]~29  & VCC))
// \c0|draw_counter[4]~31  = CARRY((\c0|draw_counter [4] & !\c0|draw_counter[3]~29 ))

	.dataa(vcc),
	.datab(\c0|draw_counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[3]~29 ),
	.combout(\c0|draw_counter[4]~30_combout ),
	.cout(\c0|draw_counter[4]~31 ));
// synopsys translate_off
defparam \c0|draw_counter[4]~30 .lut_mask = 16'hC30C;
defparam \c0|draw_counter[4]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y26_N23
cycloneii_lcell_ff \c0|draw_counter[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[4]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [4]));

// Location: LCCOMB_X41_Y26_N26
cycloneii_lcell_comb \c0|draw_counter[6]~34 (
// Equation(s):
// \c0|draw_counter[6]~34_combout  = (\c0|draw_counter [6] & (\c0|draw_counter[5]~33  $ (GND))) # (!\c0|draw_counter [6] & (!\c0|draw_counter[5]~33  & VCC))
// \c0|draw_counter[6]~35  = CARRY((\c0|draw_counter [6] & !\c0|draw_counter[5]~33 ))

	.dataa(vcc),
	.datab(\c0|draw_counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[5]~33 ),
	.combout(\c0|draw_counter[6]~34_combout ),
	.cout(\c0|draw_counter[6]~35 ));
// synopsys translate_off
defparam \c0|draw_counter[6]~34 .lut_mask = 16'hC30C;
defparam \c0|draw_counter[6]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y26_N27
cycloneii_lcell_ff \c0|draw_counter[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[6]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [6]));

// Location: LCCOMB_X41_Y26_N28
cycloneii_lcell_comb \c0|draw_counter[7]~36 (
// Equation(s):
// \c0|draw_counter[7]~36_combout  = (\c0|draw_counter [7] & (!\c0|draw_counter[6]~35 )) # (!\c0|draw_counter [7] & ((\c0|draw_counter[6]~35 ) # (GND)))
// \c0|draw_counter[7]~37  = CARRY((!\c0|draw_counter[6]~35 ) # (!\c0|draw_counter [7]))

	.dataa(vcc),
	.datab(\c0|draw_counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[6]~35 ),
	.combout(\c0|draw_counter[7]~36_combout ),
	.cout(\c0|draw_counter[7]~37 ));
// synopsys translate_off
defparam \c0|draw_counter[7]~36 .lut_mask = 16'h3C3F;
defparam \c0|draw_counter[7]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y26_N29
cycloneii_lcell_ff \c0|draw_counter[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[7]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [7]));

// Location: LCCOMB_X41_Y26_N30
cycloneii_lcell_comb \c0|draw_counter[8]~38 (
// Equation(s):
// \c0|draw_counter[8]~38_combout  = (\c0|draw_counter [8] & (\c0|draw_counter[7]~37  $ (GND))) # (!\c0|draw_counter [8] & (!\c0|draw_counter[7]~37  & VCC))
// \c0|draw_counter[8]~39  = CARRY((\c0|draw_counter [8] & !\c0|draw_counter[7]~37 ))

	.dataa(vcc),
	.datab(\c0|draw_counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|draw_counter[7]~37 ),
	.combout(\c0|draw_counter[8]~38_combout ),
	.cout(\c0|draw_counter[8]~39 ));
// synopsys translate_off
defparam \c0|draw_counter[8]~38 .lut_mask = 16'hC30C;
defparam \c0|draw_counter[8]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y26_N31
cycloneii_lcell_ff \c0|draw_counter[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[8]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [8]));

// Location: LCFF_X41_Y25_N1
cycloneii_lcell_ff \c0|draw_counter[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[9]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [9]));

// Location: LCCOMB_X41_Y25_N26
cycloneii_lcell_comb \c0|LessThan2~1 (
// Equation(s):
// \c0|LessThan2~1_combout  = (!\c0|draw_counter [12] & (!\c0|draw_counter [9] & (!\c0|draw_counter [11] & !\c0|draw_counter [10])))

	.dataa(\c0|draw_counter [12]),
	.datab(\c0|draw_counter [9]),
	.datac(\c0|draw_counter [11]),
	.datad(\c0|draw_counter [10]),
	.cin(gnd),
	.combout(\c0|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|LessThan2~1 .lut_mask = 16'h0001;
defparam \c0|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneii_lcell_comb \c0|LessThan1~1 (
// Equation(s):
// \c0|LessThan1~1_combout  = (\c0|LessThan2~0_combout  & (\c0|LessThan2~1_combout  & (\c0|LessThan1~0_combout  & \c0|LessThan2~2_combout )))

	.dataa(\c0|LessThan2~0_combout ),
	.datab(\c0|LessThan2~1_combout ),
	.datac(\c0|LessThan1~0_combout ),
	.datad(\c0|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\c0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|LessThan1~1 .lut_mask = 16'h8000;
defparam \c0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneii_lcell_comb \c0|p_x[1]~27 (
// Equation(s):
// \c0|p_x[1]~27_combout  = (!\c0|p_x[1]~28_combout  & (((\c0|LessThan1~1_combout  & !\c0|draw_counter [4])) # (!\c0|current_state~22_combout )))

	.dataa(\c0|p_x[1]~28_combout ),
	.datab(\c0|current_state~22_combout ),
	.datac(\c0|LessThan1~1_combout ),
	.datad(\c0|draw_counter [4]),
	.cin(gnd),
	.combout(\c0|p_x[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \c0|p_x[1]~27 .lut_mask = 16'h1151;
defparam \c0|p_x[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N5
cycloneii_lcell_ff \c0|p_x[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|p_x[2]~14_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|current_state~20_combout ),
	.ena(\c0|p_x[1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|p_x [2]));

// Location: LCCOMB_X43_Y26_N12
cycloneii_lcell_comb \c0|Add3~0 (
// Equation(s):
// \c0|Add3~0_combout  = (\c0|p_x [0] & (\c0|always0~1_combout  $ (VCC))) # (!\c0|p_x [0] & (\c0|always0~1_combout  & VCC))
// \c0|Add3~1  = CARRY((\c0|p_x [0] & \c0|always0~1_combout ))

	.dataa(\c0|p_x [0]),
	.datab(\c0|always0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|Add3~0_combout ),
	.cout(\c0|Add3~1 ));
// synopsys translate_off
defparam \c0|Add3~0 .lut_mask = 16'h6688;
defparam \c0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneii_lcell_comb \c0|p_x[0]~10 (
// Equation(s):
// \c0|p_x[0]~10_combout  = (\c0|always0~2_combout  & (\c0|Add3~0_combout  $ (VCC))) # (!\c0|always0~2_combout  & (\c0|Add3~0_combout  & VCC))
// \c0|p_x[0]~11  = CARRY((\c0|always0~2_combout  & \c0|Add3~0_combout ))

	.dataa(\c0|always0~2_combout ),
	.datab(\c0|Add3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|p_x[0]~10_combout ),
	.cout(\c0|p_x[0]~11 ));
// synopsys translate_off
defparam \c0|p_x[0]~10 .lut_mask = 16'h6688;
defparam \c0|p_x[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneii_lcell_comb \c0|p_x[1]~12 (
// Equation(s):
// \c0|p_x[1]~12_combout  = (\c0|always0~2_combout  & ((\c0|Add3~2_combout  & (\c0|p_x[0]~11  & VCC)) # (!\c0|Add3~2_combout  & (!\c0|p_x[0]~11 )))) # (!\c0|always0~2_combout  & ((\c0|Add3~2_combout  & (!\c0|p_x[0]~11 )) # (!\c0|Add3~2_combout  & 
// ((\c0|p_x[0]~11 ) # (GND)))))
// \c0|p_x[1]~13  = CARRY((\c0|always0~2_combout  & (!\c0|Add3~2_combout  & !\c0|p_x[0]~11 )) # (!\c0|always0~2_combout  & ((!\c0|p_x[0]~11 ) # (!\c0|Add3~2_combout ))))

	.dataa(\c0|always0~2_combout ),
	.datab(\c0|Add3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|p_x[0]~11 ),
	.combout(\c0|p_x[1]~12_combout ),
	.cout(\c0|p_x[1]~13 ));
// synopsys translate_off
defparam \c0|p_x[1]~12 .lut_mask = 16'h9617;
defparam \c0|p_x[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N3
cycloneii_lcell_ff \c0|p_x[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|p_x[1]~12_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|current_state~20_combout ),
	.ena(\c0|p_x[1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|p_x [1]));

// Location: LCCOMB_X43_Y26_N8
cycloneii_lcell_comb \c0|LessThan3~0 (
// Equation(s):
// \c0|LessThan3~0_combout  = (((!\c0|p_x [1]) # (!\c0|p_x [2])) # (!\c0|p_x [3])) # (!\c0|p_x [4])

	.dataa(\c0|p_x [4]),
	.datab(\c0|p_x [3]),
	.datac(\c0|p_x [2]),
	.datad(\c0|p_x [1]),
	.cin(gnd),
	.combout(\c0|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \c0|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneii_lcell_comb \c0|Add3~2 (
// Equation(s):
// \c0|Add3~2_combout  = (\c0|p_x [1] & (!\c0|Add3~1 )) # (!\c0|p_x [1] & ((\c0|Add3~1 ) # (GND)))
// \c0|Add3~3  = CARRY((!\c0|Add3~1 ) # (!\c0|p_x [1]))

	.dataa(\c0|p_x [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add3~1 ),
	.combout(\c0|Add3~2_combout ),
	.cout(\c0|Add3~3 ));
// synopsys translate_off
defparam \c0|Add3~2 .lut_mask = 16'h5A5F;
defparam \c0|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneii_lcell_comb \c0|Add3~6 (
// Equation(s):
// \c0|Add3~6_combout  = (\c0|p_x [3] & (!\c0|Add3~5 )) # (!\c0|p_x [3] & ((\c0|Add3~5 ) # (GND)))
// \c0|Add3~7  = CARRY((!\c0|Add3~5 ) # (!\c0|p_x [3]))

	.dataa(vcc),
	.datab(\c0|p_x [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add3~5 ),
	.combout(\c0|Add3~6_combout ),
	.cout(\c0|Add3~7 ));
// synopsys translate_off
defparam \c0|Add3~6 .lut_mask = 16'h3C3F;
defparam \c0|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneii_lcell_comb \c0|Add3~8 (
// Equation(s):
// \c0|Add3~8_combout  = (\c0|p_x [4] & (\c0|Add3~7  $ (GND))) # (!\c0|p_x [4] & (!\c0|Add3~7  & VCC))
// \c0|Add3~9  = CARRY((\c0|p_x [4] & !\c0|Add3~7 ))

	.dataa(\c0|p_x [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add3~7 ),
	.combout(\c0|Add3~8_combout ),
	.cout(\c0|Add3~9 ));
// synopsys translate_off
defparam \c0|Add3~8 .lut_mask = 16'hA50A;
defparam \c0|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneii_lcell_comb \c0|Add3~10 (
// Equation(s):
// \c0|Add3~10_combout  = (\c0|p_x [5] & (!\c0|Add3~9 )) # (!\c0|p_x [5] & ((\c0|Add3~9 ) # (GND)))
// \c0|Add3~11  = CARRY((!\c0|Add3~9 ) # (!\c0|p_x [5]))

	.dataa(\c0|p_x [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add3~9 ),
	.combout(\c0|Add3~10_combout ),
	.cout(\c0|Add3~11 ));
// synopsys translate_off
defparam \c0|Add3~10 .lut_mask = 16'h5A5F;
defparam \c0|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneii_lcell_comb \c0|p_x[3]~16 (
// Equation(s):
// \c0|p_x[3]~16_combout  = (\c0|always0~2_combout  & ((\c0|Add3~6_combout  & (\c0|p_x[2]~15  & VCC)) # (!\c0|Add3~6_combout  & (!\c0|p_x[2]~15 )))) # (!\c0|always0~2_combout  & ((\c0|Add3~6_combout  & (!\c0|p_x[2]~15 )) # (!\c0|Add3~6_combout  & 
// ((\c0|p_x[2]~15 ) # (GND)))))
// \c0|p_x[3]~17  = CARRY((\c0|always0~2_combout  & (!\c0|Add3~6_combout  & !\c0|p_x[2]~15 )) # (!\c0|always0~2_combout  & ((!\c0|p_x[2]~15 ) # (!\c0|Add3~6_combout ))))

	.dataa(\c0|always0~2_combout ),
	.datab(\c0|Add3~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|p_x[2]~15 ),
	.combout(\c0|p_x[3]~16_combout ),
	.cout(\c0|p_x[3]~17 ));
// synopsys translate_off
defparam \c0|p_x[3]~16 .lut_mask = 16'h9617;
defparam \c0|p_x[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneii_lcell_comb \c0|p_x[4]~18 (
// Equation(s):
// \c0|p_x[4]~18_combout  = ((\c0|always0~2_combout  $ (\c0|Add3~8_combout  $ (!\c0|p_x[3]~17 )))) # (GND)
// \c0|p_x[4]~19  = CARRY((\c0|always0~2_combout  & ((\c0|Add3~8_combout ) # (!\c0|p_x[3]~17 ))) # (!\c0|always0~2_combout  & (\c0|Add3~8_combout  & !\c0|p_x[3]~17 )))

	.dataa(\c0|always0~2_combout ),
	.datab(\c0|Add3~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|p_x[3]~17 ),
	.combout(\c0|p_x[4]~18_combout ),
	.cout(\c0|p_x[4]~19 ));
// synopsys translate_off
defparam \c0|p_x[4]~18 .lut_mask = 16'h698E;
defparam \c0|p_x[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneii_lcell_comb \c0|p_x[5]~20 (
// Equation(s):
// \c0|p_x[5]~20_combout  = (\c0|always0~2_combout  & ((\c0|Add3~10_combout  & (\c0|p_x[4]~19  & VCC)) # (!\c0|Add3~10_combout  & (!\c0|p_x[4]~19 )))) # (!\c0|always0~2_combout  & ((\c0|Add3~10_combout  & (!\c0|p_x[4]~19 )) # (!\c0|Add3~10_combout  & 
// ((\c0|p_x[4]~19 ) # (GND)))))
// \c0|p_x[5]~21  = CARRY((\c0|always0~2_combout  & (!\c0|Add3~10_combout  & !\c0|p_x[4]~19 )) # (!\c0|always0~2_combout  & ((!\c0|p_x[4]~19 ) # (!\c0|Add3~10_combout ))))

	.dataa(\c0|always0~2_combout ),
	.datab(\c0|Add3~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|p_x[4]~19 ),
	.combout(\c0|p_x[5]~20_combout ),
	.cout(\c0|p_x[5]~21 ));
// synopsys translate_off
defparam \c0|p_x[5]~20 .lut_mask = 16'h9617;
defparam \c0|p_x[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y26_N11
cycloneii_lcell_ff \c0|p_x[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|p_x[5]~20_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|current_state~20_combout ),
	.ena(\c0|p_x[1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|p_x [5]));

// Location: LCCOMB_X43_Y26_N2
cycloneii_lcell_comb \c0|always0~0 (
// Equation(s):
// \c0|always0~0_combout  = (!\c0|p_x [6] & (\c0|LessThan3~0_combout  & !\c0|p_x [5]))

	.dataa(\c0|p_x [6]),
	.datab(vcc),
	.datac(\c0|LessThan3~0_combout ),
	.datad(\c0|p_x [5]),
	.cin(gnd),
	.combout(\c0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|always0~0 .lut_mask = 16'h0050;
defparam \c0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneii_lcell_comb \c0|always0~1 (
// Equation(s):
// \c0|always0~1_combout  = (\KEY~combout [1] & (\KEY~combout [2] & ((\c0|always0~0_combout ) # (!\c0|p_x [7]))))

	.dataa(\c0|p_x [7]),
	.datab(\c0|always0~0_combout ),
	.datac(\KEY~combout [1]),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\c0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|always0~1 .lut_mask = 16'hD000;
defparam \c0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N7
cycloneii_lcell_ff \c0|p_x[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|p_x[3]~16_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|current_state~20_combout ),
	.ena(\c0|p_x[1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|p_x [3]));

// Location: LCCOMB_X43_Y26_N0
cycloneii_lcell_comb \c0|LessThan4~0 (
// Equation(s):
// \c0|LessThan4~0_combout  = (\c0|Add3~4_combout ) # ((\c0|Add3~6_combout ) # ((\c0|Add3~2_combout ) # (\c0|Add3~0_combout )))

	.dataa(\c0|Add3~4_combout ),
	.datab(\c0|Add3~6_combout ),
	.datac(\c0|Add3~2_combout ),
	.datad(\c0|Add3~0_combout ),
	.cin(gnd),
	.combout(\c0|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|LessThan4~0 .lut_mask = 16'hFFFE;
defparam \c0|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneii_lcell_comb \c0|always0~2 (
// Equation(s):
// \c0|always0~2_combout  = (!\KEY~combout [2] & ((\c0|LessThan4~1_combout ) # (\c0|LessThan4~0_combout )))

	.dataa(\c0|LessThan4~1_combout ),
	.datab(\c0|LessThan4~0_combout ),
	.datac(vcc),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\c0|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|always0~2 .lut_mask = 16'h00EE;
defparam \c0|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N0
cycloneii_lcell_comb \c0|score[0]~33 (
// Equation(s):
// \c0|score[0]~33_combout  = (\c0|Add5~0_combout  & (\c0|always0~2_combout  $ (VCC))) # (!\c0|Add5~0_combout  & (\c0|always0~2_combout  & VCC))
// \c0|score[0]~34  = CARRY((\c0|Add5~0_combout  & \c0|always0~2_combout ))

	.dataa(\c0|Add5~0_combout ),
	.datab(\c0|always0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|score[0]~33_combout ),
	.cout(\c0|score[0]~34 ));
// synopsys translate_off
defparam \c0|score[0]~33 .lut_mask = 16'h6688;
defparam \c0|score[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N2
cycloneii_lcell_comb \c0|score[1]~35 (
// Equation(s):
// \c0|score[1]~35_combout  = (\c0|Add5~2_combout  & (!\c0|score[0]~34 )) # (!\c0|Add5~2_combout  & ((\c0|score[0]~34 ) # (GND)))
// \c0|score[1]~36  = CARRY((!\c0|score[0]~34 ) # (!\c0|Add5~2_combout ))

	.dataa(\c0|Add5~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[0]~34 ),
	.combout(\c0|score[1]~35_combout ),
	.cout(\c0|score[1]~36 ));
// synopsys translate_off
defparam \c0|score[1]~35 .lut_mask = 16'h5A5F;
defparam \c0|score[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N3
cycloneii_lcell_ff \c0|score[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[1]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [1]));

// Location: LCFF_X35_Y12_N1
cycloneii_lcell_ff \c0|score[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[0]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [0]));

// Location: LCCOMB_X34_Y12_N4
cycloneii_lcell_comb \c0|Add5~4 (
// Equation(s):
// \c0|Add5~4_combout  = (\c0|score [2] & (\c0|Add5~3  $ (GND))) # (!\c0|score [2] & (!\c0|Add5~3  & VCC))
// \c0|Add5~5  = CARRY((\c0|score [2] & !\c0|Add5~3 ))

	.dataa(\c0|score [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~3 ),
	.combout(\c0|Add5~4_combout ),
	.cout(\c0|Add5~5 ));
// synopsys translate_off
defparam \c0|Add5~4 .lut_mask = 16'hA50A;
defparam \c0|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N6
cycloneii_lcell_comb \c0|Add5~6 (
// Equation(s):
// \c0|Add5~6_combout  = (\c0|score [3] & (!\c0|Add5~5 )) # (!\c0|score [3] & ((\c0|Add5~5 ) # (GND)))
// \c0|Add5~7  = CARRY((!\c0|Add5~5 ) # (!\c0|score [3]))

	.dataa(\c0|score [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~5 ),
	.combout(\c0|Add5~6_combout ),
	.cout(\c0|Add5~7 ));
// synopsys translate_off
defparam \c0|Add5~6 .lut_mask = 16'h5A5F;
defparam \c0|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N4
cycloneii_lcell_comb \c0|score[2]~37 (
// Equation(s):
// \c0|score[2]~37_combout  = (\c0|Add5~4_combout  & (\c0|score[1]~36  $ (GND))) # (!\c0|Add5~4_combout  & (!\c0|score[1]~36  & VCC))
// \c0|score[2]~38  = CARRY((\c0|Add5~4_combout  & !\c0|score[1]~36 ))

	.dataa(vcc),
	.datab(\c0|Add5~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[1]~36 ),
	.combout(\c0|score[2]~37_combout ),
	.cout(\c0|score[2]~38 ));
// synopsys translate_off
defparam \c0|score[2]~37 .lut_mask = 16'hC30C;
defparam \c0|score[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N6
cycloneii_lcell_comb \c0|score[3]~39 (
// Equation(s):
// \c0|score[3]~39_combout  = (\c0|Add5~6_combout  & (!\c0|score[2]~38 )) # (!\c0|Add5~6_combout  & ((\c0|score[2]~38 ) # (GND)))
// \c0|score[3]~40  = CARRY((!\c0|score[2]~38 ) # (!\c0|Add5~6_combout ))

	.dataa(vcc),
	.datab(\c0|Add5~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[2]~38 ),
	.combout(\c0|score[3]~39_combout ),
	.cout(\c0|score[3]~40 ));
// synopsys translate_off
defparam \c0|score[3]~39 .lut_mask = 16'h3C3F;
defparam \c0|score[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N7
cycloneii_lcell_ff \c0|score[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[3]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [3]));

// Location: LCFF_X35_Y12_N5
cycloneii_lcell_ff \c0|score[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[2]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [2]));

// Location: LCCOMB_X33_Y1_N16
cycloneii_lcell_comb \h0|WideOr6~0 (
// Equation(s):
// \h0|WideOr6~0_combout  = (\c0|score [3] & (\c0|score [0] & (\c0|score [1] $ (\c0|score [2])))) # (!\c0|score [3] & (!\c0|score [1] & (\c0|score [2] $ (\c0|score [0]))))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [2]),
	.datad(\c0|score [0]),
	.cin(gnd),
	.combout(\h0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr6~0 .lut_mask = 16'h4910;
defparam \h0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y1_N2
cycloneii_lcell_comb \h0|WideOr5~0 (
// Equation(s):
// \h0|WideOr5~0_combout  = (\c0|score [1] & ((\c0|score [0] & (\c0|score [3])) # (!\c0|score [0] & ((\c0|score [2]))))) # (!\c0|score [1] & (\c0|score [2] & (\c0|score [3] $ (\c0|score [0]))))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [2]),
	.datad(\c0|score [0]),
	.cin(gnd),
	.combout(\h0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr5~0 .lut_mask = 16'h98E0;
defparam \h0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y1_N20
cycloneii_lcell_comb \h0|WideOr4~0 (
// Equation(s):
// \h0|WideOr4~0_combout  = (\c0|score [3] & (\c0|score [2] & ((\c0|score [1]) # (!\c0|score [0])))) # (!\c0|score [3] & (\c0|score [1] & (!\c0|score [2] & !\c0|score [0])))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [2]),
	.datad(\c0|score [0]),
	.cin(gnd),
	.combout(\h0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr4~0 .lut_mask = 16'h80C2;
defparam \h0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y1_N22
cycloneii_lcell_comb \h0|WideOr3~0 (
// Equation(s):
// \h0|WideOr3~0_combout  = (\c0|score [0] & (\c0|score [1] $ (((!\c0|score [2]))))) # (!\c0|score [0] & ((\c0|score [1] & (\c0|score [3] & !\c0|score [2])) # (!\c0|score [1] & (!\c0|score [3] & \c0|score [2]))))

	.dataa(\c0|score [1]),
	.datab(\c0|score [3]),
	.datac(\c0|score [2]),
	.datad(\c0|score [0]),
	.cin(gnd),
	.combout(\h0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr3~0 .lut_mask = 16'hA518;
defparam \h0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N8
cycloneii_lcell_comb \c0|score[4]~41 (
// Equation(s):
// \c0|score[4]~41_combout  = (\c0|Add5~8_combout  & (\c0|score[3]~40  $ (GND))) # (!\c0|Add5~8_combout  & (!\c0|score[3]~40  & VCC))
// \c0|score[4]~42  = CARRY((\c0|Add5~8_combout  & !\c0|score[3]~40 ))

	.dataa(\c0|Add5~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[3]~40 ),
	.combout(\c0|score[4]~41_combout ),
	.cout(\c0|score[4]~42 ));
// synopsys translate_off
defparam \c0|score[4]~41 .lut_mask = 16'hA50A;
defparam \c0|score[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N9
cycloneii_lcell_ff \c0|score[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[4]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [4]));

// Location: LCCOMB_X35_Y12_N10
cycloneii_lcell_comb \c0|score[5]~43 (
// Equation(s):
// \c0|score[5]~43_combout  = (\c0|Add5~10_combout  & (!\c0|score[4]~42 )) # (!\c0|Add5~10_combout  & ((\c0|score[4]~42 ) # (GND)))
// \c0|score[5]~44  = CARRY((!\c0|score[4]~42 ) # (!\c0|Add5~10_combout ))

	.dataa(\c0|Add5~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[4]~42 ),
	.combout(\c0|score[5]~43_combout ),
	.cout(\c0|score[5]~44 ));
// synopsys translate_off
defparam \c0|score[5]~43 .lut_mask = 16'h5A5F;
defparam \c0|score[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N12
cycloneii_lcell_comb \c0|score[6]~45 (
// Equation(s):
// \c0|score[6]~45_combout  = (\c0|Add5~12_combout  & (\c0|score[5]~44  $ (GND))) # (!\c0|Add5~12_combout  & (!\c0|score[5]~44  & VCC))
// \c0|score[6]~46  = CARRY((\c0|Add5~12_combout  & !\c0|score[5]~44 ))

	.dataa(\c0|Add5~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[5]~44 ),
	.combout(\c0|score[6]~45_combout ),
	.cout(\c0|score[6]~46 ));
// synopsys translate_off
defparam \c0|score[6]~45 .lut_mask = 16'hA50A;
defparam \c0|score[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N13
cycloneii_lcell_ff \c0|score[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[6]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [6]));

// Location: LCFF_X35_Y12_N11
cycloneii_lcell_ff \c0|score[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[5]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [5]));

// Location: LCCOMB_X35_Y12_N14
cycloneii_lcell_comb \c0|score[7]~47 (
// Equation(s):
// \c0|score[7]~47_combout  = (\c0|Add5~14_combout  & (!\c0|score[6]~46 )) # (!\c0|Add5~14_combout  & ((\c0|score[6]~46 ) # (GND)))
// \c0|score[7]~48  = CARRY((!\c0|score[6]~46 ) # (!\c0|Add5~14_combout ))

	.dataa(\c0|Add5~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[6]~46 ),
	.combout(\c0|score[7]~47_combout ),
	.cout(\c0|score[7]~48 ));
// synopsys translate_off
defparam \c0|score[7]~47 .lut_mask = 16'h5A5F;
defparam \c0|score[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N15
cycloneii_lcell_ff \c0|score[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[7]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [7]));

// Location: LCCOMB_X61_Y4_N16
cycloneii_lcell_comb \h1|WideOr6~0 (
// Equation(s):
// \h1|WideOr6~0_combout  = (\c0|score [6] & (!\c0|score [5] & (\c0|score [4] $ (!\c0|score [7])))) # (!\c0|score [6] & (\c0|score [4] & (\c0|score [5] $ (!\c0|score [7]))))

	.dataa(\c0|score [4]),
	.datab(\c0|score [6]),
	.datac(\c0|score [5]),
	.datad(\c0|score [7]),
	.cin(gnd),
	.combout(\h1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr6~0 .lut_mask = 16'h2806;
defparam \h1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N10
cycloneii_lcell_comb \h1|WideOr5~0 (
// Equation(s):
// \h1|WideOr5~0_combout  = (\c0|score [5] & ((\c0|score [4] & ((\c0|score [7]))) # (!\c0|score [4] & (\c0|score [6])))) # (!\c0|score [5] & (\c0|score [6] & (\c0|score [4] $ (\c0|score [7]))))

	.dataa(\c0|score [4]),
	.datab(\c0|score [6]),
	.datac(\c0|score [5]),
	.datad(\c0|score [7]),
	.cin(gnd),
	.combout(\h1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr5~0 .lut_mask = 16'hE448;
defparam \h1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N20
cycloneii_lcell_comb \h1|WideOr4~0 (
// Equation(s):
// \h1|WideOr4~0_combout  = (\c0|score [6] & (\c0|score [7] & ((\c0|score [5]) # (!\c0|score [4])))) # (!\c0|score [6] & (!\c0|score [4] & (\c0|score [5] & !\c0|score [7])))

	.dataa(\c0|score [4]),
	.datab(\c0|score [6]),
	.datac(\c0|score [5]),
	.datad(\c0|score [7]),
	.cin(gnd),
	.combout(\h1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr4~0 .lut_mask = 16'hC410;
defparam \h1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N22
cycloneii_lcell_comb \h1|WideOr3~0 (
// Equation(s):
// \h1|WideOr3~0_combout  = (\c0|score [4] & (\c0|score [6] $ ((!\c0|score [5])))) # (!\c0|score [4] & ((\c0|score [6] & (!\c0|score [5] & !\c0|score [7])) # (!\c0|score [6] & (\c0|score [5] & \c0|score [7]))))

	.dataa(\c0|score [4]),
	.datab(\c0|score [6]),
	.datac(\c0|score [5]),
	.datad(\c0|score [7]),
	.cin(gnd),
	.combout(\h1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr3~0 .lut_mask = 16'h9286;
defparam \h1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
cycloneii_lcell_comb \c0|Add5~16 (
// Equation(s):
// \c0|Add5~16_combout  = (\c0|score [8] & (\c0|Add5~15  $ (GND))) # (!\c0|score [8] & (!\c0|Add5~15  & VCC))
// \c0|Add5~17  = CARRY((\c0|score [8] & !\c0|Add5~15 ))

	.dataa(\c0|score [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~15 ),
	.combout(\c0|Add5~16_combout ),
	.cout(\c0|Add5~17 ));
// synopsys translate_off
defparam \c0|Add5~16 .lut_mask = 16'hA50A;
defparam \c0|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
cycloneii_lcell_comb \c0|score[8]~49 (
// Equation(s):
// \c0|score[8]~49_combout  = (\c0|Add5~16_combout  & (\c0|score[7]~48  $ (GND))) # (!\c0|Add5~16_combout  & (!\c0|score[7]~48  & VCC))
// \c0|score[8]~50  = CARRY((\c0|Add5~16_combout  & !\c0|score[7]~48 ))

	.dataa(vcc),
	.datab(\c0|Add5~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[7]~48 ),
	.combout(\c0|score[8]~49_combout ),
	.cout(\c0|score[8]~50 ));
// synopsys translate_off
defparam \c0|score[8]~49 .lut_mask = 16'hC30C;
defparam \c0|score[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N18
cycloneii_lcell_comb \c0|score[9]~51 (
// Equation(s):
// \c0|score[9]~51_combout  = (\c0|Add5~18_combout  & (!\c0|score[8]~50 )) # (!\c0|Add5~18_combout  & ((\c0|score[8]~50 ) # (GND)))
// \c0|score[9]~52  = CARRY((!\c0|score[8]~50 ) # (!\c0|Add5~18_combout ))

	.dataa(vcc),
	.datab(\c0|Add5~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[8]~50 ),
	.combout(\c0|score[9]~51_combout ),
	.cout(\c0|score[9]~52 ));
// synopsys translate_off
defparam \c0|score[9]~51 .lut_mask = 16'h3C3F;
defparam \c0|score[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N19
cycloneii_lcell_ff \c0|score[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[9]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [9]));

// Location: LCCOMB_X34_Y12_N18
cycloneii_lcell_comb \c0|Add5~18 (
// Equation(s):
// \c0|Add5~18_combout  = (\c0|score [9] & (!\c0|Add5~17 )) # (!\c0|score [9] & ((\c0|Add5~17 ) # (GND)))
// \c0|Add5~19  = CARRY((!\c0|Add5~17 ) # (!\c0|score [9]))

	.dataa(vcc),
	.datab(\c0|score [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~17 ),
	.combout(\c0|Add5~18_combout ),
	.cout(\c0|Add5~19 ));
// synopsys translate_off
defparam \c0|Add5~18 .lut_mask = 16'h3C3F;
defparam \c0|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N20
cycloneii_lcell_comb \c0|score[10]~53 (
// Equation(s):
// \c0|score[10]~53_combout  = (\c0|Add5~20_combout  & (\c0|score[9]~52  $ (GND))) # (!\c0|Add5~20_combout  & (!\c0|score[9]~52  & VCC))
// \c0|score[10]~54  = CARRY((\c0|Add5~20_combout  & !\c0|score[9]~52 ))

	.dataa(\c0|Add5~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[9]~52 ),
	.combout(\c0|score[10]~53_combout ),
	.cout(\c0|score[10]~54 ));
// synopsys translate_off
defparam \c0|score[10]~53 .lut_mask = 16'hA50A;
defparam \c0|score[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N21
cycloneii_lcell_ff \c0|score[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[10]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [10]));

// Location: LCCOMB_X34_Y12_N22
cycloneii_lcell_comb \c0|Add5~22 (
// Equation(s):
// \c0|Add5~22_combout  = (\c0|score [11] & (!\c0|Add5~21 )) # (!\c0|score [11] & ((\c0|Add5~21 ) # (GND)))
// \c0|Add5~23  = CARRY((!\c0|Add5~21 ) # (!\c0|score [11]))

	.dataa(\c0|score [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~21 ),
	.combout(\c0|Add5~22_combout ),
	.cout(\c0|Add5~23 ));
// synopsys translate_off
defparam \c0|Add5~22 .lut_mask = 16'h5A5F;
defparam \c0|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N22
cycloneii_lcell_comb \c0|score[11]~55 (
// Equation(s):
// \c0|score[11]~55_combout  = (\c0|Add5~22_combout  & (!\c0|score[10]~54 )) # (!\c0|Add5~22_combout  & ((\c0|score[10]~54 ) # (GND)))
// \c0|score[11]~56  = CARRY((!\c0|score[10]~54 ) # (!\c0|Add5~22_combout ))

	.dataa(vcc),
	.datab(\c0|Add5~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[10]~54 ),
	.combout(\c0|score[11]~55_combout ),
	.cout(\c0|score[11]~56 ));
// synopsys translate_off
defparam \c0|score[11]~55 .lut_mask = 16'h3C3F;
defparam \c0|score[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N23
cycloneii_lcell_ff \c0|score[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[11]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [11]));

// Location: LCFF_X35_Y12_N17
cycloneii_lcell_ff \c0|score[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[8]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [8]));

// Location: LCCOMB_X38_Y6_N16
cycloneii_lcell_comb \h2|WideOr6~0 (
// Equation(s):
// \h2|WideOr6~0_combout  = (\c0|score [11] & (\c0|score [8] & (\c0|score [10] $ (\c0|score [9])))) # (!\c0|score [11] & (!\c0|score [9] & (\c0|score [10] $ (\c0|score [8]))))

	.dataa(\c0|score [11]),
	.datab(\c0|score [10]),
	.datac(\c0|score [8]),
	.datad(\c0|score [9]),
	.cin(gnd),
	.combout(\h2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr6~0 .lut_mask = 16'h2094;
defparam \h2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N26
cycloneii_lcell_comb \h2|WideOr5~0 (
// Equation(s):
// \h2|WideOr5~0_combout  = (\c0|score [11] & ((\c0|score [8] & ((\c0|score [9]))) # (!\c0|score [8] & (\c0|score [10])))) # (!\c0|score [11] & (\c0|score [10] & (\c0|score [8] $ (\c0|score [9]))))

	.dataa(\c0|score [11]),
	.datab(\c0|score [10]),
	.datac(\c0|score [8]),
	.datad(\c0|score [9]),
	.cin(gnd),
	.combout(\h2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr5~0 .lut_mask = 16'hAC48;
defparam \h2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N20
cycloneii_lcell_comb \h2|WideOr4~0 (
// Equation(s):
// \h2|WideOr4~0_combout  = (\c0|score [11] & (\c0|score [10] & ((\c0|score [9]) # (!\c0|score [8])))) # (!\c0|score [11] & (!\c0|score [10] & (!\c0|score [8] & \c0|score [9])))

	.dataa(\c0|score [11]),
	.datab(\c0|score [10]),
	.datac(\c0|score [8]),
	.datad(\c0|score [9]),
	.cin(gnd),
	.combout(\h2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr4~0 .lut_mask = 16'h8908;
defparam \h2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N6
cycloneii_lcell_comb \h2|WideOr3~0 (
// Equation(s):
// \h2|WideOr3~0_combout  = (\c0|score [8] & ((\c0|score [10] $ (!\c0|score [9])))) # (!\c0|score [8] & ((\c0|score [11] & (!\c0|score [10] & \c0|score [9])) # (!\c0|score [11] & (\c0|score [10] & !\c0|score [9]))))

	.dataa(\c0|score [11]),
	.datab(\c0|score [10]),
	.datac(\c0|score [8]),
	.datad(\c0|score [9]),
	.cin(gnd),
	.combout(\h2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr3~0 .lut_mask = 16'hC234;
defparam \h2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
cycloneii_lcell_comb \c0|Add5~24 (
// Equation(s):
// \c0|Add5~24_combout  = (\c0|score [12] & (\c0|Add5~23  $ (GND))) # (!\c0|score [12] & (!\c0|Add5~23  & VCC))
// \c0|Add5~25  = CARRY((\c0|score [12] & !\c0|Add5~23 ))

	.dataa(vcc),
	.datab(\c0|score [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~23 ),
	.combout(\c0|Add5~24_combout ),
	.cout(\c0|Add5~25 ));
// synopsys translate_off
defparam \c0|Add5~24 .lut_mask = 16'hC30C;
defparam \c0|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N24
cycloneii_lcell_comb \c0|score[12]~57 (
// Equation(s):
// \c0|score[12]~57_combout  = (\c0|Add5~24_combout  & (\c0|score[11]~56  $ (GND))) # (!\c0|Add5~24_combout  & (!\c0|score[11]~56  & VCC))
// \c0|score[12]~58  = CARRY((\c0|Add5~24_combout  & !\c0|score[11]~56 ))

	.dataa(vcc),
	.datab(\c0|Add5~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[11]~56 ),
	.combout(\c0|score[12]~57_combout ),
	.cout(\c0|score[12]~58 ));
// synopsys translate_off
defparam \c0|score[12]~57 .lut_mask = 16'hC30C;
defparam \c0|score[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N25
cycloneii_lcell_ff \c0|score[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[12]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [12]));

// Location: LCCOMB_X34_Y12_N26
cycloneii_lcell_comb \c0|Add5~26 (
// Equation(s):
// \c0|Add5~26_combout  = (\c0|score [13] & (!\c0|Add5~25 )) # (!\c0|score [13] & ((\c0|Add5~25 ) # (GND)))
// \c0|Add5~27  = CARRY((!\c0|Add5~25 ) # (!\c0|score [13]))

	.dataa(\c0|score [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~25 ),
	.combout(\c0|Add5~26_combout ),
	.cout(\c0|Add5~27 ));
// synopsys translate_off
defparam \c0|Add5~26 .lut_mask = 16'h5A5F;
defparam \c0|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N26
cycloneii_lcell_comb \c0|score[13]~59 (
// Equation(s):
// \c0|score[13]~59_combout  = (\c0|Add5~26_combout  & (!\c0|score[12]~58 )) # (!\c0|Add5~26_combout  & ((\c0|score[12]~58 ) # (GND)))
// \c0|score[13]~60  = CARRY((!\c0|score[12]~58 ) # (!\c0|Add5~26_combout ))

	.dataa(vcc),
	.datab(\c0|Add5~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[12]~58 ),
	.combout(\c0|score[13]~59_combout ),
	.cout(\c0|score[13]~60 ));
// synopsys translate_off
defparam \c0|score[13]~59 .lut_mask = 16'h3C3F;
defparam \c0|score[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N28
cycloneii_lcell_comb \c0|score[14]~61 (
// Equation(s):
// \c0|score[14]~61_combout  = (\c0|Add5~28_combout  & (\c0|score[13]~60  $ (GND))) # (!\c0|Add5~28_combout  & (!\c0|score[13]~60  & VCC))
// \c0|score[14]~62  = CARRY((\c0|Add5~28_combout  & !\c0|score[13]~60 ))

	.dataa(vcc),
	.datab(\c0|Add5~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[13]~60 ),
	.combout(\c0|score[14]~61_combout ),
	.cout(\c0|score[14]~62 ));
// synopsys translate_off
defparam \c0|score[14]~61 .lut_mask = 16'hC30C;
defparam \c0|score[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N29
cycloneii_lcell_ff \c0|score[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[14]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [14]));

// Location: LCCOMB_X34_Y12_N28
cycloneii_lcell_comb \c0|Add5~28 (
// Equation(s):
// \c0|Add5~28_combout  = (\c0|score [14] & (\c0|Add5~27  $ (GND))) # (!\c0|score [14] & (!\c0|Add5~27  & VCC))
// \c0|Add5~29  = CARRY((\c0|score [14] & !\c0|Add5~27 ))

	.dataa(vcc),
	.datab(\c0|score [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~27 ),
	.combout(\c0|Add5~28_combout ),
	.cout(\c0|Add5~29 ));
// synopsys translate_off
defparam \c0|Add5~28 .lut_mask = 16'hC30C;
defparam \c0|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N30
cycloneii_lcell_comb \c0|score[15]~63 (
// Equation(s):
// \c0|score[15]~63_combout  = (\c0|Add5~30_combout  & (!\c0|score[14]~62 )) # (!\c0|Add5~30_combout  & ((\c0|score[14]~62 ) # (GND)))
// \c0|score[15]~64  = CARRY((!\c0|score[14]~62 ) # (!\c0|Add5~30_combout ))

	.dataa(\c0|Add5~30_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[14]~62 ),
	.combout(\c0|score[15]~63_combout ),
	.cout(\c0|score[15]~64 ));
// synopsys translate_off
defparam \c0|score[15]~63 .lut_mask = 16'h5A5F;
defparam \c0|score[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y12_N31
cycloneii_lcell_ff \c0|score[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[15]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [15]));

// Location: LCFF_X35_Y12_N27
cycloneii_lcell_ff \c0|score[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[13]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [13]));

// Location: LCCOMB_X35_Y8_N16
cycloneii_lcell_comb \h3|WideOr6~0 (
// Equation(s):
// \h3|WideOr6~0_combout  = (\c0|score [15] & (\c0|score [12] & (\c0|score [13] $ (\c0|score [14])))) # (!\c0|score [15] & (!\c0|score [13] & (\c0|score [12] $ (\c0|score [14]))))

	.dataa(\c0|score [15]),
	.datab(\c0|score [12]),
	.datac(\c0|score [13]),
	.datad(\c0|score [14]),
	.cin(gnd),
	.combout(\h3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr6~0 .lut_mask = 16'h0984;
defparam \h3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N2
cycloneii_lcell_comb \h3|WideOr5~0 (
// Equation(s):
// \h3|WideOr5~0_combout  = (\c0|score [15] & ((\c0|score [12] & (\c0|score [13])) # (!\c0|score [12] & ((\c0|score [14]))))) # (!\c0|score [15] & (\c0|score [14] & (\c0|score [12] $ (\c0|score [13]))))

	.dataa(\c0|score [15]),
	.datab(\c0|score [12]),
	.datac(\c0|score [13]),
	.datad(\c0|score [14]),
	.cin(gnd),
	.combout(\h3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr5~0 .lut_mask = 16'hB680;
defparam \h3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N20
cycloneii_lcell_comb \h3|WideOr4~0 (
// Equation(s):
// \h3|WideOr4~0_combout  = (\c0|score [15] & (\c0|score [14] & ((\c0|score [13]) # (!\c0|score [12])))) # (!\c0|score [15] & (!\c0|score [12] & (\c0|score [13] & !\c0|score [14])))

	.dataa(\c0|score [15]),
	.datab(\c0|score [12]),
	.datac(\c0|score [13]),
	.datad(\c0|score [14]),
	.cin(gnd),
	.combout(\h3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr4~0 .lut_mask = 16'hA210;
defparam \h3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N22
cycloneii_lcell_comb \h3|WideOr3~0 (
// Equation(s):
// \h3|WideOr3~0_combout  = (\c0|score [12] & ((\c0|score [13] $ (!\c0|score [14])))) # (!\c0|score [12] & ((\c0|score [15] & (\c0|score [13] & !\c0|score [14])) # (!\c0|score [15] & (!\c0|score [13] & \c0|score [14]))))

	.dataa(\c0|score [15]),
	.datab(\c0|score [12]),
	.datac(\c0|score [13]),
	.datad(\c0|score [14]),
	.cin(gnd),
	.combout(\h3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr3~0 .lut_mask = 16'hC12C;
defparam \h3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N0
cycloneii_lcell_comb \c0|score[16]~65 (
// Equation(s):
// \c0|score[16]~65_combout  = (\c0|Add5~32_combout  & (\c0|score[15]~64  $ (GND))) # (!\c0|Add5~32_combout  & (!\c0|score[15]~64  & VCC))
// \c0|score[16]~66  = CARRY((\c0|Add5~32_combout  & !\c0|score[15]~64 ))

	.dataa(\c0|Add5~32_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[15]~64 ),
	.combout(\c0|score[16]~65_combout ),
	.cout(\c0|score[16]~66 ));
// synopsys translate_off
defparam \c0|score[16]~65 .lut_mask = 16'hA50A;
defparam \c0|score[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N2
cycloneii_lcell_comb \c0|score[17]~67 (
// Equation(s):
// \c0|score[17]~67_combout  = (\c0|Add5~34_combout  & (!\c0|score[16]~66 )) # (!\c0|Add5~34_combout  & ((\c0|score[16]~66 ) # (GND)))
// \c0|score[17]~68  = CARRY((!\c0|score[16]~66 ) # (!\c0|Add5~34_combout ))

	.dataa(\c0|Add5~34_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[16]~66 ),
	.combout(\c0|score[17]~67_combout ),
	.cout(\c0|score[17]~68 ));
// synopsys translate_off
defparam \c0|score[17]~67 .lut_mask = 16'h5A5F;
defparam \c0|score[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y11_N3
cycloneii_lcell_ff \c0|score[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[17]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [17]));

// Location: LCFF_X35_Y11_N1
cycloneii_lcell_ff \c0|score[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[16]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [16]));

// Location: LCCOMB_X34_Y11_N4
cycloneii_lcell_comb \c0|Add5~36 (
// Equation(s):
// \c0|Add5~36_combout  = (\c0|score [18] & (\c0|Add5~35  $ (GND))) # (!\c0|score [18] & (!\c0|Add5~35  & VCC))
// \c0|Add5~37  = CARRY((\c0|score [18] & !\c0|Add5~35 ))

	.dataa(\c0|score [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~35 ),
	.combout(\c0|Add5~36_combout ),
	.cout(\c0|Add5~37 ));
// synopsys translate_off
defparam \c0|Add5~36 .lut_mask = 16'hA50A;
defparam \c0|Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N4
cycloneii_lcell_comb \c0|score[18]~69 (
// Equation(s):
// \c0|score[18]~69_combout  = (\c0|Add5~36_combout  & (\c0|score[17]~68  $ (GND))) # (!\c0|Add5~36_combout  & (!\c0|score[17]~68  & VCC))
// \c0|score[18]~70  = CARRY((\c0|Add5~36_combout  & !\c0|score[17]~68 ))

	.dataa(vcc),
	.datab(\c0|Add5~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[17]~68 ),
	.combout(\c0|score[18]~69_combout ),
	.cout(\c0|score[18]~70 ));
// synopsys translate_off
defparam \c0|score[18]~69 .lut_mask = 16'hC30C;
defparam \c0|score[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y11_N5
cycloneii_lcell_ff \c0|score[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[18]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [18]));

// Location: LCCOMB_X34_Y11_N6
cycloneii_lcell_comb \c0|Add5~38 (
// Equation(s):
// \c0|Add5~38_combout  = (\c0|score [19] & (!\c0|Add5~37 )) # (!\c0|score [19] & ((\c0|Add5~37 ) # (GND)))
// \c0|Add5~39  = CARRY((!\c0|Add5~37 ) # (!\c0|score [19]))

	.dataa(\c0|score [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~37 ),
	.combout(\c0|Add5~38_combout ),
	.cout(\c0|Add5~39 ));
// synopsys translate_off
defparam \c0|Add5~38 .lut_mask = 16'h5A5F;
defparam \c0|Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N6
cycloneii_lcell_comb \c0|score[19]~71 (
// Equation(s):
// \c0|score[19]~71_combout  = (\c0|Add5~38_combout  & (!\c0|score[18]~70 )) # (!\c0|Add5~38_combout  & ((\c0|score[18]~70 ) # (GND)))
// \c0|score[19]~72  = CARRY((!\c0|score[18]~70 ) # (!\c0|Add5~38_combout ))

	.dataa(vcc),
	.datab(\c0|Add5~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[18]~70 ),
	.combout(\c0|score[19]~71_combout ),
	.cout(\c0|score[19]~72 ));
// synopsys translate_off
defparam \c0|score[19]~71 .lut_mask = 16'h3C3F;
defparam \c0|score[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y11_N7
cycloneii_lcell_ff \c0|score[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[19]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [19]));

// Location: LCCOMB_X31_Y11_N16
cycloneii_lcell_comb \h4|WideOr6~0 (
// Equation(s):
// \h4|WideOr6~0_combout  = (\c0|score [18] & (!\c0|score [17] & (\c0|score [16] $ (!\c0|score [19])))) # (!\c0|score [18] & (\c0|score [16] & (\c0|score [17] $ (!\c0|score [19]))))

	.dataa(\c0|score [17]),
	.datab(\c0|score [16]),
	.datac(\c0|score [18]),
	.datad(\c0|score [19]),
	.cin(gnd),
	.combout(\h4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr6~0 .lut_mask = 16'h4814;
defparam \h4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneii_lcell_comb \h4|WideOr5~0 (
// Equation(s):
// \h4|WideOr5~0_combout  = (\c0|score [17] & ((\c0|score [16] & ((\c0|score [19]))) # (!\c0|score [16] & (\c0|score [18])))) # (!\c0|score [17] & (\c0|score [18] & (\c0|score [16] $ (\c0|score [19]))))

	.dataa(\c0|score [17]),
	.datab(\c0|score [16]),
	.datac(\c0|score [18]),
	.datad(\c0|score [19]),
	.cin(gnd),
	.combout(\h4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr5~0 .lut_mask = 16'hB860;
defparam \h4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneii_lcell_comb \h4|WideOr4~0 (
// Equation(s):
// \h4|WideOr4~0_combout  = (\c0|score [18] & (\c0|score [19] & ((\c0|score [17]) # (!\c0|score [16])))) # (!\c0|score [18] & (\c0|score [17] & (!\c0|score [16] & !\c0|score [19])))

	.dataa(\c0|score [17]),
	.datab(\c0|score [16]),
	.datac(\c0|score [18]),
	.datad(\c0|score [19]),
	.cin(gnd),
	.combout(\h4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr4~0 .lut_mask = 16'hB002;
defparam \h4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneii_lcell_comb \h4|WideOr3~0 (
// Equation(s):
// \h4|WideOr3~0_combout  = (\c0|score [16] & (\c0|score [17] $ ((!\c0|score [18])))) # (!\c0|score [16] & ((\c0|score [17] & (!\c0|score [18] & \c0|score [19])) # (!\c0|score [17] & (\c0|score [18] & !\c0|score [19]))))

	.dataa(\c0|score [17]),
	.datab(\c0|score [16]),
	.datac(\c0|score [18]),
	.datad(\c0|score [19]),
	.cin(gnd),
	.combout(\h4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr3~0 .lut_mask = 16'h8694;
defparam \h4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N8
cycloneii_lcell_comb \c0|score[20]~73 (
// Equation(s):
// \c0|score[20]~73_combout  = (\c0|Add5~40_combout  & (\c0|score[19]~72  $ (GND))) # (!\c0|Add5~40_combout  & (!\c0|score[19]~72  & VCC))
// \c0|score[20]~74  = CARRY((\c0|Add5~40_combout  & !\c0|score[19]~72 ))

	.dataa(\c0|Add5~40_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[19]~72 ),
	.combout(\c0|score[20]~73_combout ),
	.cout(\c0|score[20]~74 ));
// synopsys translate_off
defparam \c0|score[20]~73 .lut_mask = 16'hA50A;
defparam \c0|score[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N10
cycloneii_lcell_comb \c0|score[21]~75 (
// Equation(s):
// \c0|score[21]~75_combout  = (\c0|Add5~42_combout  & (!\c0|score[20]~74 )) # (!\c0|Add5~42_combout  & ((\c0|score[20]~74 ) # (GND)))
// \c0|score[21]~76  = CARRY((!\c0|score[20]~74 ) # (!\c0|Add5~42_combout ))

	.dataa(\c0|Add5~42_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[20]~74 ),
	.combout(\c0|score[21]~75_combout ),
	.cout(\c0|score[21]~76 ));
// synopsys translate_off
defparam \c0|score[21]~75 .lut_mask = 16'h5A5F;
defparam \c0|score[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N12
cycloneii_lcell_comb \c0|score[22]~77 (
// Equation(s):
// \c0|score[22]~77_combout  = (\c0|Add5~44_combout  & (\c0|score[21]~76  $ (GND))) # (!\c0|Add5~44_combout  & (!\c0|score[21]~76  & VCC))
// \c0|score[22]~78  = CARRY((\c0|Add5~44_combout  & !\c0|score[21]~76 ))

	.dataa(\c0|Add5~44_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[21]~76 ),
	.combout(\c0|score[22]~77_combout ),
	.cout(\c0|score[22]~78 ));
// synopsys translate_off
defparam \c0|score[22]~77 .lut_mask = 16'hA50A;
defparam \c0|score[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N14
cycloneii_lcell_comb \c0|score[23]~79 (
// Equation(s):
// \c0|score[23]~79_combout  = (\c0|Add5~46_combout  & (!\c0|score[22]~78 )) # (!\c0|Add5~46_combout  & ((\c0|score[22]~78 ) # (GND)))
// \c0|score[23]~80  = CARRY((!\c0|score[22]~78 ) # (!\c0|Add5~46_combout ))

	.dataa(\c0|Add5~46_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[22]~78 ),
	.combout(\c0|score[23]~79_combout ),
	.cout(\c0|score[23]~80 ));
// synopsys translate_off
defparam \c0|score[23]~79 .lut_mask = 16'h5A5F;
defparam \c0|score[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y11_N15
cycloneii_lcell_ff \c0|score[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[23]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [23]));

// Location: LCFF_X35_Y11_N13
cycloneii_lcell_ff \c0|score[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[22]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [22]));

// Location: LCFF_X35_Y11_N11
cycloneii_lcell_ff \c0|score[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[21]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [21]));

// Location: LCFF_X35_Y11_N9
cycloneii_lcell_ff \c0|score[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[20]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [20]));

// Location: LCCOMB_X25_Y11_N0
cycloneii_lcell_comb \h5|WideOr6~0 (
// Equation(s):
// \h5|WideOr6~0_combout  = (\c0|score [23] & (\c0|score [20] & (\c0|score [22] $ (\c0|score [21])))) # (!\c0|score [23] & (!\c0|score [21] & (\c0|score [22] $ (\c0|score [20]))))

	.dataa(\c0|score [23]),
	.datab(\c0|score [22]),
	.datac(\c0|score [21]),
	.datad(\c0|score [20]),
	.cin(gnd),
	.combout(\h5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr6~0 .lut_mask = 16'h2904;
defparam \h5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneii_lcell_comb \h5|WideOr5~0 (
// Equation(s):
// \h5|WideOr5~0_combout  = (\c0|score [23] & ((\c0|score [20] & ((\c0|score [21]))) # (!\c0|score [20] & (\c0|score [22])))) # (!\c0|score [23] & (\c0|score [22] & (\c0|score [21] $ (\c0|score [20]))))

	.dataa(\c0|score [23]),
	.datab(\c0|score [22]),
	.datac(\c0|score [21]),
	.datad(\c0|score [20]),
	.cin(gnd),
	.combout(\h5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \h5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneii_lcell_comb \h5|WideOr4~0 (
// Equation(s):
// \h5|WideOr4~0_combout  = (\c0|score [23] & (\c0|score [22] & ((\c0|score [21]) # (!\c0|score [20])))) # (!\c0|score [23] & (!\c0|score [22] & (\c0|score [21] & !\c0|score [20])))

	.dataa(\c0|score [23]),
	.datab(\c0|score [22]),
	.datac(\c0|score [21]),
	.datad(\c0|score [20]),
	.cin(gnd),
	.combout(\h5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr4~0 .lut_mask = 16'h8098;
defparam \h5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneii_lcell_comb \h5|WideOr3~0 (
// Equation(s):
// \h5|WideOr3~0_combout  = (\c0|score [20] & ((\c0|score [22] $ (!\c0|score [21])))) # (!\c0|score [20] & ((\c0|score [23] & (!\c0|score [22] & \c0|score [21])) # (!\c0|score [23] & (\c0|score [22] & !\c0|score [21]))))

	.dataa(\c0|score [23]),
	.datab(\c0|score [22]),
	.datac(\c0|score [21]),
	.datad(\c0|score [20]),
	.cin(gnd),
	.combout(\h5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr3~0 .lut_mask = 16'hC324;
defparam \h5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N16
cycloneii_lcell_comb \c0|Add5~48 (
// Equation(s):
// \c0|Add5~48_combout  = (\c0|score [24] & (\c0|Add5~47  $ (GND))) # (!\c0|score [24] & (!\c0|Add5~47  & VCC))
// \c0|Add5~49  = CARRY((\c0|score [24] & !\c0|Add5~47 ))

	.dataa(\c0|score [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~47 ),
	.combout(\c0|Add5~48_combout ),
	.cout(\c0|Add5~49 ));
// synopsys translate_off
defparam \c0|Add5~48 .lut_mask = 16'hA50A;
defparam \c0|Add5~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N16
cycloneii_lcell_comb \c0|score[24]~81 (
// Equation(s):
// \c0|score[24]~81_combout  = (\c0|Add5~48_combout  & (\c0|score[23]~80  $ (GND))) # (!\c0|Add5~48_combout  & (!\c0|score[23]~80  & VCC))
// \c0|score[24]~82  = CARRY((\c0|Add5~48_combout  & !\c0|score[23]~80 ))

	.dataa(vcc),
	.datab(\c0|Add5~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[23]~80 ),
	.combout(\c0|score[24]~81_combout ),
	.cout(\c0|score[24]~82 ));
// synopsys translate_off
defparam \c0|score[24]~81 .lut_mask = 16'hC30C;
defparam \c0|score[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N18
cycloneii_lcell_comb \c0|score[25]~83 (
// Equation(s):
// \c0|score[25]~83_combout  = (\c0|Add5~50_combout  & (!\c0|score[24]~82 )) # (!\c0|Add5~50_combout  & ((\c0|score[24]~82 ) # (GND)))
// \c0|score[25]~84  = CARRY((!\c0|score[24]~82 ) # (!\c0|Add5~50_combout ))

	.dataa(vcc),
	.datab(\c0|Add5~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[24]~82 ),
	.combout(\c0|score[25]~83_combout ),
	.cout(\c0|score[25]~84 ));
// synopsys translate_off
defparam \c0|score[25]~83 .lut_mask = 16'h3C3F;
defparam \c0|score[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y11_N19
cycloneii_lcell_ff \c0|score[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[25]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [25]));

// Location: LCCOMB_X34_Y11_N18
cycloneii_lcell_comb \c0|Add5~50 (
// Equation(s):
// \c0|Add5~50_combout  = (\c0|score [25] & (!\c0|Add5~49 )) # (!\c0|score [25] & ((\c0|Add5~49 ) # (GND)))
// \c0|Add5~51  = CARRY((!\c0|Add5~49 ) # (!\c0|score [25]))

	.dataa(vcc),
	.datab(\c0|score [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~49 ),
	.combout(\c0|Add5~50_combout ),
	.cout(\c0|Add5~51 ));
// synopsys translate_off
defparam \c0|Add5~50 .lut_mask = 16'h3C3F;
defparam \c0|Add5~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N20
cycloneii_lcell_comb \c0|score[26]~85 (
// Equation(s):
// \c0|score[26]~85_combout  = (\c0|Add5~52_combout  & (\c0|score[25]~84  $ (GND))) # (!\c0|Add5~52_combout  & (!\c0|score[25]~84  & VCC))
// \c0|score[26]~86  = CARRY((\c0|Add5~52_combout  & !\c0|score[25]~84 ))

	.dataa(\c0|Add5~52_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[25]~84 ),
	.combout(\c0|score[26]~85_combout ),
	.cout(\c0|score[26]~86 ));
// synopsys translate_off
defparam \c0|score[26]~85 .lut_mask = 16'hA50A;
defparam \c0|score[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y11_N21
cycloneii_lcell_ff \c0|score[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[26]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [26]));

// Location: LCCOMB_X34_Y11_N22
cycloneii_lcell_comb \c0|Add5~54 (
// Equation(s):
// \c0|Add5~54_combout  = (\c0|score [27] & (!\c0|Add5~53 )) # (!\c0|score [27] & ((\c0|Add5~53 ) # (GND)))
// \c0|Add5~55  = CARRY((!\c0|Add5~53 ) # (!\c0|score [27]))

	.dataa(vcc),
	.datab(\c0|score [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~53 ),
	.combout(\c0|Add5~54_combout ),
	.cout(\c0|Add5~55 ));
// synopsys translate_off
defparam \c0|Add5~54 .lut_mask = 16'h3C3F;
defparam \c0|Add5~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N22
cycloneii_lcell_comb \c0|score[27]~87 (
// Equation(s):
// \c0|score[27]~87_combout  = (\c0|Add5~54_combout  & (!\c0|score[26]~86 )) # (!\c0|Add5~54_combout  & ((\c0|score[26]~86 ) # (GND)))
// \c0|score[27]~88  = CARRY((!\c0|score[26]~86 ) # (!\c0|Add5~54_combout ))

	.dataa(vcc),
	.datab(\c0|Add5~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[26]~86 ),
	.combout(\c0|score[27]~87_combout ),
	.cout(\c0|score[27]~88 ));
// synopsys translate_off
defparam \c0|score[27]~87 .lut_mask = 16'h3C3F;
defparam \c0|score[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y11_N23
cycloneii_lcell_ff \c0|score[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[27]~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [27]));

// Location: LCFF_X35_Y11_N17
cycloneii_lcell_ff \c0|score[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[24]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [24]));

// Location: LCCOMB_X28_Y11_N8
cycloneii_lcell_comb \h6|WideOr6~0 (
// Equation(s):
// \h6|WideOr6~0_combout  = (\c0|score [27] & (\c0|score [24] & (\c0|score [26] $ (\c0|score [25])))) # (!\c0|score [27] & (!\c0|score [25] & (\c0|score [26] $ (\c0|score [24]))))

	.dataa(\c0|score [27]),
	.datab(\c0|score [26]),
	.datac(\c0|score [25]),
	.datad(\c0|score [24]),
	.cin(gnd),
	.combout(\h6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr6~0 .lut_mask = 16'h2904;
defparam \h6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneii_lcell_comb \h6|WideOr5~0 (
// Equation(s):
// \h6|WideOr5~0_combout  = (\c0|score [27] & ((\c0|score [24] & ((\c0|score [25]))) # (!\c0|score [24] & (\c0|score [26])))) # (!\c0|score [27] & (\c0|score [26] & (\c0|score [25] $ (\c0|score [24]))))

	.dataa(\c0|score [27]),
	.datab(\c0|score [26]),
	.datac(\c0|score [25]),
	.datad(\c0|score [24]),
	.cin(gnd),
	.combout(\h6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \h6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneii_lcell_comb \h6|WideOr4~0 (
// Equation(s):
// \h6|WideOr4~0_combout  = (\c0|score [27] & (\c0|score [26] & ((\c0|score [25]) # (!\c0|score [24])))) # (!\c0|score [27] & (!\c0|score [26] & (\c0|score [25] & !\c0|score [24])))

	.dataa(\c0|score [27]),
	.datab(\c0|score [26]),
	.datac(\c0|score [25]),
	.datad(\c0|score [24]),
	.cin(gnd),
	.combout(\h6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr4~0 .lut_mask = 16'h8098;
defparam \h6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneii_lcell_comb \h6|WideOr3~0 (
// Equation(s):
// \h6|WideOr3~0_combout  = (\c0|score [24] & ((\c0|score [26] $ (!\c0|score [25])))) # (!\c0|score [24] & ((\c0|score [27] & (!\c0|score [26] & \c0|score [25])) # (!\c0|score [27] & (\c0|score [26] & !\c0|score [25]))))

	.dataa(\c0|score [27]),
	.datab(\c0|score [26]),
	.datac(\c0|score [25]),
	.datad(\c0|score [24]),
	.cin(gnd),
	.combout(\h6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr3~0 .lut_mask = 16'hC324;
defparam \h6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N24
cycloneii_lcell_comb \c0|Add5~56 (
// Equation(s):
// \c0|Add5~56_combout  = (\c0|score [28] & (\c0|Add5~55  $ (GND))) # (!\c0|score [28] & (!\c0|Add5~55  & VCC))
// \c0|Add5~57  = CARRY((\c0|score [28] & !\c0|Add5~55 ))

	.dataa(vcc),
	.datab(\c0|score [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~55 ),
	.combout(\c0|Add5~56_combout ),
	.cout(\c0|Add5~57 ));
// synopsys translate_off
defparam \c0|Add5~56 .lut_mask = 16'hC30C;
defparam \c0|Add5~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N24
cycloneii_lcell_comb \c0|score[28]~89 (
// Equation(s):
// \c0|score[28]~89_combout  = (\c0|Add5~56_combout  & (\c0|score[27]~88  $ (GND))) # (!\c0|Add5~56_combout  & (!\c0|score[27]~88  & VCC))
// \c0|score[28]~90  = CARRY((\c0|Add5~56_combout  & !\c0|score[27]~88 ))

	.dataa(vcc),
	.datab(\c0|Add5~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[27]~88 ),
	.combout(\c0|score[28]~89_combout ),
	.cout(\c0|score[28]~90 ));
// synopsys translate_off
defparam \c0|score[28]~89 .lut_mask = 16'hC30C;
defparam \c0|score[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y11_N25
cycloneii_lcell_ff \c0|score[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[28]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [28]));

// Location: LCCOMB_X34_Y11_N26
cycloneii_lcell_comb \c0|Add5~58 (
// Equation(s):
// \c0|Add5~58_combout  = (\c0|score [29] & (!\c0|Add5~57 )) # (!\c0|score [29] & ((\c0|Add5~57 ) # (GND)))
// \c0|Add5~59  = CARRY((!\c0|Add5~57 ) # (!\c0|score [29]))

	.dataa(\c0|score [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add5~57 ),
	.combout(\c0|Add5~58_combout ),
	.cout(\c0|Add5~59 ));
// synopsys translate_off
defparam \c0|Add5~58 .lut_mask = 16'h5A5F;
defparam \c0|Add5~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N26
cycloneii_lcell_comb \c0|score[29]~91 (
// Equation(s):
// \c0|score[29]~91_combout  = (\c0|Add5~58_combout  & (!\c0|score[28]~90 )) # (!\c0|Add5~58_combout  & ((\c0|score[28]~90 ) # (GND)))
// \c0|score[29]~92  = CARRY((!\c0|score[28]~90 ) # (!\c0|Add5~58_combout ))

	.dataa(vcc),
	.datab(\c0|Add5~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[28]~90 ),
	.combout(\c0|score[29]~91_combout ),
	.cout(\c0|score[29]~92 ));
// synopsys translate_off
defparam \c0|score[29]~91 .lut_mask = 16'h3C3F;
defparam \c0|score[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N28
cycloneii_lcell_comb \c0|score[30]~93 (
// Equation(s):
// \c0|score[30]~93_combout  = (\c0|Add5~60_combout  & (\c0|score[29]~92  $ (GND))) # (!\c0|Add5~60_combout  & (!\c0|score[29]~92  & VCC))
// \c0|score[30]~94  = CARRY((\c0|Add5~60_combout  & !\c0|score[29]~92 ))

	.dataa(vcc),
	.datab(\c0|Add5~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[29]~92 ),
	.combout(\c0|score[30]~93_combout ),
	.cout(\c0|score[30]~94 ));
// synopsys translate_off
defparam \c0|score[30]~93 .lut_mask = 16'hC30C;
defparam \c0|score[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y11_N29
cycloneii_lcell_ff \c0|score[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[30]~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [30]));

// Location: LCCOMB_X35_Y11_N30
cycloneii_lcell_comb \c0|score[31]~95 (
// Equation(s):
// \c0|score[31]~95_combout  = \c0|Add5~62_combout  $ (\c0|score[30]~94 )

	.dataa(\c0|Add5~62_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|score[30]~94 ),
	.combout(\c0|score[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \c0|score[31]~95 .lut_mask = 16'h5A5A;
defparam \c0|score[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y11_N31
cycloneii_lcell_ff \c0|score[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[31]~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [31]));

// Location: LCFF_X35_Y11_N27
cycloneii_lcell_ff \c0|score[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|score[29]~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c0|current_state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|score [29]));

// Location: LCCOMB_X27_Y11_N0
cycloneii_lcell_comb \h7|WideOr6~0 (
// Equation(s):
// \h7|WideOr6~0_combout  = (\c0|score [31] & (\c0|score [28] & (\c0|score [29] $ (\c0|score [30])))) # (!\c0|score [31] & (!\c0|score [29] & (\c0|score [30] $ (\c0|score [28]))))

	.dataa(\c0|score [31]),
	.datab(\c0|score [29]),
	.datac(\c0|score [30]),
	.datad(\c0|score [28]),
	.cin(gnd),
	.combout(\h7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr6~0 .lut_mask = 16'h2910;
defparam \h7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneii_lcell_comb \h7|WideOr5~0 (
// Equation(s):
// \h7|WideOr5~0_combout  = (\c0|score [31] & ((\c0|score [28] & (\c0|score [29])) # (!\c0|score [28] & ((\c0|score [30]))))) # (!\c0|score [31] & (\c0|score [30] & (\c0|score [29] $ (\c0|score [28]))))

	.dataa(\c0|score [31]),
	.datab(\c0|score [29]),
	.datac(\c0|score [30]),
	.datad(\c0|score [28]),
	.cin(gnd),
	.combout(\h7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr5~0 .lut_mask = 16'h98E0;
defparam \h7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneii_lcell_comb \h7|WideOr4~0 (
// Equation(s):
// \h7|WideOr4~0_combout  = (\c0|score [31] & (\c0|score [30] & ((\c0|score [29]) # (!\c0|score [28])))) # (!\c0|score [31] & (\c0|score [29] & (!\c0|score [30] & !\c0|score [28])))

	.dataa(\c0|score [31]),
	.datab(\c0|score [29]),
	.datac(\c0|score [30]),
	.datad(\c0|score [28]),
	.cin(gnd),
	.combout(\h7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr4~0 .lut_mask = 16'h80A4;
defparam \h7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneii_lcell_comb \h7|WideOr3~0 (
// Equation(s):
// \h7|WideOr3~0_combout  = (\c0|score [28] & ((\c0|score [29] $ (!\c0|score [30])))) # (!\c0|score [28] & ((\c0|score [31] & (\c0|score [29] & !\c0|score [30])) # (!\c0|score [31] & (!\c0|score [29] & \c0|score [30]))))

	.dataa(\c0|score [31]),
	.datab(\c0|score [29]),
	.datac(\c0|score [30]),
	.datad(\c0|score [28]),
	.cin(gnd),
	.combout(\h7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr3~0 .lut_mask = 16'hC318;
defparam \h7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \VGA|mypll|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .bandwidth = 0;
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "low";
defparam \VGA|mypll|altpll_component|pll .c0_high = 16;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 16;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .charge_pump_current = 80;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clk0";
defparam \VGA|mypll|altpll_component|pll .gate_lock_counter = 0;
defparam \VGA|mypll|altpll_component|pll .gate_lock_signal = "no";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c = 3;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \VGA|mypll|altpll_component|pll .m = 16;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 100000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 2484;
defparam \VGA|mypll|altpll_component|pll .pll_compensation_delay = 5370;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .valid_lock_multiplier = 1;
defparam \VGA|mypll|altpll_component|pll .vco_center = 1333;
defparam \VGA|mypll|altpll_component|pll .vco_max = 2000;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N0
cycloneii_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N1
cycloneii_lcell_ff \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [0]));

// Location: LCCOMB_X20_Y24_N2
cycloneii_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y24_N3
cycloneii_lcell_ff \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [1]));

// Location: LCCOMB_X20_Y24_N4
cycloneii_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y24_N5
cycloneii_lcell_ff \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [2]));

// Location: LCCOMB_X20_Y24_N6
cycloneii_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N8
cycloneii_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y24_N9
cycloneii_lcell_ff \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [4]));

// Location: LCCOMB_X20_Y24_N10
cycloneii_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneii_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h0F00;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N11
cycloneii_lcell_ff \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [5]));

// Location: LCCOMB_X20_Y24_N12
cycloneii_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N14
cycloneii_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y24_N15
cycloneii_lcell_ff \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [7]));

// Location: LCCOMB_X20_Y24_N16
cycloneii_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N18
cycloneii_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|Add0~17  $ (\VGA|controller|xCounter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|xCounter [9]),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N22
cycloneii_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~18_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h0F00;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N23
cycloneii_lcell_ff \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [9]));

// Location: LCCOMB_X20_Y24_N28
cycloneii_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|xCounter [8] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0800;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N26
cycloneii_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (!\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [5] & \VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0400;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N22
cycloneii_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [3] & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|xCounter [2] & \VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cycloneii_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h0F00;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N25
cycloneii_lcell_ff \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [8]));

// Location: LCCOMB_X20_Y24_N20
cycloneii_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|VGA_HS1~1_combout ) # ((\VGA|controller|xCounter [8]) # ((!\VGA|controller|xCounter [9]) # (!\VGA|controller|xCounter [7])))

	.dataa(\VGA|controller|VGA_HS1~1_combout ),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N21
cycloneii_lcell_ff \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_HS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_HS1~regout ));

// Location: LCCOMB_X19_Y24_N0
cycloneii_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = \VGA|controller|VGA_HS1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_HS1~regout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y24_N1
cycloneii_lcell_ff \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_HS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_HS~regout ));

// Location: LCCOMB_X21_Y24_N2
cycloneii_lcell_comb \VGA|controller|yCounter[9]~7 (
// Equation(s):
// \VGA|controller|yCounter[9]~7_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~18_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [9]))))

	.dataa(\VGA|controller|Add1~18_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~7 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N3
cycloneii_lcell_ff \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[9]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [9]));

// Location: LCCOMB_X22_Y24_N8
cycloneii_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N10
cycloneii_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N4
cycloneii_lcell_comb \VGA|controller|yCounter[1]~8 (
// Equation(s):
// \VGA|controller|yCounter[1]~8_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [1]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~8 .lut_mask = 16'h7250;
defparam \VGA|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N5
cycloneii_lcell_ff \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[1]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [1]));

// Location: LCCOMB_X22_Y24_N12
cycloneii_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N30
cycloneii_lcell_comb \VGA|controller|yCounter[2]~6 (
// Equation(s):
// \VGA|controller|yCounter[2]~6_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~4_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~6 .lut_mask = 16'h7250;
defparam \VGA|controller|yCounter[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N31
cycloneii_lcell_ff \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[2]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [2]));

// Location: LCCOMB_X22_Y24_N28
cycloneii_lcell_comb \VGA|controller|yCounter[4]~4 (
// Equation(s):
// \VGA|controller|yCounter[4]~4_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~8_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [4]))))

	.dataa(\VGA|controller|Add1~8_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~4 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N29
cycloneii_lcell_ff \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [4]));

// Location: LCCOMB_X21_Y24_N26
cycloneii_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [2] & !\VGA|controller|yCounter [4])))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0080;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N2
cycloneii_lcell_comb \VGA|controller|yCounter[6]~2 (
// Equation(s):
// \VGA|controller|yCounter[6]~2_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~12_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [6]))))

	.dataa(\VGA|controller|Add1~12_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~2 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N3
cycloneii_lcell_ff \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[6]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [6]));

// Location: LCCOMB_X22_Y24_N14
cycloneii_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N18
cycloneii_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N0
cycloneii_lcell_comb \VGA|controller|yCounter[7]~1 (
// Equation(s):
// \VGA|controller|yCounter[7]~1_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~14_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~1 .lut_mask = 16'h7250;
defparam \VGA|controller|yCounter[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N1
cycloneii_lcell_ff \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[7]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [7]));

// Location: LCCOMB_X22_Y24_N0
cycloneii_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~16_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [8]))))

	.dataa(\VGA|controller|Add1~16_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N1
cycloneii_lcell_ff \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[8]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [8]));

// Location: LCCOMB_X22_Y24_N6
cycloneii_lcell_comb \VGA|controller|yCounter[0]~9 (
// Equation(s):
// \VGA|controller|yCounter[0]~9_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [0]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~9 .lut_mask = 16'h7250;
defparam \VGA|controller|yCounter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N7
cycloneii_lcell_ff \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[0]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [0]));

// Location: LCCOMB_X21_Y24_N4
cycloneii_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [0])))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N6
cycloneii_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & (\VGA|controller|always1~0_combout  & (\VGA|controller|always1~1_combout  & !\VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|always1~0_combout ),
	.datac(\VGA|controller|always1~1_combout ),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0040;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
cycloneii_lcell_comb \VGA|controller|yCounter[5]~3 (
// Equation(s):
// \VGA|controller|yCounter[5]~3_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~10_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~3 .lut_mask = 16'h7250;
defparam \VGA|controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N19
cycloneii_lcell_ff \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[5]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [5]));

// Location: LCCOMB_X21_Y24_N14
cycloneii_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
cycloneii_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ((\VGA|controller|yCounter [9]) # ((\VGA|controller|yCounter [4]) # (!\VGA|controller|yCounter [2]))) # (!\VGA|controller|yCounter [3])

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFFDF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N28
cycloneii_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = ((\VGA|controller|VGA_VS1~0_combout ) # (\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0]))) # (!\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(\VGA|controller|VGA_VS1~0_combout ),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFBF7;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N29
cycloneii_lcell_ff \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_VS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_VS1~regout ));

// Location: LCCOMB_X21_Y24_N8
cycloneii_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = \VGA|controller|VGA_VS1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_VS1~regout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N9
cycloneii_lcell_ff \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_VS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_VS~regout ));

// Location: LCCOMB_X21_Y24_N16
cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [7] & !\VGA|controller|xCounter [8])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0037;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (!\VGA|controller|VGA_VS1~1_combout  & \VGA|controller|VGA_BLANK1~0_combout )

	.dataa(vcc),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h3030;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N31
cycloneii_lcell_ff \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_BLANK1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_BLANK1~regout ));

// Location: LCCOMB_X21_Y24_N10
cycloneii_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = \VGA|controller|VGA_BLANK1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_BLANK1~regout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N11
cycloneii_lcell_ff \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_BLANK~regout ));

// Location: LCCOMB_X21_Y24_N12
cycloneii_lcell_comb \VGA|controller|yCounter[3]~5 (
// Equation(s):
// \VGA|controller|yCounter[3]~5_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~6_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~6_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~5 .lut_mask = 16'h50D8;
defparam \VGA|controller|yCounter[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N13
cycloneii_lcell_ff \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[3]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [3]));

// Location: LCCOMB_X23_Y24_N6
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|xCounter [9] $ (\VGA|controller|controller_translator|Add0~0_combout  $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|xCounter [9] & ((\VGA|controller|controller_translator|Add0~0_combout ) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # (!\VGA|controller|xCounter [9] & 
// (\VGA|controller|controller_translator|Add0~0_combout  & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|controller_translator|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y24_N29
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]));

// Location: LCFF_X25_Y24_N17
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]));

// Location: LCCOMB_X40_Y26_N20
cycloneii_lcell_comb \c0|current_state~21 (
// Equation(s):
// \c0|current_state~21_combout  = (!\KEY~combout [0]) # (!\c0|current_state.S_RESET~regout )

	.dataa(\c0|current_state.S_RESET~regout ),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|current_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \c0|current_state~21 .lut_mask = 16'h5F5F;
defparam \c0|current_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneii_lcell_comb \c0|y[5]~1 (
// Equation(s):
// \c0|y[5]~1_combout  = (\c0|current_state~21_combout  & ((\c0|draw_counter [13]))) # (!\c0|current_state~21_combout  & (\c0|LessThan1~1_combout ))

	.dataa(\c0|LessThan1~1_combout ),
	.datab(\c0|draw_counter [13]),
	.datac(vcc),
	.datad(\c0|current_state~21_combout ),
	.cin(gnd),
	.combout(\c0|y[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|y[5]~1 .lut_mask = 16'hCCAA;
defparam \c0|y[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneii_lcell_comb \c0|LessThan1~2 (
// Equation(s):
// \c0|LessThan1~2_combout  = (\c0|LessThan1~1_combout  & !\c0|draw_counter [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c0|LessThan1~1_combout ),
	.datad(\c0|draw_counter [4]),
	.cin(gnd),
	.combout(\c0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|LessThan1~2 .lut_mask = 16'h00F0;
defparam \c0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneii_lcell_comb \c0|y[1]~9 (
// Equation(s):
// \c0|y[1]~9_combout  = ((!\c0|LessThan1~0_combout  & ((!\KEY~combout [0]) # (!\c0|current_state.S_RESET~regout )))) # (!\c0|x~2_combout )

	.dataa(\c0|current_state.S_RESET~regout ),
	.datab(\c0|x~2_combout ),
	.datac(\KEY~combout [0]),
	.datad(\c0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\c0|y[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \c0|y[1]~9 .lut_mask = 16'h337F;
defparam \c0|y[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N3
cycloneii_lcell_ff \c0|y[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|y[5]~1_combout ),
	.sdata(\c0|LessThan1~2_combout ),
	.aclr(gnd),
	.sclr(\c0|y[1]~9_combout ),
	.sload(\c0|current_state~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|y [5]));

// Location: LCCOMB_X40_Y25_N0
cycloneii_lcell_comb \c0|y[6]~2 (
// Equation(s):
// \c0|y[6]~2_combout  = (\c0|current_state~21_combout  & ((\c0|draw_counter [14]))) # (!\c0|current_state~21_combout  & (\c0|LessThan1~1_combout ))

	.dataa(\c0|LessThan1~1_combout ),
	.datab(\c0|draw_counter [14]),
	.datac(vcc),
	.datad(\c0|current_state~21_combout ),
	.cin(gnd),
	.combout(\c0|y[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|y[6]~2 .lut_mask = 16'hCCAA;
defparam \c0|y[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N1
cycloneii_lcell_ff \c0|y[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|y[6]~2_combout ),
	.sdata(\c0|LessThan1~2_combout ),
	.aclr(gnd),
	.sclr(\c0|y[1]~9_combout ),
	.sload(\c0|current_state~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|y [6]));

// Location: LCFF_X41_Y25_N7
cycloneii_lcell_ff \c0|draw_counter[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[12]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [12]));

// Location: LCCOMB_X40_Y25_N10
cycloneii_lcell_comb \c0|Selector11~4 (
// Equation(s):
// \c0|Selector11~4_combout  = (!\c0|draw_counter [17] & (\c0|current_state~21_combout  & (!\c0|draw_counter [16] & \c0|draw_counter [12])))

	.dataa(\c0|draw_counter [17]),
	.datab(\c0|current_state~21_combout ),
	.datac(\c0|draw_counter [16]),
	.datad(\c0|draw_counter [12]),
	.cin(gnd),
	.combout(\c0|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector11~4 .lut_mask = 16'h0400;
defparam \c0|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N11
cycloneii_lcell_ff \c0|y[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector11~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|y [4]));

// Location: LCCOMB_X40_Y25_N8
cycloneii_lcell_comb \c0|y[1]~3 (
// Equation(s):
// \c0|y[1]~3_combout  = (\c0|current_state~21_combout  & ((\c0|draw_counter [9]))) # (!\c0|current_state~21_combout  & (\c0|LessThan1~1_combout ))

	.dataa(\c0|LessThan1~1_combout ),
	.datab(\c0|draw_counter [9]),
	.datac(vcc),
	.datad(\c0|current_state~21_combout ),
	.cin(gnd),
	.combout(\c0|y[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|y[1]~3 .lut_mask = 16'hCCAA;
defparam \c0|y[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N9
cycloneii_lcell_ff \c0|y[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|y[1]~3_combout ),
	.sdata(\c0|LessThan1~2_combout ),
	.aclr(gnd),
	.sclr(\c0|y[1]~9_combout ),
	.sload(\c0|current_state~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|y [1]));

// Location: LCCOMB_X37_Y26_N6
cycloneii_lcell_comb \c0|Selector34~13 (
// Equation(s):
// \c0|Selector34~13_combout  = ((\c0|Selector34~10_combout  & ((\c0|Selector34~15_combout ) # (!\c0|LessThan1~0_combout )))) # (!\c0|Selector34~12_combout )

	.dataa(\c0|Selector34~10_combout ),
	.datab(\c0|Selector34~12_combout ),
	.datac(\c0|LessThan1~0_combout ),
	.datad(\c0|Selector34~15_combout ),
	.cin(gnd),
	.combout(\c0|Selector34~13_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector34~13 .lut_mask = 16'hBB3B;
defparam \c0|Selector34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneii_lcell_comb \c0|Selector39~0 (
// Equation(s):
// \c0|Selector39~0_combout  = (\KEY~combout [0] & ((\c0|current_state.S_PLAYER_UPDATE~regout ) # ((\c0|current_state.S_PLAYER_DRAW~regout  & !\c0|Selector34~13_combout ))))

	.dataa(\c0|current_state.S_PLAYER_UPDATE~regout ),
	.datab(\KEY~combout [0]),
	.datac(\c0|current_state.S_PLAYER_DRAW~regout ),
	.datad(\c0|Selector34~13_combout ),
	.cin(gnd),
	.combout(\c0|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector39~0 .lut_mask = 16'h88C8;
defparam \c0|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N9
cycloneii_lcell_ff \c0|current_state.S_PLAYER_DRAW (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector39~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|current_state.S_PLAYER_DRAW~regout ));

// Location: LCCOMB_X37_Y26_N22
cycloneii_lcell_comb \c0|Selector15~1 (
// Equation(s):
// \c0|Selector15~1_combout  = (\c0|LessThan1~1_combout  & (\KEY~combout [0] & ((\c0|current_state.S_PLAYER_ERASE~regout ) # (\c0|current_state.S_PLAYER_DRAW~regout ))))

	.dataa(\c0|LessThan1~1_combout ),
	.datab(\c0|current_state.S_PLAYER_ERASE~regout ),
	.datac(\c0|current_state.S_PLAYER_DRAW~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector15~1 .lut_mask = 16'hA800;
defparam \c0|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneii_lcell_comb \c0|Selector15~2 (
// Equation(s):
// \c0|Selector15~2_combout  = (\c0|Selector15~0_combout  & ((\c0|draw_counter [8]) # ((\c0|Selector15~1_combout  & \c0|draw_counter [4])))) # (!\c0|Selector15~0_combout  & (((\c0|Selector15~1_combout  & \c0|draw_counter [4]))))

	.dataa(\c0|Selector15~0_combout ),
	.datab(\c0|draw_counter [8]),
	.datac(\c0|Selector15~1_combout ),
	.datad(\c0|draw_counter [4]),
	.cin(gnd),
	.combout(\c0|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector15~2 .lut_mask = 16'hF888;
defparam \c0|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N1
cycloneii_lcell_ff \c0|y[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector15~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|y [0]));

// Location: LCCOMB_X40_Y25_N14
cycloneii_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\c0|y [2] & (\c0|y [0] $ (VCC))) # (!\c0|y [2] & (\c0|y [0] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\c0|y [2] & \c0|y [0]))

	.dataa(\c0|y [2]),
	.datab(\c0|y [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneii_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\c0|y [2] $ (\c0|y [4] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\c0|y [2] & ((\c0|y [4]) # (!\VGA|user_input_translator|Add0~3 ))) # (!\c0|y [2] & (\c0|y [4] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\c0|y [2]),
	.datab(\c0|y [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneii_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\c0|y [3] & ((\c0|y [5] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\c0|y [5] & (!\VGA|user_input_translator|Add0~5 )))) # (!\c0|y [3] & ((\c0|y [5] & (!\VGA|user_input_translator|Add0~5 )) # (!\c0|y [5] 
// & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\c0|y [3] & (!\c0|y [5] & !\VGA|user_input_translator|Add0~5 )) # (!\c0|y [3] & ((!\VGA|user_input_translator|Add0~5 ) # (!\c0|y [5]))))

	.dataa(\c0|y [3]),
	.datab(\c0|y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneii_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\c0|y [4] $ (\c0|y [6] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\c0|y [4] & ((\c0|y [6]) # (!\VGA|user_input_translator|Add0~7 ))) # (!\c0|y [4] & (\c0|y [6] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\c0|y [4]),
	.datab(\c0|y [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneii_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\c0|y [5] & (!\VGA|user_input_translator|Add0~9 )) # (!\c0|y [5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\c0|y [5]))

	.dataa(vcc),
	.datab(\c0|y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\c0|x [5] & (\c0|y [0] $ (VCC))) # (!\c0|x [5] & (\c0|y [0] & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\c0|x [5] & \c0|y [0]))

	.dataa(\c0|x [5]),
	.datab(\c0|y [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\c0|x [6] & ((\c0|y [1] & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\c0|y [1] & (!\VGA|user_input_translator|mem_address[5]~1 )))) # (!\c0|x [6] & ((\c0|y [1] & 
// (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\c0|y [1] & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\c0|x [6] & (!\c0|y [1] & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\c0|x [6] & ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!\c0|y [1]))))

	.dataa(\c0|x [6]),
	.datab(\c0|y [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\c0|x [7] $ (\VGA|user_input_translator|Add0~0_combout  $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\c0|x [7] & ((\VGA|user_input_translator|Add0~0_combout ) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\c0|x [7] & (\VGA|user_input_translator|Add0~0_combout  & 
// !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\c0|x [7]),
	.datab(\VGA|user_input_translator|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneii_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\c0|y [6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\c0|y [6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\c0|y [6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(vcc),
	.datab(\c0|y [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneii_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneii_lcell_comb \c0|p_x[7]~24 (
// Equation(s):
// \c0|p_x[7]~24_combout  = \c0|Add3~14_combout  $ (\c0|p_x[6]~23  $ (\c0|always0~2_combout ))

	.dataa(\c0|Add3~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\c0|always0~2_combout ),
	.cin(\c0|p_x[6]~23 ),
	.combout(\c0|p_x[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \c0|p_x[7]~24 .lut_mask = 16'hA55A;
defparam \c0|p_x[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y26_N15
cycloneii_lcell_ff \c0|p_x[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|p_x[7]~24_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|current_state~20_combout ),
	.ena(\c0|p_x[1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|p_x [7]));

// Location: LCFF_X42_Y26_N9
cycloneii_lcell_ff \c0|p_x[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|p_x[4]~18_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|current_state~20_combout ),
	.ena(\c0|p_x[1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|p_x [4]));

// Location: LCFF_X42_Y26_N1
cycloneii_lcell_ff \c0|p_x[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|p_x[0]~10_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|current_state~20_combout ),
	.ena(\c0|p_x[1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|p_x [0]));

// Location: LCCOMB_X42_Y26_N16
cycloneii_lcell_comb \c0|Add1~0 (
// Equation(s):
// \c0|Add1~0_combout  = (\c0|draw_counter [0] & (\c0|p_x [0] $ (VCC))) # (!\c0|draw_counter [0] & (\c0|p_x [0] & VCC))
// \c0|Add1~1  = CARRY((\c0|draw_counter [0] & \c0|p_x [0]))

	.dataa(\c0|draw_counter [0]),
	.datab(\c0|p_x [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|Add1~0_combout ),
	.cout(\c0|Add1~1 ));
// synopsys translate_off
defparam \c0|Add1~0 .lut_mask = 16'h6688;
defparam \c0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneii_lcell_comb \c0|Add1~2 (
// Equation(s):
// \c0|Add1~2_combout  = (\c0|p_x [1] & (!\c0|Add1~1 )) # (!\c0|p_x [1] & ((\c0|Add1~1 ) # (GND)))
// \c0|Add1~3  = CARRY((!\c0|Add1~1 ) # (!\c0|p_x [1]))

	.dataa(vcc),
	.datab(\c0|p_x [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add1~1 ),
	.combout(\c0|Add1~2_combout ),
	.cout(\c0|Add1~3 ));
// synopsys translate_off
defparam \c0|Add1~2 .lut_mask = 16'h3C3F;
defparam \c0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneii_lcell_comb \c0|Add1~4 (
// Equation(s):
// \c0|Add1~4_combout  = (\c0|p_x [2] & (\c0|Add1~3  $ (GND))) # (!\c0|p_x [2] & (!\c0|Add1~3  & VCC))
// \c0|Add1~5  = CARRY((\c0|p_x [2] & !\c0|Add1~3 ))

	.dataa(vcc),
	.datab(\c0|p_x [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add1~3 ),
	.combout(\c0|Add1~4_combout ),
	.cout(\c0|Add1~5 ));
// synopsys translate_off
defparam \c0|Add1~4 .lut_mask = 16'hC30C;
defparam \c0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneii_lcell_comb \c0|Add1~6 (
// Equation(s):
// \c0|Add1~6_combout  = (\c0|p_x [3] & (!\c0|Add1~5 )) # (!\c0|p_x [3] & ((\c0|Add1~5 ) # (GND)))
// \c0|Add1~7  = CARRY((!\c0|Add1~5 ) # (!\c0|p_x [3]))

	.dataa(\c0|p_x [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add1~5 ),
	.combout(\c0|Add1~6_combout ),
	.cout(\c0|Add1~7 ));
// synopsys translate_off
defparam \c0|Add1~6 .lut_mask = 16'h5A5F;
defparam \c0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneii_lcell_comb \c0|Add1~8 (
// Equation(s):
// \c0|Add1~8_combout  = (\c0|p_x [4] & (\c0|Add1~7  $ (GND))) # (!\c0|p_x [4] & (!\c0|Add1~7  & VCC))
// \c0|Add1~9  = CARRY((\c0|p_x [4] & !\c0|Add1~7 ))

	.dataa(vcc),
	.datab(\c0|p_x [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add1~7 ),
	.combout(\c0|Add1~8_combout ),
	.cout(\c0|Add1~9 ));
// synopsys translate_off
defparam \c0|Add1~8 .lut_mask = 16'hC30C;
defparam \c0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneii_lcell_comb \c0|Add1~12 (
// Equation(s):
// \c0|Add1~12_combout  = (\c0|p_x [6] & (\c0|Add1~11  $ (GND))) # (!\c0|p_x [6] & (!\c0|Add1~11  & VCC))
// \c0|Add1~13  = CARRY((\c0|p_x [6] & !\c0|Add1~11 ))

	.dataa(\c0|p_x [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add1~11 ),
	.combout(\c0|Add1~12_combout ),
	.cout(\c0|Add1~13 ));
// synopsys translate_off
defparam \c0|Add1~12 .lut_mask = 16'hA50A;
defparam \c0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneii_lcell_comb \c0|Add1~14 (
// Equation(s):
// \c0|Add1~14_combout  = \c0|p_x [7] $ (\c0|Add1~13 )

	.dataa(vcc),
	.datab(\c0|p_x [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|Add1~13 ),
	.combout(\c0|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Add1~14 .lut_mask = 16'h3C3C;
defparam \c0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneii_lcell_comb \c0|Selector0~0 (
// Equation(s):
// \c0|Selector0~0_combout  = (!\c0|x[7]~3_combout  & ((\c0|current_state~21_combout  & (\c0|draw_counter [7])) # (!\c0|current_state~21_combout  & ((\c0|Add1~14_combout )))))

	.dataa(\c0|x[7]~3_combout ),
	.datab(\c0|draw_counter [7]),
	.datac(\c0|current_state~21_combout ),
	.datad(\c0|Add1~14_combout ),
	.cin(gnd),
	.combout(\c0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector0~0 .lut_mask = 16'h4540;
defparam \c0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N1
cycloneii_lcell_ff \c0|x[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|x [7]));

// Location: LCCOMB_X37_Y26_N18
cycloneii_lcell_comb \c0|Selector48~3 (
// Equation(s):
// \c0|Selector48~3_combout  = (\c0|current_state.S_PLAYER_INIT~regout  & (!\c0|draw_counter [4] & (\c0|LessThan1~1_combout  & \KEY~combout [0])))

	.dataa(\c0|current_state.S_PLAYER_INIT~regout ),
	.datab(\c0|draw_counter [4]),
	.datac(\c0|LessThan1~1_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|Selector48~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector48~3 .lut_mask = 16'h2000;
defparam \c0|Selector48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneii_lcell_comb \c0|Selector34~16 (
// Equation(s):
// \c0|Selector34~16_combout  = (\c0|Selector34~13_combout ) # ((\KEY~combout [0] & ((\c0|current_state.S_PLAYER_UPDATE~regout ) # (\c0|current_state.S_RESET~regout ))))

	.dataa(\KEY~combout [0]),
	.datab(\c0|current_state.S_PLAYER_UPDATE~regout ),
	.datac(\c0|current_state.S_RESET~regout ),
	.datad(\c0|Selector34~13_combout ),
	.cin(gnd),
	.combout(\c0|Selector34~16_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector34~16 .lut_mask = 16'hFFA8;
defparam \c0|Selector34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N11
cycloneii_lcell_ff \c0|current_state.S_RESET (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector34~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|current_state.S_RESET~regout ));

// Location: LCCOMB_X38_Y26_N10
cycloneii_lcell_comb \c0|Selector1~1 (
// Equation(s):
// \c0|Selector1~1_combout  = (\KEY~combout [0] & ((\c0|current_state.S_RESET~regout  & ((\c0|Add1~12_combout ))) # (!\c0|current_state.S_RESET~regout  & (\c0|draw_counter [6])))) # (!\KEY~combout [0] & (\c0|draw_counter [6]))

	.dataa(\KEY~combout [0]),
	.datab(\c0|draw_counter [6]),
	.datac(\c0|current_state.S_RESET~regout ),
	.datad(\c0|Add1~12_combout ),
	.cin(gnd),
	.combout(\c0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~1 .lut_mask = 16'hEC4C;
defparam \c0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneii_lcell_comb \c0|Selector1~2 (
// Equation(s):
// \c0|Selector1~2_combout  = (\c0|x~2_combout  & ((\c0|Selector48~3_combout ) # ((\c0|Selector1~0_combout  & \c0|Selector1~1_combout ))))

	.dataa(\c0|Selector1~0_combout ),
	.datab(\c0|Selector48~3_combout ),
	.datac(\c0|x~2_combout ),
	.datad(\c0|Selector1~1_combout ),
	.cin(gnd),
	.combout(\c0|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~2 .lut_mask = 16'hE0C0;
defparam \c0|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N3
cycloneii_lcell_ff \c0|x[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|x [6]));

// Location: LCCOMB_X40_Y25_N4
cycloneii_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!\c0|y [6]) # (!\c0|y [4])) # (!\c0|y [5])) # (!\c0|y [3])

	.dataa(\c0|y [3]),
	.datab(\c0|y [5]),
	.datac(\c0|y [4]),
	.datad(\c0|y [6]),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneii_lcell_comb \VGA|valid_160x120~0 (
// Equation(s):
// \VGA|valid_160x120~0_combout  = (\VGA|LessThan3~0_combout  & (((!\c0|x [5] & !\c0|x [6])) # (!\c0|x [7])))

	.dataa(\c0|x [5]),
	.datab(\c0|x [7]),
	.datac(\c0|x [6]),
	.datad(\VGA|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\VGA|valid_160x120~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|valid_160x120~0 .lut_mask = 16'h3700;
defparam \VGA|valid_160x120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3] = (\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & 
// \VGA|valid_160x120~0_combout )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|valid_160x120~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] .lut_mask = 16'h0200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|Add0~14_combout  $ (\VGA|controller|controller_translator|mem_address[13]~17 )

	.dataa(\VGA|controller|controller_translator|Add0~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3] = (\VGA|controller|controller_translator|mem_address[13]~16_combout  & (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & 
// !\VGA|controller|controller_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[14]~18_combout  & (\VGA|user_input_translator|mem_address[13]~16_combout  & !\VGA|user_input_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 .lut_mask = 16'h0030;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N7
cycloneii_lcell_ff \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [3]));

// Location: LCFF_X20_Y24_N13
cycloneii_lcell_ff \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [6]));

// Location: LCCOMB_X37_Y26_N10
cycloneii_lcell_comb \c0|Selector48~2 (
// Equation(s):
// \c0|Selector48~2_combout  = (\c0|Selector48~3_combout ) # ((\c0|LessThan1~1_combout  & (\c0|current_state.S_PLAYER_DRAW~regout  & \KEY~combout [0])))

	.dataa(\c0|LessThan1~1_combout ),
	.datab(\c0|Selector48~3_combout ),
	.datac(\c0|current_state.S_PLAYER_DRAW~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector48~2 .lut_mask = 16'hECCC;
defparam \c0|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N11
cycloneii_lcell_ff \c0|colour[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector48~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|colour [0]));

// Location: LCCOMB_X41_Y26_N8
cycloneii_lcell_comb \c0|Selector7~0 (
// Equation(s):
// \c0|Selector7~0_combout  = (\c0|Selector15~0_combout ) # ((\c0|current_state~22_combout  & (\c0|LessThan1~1_combout  & !\c0|draw_counter [4])))

	.dataa(\c0|Selector15~0_combout ),
	.datab(\c0|current_state~22_combout ),
	.datac(\c0|LessThan1~1_combout ),
	.datad(\c0|draw_counter [4]),
	.cin(gnd),
	.combout(\c0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector7~0 .lut_mask = 16'hAAEA;
defparam \c0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneii_lcell_comb \c0|Selector7~1 (
// Equation(s):
// \c0|Selector7~1_combout  = (\c0|Selector15~1_combout  & ((\c0|Add1~0_combout ) # ((\c0|draw_counter [0] & \c0|Selector7~0_combout )))) # (!\c0|Selector15~1_combout  & (\c0|draw_counter [0] & ((\c0|Selector7~0_combout ))))

	.dataa(\c0|Selector15~1_combout ),
	.datab(\c0|draw_counter [0]),
	.datac(\c0|Add1~0_combout ),
	.datad(\c0|Selector7~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector7~1 .lut_mask = 16'hECA0;
defparam \c0|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N11
cycloneii_lcell_ff \c0|x[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|x [0]));

// Location: LCFF_X41_Y26_N17
cycloneii_lcell_ff \c0|draw_counter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[1]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [1]));

// Location: LCCOMB_X38_Y26_N26
cycloneii_lcell_comb \c0|Selector6~0 (
// Equation(s):
// \c0|Selector6~0_combout  = (!\c0|x[7]~3_combout  & ((\c0|current_state~21_combout  & (\c0|draw_counter [1])) # (!\c0|current_state~21_combout  & ((\c0|Add1~2_combout )))))

	.dataa(\c0|x[7]~3_combout ),
	.datab(\c0|draw_counter [1]),
	.datac(\c0|current_state~21_combout ),
	.datad(\c0|Add1~2_combout ),
	.cin(gnd),
	.combout(\c0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector6~0 .lut_mask = 16'h4540;
defparam \c0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N27
cycloneii_lcell_ff \c0|x[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|x [1]));

// Location: LCCOMB_X38_Y26_N24
cycloneii_lcell_comb \c0|Selector1~0 (
// Equation(s):
// \c0|Selector1~0_combout  = (!\c0|current_state~22_combout  & (\c0|LessThan1~0_combout  & ((\c0|current_state~21_combout ) # (\c0|LessThan2~3_combout ))))

	.dataa(\c0|current_state~22_combout ),
	.datab(\c0|current_state~21_combout ),
	.datac(\c0|LessThan1~0_combout ),
	.datad(\c0|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\c0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~0 .lut_mask = 16'h5040;
defparam \c0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N30
cycloneii_lcell_comb \c0|Selector5~3 (
// Equation(s):
// \c0|Selector5~3_combout  = (\c0|current_state.S_RESET~regout  & ((\KEY~combout [0] & ((\c0|Add1~4_combout ))) # (!\KEY~combout [0] & (\c0|draw_counter [2])))) # (!\c0|current_state.S_RESET~regout  & (\c0|draw_counter [2]))

	.dataa(\c0|current_state.S_RESET~regout ),
	.datab(\c0|draw_counter [2]),
	.datac(\KEY~combout [0]),
	.datad(\c0|Add1~4_combout ),
	.cin(gnd),
	.combout(\c0|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector5~3 .lut_mask = 16'hEC4C;
defparam \c0|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneii_lcell_comb \c0|Selector5~2 (
// Equation(s):
// \c0|Selector5~2_combout  = (\c0|x~2_combout  & ((\c0|Selector48~3_combout ) # ((\c0|Selector1~0_combout  & \c0|Selector5~3_combout ))))

	.dataa(\c0|x~2_combout ),
	.datab(\c0|Selector48~3_combout ),
	.datac(\c0|Selector1~0_combout ),
	.datad(\c0|Selector5~3_combout ),
	.cin(gnd),
	.combout(\c0|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector5~2 .lut_mask = 16'hA888;
defparam \c0|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N21
cycloneii_lcell_ff \c0|x[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|x [2]));

// Location: LCFF_X41_Y26_N21
cycloneii_lcell_ff \c0|draw_counter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|draw_counter[3]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\c0|draw_counter[10]~58_combout ),
	.sload(gnd),
	.ena(\c0|x~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|draw_counter [3]));

// Location: LCCOMB_X40_Y26_N8
cycloneii_lcell_comb \c0|Selector4~3 (
// Equation(s):
// \c0|Selector4~3_combout  = (\c0|current_state.S_RESET~regout  & ((\KEY~combout [0] & ((\c0|Add1~6_combout ))) # (!\KEY~combout [0] & (\c0|draw_counter [3])))) # (!\c0|current_state.S_RESET~regout  & (\c0|draw_counter [3]))

	.dataa(\c0|current_state.S_RESET~regout ),
	.datab(\c0|draw_counter [3]),
	.datac(\KEY~combout [0]),
	.datad(\c0|Add1~6_combout ),
	.cin(gnd),
	.combout(\c0|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector4~3 .lut_mask = 16'hEC4C;
defparam \c0|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneii_lcell_comb \c0|Selector4~2 (
// Equation(s):
// \c0|Selector4~2_combout  = (\c0|x~2_combout  & ((\c0|Selector48~3_combout ) # ((\c0|Selector1~0_combout  & \c0|Selector4~3_combout ))))

	.dataa(\c0|x~2_combout ),
	.datab(\c0|Selector48~3_combout ),
	.datac(\c0|Selector1~0_combout ),
	.datad(\c0|Selector4~3_combout ),
	.cin(gnd),
	.combout(\c0|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector4~2 .lut_mask = 16'hA888;
defparam \c0|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N7
cycloneii_lcell_ff \c0|x[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|x [3]));

// Location: LCCOMB_X38_Y26_N8
cycloneii_lcell_comb \c0|Selector3~0 (
// Equation(s):
// \c0|Selector3~0_combout  = (!\c0|x[7]~3_combout  & ((\c0|current_state~21_combout  & (\c0|draw_counter [4])) # (!\c0|current_state~21_combout  & ((\c0|Add1~8_combout )))))

	.dataa(\c0|x[7]~3_combout ),
	.datab(\c0|draw_counter [4]),
	.datac(\c0|current_state~21_combout ),
	.datad(\c0|Add1~8_combout ),
	.cin(gnd),
	.combout(\c0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector3~0 .lut_mask = 16'h4540;
defparam \c0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N9
cycloneii_lcell_ff \c0|x[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|x [4]));

// Location: M4K_X52_Y21
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3] = (\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & 
// \VGA|valid_160x120~0_combout )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|valid_160x120~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] .lut_mask = 16'h0800;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3] = (\VGA|controller|controller_translator|mem_address[13]~16_combout  & (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & 
// \VGA|controller|controller_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .lut_mask = 16'h0C00;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[14]~18_combout  & (\VGA|user_input_translator|mem_address[13]~16_combout  & \VGA|user_input_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 .lut_mask = 16'h3000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & (((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & 
// (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout )))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .lut_mask = 16'hEA62;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N31
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]));

// Location: LCFF_X25_Y24_N25
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]));

// Location: LCCOMB_X38_Y26_N16
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3] = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & 
// \VGA|valid_160x120~0_combout )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|valid_160x120~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] .lut_mask = 16'h1000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & (\VGA|controller|controller_translator|mem_address[14]~18_combout  & 
// !\VGA|controller|controller_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .lut_mask = 16'h0030;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout  = (\VGA|user_input_translator|mem_address[14]~18_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & !\VGA|user_input_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ))

	.dataa(vcc),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 .lut_mask = 16'hFC0C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N27
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]));

// Location: LCFF_X25_Y24_N27
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]));

// Location: LCCOMB_X38_Y26_N12
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3] = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|user_input_translator|mem_address[12]~14_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & 
// \VGA|valid_160x120~0_combout )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|valid_160x120~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] .lut_mask = 16'h0400;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3] = (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & 
// \VGA|controller|controller_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .lut_mask = 16'h0300;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[14]~18_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & \VGA|user_input_translator|mem_address[12]~14_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 .lut_mask = 16'h0300;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y22
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .lut_mask = 16'hFC22;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & 
// (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout )) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ))))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .lut_mask = 16'hBBC0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.datab(vcc),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 .lut_mask = 16'hFA0A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y23
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y25
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & (((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout  & 
// (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .lut_mask = 16'hEA4A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\c0|colour [0]}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\c0|x [4],\c0|x [3],\c0|x [2],\c0|x [1],\c0|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.datab(vcc),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 .lut_mask = 16'hFA0A;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\h0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\h0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\h0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\h0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\h1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\h1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\h1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\h1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\h2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\h2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\h2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\h2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\h3|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\h3|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\h3|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\h3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\h4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\h4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\h4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\h4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(\h5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\h5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\h5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\h5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\h6|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\h6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\h6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\h6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\h7|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\h7|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\h7|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\h7|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\c0|score [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\c0|score [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\c0|score [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\c0|score [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\c0|score [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\c0|score [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\c0|score [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\c0|score [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\c0|score [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\c0|score [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\c0|score [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\c0|score [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\c0|score [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\c0|score [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\c0|score [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\c0|score [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(\c0|score [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\c0|score [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLK~I (
	.datain(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(\VGA|controller|VGA_HS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(\VGA|controller|VGA_VS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK_N~I (
	.datain(\VGA|controller|VGA_BLANK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK_N));
// synopsys translate_off
defparam \VGA_BLANK_N~I .input_async_reset = "none";
defparam \VGA_BLANK_N~I .input_power_up = "low";
defparam \VGA_BLANK_N~I .input_register_mode = "none";
defparam \VGA_BLANK_N~I .input_sync_reset = "none";
defparam \VGA_BLANK_N~I .oe_async_reset = "none";
defparam \VGA_BLANK_N~I .oe_power_up = "low";
defparam \VGA_BLANK_N~I .oe_register_mode = "none";
defparam \VGA_BLANK_N~I .oe_sync_reset = "none";
defparam \VGA_BLANK_N~I .operation_mode = "output";
defparam \VGA_BLANK_N~I .output_async_reset = "none";
defparam \VGA_BLANK_N~I .output_power_up = "low";
defparam \VGA_BLANK_N~I .output_register_mode = "none";
defparam \VGA_BLANK_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC_N));
// synopsys translate_off
defparam \VGA_SYNC_N~I .input_async_reset = "none";
defparam \VGA_SYNC_N~I .input_power_up = "low";
defparam \VGA_SYNC_N~I .input_register_mode = "none";
defparam \VGA_SYNC_N~I .input_sync_reset = "none";
defparam \VGA_SYNC_N~I .oe_async_reset = "none";
defparam \VGA_SYNC_N~I .oe_power_up = "low";
defparam \VGA_SYNC_N~I .oe_register_mode = "none";
defparam \VGA_SYNC_N~I .oe_sync_reset = "none";
defparam \VGA_SYNC_N~I .operation_mode = "output";
defparam \VGA_SYNC_N~I .output_async_reset = "none";
defparam \VGA_SYNC_N~I .output_power_up = "low";
defparam \VGA_SYNC_N~I .output_register_mode = "none";
defparam \VGA_SYNC_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
