==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.103ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29217 ; free virtual = 56800
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29217 ; free virtual = 56800
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29204 ; free virtual = 56791
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29200 ; free virtual = 56787
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29157 ; free virtual = 56744
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29155 ; free virtual = 56742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PSInterface' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PSInterface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.69 seconds; current allocated memory: 110.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 111.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PSInterface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_start_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_pkt_num_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_pkt_len_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_remote_ip_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_remote_port_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_local_port_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_tx_timeElapse_high_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_tx_timeElapse_low_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_tx_done_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_latency_sum_high_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_latency_sum_low_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_rx_timeElaspe_high_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_rx_timeElaspe_low_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_rx_done_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_rx_error_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/axil_rx_curr_cnt_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/start_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'start_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/pkt_num_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'pkt_num_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/pkt_len_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'pkt_len_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/remote_ip_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'remote_ip_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/remote_port_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'remote_port_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/local_port_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'local_port_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/tx_timeElapse_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/tx_done_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/latency_sum_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/rx_timeElapse_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/rx_cnt_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/rx_done_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSInterface/rx_error_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PSInterface' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'axil_start_V', 'axil_pkt_num_V', 'axil_pkt_len_V', 'axil_remote_ip_V', 'axil_remote_port_V', 'axil_local_port_V', 'axil_tx_timeElapse_high_V', 'axil_tx_timeElapse_low_V', 'axil_tx_done_V', 'axil_latency_sum_high_V', 'axil_latency_sum_low_V', 'axil_rx_timeElaspe_high_V', 'axil_rx_timeElaspe_low_V', 'axil_rx_done_V', 'axil_rx_error_V' and 'axil_rx_curr_cnt_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PSInterface'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 111.739 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29148 ; free virtual = 56739
INFO: [VHDL 208-304] Generating VHDL RTL for PSInterface.
INFO: [VLOG 209-307] Generating Verilog RTL for PSInterface.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 61.15 seconds; peak allocated memory: 111.739 MB.
