{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446515374313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446515374313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 09:49:34 2015 " "Processing started: Tue Nov 03 09:49:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446515374313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446515374313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nios2Core2 -c Nios2Core2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nios2Core2 -c Nios2Core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446515374313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1446515375078 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpu2core.qsys " "Elaborating Qsys system entity \"cpu2core.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515392817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:00 Progress: Loading qsys/cpu2core.qsys " "2015.11.03.09:50:00 Progress: Loading qsys/cpu2core.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515400927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:01 Progress: Reading input file " "2015.11.03.09:50:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515401761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:01 Progress: Adding clk \[clock_source 14.1\] " "2015.11.03.09:50:01 Progress: Adding clk \[clock_source 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515401953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:03 Progress: Parameterizing module clk " "2015.11.03.09:50:03 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515403609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:03 Progress: Adding cpu_0 \[altera_nios2_gen2 14.1\] " "2015.11.03.09:50:03 Progress: Adding cpu_0 \[altera_nios2_gen2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515403612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Parameterizing module cpu_0 " "2015.11.03.09:50:04 Progress: Parameterizing module cpu_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Adding cpu_1 \[altera_nios2_gen2 14.1\] " "2015.11.03.09:50:04 Progress: Adding cpu_1 \[altera_nios2_gen2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Parameterizing module cpu_1 " "2015.11.03.09:50:04 Progress: Parameterizing module cpu_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.1\] " "2015.11.03.09:50:04 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Parameterizing module jtag_uart " "2015.11.03.09:50:04 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 14.1\] " "2015.11.03.09:50:04 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Parameterizing module onchip_memory_0 " "2015.11.03.09:50:04 Progress: Parameterizing module onchip_memory_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Adding onchip_memory_1 \[altera_avalon_onchip_memory2 14.1\] " "2015.11.03.09:50:04 Progress: Adding onchip_memory_1 \[altera_avalon_onchip_memory2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Parameterizing module onchip_memory_1 " "2015.11.03.09:50:04 Progress: Parameterizing module onchip_memory_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Adding pio_0 \[altera_avalon_pio 14.1\] " "2015.11.03.09:50:04 Progress: Adding pio_0 \[altera_avalon_pio 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Parameterizing module pio_0 " "2015.11.03.09:50:04 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Adding pio_1 \[altera_avalon_pio 14.1\] " "2015.11.03.09:50:04 Progress: Adding pio_1 \[altera_avalon_pio 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Parameterizing module pio_1 " "2015.11.03.09:50:04 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:04 Progress: Adding sysid \[altera_avalon_sysid_qsys 14.1\] " "2015.11.03.09:50:04 Progress: Adding sysid \[altera_avalon_sysid_qsys 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515404447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:05 Progress: Parameterizing module sysid " "2015.11.03.09:50:05 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515405300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:05 Progress: Adding timer_0 \[altera_avalon_timer 14.1\] " "2015.11.03.09:50:05 Progress: Adding timer_0 \[altera_avalon_timer 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515405301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:05 Progress: Parameterizing module timer_0 " "2015.11.03.09:50:05 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515405360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:05 Progress: Adding timer_1 \[altera_avalon_timer 14.1\] " "2015.11.03.09:50:05 Progress: Adding timer_1 \[altera_avalon_timer 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515405363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:05 Progress: Parameterizing module timer_1 " "2015.11.03.09:50:05 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515405363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:05 Progress: Building connections " "2015.11.03.09:50:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515405365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:05 Progress: Parameterizing connections " "2015.11.03.09:50:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515405454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:05 Progress: Validating " "2015.11.03.09:50:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515405467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.11.03.09:50:07 Progress: Done reading input file " "2015.11.03.09:50:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515407224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu2core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Cpu2core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515408848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu2core.sysid: Time stamp will be automatically updated when this component is generated. " "Cpu2core.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515408852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu2core: Generating cpu2core \"cpu2core\" for QUARTUS_SYNTH " "Cpu2core: Generating cpu2core \"cpu2core\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515411108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_0: \"cpu2core\" instantiated altera_nios2_gen2 \"cpu_0\" " "Cpu_0: \"cpu2core\" instantiated altera_nios2_gen2 \"cpu_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515418977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_1: \"cpu2core\" instantiated altera_nios2_gen2 \"cpu_1\" " "Cpu_1: \"cpu2core\" instantiated altera_nios2_gen2 \"cpu_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515419371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'cpu2core_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'cpu2core_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515419516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl\} --name=cpu2core_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0001_jtag_uart_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0001_jtag_uart_gen//cpu2core_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl\} --name=cpu2core_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0001_jtag_uart_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0001_jtag_uart_gen//cpu2core_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515419516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'cpu2core_jtag_uart' " "Jtag_uart: Done RTL generation for module 'cpu2core_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515419991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"cpu2core\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"cpu2core\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Starting RTL generation for module 'cpu2core_onchip_memory_0' " "Onchip_memory_0: Starting RTL generation for module 'cpu2core_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl\} --name=cpu2core_onchip_memory_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0002_onchip_memory_0_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0002_onchip_memory_0_gen//cpu2core_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_0:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl\} --name=cpu2core_onchip_memory_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0002_onchip_memory_0_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0002_onchip_memory_0_gen//cpu2core_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Done RTL generation for module 'cpu2core_onchip_memory_0' " "Onchip_memory_0: Done RTL generation for module 'cpu2core_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: \"cpu2core\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\" " "Onchip_memory_0: \"cpu2core\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1: Starting RTL generation for module 'cpu2core_onchip_memory_1' " "Onchip_memory_1: Starting RTL generation for module 'cpu2core_onchip_memory_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl\} --name=cpu2core_onchip_memory_1 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0003_onchip_memory_1_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0003_onchip_memory_1_gen//cpu2core_onchip_memory_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_1:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl\} --name=cpu2core_onchip_memory_1 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0003_onchip_memory_1_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0003_onchip_memory_1_gen//cpu2core_onchip_memory_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1: Done RTL generation for module 'cpu2core_onchip_memory_1' " "Onchip_memory_1: Done RTL generation for module 'cpu2core_onchip_memory_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1: \"cpu2core\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_1\" " "Onchip_memory_1: \"cpu2core\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'cpu2core_pio_0' " "Pio_0: Starting RTL generation for module 'cpu2core_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl\} --name=cpu2core_pio_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0004_pio_0_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0004_pio_0_gen//cpu2core_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl\} --name=cpu2core_pio_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0004_pio_0_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0004_pio_0_gen//cpu2core_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515420803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'cpu2core_pio_0' " "Pio_0: Done RTL generation for module 'cpu2core_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515421056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"cpu2core\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"cpu2core\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515421056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"cpu2core\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"cpu2core\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515421071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cpu2core\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cpu2core\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515424771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpu2core\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpu2core\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515424787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpu2core\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpu2core\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515424802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu2core_cpu_0_cpu' " "Cpu: Starting RTL generation for module 'cpu2core_cpu_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515424865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl\} --name=cpu2core_cpu_0_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0008_cpu_gen/ \{--quartus_bindir=D:/program files/altera/14.1/quartus/bin64\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0008_cpu_gen//cpu2core_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl\} --name=cpu2core_cpu_0_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0008_cpu_gen/ \{--quartus_bindir=D:/program files/altera/14.1/quartus/bin64\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0008_cpu_gen//cpu2core_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515424880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:25 (*) Starting Nios II generation " "Cpu: # 2015.11.03 09:50:25 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:25 (*)   Checking for plaintext license. " "Cpu: # 2015.11.03 09:50:25 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:27 (*)   Plaintext license not found. " "Cpu: # 2015.11.03 09:50:27 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:27 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2015.11.03 09:50:27 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:27 (*)   Elaborating CPU configuration settings " "Cpu: # 2015.11.03 09:50:27 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:27 (*)   Creating all objects for CPU " "Cpu: # 2015.11.03 09:50:27 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:29 (*)   Generating RTL from CPU objects " "Cpu: # 2015.11.03 09:50:29 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:29 (*)   Creating plain-text RTL " "Cpu: # 2015.11.03 09:50:29 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:31 (*) Done Nios II generation " "Cpu: # 2015.11.03 09:50:31 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu2core_cpu_0_cpu' " "Cpu: Done RTL generation for module 'cpu2core_cpu_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu2core_cpu_1_cpu' " "Cpu: Starting RTL generation for module 'cpu2core_cpu_1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl\} --name=cpu2core_cpu_1_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0009_cpu_gen/ \{--quartus_bindir=D:/program files/altera/14.1/quartus/bin64\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0009_cpu_gen//cpu2core_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl\} --name=cpu2core_cpu_1_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0009_cpu_gen/ \{--quartus_bindir=D:/program files/altera/14.1/quartus/bin64\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0009_cpu_gen//cpu2core_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515431562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:32 (*) Starting Nios II generation " "Cpu: # 2015.11.03 09:50:32 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:32 (*)   Checking for plaintext license. " "Cpu: # 2015.11.03 09:50:32 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:33 (*)   Plaintext license not found. " "Cpu: # 2015.11.03 09:50:33 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:33 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2015.11.03 09:50:33 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:33 (*)   Elaborating CPU configuration settings " "Cpu: # 2015.11.03 09:50:33 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:33 (*)   Creating all objects for CPU " "Cpu: # 2015.11.03 09:50:33 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:35 (*)   Generating RTL from CPU objects " "Cpu: # 2015.11.03 09:50:35 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:35 (*)   Creating plain-text RTL " "Cpu: # 2015.11.03 09:50:35 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.11.03 09:50:37 (*) Done Nios II generation " "Cpu: # 2015.11.03 09:50:37 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu2core_cpu_1_cpu' " "Cpu: Done RTL generation for module 'cpu2core_cpu_1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu_1\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu_1\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_1_data_master_translator\" " "Cpu_1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_1_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_1_data_master_agent\" " "Cpu_1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_1_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515437999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu2core: Done \"cpu2core\" with 31 modules, 55 files " "Cpu2core: Done \"cpu2core\" with 31 modules, 55 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1446515438634 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpu2core.qsys " "Finished elaborating Qsys system entity \"cpu2core.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515440522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios2core2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios2core2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2Core2 " "Found entity 1: Nios2Core2" {  } { { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/cpu2core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/cpu2core.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core " "Found entity 1: cpu2core" {  } { { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu2core/submodules/altera_merlin_master_agent.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu2core/submodules/altera_merlin_master_translator.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu2core/submodules/altera_reset_synchronizer.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0 " "Found entity 1: cpu2core_cpu_0" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_register_bank_a_module " "Found entity 1: cpu2core_cpu_0_cpu_register_bank_a_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_cpu_0_cpu_register_bank_b_module " "Found entity 2: cpu2core_cpu_0_cpu_register_bank_b_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu2core_cpu_0_cpu_nios2_oci_debug " "Found entity 3: cpu2core_cpu_0_cpu_nios2_oci_debug" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu2core_cpu_0_cpu_nios2_oci_break " "Found entity 4: cpu2core_cpu_0_cpu_nios2_oci_break" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu2core_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: cpu2core_cpu_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu2core_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: cpu2core_cpu_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu2core_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: cpu2core_cpu_0_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu2core_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: cpu2core_cpu_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu2core_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: cpu2core_cpu_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu2core_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: cpu2core_cpu_0_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu2core_cpu_0_cpu_nios2_oci_pib " "Found entity 14: cpu2core_cpu_0_cpu_nios2_oci_pib" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu2core_cpu_0_cpu_nios2_oci_im " "Found entity 15: cpu2core_cpu_0_cpu_nios2_oci_im" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu2core_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: cpu2core_cpu_0_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu2core_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: cpu2core_cpu_0_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu2core_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: cpu2core_cpu_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu2core_cpu_0_cpu_nios2_ocimem " "Found entity 19: cpu2core_cpu_0_cpu_nios2_ocimem" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu2core_cpu_0_cpu_nios2_oci " "Found entity 20: cpu2core_cpu_0_cpu_nios2_oci" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu2core_cpu_0_cpu " "Found entity 21: cpu2core_cpu_0_cpu" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: cpu2core_cpu_0_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_debug_slave_tck " "Found entity 1: cpu2core_cpu_0_cpu_debug_slave_tck" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: cpu2core_cpu_0_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_oci_test_bench " "Found entity 1: cpu2core_cpu_0_cpu_oci_test_bench" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_0_cpu_test_bench " "Found entity 1: cpu2core_cpu_0_cpu_test_bench" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1 " "Found entity 1: cpu2core_cpu_1" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_register_bank_a_module " "Found entity 1: cpu2core_cpu_1_cpu_register_bank_a_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_cpu_1_cpu_register_bank_b_module " "Found entity 2: cpu2core_cpu_1_cpu_register_bank_b_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu2core_cpu_1_cpu_nios2_oci_debug " "Found entity 3: cpu2core_cpu_1_cpu_nios2_oci_debug" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu2core_cpu_1_cpu_nios2_oci_break " "Found entity 4: cpu2core_cpu_1_cpu_nios2_oci_break" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu2core_cpu_1_cpu_nios2_oci_xbrk " "Found entity 5: cpu2core_cpu_1_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu2core_cpu_1_cpu_nios2_oci_dbrk " "Found entity 6: cpu2core_cpu_1_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu2core_cpu_1_cpu_nios2_oci_itrace " "Found entity 7: cpu2core_cpu_1_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu2core_cpu_1_cpu_nios2_oci_td_mode " "Found entity 8: cpu2core_cpu_1_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu2core_cpu_1_cpu_nios2_oci_dtrace " "Found entity 9: cpu2core_cpu_1_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu2core_cpu_1_cpu_nios2_oci_fifo " "Found entity 13: cpu2core_cpu_1_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu2core_cpu_1_cpu_nios2_oci_pib " "Found entity 14: cpu2core_cpu_1_cpu_nios2_oci_pib" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu2core_cpu_1_cpu_nios2_oci_im " "Found entity 15: cpu2core_cpu_1_cpu_nios2_oci_im" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu2core_cpu_1_cpu_nios2_performance_monitors " "Found entity 16: cpu2core_cpu_1_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu2core_cpu_1_cpu_nios2_avalon_reg " "Found entity 17: cpu2core_cpu_1_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu2core_cpu_1_cpu_ociram_sp_ram_module " "Found entity 18: cpu2core_cpu_1_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu2core_cpu_1_cpu_nios2_ocimem " "Found entity 19: cpu2core_cpu_1_cpu_nios2_ocimem" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu2core_cpu_1_cpu_nios2_oci " "Found entity 20: cpu2core_cpu_1_cpu_nios2_oci" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu2core_cpu_1_cpu " "Found entity 21: cpu2core_cpu_1_cpu" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_debug_slave_sysclk " "Found entity 1: cpu2core_cpu_1_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_debug_slave_tck " "Found entity 1: cpu2core_cpu_1_cpu_debug_slave_tck" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_debug_slave_wrapper " "Found entity 1: cpu2core_cpu_1_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_oci_test_bench " "Found entity 1: cpu2core_cpu_1_cpu_oci_test_bench" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_cpu_1_cpu_test_bench " "Found entity 1: cpu2core_cpu_1_cpu_test_bench" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_irq_mapper " "Found entity 1: cpu2core_irq_mapper" {  } { { "db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_jtag_uart_sim_scfifo_w " "Found entity 1: cpu2core_jtag_uart_sim_scfifo_w" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440910 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_jtag_uart_scfifo_w " "Found entity 2: cpu2core_jtag_uart_scfifo_w" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440910 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu2core_jtag_uart_sim_scfifo_r " "Found entity 3: cpu2core_jtag_uart_sim_scfifo_r" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440910 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu2core_jtag_uart_scfifo_r " "Found entity 4: cpu2core_jtag_uart_scfifo_r" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440910 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu2core_jtag_uart " "Found entity 5: cpu2core_jtag_uart" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0 " "Found entity 1: cpu2core_mm_interconnect_0" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_cmd_demux " "Found entity 1: cpu2core_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_cmd_demux_002 " "Found entity 1: cpu2core_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_cmd_mux " "Found entity 1: cpu2core_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440948 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router " "Found entity 2: cpu2core_mm_interconnect_0_router" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440954 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_001 " "Found entity 2: cpu2core_mm_interconnect_0_router_001" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440958 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_002 " "Found entity 2: cpu2core_mm_interconnect_0_router_002" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_003_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440961 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_003 " "Found entity 2: cpu2core_mm_interconnect_0_router_003" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_004_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440964 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_004 " "Found entity 2: cpu2core_mm_interconnect_0_router_004" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_006_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440967 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_006 " "Found entity 2: cpu2core_mm_interconnect_0_router_006" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu2core_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu2core_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at cpu2core_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446515440969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_router_009_default_decode " "Found entity 1: cpu2core_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440970 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu2core_mm_interconnect_0_router_009 " "Found entity 2: cpu2core_mm_interconnect_0_router_009" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_rsp_demux " "Found entity 1: cpu2core_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_rsp_mux " "Found entity 1: cpu2core_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_mm_interconnect_0_rsp_mux_002 " "Found entity 1: cpu2core_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_onchip_memory_0 " "Found entity 1: cpu2core_onchip_memory_0" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_onchip_memory_1 " "Found entity 1: cpu2core_onchip_memory_1" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_pio_0 " "Found entity 1: cpu2core_pio_0" {  } { { "db/ip/cpu2core/submodules/cpu2core_pio_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu2core/submodules/cpu2core_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2core_sysid " "Found entity 1: cpu2core_sysid" {  } { { "db/ip/cpu2core/submodules/cpu2core_sysid.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515440986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515440986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nios2Core2 " "Elaborating entity \"Nios2Core2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446515441260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core cpu2core:inst " "Elaborating entity \"cpu2core\" for hierarchy \"cpu2core:inst\"" {  } { { "qsys/Nios2Core2.bdf" "inst" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0 cpu2core:inst\|cpu2core_cpu_0:cpu_0 " "Elaborating entity \"cpu2core_cpu_0\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\"" {  } { { "db/ip/cpu2core/cpu2core.v" "cpu_0" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu " "Elaborating entity \"cpu2core_cpu_0_cpu\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0.v" "cpu" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_test_bench cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_test_bench:the_cpu2core_cpu_0_cpu_test_bench " "Elaborating entity \"cpu2core_cpu_0_cpu_test_bench\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_test_bench:the_cpu2core_cpu_0_cpu_test_bench\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_register_bank_a_module cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a " "Elaborating entity \"cpu2core_cpu_0_cpu_register_bank_a_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "cpu2core_cpu_0_cpu_register_bank_a" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 4297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441740 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446515441740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515441818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515441818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_register_bank_b_module cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b " "Elaborating entity \"cpu2core_cpu_0_cpu_register_bank_b_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "cpu2core_cpu_0_cpu_register_bank_b" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_debug cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_debug" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515441980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441981 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446515441981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_break cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_break\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_break" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515441983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_xbrk cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_xbrk:the_cpu2core_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_xbrk:the_cpu2core_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_xbrk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_dbrk cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_dbrk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_itrace cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_itrace:the_cpu2core_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_itrace:the_cpu2core_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_itrace" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_dtrace cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_dtrace" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_td_mode cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace\|cpu2core_cpu_0_cpu_nios2_oci_td_mode:cpu2core_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace\|cpu2core_cpu_0_cpu_nios2_oci_td_mode:cpu2core_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "cpu2core_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_fifo cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_fifo" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_oci_test_bench cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_oci_test_bench:the_cpu2core_cpu_0_cpu_oci_test_bench " "Elaborating entity \"cpu2core_cpu_0_cpu_oci_test_bench\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo\|cpu2core_cpu_0_cpu_oci_test_bench:the_cpu2core_cpu_0_cpu_oci_test_bench\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_oci_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442212 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu2core_cpu_0_cpu_oci_test_bench " "Entity \"cpu2core_cpu_0_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_oci_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 1756 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1446515442212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_pib cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_pib:the_cpu2core_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_pib:the_cpu2core_cpu_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_pib" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_oci_im cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_im:the_cpu2core_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_oci_im\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_oci_im:the_cpu2core_cpu_0_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_oci_im" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_avalon_reg cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_avalon_reg" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_nios2_ocimem cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"cpu2core_cpu_0_cpu_nios2_ocimem\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_nios2_ocimem" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_ociram_sp_ram_module cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"cpu2core_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "cpu2core_cpu_0_cpu_ociram_sp_ram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2374 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515442362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442363 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2374 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446515442363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_qk21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515442415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515442415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem\|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_debug_slave_wrapper cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"cpu2core_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "the_cpu2core_cpu_0_cpu_debug_slave_wrapper" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_debug_slave_tck cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"cpu2core_cpu_0_cpu_debug_slave_tck\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "the_cpu2core_cpu_0_cpu_debug_slave_tck" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_0_cpu_debug_slave_sysclk cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"cpu2core_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "the_cpu2core_cpu_0_cpu_debug_slave_sysclk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "cpu2core_cpu_0_cpu_debug_slave_phy" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy " "Instantiated megafunction \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446515442540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442540 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_0:cpu_0\|cpu2core_cpu_0_cpu:cpu\|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci\|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1 cpu2core:inst\|cpu2core_cpu_1:cpu_1 " "Elaborating entity \"cpu2core_cpu_1\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\"" {  } { { "db/ip/cpu2core/cpu2core.v" "cpu_1" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu " "Elaborating entity \"cpu2core_cpu_1_cpu\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1.v" "cpu" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_test_bench cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_test_bench:the_cpu2core_cpu_1_cpu_test_bench " "Elaborating entity \"cpu2core_cpu_1_cpu_test_bench\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_test_bench:the_cpu2core_cpu_1_cpu_test_bench\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_register_bank_a_module cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a " "Elaborating entity \"cpu2core_cpu_1_cpu_register_bank_a_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "cpu2core_cpu_1_cpu_register_bank_a" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 4297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_register_bank_b_module cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b " "Elaborating entity \"cpu2core_cpu_1_cpu_register_bank_b_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "cpu2core_cpu_1_cpu_register_bank_b" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_debug cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_debug\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_debug" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_break cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_break\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_break" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_xbrk cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_xbrk:the_cpu2core_cpu_1_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_xbrk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_xbrk:the_cpu2core_cpu_1_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_xbrk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_dbrk cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_dbrk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_dbrk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_itrace cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_itrace:the_cpu2core_cpu_1_cpu_nios2_oci_itrace " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_itrace\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_itrace:the_cpu2core_cpu_1_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_itrace" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_dtrace cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_dtrace\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_dtrace" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_td_mode cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace\|cpu2core_cpu_1_cpu_nios2_oci_td_mode:cpu2core_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_td_mode\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace\|cpu2core_cpu_1_cpu_nios2_oci_td_mode:cpu2core_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "cpu2core_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_fifo cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_fifo\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_fifo" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515442990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_oci_test_bench cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_oci_test_bench:the_cpu2core_cpu_1_cpu_oci_test_bench " "Elaborating entity \"cpu2core_cpu_1_cpu_oci_test_bench\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo\|cpu2core_cpu_1_cpu_oci_test_bench:the_cpu2core_cpu_1_cpu_oci_test_bench\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_oci_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443069 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu2core_cpu_1_cpu_oci_test_bench " "Entity \"cpu2core_cpu_1_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_oci_test_bench" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 1756 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1446515443069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_pib cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_pib:the_cpu2core_cpu_1_cpu_nios2_oci_pib " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_pib\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_pib:the_cpu2core_cpu_1_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_pib" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_oci_im cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_im:the_cpu2core_cpu_1_cpu_nios2_oci_im " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_oci_im\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_oci_im:the_cpu2core_cpu_1_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_oci_im" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_avalon_reg cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_avalon_reg\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_avalon_reg" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_nios2_ocimem cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem " "Elaborating entity \"cpu2core_cpu_1_cpu_nios2_ocimem\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_nios2_ocimem" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_ociram_sp_ram_module cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem\|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram " "Elaborating entity \"cpu2core_cpu_1_cpu_ociram_sp_ram_module\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem\|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "cpu2core_cpu_1_cpu_ociram_sp_ram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_debug_slave_wrapper cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper " "Elaborating entity \"cpu2core_cpu_1_cpu_debug_slave_wrapper\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "the_cpu2core_cpu_1_cpu_debug_slave_wrapper" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_debug_slave_tck cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper\|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck " "Elaborating entity \"cpu2core_cpu_1_cpu_debug_slave_tck\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper\|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" "the_cpu2core_cpu_1_cpu_debug_slave_tck" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_cpu_1_cpu_debug_slave_sysclk cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper\|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk " "Elaborating entity \"cpu2core_cpu_1_cpu_debug_slave_sysclk\" for hierarchy \"cpu2core:inst\|cpu2core_cpu_1:cpu_1\|cpu2core_cpu_1_cpu:cpu\|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci\|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper\|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" "the_cpu2core_cpu_1_cpu_debug_slave_sysclk" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_jtag_uart cpu2core:inst\|cpu2core_jtag_uart:jtag_uart " "Elaborating entity \"cpu2core_jtag_uart\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\"" {  } { { "db/ip/cpu2core/cpu2core.v" "jtag_uart" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_jtag_uart_scfifo_w cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w " "Elaborating entity \"cpu2core_jtag_uart_scfifo_w\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "the_cpu2core_jtag_uart_scfifo_w" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "wfifo" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443398 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446515443398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515443460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515443460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gc21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gc21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gc21 " "Found entity 1: a_dpfifo_gc21" {  } { { "db/a_dpfifo_gc21.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_dpfifo_gc21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515443507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515443507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gc21 cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo " "Elaborating entity \"a_dpfifo_gc21\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515443523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515443523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_gc21.tdf" "fifo_state" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_dpfifo_gc21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515443585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515443585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d021 " "Found entity 1: dpram_d021" {  } { { "db/dpram_d021.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/dpram_d021.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515443667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515443667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d021 cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram " "Elaborating entity \"dpram_d021\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\"" {  } { { "db/a_dpfifo_gc21.tdf" "FIFOram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_dpfifo_gc21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hcl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hcl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hcl1 " "Found entity 1: altsyncram_hcl1" {  } { { "db/altsyncram_hcl1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_hcl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515443772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515443772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hcl1 cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\|altsyncram_hcl1:altsyncram1 " "Elaborating entity \"altsyncram_hcl1\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\|altsyncram_hcl1:altsyncram1\"" {  } { { "db/dpram_d021.tdf" "altsyncram1" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/dpram_d021.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515443845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515443845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_gc21.tdf" "rd_ptr_count" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/a_dpfifo_gc21.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_jtag_uart_scfifo_r cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r " "Elaborating entity \"cpu2core_jtag_uart_scfifo_r\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "the_cpu2core_jtag_uart_scfifo_r" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "cpu2core_jtag_uart_alt_jtag_atlantic" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515443993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515444011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444011 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446515444011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"cpu2core:inst\|cpu2core_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_onchip_memory_0 cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0 " "Elaborating entity \"cpu2core_onchip_memory_0\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\"" {  } { { "db/ip/cpu2core/cpu2core.v" "onchip_memory_0" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515444689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu2core_onchip_memory_0.hex " "Parameter \"init_file\" = \"cpu2core_onchip_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6400 " "Parameter \"maximum_depth\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6400 " "Parameter \"numwords_a\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444690 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446515444690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdc1 " "Found entity 1: altsyncram_gdc1" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515444759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515444759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gdc1 cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated " "Elaborating entity \"altsyncram_gdc1\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515444761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_onchip_memory_1 cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1 " "Elaborating entity \"cpu2core_onchip_memory_1\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\"" {  } { { "db/ip/cpu2core/cpu2core.v" "onchip_memory_1" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515445161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu2core_onchip_memory_1.hex " "Parameter \"init_file\" = \"cpu2core_onchip_memory_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445163 ""}  } { { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446515445163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8dc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8dc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8dc1 " "Found entity 1: altsyncram_8dc1" {  } { { "db/altsyncram_8dc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_8dc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515445234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515445234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8dc1 cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_8dc1:auto_generated " "Elaborating entity \"altsyncram_8dc1\" for hierarchy \"cpu2core:inst\|cpu2core_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_8dc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_pio_0 cpu2core:inst\|cpu2core_pio_0:pio_0 " "Elaborating entity \"cpu2core_pio_0\" for hierarchy \"cpu2core:inst\|cpu2core_pio_0:pio_0\"" {  } { { "db/ip/cpu2core/cpu2core.v" "pio_0" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_sysid cpu2core:inst\|cpu2core_sysid:sysid " "Elaborating entity \"cpu2core_sysid\" for hierarchy \"cpu2core:inst\|cpu2core_sysid:sysid\"" {  } { { "db/ip/cpu2core/cpu2core.v" "sysid" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu2core_mm_interconnect_0\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpu2core/cpu2core.v" "mm_interconnect_0" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_data_master_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_1_data_master_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_0_instruction_master_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_instruction_master_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_1_instruction_master_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_1_debug_mem_slave_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_1_s1_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "onchip_memory_1_s1_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_1_s1_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "pio_1_s1_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_0_s1_translator\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "onchip_memory_0_s1_translator" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515445971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_1_data_master_agent" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_0_data_master_agent" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_0_instruction_master_agent" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cpu_1_instruction_master_agent" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router:router " "Elaborating entity \"cpu2core_mm_interconnect_0_router\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router:router\|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router:router\|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_001 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_001\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_001" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_001_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_001:router_001\|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_001:router_001\|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_002 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_002\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_002" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_002_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_002:router_002\|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_002:router_002\|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_003 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_003\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_003" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_003_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_003:router_003\|cpu2core_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_003:router_003\|cpu2core_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_004 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_004\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_004" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_004_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_004:router_004\|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_004_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_004:router_004\|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_006 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_006\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_006" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_006_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_006:router_006\|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_006_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_006:router_006\|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_009 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"cpu2core_mm_interconnect_0_router_009\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "router_009" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 2940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_router_009_default_decode cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_009:router_009\|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"cpu2core_mm_interconnect_0_router_009_default_decode\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_router_009:router_009\|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_cmd_demux cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu2core_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cmd_demux" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_cmd_demux_002 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"cpu2core_mm_interconnect_0_cmd_demux_002\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cmd_demux_002" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_cmd_mux cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu2core_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "cmd_mux" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_rsp_demux cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu2core_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "rsp_demux" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_rsp_mux cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu2core_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "rsp_mux" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_mm_interconnect_0_rsp_mux_002 cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"cpu2core_mm_interconnect_0_rsp_mux_002\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" "rsp_mux_002" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v" 3591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu2core:inst\|cpu2core_mm_interconnect_0:mm_interconnect_0\|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu2core_irq_mapper cpu2core:inst\|cpu2core_irq_mapper:irq_mapper " "Elaborating entity \"cpu2core_irq_mapper\" for hierarchy \"cpu2core:inst\|cpu2core_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpu2core/cpu2core.v" "irq_mapper" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu2core:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu2core:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpu2core/cpu2core.v" "rst_controller" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu2core:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu2core:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu2core:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu2core:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu2core:inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu2core:inst\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/cpu2core/cpu2core.v" "rst_controller_002" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515446707 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1446515448912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446515460173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446515460565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446515461757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446515461876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446515461973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446515461989 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1446515461991 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1446515462752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld678592ff/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld678592ff/alt_sld_fab.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515462959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515462959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515462959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515462959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515462959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515462959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515463009 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515463009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515463009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515463041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515463041 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a0 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a22 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a23 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a24 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a25 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a26 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a2 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a1 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a4 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a3 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a5 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a15 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a14 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a11 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a13 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a16 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a12 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a20 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a6 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a21 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a19 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a18 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a17 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a10 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a9 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a8 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a7 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a27 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a28 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a29 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a30 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a31 " "RAM block slice \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v" 66 0 0 } } { "db/ip/cpu2core/cpu2core.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/cpu2core.v" 179 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 136 384 608 360 "inst" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468407 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1446515468407 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1446515468407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515468548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"cpu2core:inst\|cpu2core_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_gdc1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6400 " "Parameter \"NUMWORDS_A\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cpu2core_onchip_memory_0.hex " "Parameter \"INIT_FILE\" = \"cpu2core_onchip_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446515468553 ""}  } { { "db/altsyncram_gdc1.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446515468553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffc3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffc3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffc3 " "Found entity 1: altsyncram_ffc3" {  } { { "db/altsyncram_ffc3.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_ffc3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515468661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515468661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g7a " "Found entity 1: decode_g7a" {  } { { "db/decode_g7a.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/decode_g7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515469363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515469363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d3b " "Found entity 1: mux_d3b" {  } { { "db/mux_d3b.tdf" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/mux_d3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446515469455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446515469455 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1446515470258 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3117 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 4114 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3117 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 4114 -1 0 } } { "db/ip/cpu2core/submodules/altera_merlin_master_agent.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_master_agent.sv" 280 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/cpu2core/submodules/altera_reset_synchronizer.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 3735 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 3735 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v" 2318 -1 0 } } { "db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v" 2318 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446515470474 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446515470474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515473502 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1446515477315 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446515477627 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446515477627 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515477899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.map.smsg " "Generated suppressed messages file E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1446515478822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446515479984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446515479984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3886 " "Implemented 3886 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446515480631 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446515480631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3413 " "Implemented 3413 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446515480631 ""} { "Info" "ICUT_CUT_TM_RAMS" "464 " "Implemented 464 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1446515480631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446515480631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "774 " "Peak virtual memory: 774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446515480829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 09:51:20 2015 " "Processing ended: Tue Nov 03 09:51:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446515480829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446515480829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:22 " "Total CPU time (on all processors): 00:03:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446515480829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446515480829 ""}
