#1:
(1)
//mem_rdata = 7'b0+5'bx+5'bx+3'h0+5'b1+5'hc+2'h3
mem_rdata = 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
//mem_rdata = 7'b0+5'bx+5'bx+3'h0+5'b1+5'hc+2'h3
mem_rdata = 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
//mem_rdata = 7'b0+5'bx+5'bx+3'h0+5'b1+5'hc+2'h3
mem_rdata = 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
R:
\cpuregs[1]
\cpuregs[2]
\cpuregs[3]
\cpuregs[4]
\cpuregs[5]
\cpuregs[6]
\cpuregs[7]
\cpuregs[8]
\cpuregs[9]
\cpuregs[10]
\cpuregs[11]
\cpuregs[12]
\cpuregs[13]
\cpuregs[14]
\cpuregs[15]
\cpuregs[16]
\cpuregs[17]
\cpuregs[18]
\cpuregs[19]
\cpuregs[20]
\cpuregs[21]
\cpuregs[22]
\cpuregs[23]
\cpuregs[24]
\cpuregs[25]
\cpuregs[26]
\cpuregs[27]
\cpuregs[28]
\cpuregs[29]
\cpuregs[30]
\cpuregs[31]
//instr_xor
//decoder_pseudo_trigger
//decoder_trigger
//mem_rdata_q
reg_next_pc
W:
\cpuregs[1](skip) 8
//alu_out_q(skip) 7
//cpuregs_wrdata(skip) 7
//alu_out(skip) 6
//is_lui_auipc_jal_jalr_addi_add_sub(skip) 6
//alu_add_sub(skip) 6
//cpuregs_rs1(skip) 5
//instr_add(skip) 3
//mem_rdata_q(skip) 2
//mem_rdata(skip) 1
$NOP:
mem_rdata = 25'b0+5'b00100+2'b11
resetn = 1
mem_ready = 0
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
$INVAR:
cpu_state
mem_state
decoder_pseudo_trigger
decoder_pseudo_trigger_q
decoder_trigger_q
eoi
instr_add
instr_and
instr_beq
instr_bge
instr_bgeu
instr_blt
instr_bltu
instr_bne
instr_or
instr_sll
instr_slt
instr_sltu
instr_sra
instr_srl
instr_sub
instr_xor
latched_branch
latched_is_lh
latched_is_lu
mem_do_prefetch
mem_do_rdata
mem_do_rinst
mem_do_wdata
mem_valid
pcpi_valid
trap
$TOP:
picorv32
