# SHA-3-Permutation-Engine_SystemVerilog
The design shall have w=64, and the data is 5x5x64. The design has limitations. Using 4 provided memory blocks. The design has a 64 bit input interface and a 64 bit output interface. This design is synthesizable.
