{
  "module_name": "gm107.c",
  "hash_id": "3043db98f4ca4e43a4da8bebec760b72fd909c077ebc847f0d1afbfee0eb4652",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/gm107.c",
  "human_readable_source": " \n#include \"gf100.h\"\n#include \"ctxgf100.h\"\n\n#include <subdev/bios.h>\n#include <subdev/bios/bit.h>\n#include <subdev/bios/init.h>\n#include <subdev/bios/P0260.h>\n#include <subdev/fb.h>\n\n#include <nvif/class.h>\n\n \n\nstatic const struct gf100_gr_init\ngm107_gr_init_main_0[] = {\n\t{ 0x40880c,   1, 0x04, 0x00000000 },\n\t{ 0x408910,   1, 0x04, 0x00000000 },\n\t{ 0x408984,   1, 0x04, 0x00000000 },\n\t{ 0x41a8a0,   1, 0x04, 0x00000000 },\n\t{ 0x400080,   1, 0x04, 0x003003c2 },\n\t{ 0x400088,   1, 0x04, 0x0001bfe7 },\n\t{ 0x40008c,   1, 0x04, 0x00060000 },\n\t{ 0x400090,   1, 0x04, 0x00000030 },\n\t{ 0x40013c,   1, 0x04, 0x003901f3 },\n\t{ 0x400140,   1, 0x04, 0x00000100 },\n\t{ 0x400144,   1, 0x04, 0x00000000 },\n\t{ 0x400148,   1, 0x04, 0x00000110 },\n\t{ 0x400138,   1, 0x04, 0x00000000 },\n\t{ 0x400130,   2, 0x04, 0x00000000 },\n\t{ 0x400124,   1, 0x04, 0x00000002 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngm107_gr_init_ds_0[] = {\n\t{ 0x405844,   1, 0x04, 0x00ffffff },\n\t{ 0x405850,   1, 0x04, 0x00000000 },\n\t{ 0x405900,   1, 0x04, 0x00000000 },\n\t{ 0x405908,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngm107_gr_init_scc_0[] = {\n\t{ 0x40803c,   1, 0x04, 0x00000010 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngm107_gr_init_sked_0[] = {\n\t{ 0x407010,   1, 0x04, 0x00000000 },\n\t{ 0x407040,   1, 0x04, 0x40440424 },\n\t{ 0x407048,   1, 0x04, 0x0000000a },\n\t{}\n};\n\nconst struct gf100_gr_init\ngm107_gr_init_prop_0[] = {\n\t{ 0x418408,   1, 0x04, 0x00000000 },\n\t{ 0x4184a0,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngm107_gr_init_setup_1[] = {\n\t{ 0x4188c8,   2, 0x04, 0x00000000 },\n\t{ 0x4188d0,   1, 0x04, 0x00010000 },\n\t{ 0x4188d4,   1, 0x04, 0x00010201 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngm107_gr_init_zcull_0[] = {\n\t{ 0x418910,   1, 0x04, 0x00010001 },\n\t{ 0x418914,   1, 0x04, 0x00000301 },\n\t{ 0x418918,   1, 0x04, 0x00800000 },\n\t{ 0x418930,   2, 0x04, 0x00000000 },\n\t{ 0x418980,   1, 0x04, 0x77777770 },\n\t{ 0x418984,   3, 0x04, 0x77777777 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngm107_gr_init_gpc_unk_1[] = {\n\t{ 0x418d00,   1, 0x04, 0x00000000 },\n\t{ 0x418f00,   1, 0x04, 0x00000400 },\n\t{ 0x418f08,   1, 0x04, 0x00000000 },\n\t{ 0x418e08,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngm107_gr_init_tpccs_0[] = {\n\t{ 0x419dc4,   1, 0x04, 0x00000000 },\n\t{ 0x419dc8,   1, 0x04, 0x00000501 },\n\t{ 0x419dd0,   1, 0x04, 0x00000000 },\n\t{ 0x419dd4,   1, 0x04, 0x00000100 },\n\t{ 0x419dd8,   1, 0x04, 0x00000001 },\n\t{ 0x419ddc,   1, 0x04, 0x00000002 },\n\t{ 0x419de0,   1, 0x04, 0x00000001 },\n\t{ 0x419d0c,   1, 0x04, 0x00000000 },\n\t{ 0x419d10,   1, 0x04, 0x00000014 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngm107_gr_init_tex_0[] = {\n\t{ 0x419ab0,   1, 0x04, 0x00000000 },\n\t{ 0x419ab8,   1, 0x04, 0x000000e7 },\n\t{ 0x419abc,   1, 0x04, 0x00000000 },\n\t{ 0x419acc,   1, 0x04, 0x000000ff },\n\t{ 0x419ac0,   1, 0x04, 0x00000000 },\n\t{ 0x419aa8,   2, 0x04, 0x00000000 },\n\t{ 0x419ad0,   2, 0x04, 0x00000000 },\n\t{ 0x419ae0,   2, 0x04, 0x00000000 },\n\t{ 0x419af0,   4, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngm107_gr_init_pe_0[] = {\n\t{ 0x419900,   1, 0x04, 0x000000ff },\n\t{ 0x41980c,   1, 0x04, 0x00000010 },\n\t{ 0x419844,   1, 0x04, 0x00000000 },\n\t{ 0x419838,   1, 0x04, 0x000000ff },\n\t{ 0x419850,   1, 0x04, 0x00000004 },\n\t{ 0x419854,   2, 0x04, 0x00000000 },\n\t{ 0x419894,   3, 0x04, 0x00100401 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngm107_gr_init_l1c_0[] = {\n\t{ 0x419c98,   1, 0x04, 0x00000000 },\n\t{ 0x419cc0,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngm107_gr_init_sm_0[] = {\n\t{ 0x419e30,   1, 0x04, 0x000000ff },\n\t{ 0x419e00,   1, 0x04, 0x00000000 },\n\t{ 0x419ea0,   1, 0x04, 0x00000000 },\n\t{ 0x419ee4,   1, 0x04, 0x00000000 },\n\t{ 0x419ea4,   1, 0x04, 0x00000100 },\n\t{ 0x419ea8,   1, 0x04, 0x01000000 },\n\t{ 0x419ee8,   1, 0x04, 0x00000091 },\n\t{ 0x419eb4,   1, 0x04, 0x00000000 },\n\t{ 0x419ebc,   2, 0x04, 0x00000000 },\n\t{ 0x419edc,   1, 0x04, 0x000c1810 },\n\t{ 0x419ed8,   1, 0x04, 0x00000000 },\n\t{ 0x419ee0,   1, 0x04, 0x00000000 },\n\t{ 0x419f74,   1, 0x04, 0x00005155 },\n\t{ 0x419f80,   4, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngm107_gr_init_l1c_1[] = {\n\t{ 0x419ccc,   2, 0x04, 0x00000000 },\n\t{ 0x419c80,   1, 0x04, 0x3f006022 },\n\t{ 0x419c88,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngm107_gr_init_pes_0[] = {\n\t{ 0x41be50,   1, 0x04, 0x000000ff },\n\t{ 0x41be04,   1, 0x04, 0x00000000 },\n\t{ 0x41be08,   1, 0x04, 0x00000004 },\n\t{ 0x41be0c,   1, 0x04, 0x00000008 },\n\t{ 0x41be10,   1, 0x04, 0x0e3b8bc7 },\n\t{ 0x41be14,   2, 0x04, 0x00000000 },\n\t{ 0x41be3c,   5, 0x04, 0x00100401 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngm107_gr_init_wwdx_0[] = {\n\t{ 0x41bfd4,   1, 0x04, 0x00800000 },\n\t{ 0x41bfdc,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngm107_gr_init_cbm_0[] = {\n\t{ 0x41becc,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngm107_gr_init_be_0[] = {\n\t{ 0x408890,   1, 0x04, 0x000000ff },\n\t{ 0x408850,   1, 0x04, 0x00000004 },\n\t{ 0x408878,   1, 0x04, 0x00c81603 },\n\t{ 0x40887c,   1, 0x04, 0x80543432 },\n\t{ 0x408880,   1, 0x04, 0x0010581e },\n\t{ 0x408884,   1, 0x04, 0x00001205 },\n\t{ 0x408974,   1, 0x04, 0x000000ff },\n\t{ 0x408914,   8, 0x04, 0x00000000 },\n\t{ 0x408950,   1, 0x04, 0x00000000 },\n\t{ 0x408954,   1, 0x04, 0x0000ffff },\n\t{ 0x408958,   1, 0x04, 0x00000034 },\n\t{ 0x40895c,   1, 0x04, 0x8531a003 },\n\t{ 0x408960,   1, 0x04, 0x0561985a },\n\t{ 0x408964,   1, 0x04, 0x04e15c4f },\n\t{ 0x408968,   1, 0x04, 0x02808833 },\n\t{ 0x40896c,   1, 0x04, 0x01f02438 },\n\t{ 0x408970,   1, 0x04, 0x00012c00 },\n\t{ 0x408988,   1, 0x04, 0x08040201 },\n\t{ 0x40898c,   1, 0x04, 0x80402010 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngm107_gr_init_sm_1[] = {\n\t{ 0x419e5c,   1, 0x04, 0x00000000 },\n\t{ 0x419e58,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_pack\ngm107_gr_pack_mmio[] = {\n\t{ gm107_gr_init_main_0 },\n\t{ gk110_gr_init_fe_0 },\n\t{ gf100_gr_init_pri_0 },\n\t{ gf100_gr_init_rstr2d_0 },\n\t{ gf100_gr_init_pd_0 },\n\t{ gm107_gr_init_ds_0 },\n\t{ gm107_gr_init_scc_0 },\n\t{ gm107_gr_init_sked_0 },\n\t{ gk110_gr_init_cwd_0 },\n\t{ gm107_gr_init_prop_0 },\n\t{ gk208_gr_init_gpc_unk_0 },\n\t{ gf100_gr_init_setup_0 },\n\t{ gf100_gr_init_crstr_0 },\n\t{ gm107_gr_init_setup_1 },\n\t{ gm107_gr_init_zcull_0 },\n\t{ gf100_gr_init_gpm_0 },\n\t{ gm107_gr_init_gpc_unk_1 },\n\t{ gf100_gr_init_gcc_0 },\n\t{ gk104_gr_init_gpc_unk_2 },\n\t{ gm107_gr_init_tpccs_0 },\n\t{ gm107_gr_init_tex_0 },\n\t{ gm107_gr_init_pe_0 },\n\t{ gm107_gr_init_l1c_0 },\n\t{ gf100_gr_init_mpc_0 },\n\t{ gm107_gr_init_sm_0 },\n\t{ gm107_gr_init_l1c_1 },\n\t{ gm107_gr_init_pes_0 },\n\t{ gm107_gr_init_wwdx_0 },\n\t{ gm107_gr_init_cbm_0 },\n\t{ gm107_gr_init_be_0 },\n\t{ gm107_gr_init_sm_1 },\n\t{}\n};\n\n \n\nvoid\ngm107_gr_init_400054(struct gf100_gr *gr)\n{\n\tnvkm_wr32(gr->base.engine.subdev.device, 0x400054, 0x2c350f63);\n}\n\nvoid\ngm107_gr_init_shader_exceptions(struct gf100_gr *gr, int gpc, int tpc)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x644), 0x00dffffe);\n\tnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x64c), 0x00000005);\n}\n\nvoid\ngm107_gr_init_504430(struct gf100_gr *gr, int gpc, int tpc)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x430), 0xc0000000);\n}\n\nstatic void\ngm107_gr_init_bios_2(struct gf100_gr *gr)\n{\n\tstruct nvkm_subdev *subdev = &gr->base.engine.subdev;\n\tstruct nvkm_device *device = subdev->device;\n\tstruct nvkm_bios *bios = device->bios;\n\tstruct bit_entry bit_P;\n\tif (!bit_entry(bios, 'P', &bit_P) &&\n\t    bit_P.version == 2 && bit_P.length >= 0x2c) {\n\t\tu32 data = nvbios_rd32(bios, bit_P.offset + 0x28);\n\t\tif (data) {\n\t\t\tu8 ver = nvbios_rd08(bios, data + 0x00);\n\t\t\tu8 hdr = nvbios_rd08(bios, data + 0x01);\n\t\t\tif (ver == 0x20 && hdr >= 8) {\n\t\t\t\tdata = nvbios_rd32(bios, data + 0x04);\n\t\t\t\tif (data) {\n\t\t\t\t\tu32 save = nvkm_rd32(device, 0x619444);\n\t\t\t\t\tnvbios_init(subdev, data);\n\t\t\t\t\tnvkm_wr32(device, 0x619444, save);\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t}\n}\n\nvoid\ngm107_gr_init_bios(struct gf100_gr *gr)\n{\n\tstatic const struct {\n\t\tu32 ctrl;\n\t\tu32 data;\n\t} regs[] = {\n\t\t{ 0x419ed8, 0x419ee0 },\n\t\t{ 0x419ad0, 0x419ad4 },\n\t\t{ 0x419ae0, 0x419ae4 },\n\t\t{ 0x419af0, 0x419af4 },\n\t\t{ 0x419af8, 0x419afc },\n\t};\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tstruct nvkm_bios *bios = device->bios;\n\tstruct nvbios_P0260E infoE;\n\tstruct nvbios_P0260X infoX;\n\tint E = -1, X;\n\tu8 ver, hdr;\n\n\twhile (nvbios_P0260Ep(bios, ++E, &ver, &hdr, &infoE)) {\n\t\tif (X = -1, E < ARRAY_SIZE(regs)) {\n\t\t\tnvkm_wr32(device, regs[E].ctrl, infoE.data);\n\t\t\twhile (nvbios_P0260Xp(bios, ++X, &ver, &hdr, &infoX))\n\t\t\t\tnvkm_wr32(device, regs[E].data, infoX.data);\n\t\t}\n\t}\n}\n\nstatic void\ngm107_gr_init_gpc_mmu(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tstruct nvkm_fb *fb = device->fb;\n\n\tnvkm_wr32(device, GPC_BCAST(0x0880), 0x00000000);\n\tnvkm_wr32(device, GPC_BCAST(0x0890), 0x00000000);\n\tnvkm_wr32(device, GPC_BCAST(0x0894), 0x00000000);\n\tnvkm_wr32(device, GPC_BCAST(0x08b4), nvkm_memory_addr(fb->mmu_wr) >> 8);\n\tnvkm_wr32(device, GPC_BCAST(0x08b8), nvkm_memory_addr(fb->mmu_rd) >> 8);\n}\n\n#include \"fuc/hubgm107.fuc5.h\"\n\nstatic struct gf100_gr_ucode\ngm107_gr_fecs_ucode = {\n\t.code.data = gm107_grhub_code,\n\t.code.size = sizeof(gm107_grhub_code),\n\t.data.data = gm107_grhub_data,\n\t.data.size = sizeof(gm107_grhub_data),\n};\n\n#include \"fuc/gpcgm107.fuc5.h\"\n\nstatic struct gf100_gr_ucode\ngm107_gr_gpccs_ucode = {\n\t.code.data = gm107_grgpc_code,\n\t.code.size = sizeof(gm107_grgpc_code),\n\t.data.data = gm107_grgpc_data,\n\t.data.size = sizeof(gm107_grgpc_data),\n};\n\nstatic const struct gf100_gr_func\ngm107_gr = {\n\t.oneinit_tiles = gf100_gr_oneinit_tiles,\n\t.oneinit_sm_id = gf100_gr_oneinit_sm_id,\n\t.init = gf100_gr_init,\n\t.init_gpc_mmu = gm107_gr_init_gpc_mmu,\n\t.init_bios = gm107_gr_init_bios,\n\t.init_vsc_stream_master = gk104_gr_init_vsc_stream_master,\n\t.init_zcull = gf117_gr_init_zcull,\n\t.init_num_active_ltcs = gf100_gr_init_num_active_ltcs,\n\t.init_rop_active_fbps = gk104_gr_init_rop_active_fbps,\n\t.init_bios_2 = gm107_gr_init_bios_2,\n\t.init_fecs_exceptions = gf100_gr_init_fecs_exceptions,\n\t.init_sked_hww_esr = gk104_gr_init_sked_hww_esr,\n\t.init_419cc0 = gf100_gr_init_419cc0,\n\t.init_ppc_exceptions = gk104_gr_init_ppc_exceptions,\n\t.init_tex_hww_esr = gf100_gr_init_tex_hww_esr,\n\t.init_504430 = gm107_gr_init_504430,\n\t.init_shader_exceptions = gm107_gr_init_shader_exceptions,\n\t.init_rop_exceptions = gf100_gr_init_rop_exceptions,\n\t.init_exception2 = gf100_gr_init_exception2,\n\t.init_400054 = gm107_gr_init_400054,\n\t.trap_mp = gf100_gr_trap_mp,\n\t.mmio = gm107_gr_pack_mmio,\n\t.fecs.ucode = &gm107_gr_fecs_ucode,\n\t.fecs.reset = gf100_gr_fecs_reset,\n\t.gpccs.ucode = &gm107_gr_gpccs_ucode,\n\t.rops = gf100_gr_rops,\n\t.ppc_nr = 2,\n\t.grctx = &gm107_grctx,\n\t.zbc = &gf100_gr_zbc,\n\t.sclass = {\n\t\t{ -1, -1, FERMI_TWOD_A },\n\t\t{ -1, -1, KEPLER_INLINE_TO_MEMORY_B },\n\t\t{ -1, -1, MAXWELL_A, &gf100_fermi },\n\t\t{ -1, -1, MAXWELL_COMPUTE_A },\n\t\t{}\n\t}\n};\n\nstatic const struct gf100_gr_fwif\ngm107_gr_fwif[] = {\n\t{ -1, gf100_gr_load, &gm107_gr },\n\t{ -1, gf100_gr_nofw, &gm107_gr },\n\t{}\n};\n\nint\ngm107_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn gf100_gr_new_(gm107_gr_fwif, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}