<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › iommu › intel_irq_remapping.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>intel_irq_remapping.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/dmar.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/jiffies.h&gt;</span>
<span class="cp">#include &lt;linux/hpet.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;asm/io_apic.h&gt;</span>
<span class="cp">#include &lt;asm/smp.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;linux/intel-iommu.h&gt;</span>
<span class="cp">#include &lt;acpi/acpi.h&gt;</span>
<span class="cp">#include &lt;asm/irq_remapping.h&gt;</span>
<span class="cp">#include &lt;asm/pci-direct.h&gt;</span>
<span class="cp">#include &lt;asm/msidef.h&gt;</span>

<span class="cp">#include &quot;irq_remapping.h&quot;</span>

<span class="k">struct</span> <span class="n">ioapic_scope</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">;</span>	<span class="cm">/* PCI bus number */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">;</span>	<span class="cm">/* PCI devfn number */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpet_scope</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define IR_X2APIC_MODE(mode) (mode ? (1 &lt;&lt; 11) : 0)</span>
<span class="cp">#define IRTE_DEST(dest) ((x2apic_mode) ? dest : dest &lt;&lt; 8)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ioapic_scope</span> <span class="n">ir_ioapic</span><span class="p">[</span><span class="n">MAX_IO_APICS</span><span class="p">];</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">hpet_scope</span> <span class="n">ir_hpet</span><span class="p">[</span><span class="n">MAX_HPET_TBS</span><span class="p">];</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">ir_ioapic_num</span><span class="p">,</span> <span class="n">ir_hpet_num</span><span class="p">;</span>

<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">irq_2_ir_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_2_iommu</span> <span class="o">*</span><span class="nf">irq_2_iommu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_cfg</span> <span class="o">*</span><span class="n">cfg</span> <span class="o">=</span> <span class="n">irq_get_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">cfg</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">irq_2_iommu</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">get_irte</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irte</span> <span class="o">*</span><span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_2_iommu</span> <span class="o">*</span><span class="n">irq_iommu</span> <span class="o">=</span> <span class="n">irq_2_iommu</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">entry</span> <span class="o">||</span> <span class="o">!</span><span class="n">irq_iommu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">index</span> <span class="o">=</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_index</span> <span class="o">+</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">sub_handle</span><span class="p">;</span>
	<span class="o">*</span><span class="n">entry</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ir_table</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">index</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">alloc_irte</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">u16</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ir_table</span> <span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ir_table</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_2_iommu</span> <span class="o">*</span><span class="n">irq_iommu</span> <span class="o">=</span> <span class="n">irq_2_iommu</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">index</span><span class="p">,</span> <span class="n">start_index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">count</span> <span class="o">||</span> <span class="o">!</span><span class="n">irq_iommu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * start the IRTE search from index 0.</span>
<span class="cm">	 */</span>
	<span class="n">index</span> <span class="o">=</span> <span class="n">start_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">count</span> <span class="o">=</span> <span class="n">__roundup_pow_of_two</span><span class="p">(</span><span class="n">count</span><span class="p">);</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ilog2</span><span class="p">(</span><span class="n">count</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&gt;</span> <span class="n">ecap_max_handle_mask</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;Requested mask %x exceeds the max invalidation handle&quot;</span>
		       <span class="s">&quot; mask value %Lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span>
		       <span class="n">ecap_max_handle_mask</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">index</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">index</span> <span class="o">+</span> <span class="n">count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="k">if</span>  <span class="p">(</span><span class="n">table</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">present</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* empty index found */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">index</span> <span class="o">+</span> <span class="n">count</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">index</span> <span class="o">=</span> <span class="p">(</span><span class="n">index</span> <span class="o">+</span> <span class="n">count</span><span class="p">)</span> <span class="o">%</span> <span class="n">INTR_REMAP_TABLE_ENTRIES</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="n">start_index</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;can&#39;t allocate an IRTE</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">index</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">index</span> <span class="o">+</span> <span class="n">count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">table</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">present</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">iommu</span><span class="p">;</span>
	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_index</span> <span class="o">=</span>  <span class="n">index</span><span class="p">;</span>
	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">sub_handle</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_mask</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">index</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">qi_flush_iec</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qi_desc</span> <span class="n">desc</span><span class="p">;</span>

	<span class="n">desc</span><span class="p">.</span><span class="n">low</span> <span class="o">=</span> <span class="n">QI_IEC_IIDEX</span><span class="p">(</span><span class="n">index</span><span class="p">)</span> <span class="o">|</span> <span class="n">QI_IEC_TYPE</span> <span class="o">|</span> <span class="n">QI_IEC_IM</span><span class="p">(</span><span class="n">mask</span><span class="p">)</span>
		   <span class="o">|</span> <span class="n">QI_IEC_SELECTIVE</span><span class="p">;</span>
	<span class="n">desc</span><span class="p">.</span><span class="n">high</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">qi_submit_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">map_irq_to_irte_handle</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">sub_handle</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_2_iommu</span> <span class="o">*</span><span class="n">irq_iommu</span> <span class="o">=</span> <span class="n">irq_2_iommu</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq_iommu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="o">*</span><span class="n">sub_handle</span> <span class="o">=</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">sub_handle</span><span class="p">;</span>
	<span class="n">index</span> <span class="o">=</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_index</span><span class="p">;</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">index</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_irte_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">,</span> <span class="n">u16</span> <span class="n">index</span><span class="p">,</span> <span class="n">u16</span> <span class="n">subhandle</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_2_iommu</span> <span class="o">*</span><span class="n">irq_iommu</span> <span class="o">=</span> <span class="n">irq_2_iommu</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq_iommu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">iommu</span><span class="p">;</span>
	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_index</span> <span class="o">=</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">sub_handle</span> <span class="o">=</span> <span class="n">subhandle</span><span class="p">;</span>
	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">modify_irte</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irte</span> <span class="o">*</span><span class="n">irte_modified</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_2_iommu</span> <span class="o">*</span><span class="n">irq_iommu</span> <span class="o">=</span> <span class="n">irq_2_iommu</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irte</span> <span class="o">*</span><span class="n">irte</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">,</span> <span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq_iommu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">iommu</span> <span class="o">=</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>

	<span class="n">index</span> <span class="o">=</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_index</span> <span class="o">+</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">sub_handle</span><span class="p">;</span>
	<span class="n">irte</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ir_table</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>

	<span class="n">set_64bit</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irte</span><span class="o">-&gt;</span><span class="n">low</span><span class="p">,</span> <span class="n">irte_modified</span><span class="o">-&gt;</span><span class="n">low</span><span class="p">);</span>
	<span class="n">set_64bit</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irte</span><span class="o">-&gt;</span><span class="n">high</span><span class="p">,</span> <span class="n">irte_modified</span><span class="o">-&gt;</span><span class="n">high</span><span class="p">);</span>
	<span class="n">__iommu_flush_cache</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">irte</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">irte</span><span class="p">));</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">qi_flush_iec</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="nf">map_hpet_to_ir</span><span class="p">(</span><span class="n">u8</span> <span class="n">hpet_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_HPET_TBS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ir_hpet</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">id</span> <span class="o">==</span> <span class="n">hpet_id</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ir_hpet</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">iommu</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="nf">map_ioapic_to_ir</span><span class="p">(</span><span class="kt">int</span> <span class="n">apic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_IO_APICS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ir_ioapic</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">id</span> <span class="o">==</span> <span class="n">apic</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ir_ioapic</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">iommu</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="nf">map_dev_to_ir</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>

	<span class="n">drhd</span> <span class="o">=</span> <span class="n">dmar_find_matched_drhd_unit</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drhd</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clear_entries</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_2_iommu</span> <span class="o">*</span><span class="n">irq_iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irte</span> <span class="o">*</span><span class="n">start</span><span class="p">,</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span> <span class="o">*</span><span class="n">end</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">sub_handle</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">iommu</span> <span class="o">=</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>
	<span class="n">index</span> <span class="o">=</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_index</span> <span class="o">+</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">sub_handle</span><span class="p">;</span>

	<span class="n">start</span> <span class="o">=</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ir_table</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_mask</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">entry</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">entry</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">entry</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">set_64bit</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">low</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">set_64bit</span><span class="p">(</span><span class="o">&amp;</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">high</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">qi_flush_iec</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">free_irte</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_2_iommu</span> <span class="o">*</span><span class="n">irq_iommu</span> <span class="o">=</span> <span class="n">irq_2_iommu</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq_iommu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">clear_entries</span><span class="p">(</span><span class="n">irq_iommu</span><span class="p">);</span>

	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">iommu</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">sub_handle</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">irq_iommu</span><span class="o">-&gt;</span><span class="n">irte_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_2_ir_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * source validation type</span>
<span class="cm"> */</span>
<span class="cp">#define SVT_NO_VERIFY		0x0  </span><span class="cm">/* no verification is required */</span><span class="cp"></span>
<span class="cp">#define SVT_VERIFY_SID_SQ	0x1  </span><span class="cm">/* verify using SID and SQ fields */</span><span class="cp"></span>
<span class="cp">#define SVT_VERIFY_BUS		0x2  </span><span class="cm">/* verify bus of request-id */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * source-id qualifier</span>
<span class="cm"> */</span>
<span class="cp">#define SQ_ALL_16	0x0  </span><span class="cm">/* verify all 16 bits of request-id */</span><span class="cp"></span>
<span class="cp">#define SQ_13_IGNORE_1	0x1  </span><span class="cm">/* verify most significant 13 bits, ignore</span>
<span class="cm">			      * the third least significant bit</span>
<span class="cm">			      */</span><span class="cp"></span>
<span class="cp">#define SQ_13_IGNORE_2	0x2  </span><span class="cm">/* verify most significant 13 bits, ignore</span>
<span class="cm">			      * the second and third least significant bits</span>
<span class="cm">			      */</span><span class="cp"></span>
<span class="cp">#define SQ_13_IGNORE_3	0x3  </span><span class="cm">/* verify most significant 13 bits, ignore</span>
<span class="cm">			      * the least three significant bits</span>
<span class="cm">			      */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * set SVT, SQ and SID fields of irte to verify</span>
<span class="cm"> * source ids of interrupt requests</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_irte_sid</span><span class="p">(</span><span class="k">struct</span> <span class="n">irte</span> <span class="o">*</span><span class="n">irte</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">svt</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">disable_sourceid_checking</span><span class="p">)</span>
		<span class="n">svt</span> <span class="o">=</span> <span class="n">SVT_NO_VERIFY</span><span class="p">;</span>
	<span class="n">irte</span><span class="o">-&gt;</span><span class="n">svt</span> <span class="o">=</span> <span class="n">svt</span><span class="p">;</span>
	<span class="n">irte</span><span class="o">-&gt;</span><span class="n">sq</span> <span class="o">=</span> <span class="n">sq</span><span class="p">;</span>
	<span class="n">irte</span><span class="o">-&gt;</span><span class="n">sid</span> <span class="o">=</span> <span class="n">sid</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_ioapic_sid</span><span class="p">(</span><span class="k">struct</span> <span class="n">irte</span> <span class="o">*</span><span class="n">irte</span><span class="p">,</span> <span class="kt">int</span> <span class="n">apic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irte</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_IO_APICS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ir_ioapic</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">id</span> <span class="o">==</span> <span class="n">apic</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sid</span> <span class="o">=</span> <span class="p">(</span><span class="n">ir_ioapic</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">bus</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">ir_ioapic</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">devfn</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sid</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;Failed to set source-id of IOAPIC (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">apic</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">set_irte_sid</span><span class="p">(</span><span class="n">irte</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">sid</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_hpet_sid</span><span class="p">(</span><span class="k">struct</span> <span class="n">irte</span> <span class="o">*</span><span class="n">irte</span><span class="p">,</span> <span class="n">u8</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irte</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_HPET_TBS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ir_hpet</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">id</span> <span class="o">==</span> <span class="n">id</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sid</span> <span class="o">=</span> <span class="p">(</span><span class="n">ir_hpet</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">bus</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">ir_hpet</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">devfn</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sid</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;Failed to set source-id of HPET block (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Should really use SQ_ALL_16. Some platforms are broken.</span>
<span class="cm">	 * While we figure out the right quirks for these broken platforms, use</span>
<span class="cm">	 * SQ_13_IGNORE_3 for now.</span>
<span class="cm">	 */</span>
	<span class="n">set_irte_sid</span><span class="p">(</span><span class="n">irte</span><span class="p">,</span> <span class="n">SVT_VERIFY_SID_SQ</span><span class="p">,</span> <span class="n">SQ_13_IGNORE_3</span><span class="p">,</span> <span class="n">sid</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_msi_sid</span><span class="p">(</span><span class="k">struct</span> <span class="n">irte</span> <span class="o">*</span><span class="n">irte</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">bridge</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irte</span> <span class="o">||</span> <span class="o">!</span><span class="n">dev</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* PCIe device or Root Complex integrated PCI device */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">set_irte_sid</span><span class="p">(</span><span class="n">irte</span><span class="p">,</span> <span class="n">SVT_VERIFY_SID_SQ</span><span class="p">,</span> <span class="n">SQ_ALL_16</span><span class="p">,</span>
			     <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">bridge</span> <span class="o">=</span> <span class="n">pci_find_upstream_pcie_bridge</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bridge</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">bridge</span><span class="p">))</span><span class="cm">/* this is a PCIe-to-PCI/PCIX bridge */</span>
			<span class="n">set_irte_sid</span><span class="p">(</span><span class="n">irte</span><span class="p">,</span> <span class="n">SVT_VERIFY_BUS</span><span class="p">,</span> <span class="n">SQ_ALL_16</span><span class="p">,</span>
				<span class="p">(</span><span class="n">bridge</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">);</span>
		<span class="k">else</span> <span class="cm">/* this is a legacy PCI bridge */</span>
			<span class="n">set_irte_sid</span><span class="p">(</span><span class="n">irte</span><span class="p">,</span> <span class="n">SVT_VERIFY_SID_SQ</span><span class="p">,</span> <span class="n">SQ_ALL_16</span><span class="p">,</span>
				<span class="p">(</span><span class="n">bridge</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">bridge</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">iommu_set_irq_remapping</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">addr</span> <span class="o">=</span> <span class="n">virt_to_phys</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ir_table</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">dmar_writeq</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_IRTA_REG</span><span class="p">,</span>
		    <span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">|</span> <span class="n">IR_X2APIC_MODE</span><span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="o">|</span> <span class="n">INTR_REMAP_TABLE_REG_SIZE</span><span class="p">);</span>

	<span class="cm">/* Set interrupt-remapping table pointer */</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">gcmd</span> <span class="o">|=</span> <span class="n">DMA_GCMD_SIRTP</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">gcmd</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_GCMD_REG</span><span class="p">);</span>

	<span class="n">IOMMU_WAIT_OP</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">DMAR_GSTS_REG</span><span class="p">,</span>
		      <span class="n">readl</span><span class="p">,</span> <span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">DMA_GSTS_IRTPS</span><span class="p">),</span> <span class="n">sts</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * global invalidation of interrupt entry cache before enabling</span>
<span class="cm">	 * interrupt-remapping.</span>
<span class="cm">	 */</span>
	<span class="n">qi_global_iec</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Enable interrupt-remapping */</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">gcmd</span> <span class="o">|=</span> <span class="n">DMA_GCMD_IRE</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">gcmd</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_GCMD_REG</span><span class="p">);</span>

	<span class="n">IOMMU_WAIT_OP</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">DMAR_GSTS_REG</span><span class="p">,</span>
		      <span class="n">readl</span><span class="p">,</span> <span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">DMA_GSTS_IRES</span><span class="p">),</span> <span class="n">sts</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_setup_irq_remapping</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ir_table</span> <span class="o">*</span><span class="n">ir_table</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">pages</span><span class="p">;</span>

	<span class="n">ir_table</span> <span class="o">=</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ir_table</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ir_table</span><span class="p">),</span>
					     <span class="n">GFP_ATOMIC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ir_table</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">pages</span> <span class="o">=</span> <span class="n">alloc_pages_node</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="n">GFP_ATOMIC</span> <span class="o">|</span> <span class="n">__GFP_ZERO</span><span class="p">,</span>
				 <span class="n">INTR_REMAP_PAGE_ORDER</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pages</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;failed to allocate pages of order %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">INTR_REMAP_PAGE_ORDER</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ir_table</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ir_table</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">page_address</span><span class="p">(</span><span class="n">pages</span><span class="p">);</span>

	<span class="n">iommu_set_irq_remapping</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Disable Interrupt Remapping.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">iommu_disable_irq_remapping</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sts</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ecap_ir_support</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * global invalidation of interrupt entry cache before disabling</span>
<span class="cm">	 * interrupt-remapping.</span>
<span class="cm">	 */</span>
	<span class="n">qi_global_iec</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">sts</span> <span class="o">=</span> <span class="n">dmar_readq</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_GSTS_REG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">DMA_GSTS_IRES</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">end</span><span class="p">;</span>

	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">gcmd</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DMA_GCMD_IRE</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">gcmd</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">+</span> <span class="n">DMAR_GCMD_REG</span><span class="p">);</span>

	<span class="n">IOMMU_WAIT_OP</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">DMAR_GSTS_REG</span><span class="p">,</span>
		      <span class="n">readl</span><span class="p">,</span> <span class="o">!</span><span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">DMA_GSTS_IRES</span><span class="p">),</span> <span class="n">sts</span><span class="p">);</span>

<span class="nl">end:</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">dmar_x2apic_optout</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_table_dmar</span> <span class="o">*</span><span class="n">dmar</span><span class="p">;</span>
	<span class="n">dmar</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_table_dmar</span> <span class="o">*</span><span class="p">)</span><span class="n">dmar_tbl</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dmar</span> <span class="o">||</span> <span class="n">no_x2apic_optout</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">dmar</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMAR_X2APIC_OPT_OUT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">intel_irq_remapping_supported</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">disable_irq_remap</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dmar_ir_support</span><span class="p">())</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">for_each_drhd_unit</span><span class="p">(</span><span class="n">drhd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ecap_ir_support</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">intel_enable_irq_remapping</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">setup</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">eim</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parse_ioapics_under_ir</span><span class="p">()</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Not enable interrupt remapping</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x2apic_supported</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">eim</span> <span class="o">=</span> <span class="o">!</span><span class="n">dmar_x2apic_optout</span><span class="p">();</span>
		<span class="n">WARN</span><span class="p">(</span><span class="o">!</span><span class="n">eim</span><span class="p">,</span> <span class="n">KERN_WARNING</span>
			   <span class="s">&quot;Your BIOS is broken and requested that x2apic be disabled</span><span class="se">\n</span><span class="s">&quot;</span>
			   <span class="s">&quot;This will leave your machine vulnerable to irq-injection attacks</span><span class="se">\n</span><span class="s">&quot;</span>
			   <span class="s">&quot;Use &#39;intremap=no_x2apic_optout&#39; to override BIOS request</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">for_each_drhd_unit</span><span class="p">(</span><span class="n">drhd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * If the queued invalidation is already initialized,</span>
<span class="cm">		 * shouldn&#39;t disable it.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Clear previous faults.</span>
<span class="cm">		 */</span>
		<span class="n">dmar_fault</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Disable intr remapping and queued invalidation, if already</span>
<span class="cm">		 * enabled prior to OS handover.</span>
<span class="cm">		 */</span>
		<span class="n">iommu_disable_irq_remapping</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>

		<span class="n">dmar_disable_qi</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * check for the Interrupt-remapping support</span>
<span class="cm">	 */</span>
	<span class="n">for_each_drhd_unit</span><span class="p">(</span><span class="n">drhd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ecap_ir_support</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">eim</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ecap_eim_support</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;DRHD %Lx: EIM not supported by DRHD, &quot;</span>
			       <span class="s">&quot; ecap %Lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable queued invalidation for all the DRHD&#39;s.</span>
<span class="cm">	 */</span>
	<span class="n">for_each_drhd_unit</span><span class="p">(</span><span class="n">drhd</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">dmar_enable_qi</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;DRHD %Lx: failed to enable queued, &quot;</span>
			       <span class="s">&quot; invalidation, ecap %Lx, ret %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">reg_base_addr</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup Interrupt-remapping for all the DRHD&#39;s now.</span>
<span class="cm">	 */</span>
	<span class="n">for_each_drhd_unit</span><span class="p">(</span><span class="n">drhd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ecap_ir_support</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">intel_setup_irq_remapping</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">eim</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

		<span class="n">setup</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">setup</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">irq_remapping_enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Enabled IRQ remapping in %s mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">eim</span> <span class="o">?</span> <span class="s">&quot;x2apic&quot;</span> <span class="o">:</span> <span class="s">&quot;xapic&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">eim</span> <span class="o">?</span> <span class="n">IRQ_REMAP_X2APIC_MODE</span> <span class="o">:</span> <span class="n">IRQ_REMAP_XAPIC_MODE</span><span class="p">;</span>

<span class="nl">error:</span>
	<span class="cm">/*</span>
<span class="cm">	 * handle error condition gracefully here!</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ir_parse_one_hpet_scope</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_device_scope</span> <span class="o">*</span><span class="n">scope</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_pci_path</span> <span class="o">*</span><span class="n">path</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bus</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>

	<span class="n">bus</span> <span class="o">=</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="n">path</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_pci_path</span> <span class="o">*</span><span class="p">)(</span><span class="n">scope</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">count</span> <span class="o">=</span> <span class="p">(</span><span class="n">scope</span><span class="o">-&gt;</span><span class="n">length</span> <span class="o">-</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_device_scope</span><span class="p">))</span>
		<span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_pci_path</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Access PCI directly due to the PCI</span>
<span class="cm">		 * subsystem isn&#39;t initialized yet.</span>
<span class="cm">		 */</span>
		<span class="n">bus</span> <span class="o">=</span> <span class="n">read_pci_config_byte</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">fn</span><span class="p">,</span>
					   <span class="n">PCI_SECONDARY_BUS</span><span class="p">);</span>
		<span class="n">path</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ir_hpet</span><span class="p">[</span><span class="n">ir_hpet_num</span><span class="p">].</span><span class="n">bus</span>   <span class="o">=</span> <span class="n">bus</span><span class="p">;</span>
	<span class="n">ir_hpet</span><span class="p">[</span><span class="n">ir_hpet_num</span><span class="p">].</span><span class="n">devfn</span> <span class="o">=</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="n">path</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">fn</span><span class="p">);</span>
	<span class="n">ir_hpet</span><span class="p">[</span><span class="n">ir_hpet_num</span><span class="p">].</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">iommu</span><span class="p">;</span>
	<span class="n">ir_hpet</span><span class="p">[</span><span class="n">ir_hpet_num</span><span class="p">].</span><span class="n">id</span>    <span class="o">=</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">enumeration_id</span><span class="p">;</span>
	<span class="n">ir_hpet_num</span><span class="o">++</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ir_parse_one_ioapic_scope</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_device_scope</span> <span class="o">*</span><span class="n">scope</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_pci_path</span> <span class="o">*</span><span class="n">path</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bus</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>

	<span class="n">bus</span> <span class="o">=</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="n">path</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_pci_path</span> <span class="o">*</span><span class="p">)(</span><span class="n">scope</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">count</span> <span class="o">=</span> <span class="p">(</span><span class="n">scope</span><span class="o">-&gt;</span><span class="n">length</span> <span class="o">-</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_device_scope</span><span class="p">))</span>
		<span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_pci_path</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Access PCI directly due to the PCI</span>
<span class="cm">		 * subsystem isn&#39;t initialized yet.</span>
<span class="cm">		 */</span>
		<span class="n">bus</span> <span class="o">=</span> <span class="n">read_pci_config_byte</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">fn</span><span class="p">,</span>
					   <span class="n">PCI_SECONDARY_BUS</span><span class="p">);</span>
		<span class="n">path</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ir_ioapic</span><span class="p">[</span><span class="n">ir_ioapic_num</span><span class="p">].</span><span class="n">bus</span>   <span class="o">=</span> <span class="n">bus</span><span class="p">;</span>
	<span class="n">ir_ioapic</span><span class="p">[</span><span class="n">ir_ioapic_num</span><span class="p">].</span><span class="n">devfn</span> <span class="o">=</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="n">path</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">path</span><span class="o">-&gt;</span><span class="n">fn</span><span class="p">);</span>
	<span class="n">ir_ioapic</span><span class="p">[</span><span class="n">ir_ioapic_num</span><span class="p">].</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">iommu</span><span class="p">;</span>
	<span class="n">ir_ioapic</span><span class="p">[</span><span class="n">ir_ioapic_num</span><span class="p">].</span><span class="n">id</span>    <span class="o">=</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">enumeration_id</span><span class="p">;</span>
	<span class="n">ir_ioapic_num</span><span class="o">++</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ir_parse_ioapic_hpet_scope</span><span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_header</span> <span class="o">*</span><span class="n">header</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">acpi_dmar_device_scope</span> <span class="o">*</span><span class="n">scope</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">start</span><span class="p">,</span> <span class="o">*</span><span class="n">end</span><span class="p">;</span>

	<span class="n">drhd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">acpi_dmar_hardware_unit</span> <span class="o">*</span><span class="p">)</span><span class="n">header</span><span class="p">;</span>

	<span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">drhd</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">end</span> <span class="o">=</span> <span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">drhd</span><span class="p">)</span> <span class="o">+</span> <span class="n">header</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">scope</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">scope</span><span class="o">-&gt;</span><span class="n">entry_type</span> <span class="o">==</span> <span class="n">ACPI_DMAR_SCOPE_TYPE_IOAPIC</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ir_ioapic_num</span> <span class="o">==</span> <span class="n">MAX_IO_APICS</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Exceeded Max IO APICS</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;IOAPIC id %d under DRHD base &quot;</span>
			       <span class="s">&quot; 0x%Lx IOMMU %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">enumeration_id</span><span class="p">,</span>
			       <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">seq_id</span><span class="p">);</span>

			<span class="n">ir_parse_one_ioapic_scope</span><span class="p">(</span><span class="n">scope</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">scope</span><span class="o">-&gt;</span><span class="n">entry_type</span> <span class="o">==</span> <span class="n">ACPI_DMAR_SCOPE_TYPE_HPET</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ir_hpet_num</span> <span class="o">==</span> <span class="n">MAX_HPET_TBS</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Exceeded Max HPET blocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;HPET id %d under DRHD base&quot;</span>
			       <span class="s">&quot; 0x%Lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">enumeration_id</span><span class="p">,</span>
			       <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">);</span>

			<span class="n">ir_parse_one_hpet_scope</span><span class="p">(</span><span class="n">scope</span><span class="p">,</span> <span class="n">iommu</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">start</span> <span class="o">+=</span> <span class="n">scope</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Finds the assocaition between IOAPIC&#39;s and its Interrupt-remapping</span>
<span class="cm"> * hardware unit.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">__init</span> <span class="nf">parse_ioapics_under_ir</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ir_supported</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">for_each_drhd_unit</span><span class="p">(</span><span class="n">drhd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">drhd</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ecap_ir_support</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ir_parse_ioapic_hpet_scope</span><span class="p">(</span><span class="n">drhd</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">,</span> <span class="n">iommu</span><span class="p">))</span>
				<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

			<span class="n">ir_supported</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ir_supported</span> <span class="o">&amp;&amp;</span> <span class="n">ir_ioapic_num</span> <span class="o">!=</span> <span class="n">nr_ioapics</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
		       <span class="s">&quot;Not all IO-APIC&#39;s listed under remapping hardware</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ir_supported</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">ir_dev_scope_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq_remapping_enabled</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">dmar_dev_scope_init</span><span class="p">();</span>
<span class="p">}</span>
<span class="n">rootfs_initcall</span><span class="p">(</span><span class="n">ir_dev_scope_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_irq_remapping</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable Interrupt-remapping for all the DRHD&#39;s now.</span>
<span class="cm">	 */</span>
	<span class="n">for_each_iommu</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">drhd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ecap_ir_support</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">iommu_disable_irq_remapping</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">reenable_irq_remapping</span><span class="p">(</span><span class="kt">int</span> <span class="n">eim</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dmar_drhd_unit</span> <span class="o">*</span><span class="n">drhd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">setup</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">for_each_iommu</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">drhd</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">qi</span><span class="p">)</span>
			<span class="n">dmar_reenable_qi</span><span class="p">(</span><span class="n">iommu</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup Interrupt-remapping for all the DRHD&#39;s now.</span>
<span class="cm">	 */</span>
	<span class="n">for_each_iommu</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">drhd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ecap_ir_support</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">ecap</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* Set up interrupt remapping for iommu.*/</span>
		<span class="n">iommu_set_irq_remapping</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">eim</span><span class="p">);</span>
		<span class="n">setup</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">setup</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error:</span>
	<span class="cm">/*</span>
<span class="cm">	 * handle error condition gracefully here!</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">prepare_irte</span><span class="p">(</span><span class="k">struct</span> <span class="n">irte</span> <span class="o">*</span><span class="n">irte</span><span class="p">,</span> <span class="kt">int</span> <span class="n">vector</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dest</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">irte</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">irte</span><span class="p">));</span>

	<span class="n">irte</span><span class="o">-&gt;</span><span class="n">present</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">irte</span><span class="o">-&gt;</span><span class="n">dst_mode</span> <span class="o">=</span> <span class="n">apic</span><span class="o">-&gt;</span><span class="n">irq_dest_mode</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Trigger mode in the IRTE will always be edge, and for IO-APIC, the</span>
<span class="cm">	 * actual level or edge trigger will be setup in the IO-APIC</span>
<span class="cm">	 * RTE. This will help simplify level triggered irq migration.</span>
<span class="cm">	 * For more details, see the comments (in io_apic.c) explainig IO-APIC</span>
<span class="cm">	 * irq migration in the presence of interrupt-remapping.</span>
<span class="cm">	*/</span>
	<span class="n">irte</span><span class="o">-&gt;</span><span class="n">trigger_mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">irte</span><span class="o">-&gt;</span><span class="n">dlvry_mode</span> <span class="o">=</span> <span class="n">apic</span><span class="o">-&gt;</span><span class="n">irq_delivery_mode</span><span class="p">;</span>
	<span class="n">irte</span><span class="o">-&gt;</span><span class="n">vector</span> <span class="o">=</span> <span class="n">vector</span><span class="p">;</span>
	<span class="n">irte</span><span class="o">-&gt;</span><span class="n">dest_id</span> <span class="o">=</span> <span class="n">IRTE_DEST</span><span class="p">(</span><span class="n">dest</span><span class="p">);</span>
	<span class="n">irte</span><span class="o">-&gt;</span><span class="n">redir_hint</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_setup_ioapic_entry</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">IO_APIC_route_entry</span> <span class="o">*</span><span class="n">route_entry</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">destination</span><span class="p">,</span> <span class="kt">int</span> <span class="n">vector</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">io_apic_irq_attr</span> <span class="o">*</span><span class="n">attr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ioapic_id</span> <span class="o">=</span> <span class="n">mpc_ioapic_id</span><span class="p">(</span><span class="n">attr</span><span class="o">-&gt;</span><span class="n">ioapic</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">map_ioapic_to_ir</span><span class="p">(</span><span class="n">ioapic_id</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">IR_IO_APIC_route_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irte</span> <span class="n">irte</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;No mapping iommu for ioapic %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioapic_id</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">entry</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">IR_IO_APIC_route_entry</span> <span class="o">*</span><span class="p">)</span><span class="n">route_entry</span><span class="p">;</span>

	<span class="n">index</span> <span class="o">=</span> <span class="n">alloc_irte</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;Failed to allocate IRTE for ioapic %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ioapic_id</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">prepare_irte</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irte</span><span class="p">,</span> <span class="n">vector</span><span class="p">,</span> <span class="n">destination</span><span class="p">);</span>

	<span class="cm">/* Set source-id of interrupt request */</span>
	<span class="n">set_ioapic_sid</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irte</span><span class="p">,</span> <span class="n">ioapic_id</span><span class="p">);</span>

	<span class="n">modify_irte</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irte</span><span class="p">);</span>

	<span class="n">apic_printk</span><span class="p">(</span><span class="n">APIC_VERBOSE</span><span class="p">,</span> <span class="n">KERN_DEBUG</span> <span class="s">&quot;IOAPIC[%d]: &quot;</span>
		<span class="s">&quot;Set IRTE entry (P:%d FPD:%d Dst_Mode:%d &quot;</span>
		<span class="s">&quot;Redir_hint:%d Trig_Mode:%d Dlvry_Mode:%X &quot;</span>
		<span class="s">&quot;Avail:%X Vector:%02X Dest:%08X &quot;</span>
		<span class="s">&quot;SID:%04X SQ:%X SVT:%X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">attr</span><span class="o">-&gt;</span><span class="n">ioapic</span><span class="p">,</span> <span class="n">irte</span><span class="p">.</span><span class="n">present</span><span class="p">,</span> <span class="n">irte</span><span class="p">.</span><span class="n">fpd</span><span class="p">,</span> <span class="n">irte</span><span class="p">.</span><span class="n">dst_mode</span><span class="p">,</span>
		<span class="n">irte</span><span class="p">.</span><span class="n">redir_hint</span><span class="p">,</span> <span class="n">irte</span><span class="p">.</span><span class="n">trigger_mode</span><span class="p">,</span> <span class="n">irte</span><span class="p">.</span><span class="n">dlvry_mode</span><span class="p">,</span>
		<span class="n">irte</span><span class="p">.</span><span class="n">avail</span><span class="p">,</span> <span class="n">irte</span><span class="p">.</span><span class="n">vector</span><span class="p">,</span> <span class="n">irte</span><span class="p">.</span><span class="n">dest_id</span><span class="p">,</span>
		<span class="n">irte</span><span class="p">.</span><span class="n">sid</span><span class="p">,</span> <span class="n">irte</span><span class="p">.</span><span class="n">sq</span><span class="p">,</span> <span class="n">irte</span><span class="p">.</span><span class="n">svt</span><span class="p">);</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">entry</span><span class="p">));</span>

	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">index2</span>	<span class="o">=</span> <span class="p">(</span><span class="n">index</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">zero</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">format</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">index</span>	<span class="o">=</span> <span class="p">(</span><span class="n">index</span> <span class="o">&amp;</span> <span class="mh">0x7fff</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * IO-APIC RTE will be configured with virtual vector.</span>
<span class="cm">	 * irq handler will do the explicit EOI to the io-apic.</span>
<span class="cm">	 */</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">vector</span>	<span class="o">=</span> <span class="n">attr</span><span class="o">-&gt;</span><span class="n">ioapic_pin</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">mask</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>			<span class="cm">/* enable IRQ */</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">trigger</span>	<span class="o">=</span> <span class="n">attr</span><span class="o">-&gt;</span><span class="n">trigger</span><span class="p">;</span>
	<span class="n">entry</span><span class="o">-&gt;</span><span class="n">polarity</span>	<span class="o">=</span> <span class="n">attr</span><span class="o">-&gt;</span><span class="n">polarity</span><span class="p">;</span>

	<span class="cm">/* Mask level triggered irqs.</span>
<span class="cm">	 * Use IRQ_DELAYED_DISABLE for edge triggered irqs.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">attr</span><span class="o">-&gt;</span><span class="n">trigger</span><span class="p">)</span>
		<span class="n">entry</span><span class="o">-&gt;</span><span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cm">/*</span>
<span class="cm"> * Migrate the IO-APIC irq in the presence of intr-remapping.</span>
<span class="cm"> *</span>
<span class="cm"> * For both level and edge triggered, irq migration is a simple atomic</span>
<span class="cm"> * update(of vector and cpu destination) of IRTE and flush the hardware cache.</span>
<span class="cm"> *</span>
<span class="cm"> * For level triggered, we eliminate the io-apic RTE modification (with the</span>
<span class="cm"> * updated vector information), by using a virtual vector (io-apic pin number).</span>
<span class="cm"> * Real vector that is used for interrupting cpu will be coming from</span>
<span class="cm"> * the interrupt-remapping table entry.</span>
<span class="cm"> *</span>
<span class="cm"> * As the migration is a simple atomic update of IRTE, the same mechanism</span>
<span class="cm"> * is used to migrate MSI irq&#39;s in the presence of interrupt-remapping.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">intel_ioapic_set_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask</span><span class="p">,</span>
			  <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_cfg</span> <span class="o">*</span><span class="n">cfg</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">chip_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dest</span><span class="p">,</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irte</span> <span class="n">irte</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_intersects</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">cpu_online_mask</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">get_irte</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irte</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">assign_irq_vector</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">cfg</span><span class="p">,</span> <span class="n">mask</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">dest</span> <span class="o">=</span> <span class="n">apic</span><span class="o">-&gt;</span><span class="n">cpu_mask_to_apicid_and</span><span class="p">(</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>

	<span class="n">irte</span><span class="p">.</span><span class="n">vector</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">vector</span><span class="p">;</span>
	<span class="n">irte</span><span class="p">.</span><span class="n">dest_id</span> <span class="o">=</span> <span class="n">IRTE_DEST</span><span class="p">(</span><span class="n">dest</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Atomically updates the IRTE with the new destination, vector</span>
<span class="cm">	 * and flushes the interrupt entry cache.</span>
<span class="cm">	 */</span>
	<span class="n">modify_irte</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irte</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * After this point, all the interrupts will start arriving</span>
<span class="cm">	 * at the new destination. So, time to cleanup the previous</span>
<span class="cm">	 * vector allocation.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">move_in_progress</span><span class="p">)</span>
		<span class="n">send_cleanup_vector</span><span class="p">(</span><span class="n">cfg</span><span class="p">);</span>

	<span class="n">cpumask_copy</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_compose_msi_msg</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dest</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">msi_msg</span> <span class="o">*</span><span class="n">msg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hpet_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_cfg</span> <span class="o">*</span><span class="n">cfg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irte</span> <span class="n">irte</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sub_handle</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ir_index</span><span class="p">;</span>

	<span class="n">cfg</span> <span class="o">=</span> <span class="n">irq_get_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">ir_index</span> <span class="o">=</span> <span class="n">map_irq_to_irte_handle</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sub_handle</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">ir_index</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">prepare_irte</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irte</span><span class="p">,</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">vector</span><span class="p">,</span> <span class="n">dest</span><span class="p">);</span>

	<span class="cm">/* Set source-id of interrupt request */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="p">)</span>
		<span class="n">set_msi_sid</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irte</span><span class="p">,</span> <span class="n">pdev</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">set_hpet_sid</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irte</span><span class="p">,</span> <span class="n">hpet_id</span><span class="p">);</span>

	<span class="n">modify_irte</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irte</span><span class="p">);</span>

	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">address_hi</span> <span class="o">=</span> <span class="n">MSI_ADDR_BASE_HI</span><span class="p">;</span>
	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">sub_handle</span><span class="p">;</span>
	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">address_lo</span> <span class="o">=</span> <span class="n">MSI_ADDR_BASE_LO</span> <span class="o">|</span> <span class="n">MSI_ADDR_IR_EXT_INT</span> <span class="o">|</span>
			  <span class="n">MSI_ADDR_IR_SHV</span> <span class="o">|</span>
			  <span class="n">MSI_ADDR_IR_INDEX1</span><span class="p">(</span><span class="n">ir_index</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">MSI_ADDR_IR_INDEX2</span><span class="p">(</span><span class="n">ir_index</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Map the PCI dev to the corresponding remapping hardware unit</span>
<span class="cm"> * and allocate &#39;nvec&#39; consecutive interrupt-remapping table entries</span>
<span class="cm"> * in it.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_msi_alloc_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nvec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="n">iommu</span> <span class="o">=</span> <span class="n">map_dev_to_ir</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;Unable to map PCI %s to iommu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">index</span> <span class="o">=</span> <span class="n">alloc_irte</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">nvec</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;Unable to allocate %d IRTE for PCI %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">nvec</span><span class="p">,</span>
		       <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">index</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_msi_setup_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
			       <span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sub_handle</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">;</span>

	<span class="n">iommu</span> <span class="o">=</span> <span class="n">map_dev_to_ir</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * setup the mapping between the irq and the IRTE</span>
<span class="cm">	 * base index, the sub_handle pointing to the</span>
<span class="cm">	 * appropriate interrupt remap table entry.</span>
<span class="cm">	 */</span>
	<span class="n">set_irte_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">iommu</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">sub_handle</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_setup_hpet_msi</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">map_hpet_to_ir</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">index</span> <span class="o">=</span> <span class="n">alloc_irte</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">irq_remap_ops</span> <span class="n">intel_irq_remap_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">supported</span>		<span class="o">=</span> <span class="n">intel_irq_remapping_supported</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span>		<span class="o">=</span> <span class="n">dmar_table_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>			<span class="o">=</span> <span class="n">intel_enable_irq_remapping</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>		<span class="o">=</span> <span class="n">disable_irq_remapping</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reenable</span>		<span class="o">=</span> <span class="n">reenable_irq_remapping</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_faulting</span>	<span class="o">=</span> <span class="n">enable_drhd_fault_handling</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup_ioapic_entry</span>	<span class="o">=</span> <span class="n">intel_setup_ioapic_entry</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">set_affinity</span>		<span class="o">=</span> <span class="n">intel_ioapic_set_affinity</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">.</span><span class="n">free_irq</span>		<span class="o">=</span> <span class="n">free_irte</span><span class="p">,</span>
	<span class="p">.</span><span class="n">compose_msi_msg</span>	<span class="o">=</span> <span class="n">intel_compose_msi_msg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">msi_alloc_irq</span>		<span class="o">=</span> <span class="n">intel_msi_alloc_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">msi_setup_irq</span>		<span class="o">=</span> <span class="n">intel_msi_setup_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup_hpet_msi</span>		<span class="o">=</span> <span class="n">intel_setup_hpet_msi</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
