\hypertarget{unionu_c_p_m_u_s_y_n_r}{}\section{u\+C\+P\+M\+U\+S\+Y\+N\+R Union Reference}
\label{unionu_c_p_m_u_s_y_n_r}\index{u\+C\+P\+M\+U\+S\+Y\+N\+R@{u\+C\+P\+M\+U\+S\+Y\+N\+R}}


C\+P\+M\+U Synthesizer Register.  




{\ttfamily \#include $<$cpmu.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{unionu_c_p_m_u_s_y_n_r_aba308d63db050aed25cfd36c37e41ad4}{}t\+U08 \hyperlink{unionu_c_p_m_u_s_y_n_r_aba308d63db050aed25cfd36c37e41ad4}{byte}\label{unionu_c_p_m_u_s_y_n_r_aba308d63db050aed25cfd36c37e41ad4}

\begin{DoxyCompactList}\small\item\em access register as byte \end{DoxyCompactList}\item 
\hypertarget{unionu_c_p_m_u_s_y_n_r_a216f9bec7468b6d64868494b76159cfb}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>tU08 \hyperlink{unionu_c_p_m_u_s_y_n_r_a777794ed839bba09eb52987f24f03452}{syndiv}:6\\
\>\>{\em Multiplier to the Fvco, Fvco = 2$\ast$Fref$\ast$(syndiv+1) }\\
\>tU08 \hyperlink{unionu_c_p_m_u_s_y_n_r_a74a93ec4b5949d6f7e881e51f13aa122}{vcofrq}:2\\
\>\>{\em VCO clock frequency range selection. }\\
\} \hyperlink{unionu_c_p_m_u_s_y_n_r_a216f9bec7468b6d64868494b76159cfb}{bit}\label{unionu_c_p_m_u_s_y_n_r_a216f9bec7468b6d64868494b76159cfb}
\\

\end{tabbing}\begin{DoxyCompactList}\small\item\em access register as bits \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+P\+M\+U Synthesizer Register. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/b52932/\+Documents/\+Magni\+V\+\_\+\+A\+P\+I/\+Magni\+V\+\_\+\+A\+P\+I/\+Sources/\+Magni\+V\+\_\+\+A\+P\+I/\+C\+P\+M\+U/\hyperlink{cpmu_8h}{cpmu.\+h}\end{DoxyCompactItemize}
