// Seed: 1235013523
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  always begin : LABEL_0
    id_2 = id_2;
  end
  assign id_5 = (id_6);
  wire id_8;
  always_comb id_2 = id_7;
  wire id_9;
  if (id_6) begin : LABEL_0
    wire id_11 = id_10(1'd0, 1, 1);
  end else begin : LABEL_0
    wire id_12;
  end
  assign id_2 = 1;
  assign id_6 = 1;
  always begin : LABEL_0
    @(*);
  end
  wire id_13;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output tri0 id_2,
    input  wor  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
