#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed May 11 12:05:21 2022
# Process ID: 19005
# Current directory: /home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.runs/ov7670_blk_design_ov7670_vga_0_0_synth_1
# Command line: vivado -log ov7670_blk_design_ov7670_vga_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov7670_blk_design_ov7670_vga_0_0.tcl
# Log file: /home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.runs/ov7670_blk_design_ov7670_vga_0_0_synth_1/ov7670_blk_design_ov7670_vga_0_0.vds
# Journal file: /home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.runs/ov7670_blk_design_ov7670_vga_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ov7670_blk_design_ov7670_vga_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joelg/Github/ECE_520/e520_Project/project_hw/VHDL_file/ip_repo_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joelg/Github/ECE_520/e520_Project/project_hw/VHDL_file/ip_repo_ov7670_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joelg/Github/ECE_520/e520_Project/project_hw/VHDL_file/ip_repo_ov7670_vga'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/joelg/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top ov7670_blk_design_ov7670_vga_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2554.242 ; gain = 0.000 ; free physical = 1732 ; free virtual = 7833
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ov7670_blk_design_ov7670_vga_0_0' [/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ip/ov7670_blk_design_ov7670_vga_0_0/synth/ov7670_blk_design_ov7670_vga_0_0.vhd:69]
INFO: [Synth 8-3491] module 'ov7670_vga' declared at '/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ipshared/a5f9/src/ov7670_vga.vhd:36' bound to instance 'U0' of component 'ov7670_vga' [/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ip/ov7670_blk_design_ov7670_vga_0_0/synth/ov7670_blk_design_ov7670_vga_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ov7670_vga' [/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ipshared/a5f9/src/ov7670_vga.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ov7670_vga' (1#1) [/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ipshared/a5f9/src/ov7670_vga.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ov7670_blk_design_ov7670_vga_0_0' (2#1) [/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ip/ov7670_blk_design_ov7670_vga_0_0/synth/ov7670_blk_design_ov7670_vga_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2554.242 ; gain = 0.000 ; free physical = 169 ; free virtual = 4862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2554.242 ; gain = 0.000 ; free physical = 747 ; free virtual = 5321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2554.242 ; gain = 0.000 ; free physical = 747 ; free virtual = 5321
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.242 ; gain = 0.000 ; free physical = 1215 ; free virtual = 5789
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.168 ; gain = 0.000 ; free physical = 2950 ; free virtual = 7550
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2586.168 ; gain = 0.000 ; free physical = 2943 ; free virtual = 7545
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2604 ; free virtual = 7233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2605 ; free virtual = 7234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2606 ; free virtual = 7235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2592 ; free virtual = 7225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2477 ; free virtual = 7125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 1871 ; free virtual = 6537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 1861 ; free virtual = 6534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 1845 ; free virtual = 6531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:21 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2476 ; free virtual = 7258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:21 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2478 ; free virtual = 7260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:21 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2473 ; free virtual = 7255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:21 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2472 ; free virtual = 7253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:21 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2470 ; free virtual = 7252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:21 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2470 ; free virtual = 7251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |     3|
|4     |LUT3   |     3|
|5     |LUT4   |     6|
|6     |LUT5   |     8|
|7     |LUT6   |    12|
|8     |FDRE   |    54|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:21 . Memory (MB): peak = 2586.168 ; gain = 31.926 ; free physical = 2467 ; free virtual = 7249
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:16 . Memory (MB): peak = 2586.168 ; gain = 0.000 ; free physical = 2498 ; free virtual = 7279
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:21 . Memory (MB): peak = 2586.176 ; gain = 31.926 ; free physical = 2497 ; free virtual = 7279
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.176 ; gain = 0.000 ; free physical = 2469 ; free virtual = 7252
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.176 ; gain = 0.000 ; free physical = 2360 ; free virtual = 7151
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d31a699
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:33 . Memory (MB): peak = 2586.176 ; gain = 32.023 ; free physical = 2485 ; free virtual = 7277
INFO: [Common 17-1381] The checkpoint '/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.runs/ov7670_blk_design_ov7670_vga_0_0_synth_1/ov7670_blk_design_ov7670_vga_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ov7670_blk_design_ov7670_vga_0_0, cache-ID = aacabdbbd7d9a931
INFO: [Common 17-1381] The checkpoint '/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.runs/ov7670_blk_design_ov7670_vga_0_0_synth_1/ov7670_blk_design_ov7670_vga_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov7670_blk_design_ov7670_vga_0_0_utilization_synth.rpt -pb ov7670_blk_design_ov7670_vga_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 11 12:07:35 2022...
