#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LED1 */
LED1__0__DR EQU CYREG_GPIO_PRT5_DR
LED1__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED1__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED1__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LED1__0__HSIOM_MASK EQU 0x00000F00
LED1__0__HSIOM_SHIFT EQU 8
LED1__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED1__0__INTR EQU CYREG_GPIO_PRT5_INTR
LED1__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED1__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED1__0__MASK EQU 0x04
LED1__0__PC EQU CYREG_GPIO_PRT5_PC
LED1__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LED1__0__PORT EQU 5
LED1__0__PS EQU CYREG_GPIO_PRT5_PS
LED1__0__SHIFT EQU 2
LED1__DR EQU CYREG_GPIO_PRT5_DR
LED1__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED1__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED1__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED1__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED1__INTR EQU CYREG_GPIO_PRT5_INTR
LED1__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED1__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED1__MASK EQU 0x04
LED1__PC EQU CYREG_GPIO_PRT5_PC
LED1__PC2 EQU CYREG_GPIO_PRT5_PC2
LED1__PORT EQU 5
LED1__PS EQU CYREG_GPIO_PRT5_PS
LED1__SHIFT EQU 2

/* LED2 */
LED2__0__DR EQU CYREG_GPIO_PRT5_DR
LED2__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED2__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED2__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LED2__0__HSIOM_MASK EQU 0x000000F0
LED2__0__HSIOM_SHIFT EQU 4
LED2__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED2__0__INTR EQU CYREG_GPIO_PRT5_INTR
LED2__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED2__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED2__0__MASK EQU 0x02
LED2__0__PC EQU CYREG_GPIO_PRT5_PC
LED2__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LED2__0__PORT EQU 5
LED2__0__PS EQU CYREG_GPIO_PRT5_PS
LED2__0__SHIFT EQU 1
LED2__DR EQU CYREG_GPIO_PRT5_DR
LED2__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED2__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED2__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED2__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED2__INTR EQU CYREG_GPIO_PRT5_INTR
LED2__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED2__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED2__MASK EQU 0x02
LED2__PC EQU CYREG_GPIO_PRT5_PC
LED2__PC2 EQU CYREG_GPIO_PRT5_PC2
LED2__PORT EQU 5
LED2__PS EQU CYREG_GPIO_PRT5_PS
LED2__SHIFT EQU 1

/* LED3 */
LED3__0__DR EQU CYREG_GPIO_PRT0_DR
LED3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED3__0__HSIOM_MASK EQU 0x0000000F
LED3__0__HSIOM_SHIFT EQU 0
LED3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED3__0__MASK EQU 0x01
LED3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED3__0__PC EQU CYREG_GPIO_PRT0_PC
LED3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED3__0__PORT EQU 0
LED3__0__PS EQU CYREG_GPIO_PRT0_PS
LED3__0__SHIFT EQU 0
LED3__DR EQU CYREG_GPIO_PRT0_DR
LED3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__INTR EQU CYREG_GPIO_PRT0_INTR
LED3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED3__MASK EQU 0x01
LED3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED3__PC EQU CYREG_GPIO_PRT0_PC
LED3__PC2 EQU CYREG_GPIO_PRT0_PC2
LED3__PORT EQU 0
LED3__PS EQU CYREG_GPIO_PRT0_PS
LED3__SHIFT EQU 0

/* LED4 */
LED4__0__DR EQU CYREG_GPIO_PRT0_DR
LED4__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED4__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED4__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED4__0__HSIOM_MASK EQU 0x000000F0
LED4__0__HSIOM_SHIFT EQU 4
LED4__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED4__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED4__0__MASK EQU 0x02
LED4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED4__0__PC EQU CYREG_GPIO_PRT0_PC
LED4__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED4__0__PORT EQU 0
LED4__0__PS EQU CYREG_GPIO_PRT0_PS
LED4__0__SHIFT EQU 1
LED4__DR EQU CYREG_GPIO_PRT0_DR
LED4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__INTR EQU CYREG_GPIO_PRT0_INTR
LED4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED4__MASK EQU 0x02
LED4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED4__PC EQU CYREG_GPIO_PRT0_PC
LED4__PC2 EQU CYREG_GPIO_PRT0_PC2
LED4__PORT EQU 0
LED4__PS EQU CYREG_GPIO_PRT0_PS
LED4__SHIFT EQU 1

/* LED5 */
LED5__0__DR EQU CYREG_GPIO_PRT0_DR
LED5__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED5__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED5__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED5__0__HSIOM_MASK EQU 0x00000F00
LED5__0__HSIOM_SHIFT EQU 8
LED5__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED5__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED5__0__MASK EQU 0x04
LED5__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED5__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED5__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED5__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED5__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED5__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED5__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED5__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED5__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED5__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED5__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED5__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED5__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED5__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED5__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED5__0__PC EQU CYREG_GPIO_PRT0_PC
LED5__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED5__0__PORT EQU 0
LED5__0__PS EQU CYREG_GPIO_PRT0_PS
LED5__0__SHIFT EQU 2
LED5__DR EQU CYREG_GPIO_PRT0_DR
LED5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__INTR EQU CYREG_GPIO_PRT0_INTR
LED5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED5__MASK EQU 0x04
LED5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED5__PC EQU CYREG_GPIO_PRT0_PC
LED5__PC2 EQU CYREG_GPIO_PRT0_PC2
LED5__PORT EQU 0
LED5__PS EQU CYREG_GPIO_PRT0_PS
LED5__SHIFT EQU 2

/* LED6 */
LED6__0__DR EQU CYREG_GPIO_PRT0_DR
LED6__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED6__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED6__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED6__0__HSIOM_MASK EQU 0x0000F000
LED6__0__HSIOM_SHIFT EQU 12
LED6__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED6__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED6__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED6__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED6__0__MASK EQU 0x08
LED6__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED6__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED6__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED6__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED6__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED6__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED6__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED6__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED6__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED6__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED6__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED6__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED6__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED6__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED6__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED6__0__PC EQU CYREG_GPIO_PRT0_PC
LED6__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED6__0__PORT EQU 0
LED6__0__PS EQU CYREG_GPIO_PRT0_PS
LED6__0__SHIFT EQU 3
LED6__DR EQU CYREG_GPIO_PRT0_DR
LED6__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED6__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED6__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED6__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED6__INTR EQU CYREG_GPIO_PRT0_INTR
LED6__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED6__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED6__MASK EQU 0x08
LED6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED6__PC EQU CYREG_GPIO_PRT0_PC
LED6__PC2 EQU CYREG_GPIO_PRT0_PC2
LED6__PORT EQU 0
LED6__PS EQU CYREG_GPIO_PRT0_PS
LED6__SHIFT EQU 3

/* LED7 */
LED7__0__DR EQU CYREG_GPIO_PRT0_DR
LED7__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED7__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED7__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED7__0__HSIOM_MASK EQU 0x000F0000
LED7__0__HSIOM_SHIFT EQU 16
LED7__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED7__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED7__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED7__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED7__0__MASK EQU 0x10
LED7__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED7__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED7__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED7__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED7__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED7__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED7__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED7__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED7__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED7__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED7__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED7__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED7__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED7__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED7__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED7__0__PC EQU CYREG_GPIO_PRT0_PC
LED7__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED7__0__PORT EQU 0
LED7__0__PS EQU CYREG_GPIO_PRT0_PS
LED7__0__SHIFT EQU 4
LED7__DR EQU CYREG_GPIO_PRT0_DR
LED7__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED7__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED7__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED7__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED7__INTR EQU CYREG_GPIO_PRT0_INTR
LED7__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED7__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED7__MASK EQU 0x10
LED7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED7__PC EQU CYREG_GPIO_PRT0_PC
LED7__PC2 EQU CYREG_GPIO_PRT0_PC2
LED7__PORT EQU 0
LED7__PS EQU CYREG_GPIO_PRT0_PS
LED7__SHIFT EQU 4

/* LED8 */
LED8__0__DR EQU CYREG_GPIO_PRT0_DR
LED8__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED8__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED8__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED8__0__HSIOM_MASK EQU 0x00F00000
LED8__0__HSIOM_SHIFT EQU 20
LED8__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED8__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED8__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED8__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED8__0__MASK EQU 0x20
LED8__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED8__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED8__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED8__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED8__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED8__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED8__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED8__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED8__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED8__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED8__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED8__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED8__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED8__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED8__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED8__0__PC EQU CYREG_GPIO_PRT0_PC
LED8__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED8__0__PORT EQU 0
LED8__0__PS EQU CYREG_GPIO_PRT0_PS
LED8__0__SHIFT EQU 5
LED8__DR EQU CYREG_GPIO_PRT0_DR
LED8__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED8__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED8__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED8__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED8__INTR EQU CYREG_GPIO_PRT0_INTR
LED8__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED8__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED8__MASK EQU 0x20
LED8__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED8__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED8__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED8__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED8__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED8__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED8__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED8__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED8__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED8__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED8__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED8__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED8__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED8__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED8__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED8__PC EQU CYREG_GPIO_PRT0_PC
LED8__PC2 EQU CYREG_GPIO_PRT0_PC2
LED8__PORT EQU 0
LED8__PS EQU CYREG_GPIO_PRT0_PS
LED8__SHIFT EQU 5

/* LED9 */
LED9__0__DR EQU CYREG_GPIO_PRT0_DR
LED9__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED9__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED9__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED9__0__HSIOM_MASK EQU 0x0F000000
LED9__0__HSIOM_SHIFT EQU 24
LED9__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED9__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED9__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED9__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED9__0__MASK EQU 0x40
LED9__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED9__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED9__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED9__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED9__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED9__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED9__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED9__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED9__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED9__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED9__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED9__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED9__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED9__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED9__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED9__0__PC EQU CYREG_GPIO_PRT0_PC
LED9__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED9__0__PORT EQU 0
LED9__0__PS EQU CYREG_GPIO_PRT0_PS
LED9__0__SHIFT EQU 6
LED9__DR EQU CYREG_GPIO_PRT0_DR
LED9__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED9__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED9__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED9__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED9__INTR EQU CYREG_GPIO_PRT0_INTR
LED9__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED9__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED9__MASK EQU 0x40
LED9__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED9__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED9__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED9__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED9__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED9__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED9__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED9__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED9__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED9__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED9__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED9__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED9__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED9__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED9__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED9__PC EQU CYREG_GPIO_PRT0_PC
LED9__PC2 EQU CYREG_GPIO_PRT0_PC2
LED9__PORT EQU 0
LED9__PS EQU CYREG_GPIO_PRT0_PS
LED9__SHIFT EQU 6

/* UART_rx */
UART_rx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_rx__0__PORT EQU 7
UART_rx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT7_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT7_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_rx__PORT EQU 7
UART_rx__PS EQU CYREG_GPIO_PRT7_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__CTRL EQU CYREG_SCB3_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB3_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
UART_SCBCLK__DIV_ID EQU 0x00000044
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__0__PORT EQU 7
UART_tx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__PORT EQU 7
UART_tx__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__SHIFT EQU 1

/* LED10 */
LED10__0__DR EQU CYREG_GPIO_PRT0_DR
LED10__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED10__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED10__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED10__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED10__0__HSIOM_MASK EQU 0xF0000000
LED10__0__HSIOM_SHIFT EQU 28
LED10__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED10__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED10__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED10__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED10__0__MASK EQU 0x80
LED10__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED10__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED10__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED10__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED10__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED10__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED10__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED10__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED10__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED10__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED10__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED10__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED10__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED10__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED10__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED10__0__PC EQU CYREG_GPIO_PRT0_PC
LED10__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED10__0__PORT EQU 0
LED10__0__PS EQU CYREG_GPIO_PRT0_PS
LED10__0__SHIFT EQU 7
LED10__DR EQU CYREG_GPIO_PRT0_DR
LED10__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED10__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED10__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED10__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED10__INTR EQU CYREG_GPIO_PRT0_INTR
LED10__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED10__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED10__MASK EQU 0x80
LED10__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED10__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED10__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED10__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED10__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED10__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED10__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED10__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED10__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED10__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED10__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED10__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED10__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED10__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED10__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED10__PC EQU CYREG_GPIO_PRT0_PC
LED10__PC2 EQU CYREG_GPIO_PRT0_PC2
LED10__PORT EQU 0
LED10__PS EQU CYREG_GPIO_PRT0_PS
LED10__SHIFT EQU 7

/* LED11 */
LED11__0__DR EQU CYREG_GPIO_PRT2_DR
LED11__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED11__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED11__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED11__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED11__0__HSIOM_MASK EQU 0xF0000000
LED11__0__HSIOM_SHIFT EQU 28
LED11__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED11__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED11__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED11__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED11__0__MASK EQU 0x80
LED11__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED11__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED11__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED11__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED11__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED11__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED11__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED11__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED11__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED11__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED11__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED11__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED11__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED11__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED11__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED11__0__PC EQU CYREG_GPIO_PRT2_PC
LED11__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED11__0__PORT EQU 2
LED11__0__PS EQU CYREG_GPIO_PRT2_PS
LED11__0__SHIFT EQU 7
LED11__DR EQU CYREG_GPIO_PRT2_DR
LED11__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED11__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED11__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED11__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED11__INTR EQU CYREG_GPIO_PRT2_INTR
LED11__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED11__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED11__MASK EQU 0x80
LED11__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED11__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED11__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED11__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED11__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED11__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED11__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED11__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED11__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED11__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED11__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED11__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED11__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED11__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED11__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED11__PC EQU CYREG_GPIO_PRT2_PC
LED11__PC2 EQU CYREG_GPIO_PRT2_PC2
LED11__PORT EQU 2
LED11__PS EQU CYREG_GPIO_PRT2_PS
LED11__SHIFT EQU 7

/* LED12 */
LED12__0__DR EQU CYREG_GPIO_PRT2_DR
LED12__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED12__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED12__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED12__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED12__0__HSIOM_MASK EQU 0x0F000000
LED12__0__HSIOM_SHIFT EQU 24
LED12__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED12__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED12__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED12__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED12__0__MASK EQU 0x40
LED12__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED12__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED12__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED12__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED12__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED12__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED12__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED12__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED12__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED12__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED12__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED12__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED12__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED12__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED12__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED12__0__PC EQU CYREG_GPIO_PRT2_PC
LED12__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED12__0__PORT EQU 2
LED12__0__PS EQU CYREG_GPIO_PRT2_PS
LED12__0__SHIFT EQU 6
LED12__DR EQU CYREG_GPIO_PRT2_DR
LED12__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED12__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED12__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED12__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED12__INTR EQU CYREG_GPIO_PRT2_INTR
LED12__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED12__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED12__MASK EQU 0x40
LED12__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED12__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED12__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED12__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED12__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED12__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED12__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED12__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED12__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED12__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED12__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED12__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED12__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED12__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED12__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED12__PC EQU CYREG_GPIO_PRT2_PC
LED12__PC2 EQU CYREG_GPIO_PRT2_PC2
LED12__PORT EQU 2
LED12__PS EQU CYREG_GPIO_PRT2_PS
LED12__SHIFT EQU 6

/* LED13 */
LED13__0__DR EQU CYREG_GPIO_PRT2_DR
LED13__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED13__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED13__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED13__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED13__0__HSIOM_MASK EQU 0x00F00000
LED13__0__HSIOM_SHIFT EQU 20
LED13__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED13__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED13__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED13__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED13__0__MASK EQU 0x20
LED13__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED13__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED13__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED13__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED13__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED13__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED13__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED13__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED13__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED13__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED13__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED13__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED13__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED13__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED13__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED13__0__PC EQU CYREG_GPIO_PRT2_PC
LED13__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED13__0__PORT EQU 2
LED13__0__PS EQU CYREG_GPIO_PRT2_PS
LED13__0__SHIFT EQU 5
LED13__DR EQU CYREG_GPIO_PRT2_DR
LED13__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED13__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED13__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED13__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED13__INTR EQU CYREG_GPIO_PRT2_INTR
LED13__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED13__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED13__MASK EQU 0x20
LED13__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED13__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED13__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED13__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED13__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED13__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED13__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED13__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED13__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED13__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED13__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED13__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED13__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED13__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED13__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED13__PC EQU CYREG_GPIO_PRT2_PC
LED13__PC2 EQU CYREG_GPIO_PRT2_PC2
LED13__PORT EQU 2
LED13__PS EQU CYREG_GPIO_PRT2_PS
LED13__SHIFT EQU 5

/* LED14 */
LED14__0__DR EQU CYREG_GPIO_PRT2_DR
LED14__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED14__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED14__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED14__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED14__0__HSIOM_MASK EQU 0x000F0000
LED14__0__HSIOM_SHIFT EQU 16
LED14__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED14__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED14__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED14__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED14__0__MASK EQU 0x10
LED14__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED14__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED14__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED14__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED14__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED14__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED14__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED14__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED14__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED14__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED14__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED14__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED14__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED14__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED14__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED14__0__PC EQU CYREG_GPIO_PRT2_PC
LED14__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED14__0__PORT EQU 2
LED14__0__PS EQU CYREG_GPIO_PRT2_PS
LED14__0__SHIFT EQU 4
LED14__DR EQU CYREG_GPIO_PRT2_DR
LED14__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED14__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED14__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED14__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED14__INTR EQU CYREG_GPIO_PRT2_INTR
LED14__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED14__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED14__MASK EQU 0x10
LED14__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED14__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED14__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED14__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED14__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED14__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED14__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED14__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED14__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED14__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED14__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED14__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED14__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED14__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED14__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED14__PC EQU CYREG_GPIO_PRT2_PC
LED14__PC2 EQU CYREG_GPIO_PRT2_PC2
LED14__PORT EQU 2
LED14__PS EQU CYREG_GPIO_PRT2_PS
LED14__SHIFT EQU 4

/* LED15 */
LED15__0__DR EQU CYREG_GPIO_PRT2_DR
LED15__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED15__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED15__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED15__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED15__0__HSIOM_MASK EQU 0x0000F000
LED15__0__HSIOM_SHIFT EQU 12
LED15__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED15__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED15__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED15__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED15__0__MASK EQU 0x08
LED15__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED15__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED15__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED15__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED15__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED15__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED15__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED15__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED15__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED15__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED15__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED15__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED15__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED15__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED15__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED15__0__PC EQU CYREG_GPIO_PRT2_PC
LED15__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED15__0__PORT EQU 2
LED15__0__PS EQU CYREG_GPIO_PRT2_PS
LED15__0__SHIFT EQU 3
LED15__DR EQU CYREG_GPIO_PRT2_DR
LED15__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED15__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED15__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED15__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED15__INTR EQU CYREG_GPIO_PRT2_INTR
LED15__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED15__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED15__MASK EQU 0x08
LED15__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED15__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED15__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED15__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED15__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED15__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED15__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED15__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED15__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED15__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED15__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED15__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED15__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED15__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED15__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED15__PC EQU CYREG_GPIO_PRT2_PC
LED15__PC2 EQU CYREG_GPIO_PRT2_PC2
LED15__PORT EQU 2
LED15__PS EQU CYREG_GPIO_PRT2_PS
LED15__SHIFT EQU 3

/* LED16 */
LED16__0__DR EQU CYREG_GPIO_PRT2_DR
LED16__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED16__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED16__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED16__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED16__0__HSIOM_MASK EQU 0x00000F00
LED16__0__HSIOM_SHIFT EQU 8
LED16__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED16__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED16__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED16__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED16__0__MASK EQU 0x04
LED16__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED16__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED16__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED16__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED16__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED16__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED16__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED16__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED16__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED16__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED16__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED16__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED16__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED16__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED16__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED16__0__PC EQU CYREG_GPIO_PRT2_PC
LED16__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED16__0__PORT EQU 2
LED16__0__PS EQU CYREG_GPIO_PRT2_PS
LED16__0__SHIFT EQU 2
LED16__DR EQU CYREG_GPIO_PRT2_DR
LED16__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED16__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED16__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED16__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED16__INTR EQU CYREG_GPIO_PRT2_INTR
LED16__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED16__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED16__MASK EQU 0x04
LED16__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED16__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED16__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED16__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED16__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED16__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED16__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED16__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED16__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED16__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED16__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED16__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED16__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED16__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED16__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED16__PC EQU CYREG_GPIO_PRT2_PC
LED16__PC2 EQU CYREG_GPIO_PRT2_PC2
LED16__PORT EQU 2
LED16__PS EQU CYREG_GPIO_PRT2_PS
LED16__SHIFT EQU 2

/* Triac1 */
Triac1__0__DR EQU CYREG_GPIO_PRT1_DR
Triac1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Triac1__0__HSIOM_MASK EQU 0x00000F00
Triac1__0__HSIOM_SHIFT EQU 8
Triac1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Triac1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac1__0__MASK EQU 0x04
Triac1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Triac1__0__OUT_SEL_SHIFT EQU 4
Triac1__0__OUT_SEL_VAL EQU 1
Triac1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac1__0__PC EQU CYREG_GPIO_PRT1_PC
Triac1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac1__0__PORT EQU 1
Triac1__0__PS EQU CYREG_GPIO_PRT1_PS
Triac1__0__SHIFT EQU 2
Triac1__DR EQU CYREG_GPIO_PRT1_DR
Triac1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac1__INTR EQU CYREG_GPIO_PRT1_INTR
Triac1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac1__MASK EQU 0x04
Triac1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac1__PC EQU CYREG_GPIO_PRT1_PC
Triac1__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac1__PORT EQU 1
Triac1__PS EQU CYREG_GPIO_PRT1_PS
Triac1__SHIFT EQU 2

/* Triac2 */
Triac2__0__DR EQU CYREG_GPIO_PRT1_DR
Triac2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Triac2__0__HSIOM_MASK EQU 0x0000F000
Triac2__0__HSIOM_SHIFT EQU 12
Triac2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Triac2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac2__0__MASK EQU 0x08
Triac2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Triac2__0__OUT_SEL_SHIFT EQU 6
Triac2__0__OUT_SEL_VAL EQU 2
Triac2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac2__0__PC EQU CYREG_GPIO_PRT1_PC
Triac2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac2__0__PORT EQU 1
Triac2__0__PS EQU CYREG_GPIO_PRT1_PS
Triac2__0__SHIFT EQU 3
Triac2__DR EQU CYREG_GPIO_PRT1_DR
Triac2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac2__INTR EQU CYREG_GPIO_PRT1_INTR
Triac2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac2__MASK EQU 0x08
Triac2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac2__PC EQU CYREG_GPIO_PRT1_PC
Triac2__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac2__PORT EQU 1
Triac2__PS EQU CYREG_GPIO_PRT1_PS
Triac2__SHIFT EQU 3

/* Triac3 */
Triac3__0__DR EQU CYREG_GPIO_PRT2_DR
Triac3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Triac3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Triac3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Triac3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Triac3__0__HSIOM_MASK EQU 0x000000F0
Triac3__0__HSIOM_SHIFT EQU 4
Triac3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Triac3__0__INTR EQU CYREG_GPIO_PRT2_INTR
Triac3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Triac3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Triac3__0__MASK EQU 0x02
Triac3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Triac3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Triac3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Triac3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Triac3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Triac3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Triac3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Triac3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Triac3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Triac3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Triac3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Triac3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Triac3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Triac3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Triac3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Triac3__0__PC EQU CYREG_GPIO_PRT2_PC
Triac3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Triac3__0__PORT EQU 2
Triac3__0__PS EQU CYREG_GPIO_PRT2_PS
Triac3__0__SHIFT EQU 1
Triac3__DR EQU CYREG_GPIO_PRT2_DR
Triac3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Triac3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Triac3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Triac3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Triac3__INTR EQU CYREG_GPIO_PRT2_INTR
Triac3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Triac3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Triac3__MASK EQU 0x02
Triac3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Triac3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Triac3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Triac3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Triac3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Triac3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Triac3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Triac3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Triac3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Triac3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Triac3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Triac3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Triac3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Triac3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Triac3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Triac3__PC EQU CYREG_GPIO_PRT2_PC
Triac3__PC2 EQU CYREG_GPIO_PRT2_PC2
Triac3__PORT EQU 2
Triac3__PS EQU CYREG_GPIO_PRT2_PS
Triac3__SHIFT EQU 1

/* Triac4 */
Triac4__0__DR EQU CYREG_GPIO_PRT2_DR
Triac4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Triac4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Triac4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Triac4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Triac4__0__HSIOM_MASK EQU 0x0000000F
Triac4__0__HSIOM_SHIFT EQU 0
Triac4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Triac4__0__INTR EQU CYREG_GPIO_PRT2_INTR
Triac4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Triac4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Triac4__0__MASK EQU 0x01
Triac4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Triac4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Triac4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Triac4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Triac4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Triac4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Triac4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Triac4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Triac4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Triac4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Triac4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Triac4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Triac4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Triac4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Triac4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Triac4__0__PC EQU CYREG_GPIO_PRT2_PC
Triac4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Triac4__0__PORT EQU 2
Triac4__0__PS EQU CYREG_GPIO_PRT2_PS
Triac4__0__SHIFT EQU 0
Triac4__DR EQU CYREG_GPIO_PRT2_DR
Triac4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Triac4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Triac4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Triac4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Triac4__INTR EQU CYREG_GPIO_PRT2_INTR
Triac4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Triac4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Triac4__MASK EQU 0x01
Triac4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Triac4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Triac4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Triac4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Triac4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Triac4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Triac4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Triac4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Triac4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Triac4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Triac4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Triac4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Triac4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Triac4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Triac4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Triac4__PC EQU CYREG_GPIO_PRT2_PC
Triac4__PC2 EQU CYREG_GPIO_PRT2_PC2
Triac4__PORT EQU 2
Triac4__PS EQU CYREG_GPIO_PRT2_PS
Triac4__SHIFT EQU 0

/* Triac5 */
Triac5__0__DR EQU CYREG_GPIO_PRT1_DR
Triac5__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac5__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac5__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Triac5__0__HSIOM_MASK EQU 0xF0000000
Triac5__0__HSIOM_SHIFT EQU 28
Triac5__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac5__0__INTR EQU CYREG_GPIO_PRT1_INTR
Triac5__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac5__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac5__0__MASK EQU 0x80
Triac5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac5__0__PC EQU CYREG_GPIO_PRT1_PC
Triac5__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac5__0__PORT EQU 1
Triac5__0__PS EQU CYREG_GPIO_PRT1_PS
Triac5__0__SHIFT EQU 7
Triac5__DR EQU CYREG_GPIO_PRT1_DR
Triac5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac5__INTR EQU CYREG_GPIO_PRT1_INTR
Triac5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac5__MASK EQU 0x80
Triac5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac5__PC EQU CYREG_GPIO_PRT1_PC
Triac5__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac5__PORT EQU 1
Triac5__PS EQU CYREG_GPIO_PRT1_PS
Triac5__SHIFT EQU 7

/* Triac6 */
Triac6__0__DR EQU CYREG_GPIO_PRT1_DR
Triac6__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac6__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac6__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Triac6__0__HSIOM_MASK EQU 0x0F000000
Triac6__0__HSIOM_SHIFT EQU 24
Triac6__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac6__0__INTR EQU CYREG_GPIO_PRT1_INTR
Triac6__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac6__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac6__0__MASK EQU 0x40
Triac6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac6__0__PC EQU CYREG_GPIO_PRT1_PC
Triac6__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac6__0__PORT EQU 1
Triac6__0__PS EQU CYREG_GPIO_PRT1_PS
Triac6__0__SHIFT EQU 6
Triac6__DR EQU CYREG_GPIO_PRT1_DR
Triac6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac6__INTR EQU CYREG_GPIO_PRT1_INTR
Triac6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac6__MASK EQU 0x40
Triac6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac6__PC EQU CYREG_GPIO_PRT1_PC
Triac6__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac6__PORT EQU 1
Triac6__PS EQU CYREG_GPIO_PRT1_PS
Triac6__SHIFT EQU 6

/* Triac7 */
Triac7__0__DR EQU CYREG_GPIO_PRT1_DR
Triac7__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac7__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac7__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Triac7__0__HSIOM_MASK EQU 0x00F00000
Triac7__0__HSIOM_SHIFT EQU 20
Triac7__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac7__0__INTR EQU CYREG_GPIO_PRT1_INTR
Triac7__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac7__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac7__0__MASK EQU 0x20
Triac7__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac7__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac7__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac7__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac7__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac7__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac7__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac7__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac7__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac7__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac7__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac7__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac7__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac7__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac7__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac7__0__PC EQU CYREG_GPIO_PRT1_PC
Triac7__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac7__0__PORT EQU 1
Triac7__0__PS EQU CYREG_GPIO_PRT1_PS
Triac7__0__SHIFT EQU 5
Triac7__DR EQU CYREG_GPIO_PRT1_DR
Triac7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac7__INTR EQU CYREG_GPIO_PRT1_INTR
Triac7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac7__MASK EQU 0x20
Triac7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac7__PC EQU CYREG_GPIO_PRT1_PC
Triac7__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac7__PORT EQU 1
Triac7__PS EQU CYREG_GPIO_PRT1_PS
Triac7__SHIFT EQU 5

/* Triac8 */
Triac8__0__DR EQU CYREG_GPIO_PRT1_DR
Triac8__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac8__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac8__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Triac8__0__HSIOM_MASK EQU 0x000F0000
Triac8__0__HSIOM_SHIFT EQU 16
Triac8__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac8__0__INTR EQU CYREG_GPIO_PRT1_INTR
Triac8__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac8__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac8__0__MASK EQU 0x10
Triac8__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac8__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac8__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac8__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac8__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac8__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac8__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac8__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac8__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac8__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac8__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac8__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac8__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac8__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac8__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac8__0__PC EQU CYREG_GPIO_PRT1_PC
Triac8__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac8__0__PORT EQU 1
Triac8__0__PS EQU CYREG_GPIO_PRT1_PS
Triac8__0__SHIFT EQU 4
Triac8__DR EQU CYREG_GPIO_PRT1_DR
Triac8__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Triac8__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Triac8__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Triac8__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac8__INTR EQU CYREG_GPIO_PRT1_INTR
Triac8__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Triac8__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Triac8__MASK EQU 0x10
Triac8__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Triac8__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Triac8__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Triac8__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Triac8__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Triac8__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Triac8__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Triac8__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Triac8__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Triac8__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Triac8__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Triac8__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Triac8__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Triac8__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Triac8__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Triac8__PC EQU CYREG_GPIO_PRT1_PC
Triac8__PC2 EQU CYREG_GPIO_PRT1_PC2
Triac8__PORT EQU 1
Triac8__PS EQU CYREG_GPIO_PRT1_PS
Triac8__SHIFT EQU 4

/* WdtIsr */
WdtIsr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WdtIsr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WdtIsr__INTC_MASK EQU 0x80
WdtIsr__INTC_NUMBER EQU 7
WdtIsr__INTC_PRIOR_MASK EQU 0xC0000000
WdtIsr__INTC_PRIOR_NUM EQU 3
WdtIsr__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
WdtIsr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WdtIsr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CapSense_Cmod */
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 2

/* CapSense_CSD_FFB */
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD0_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD0_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD0_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD0_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD0_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_PWM EQU CYREG_CSD0_PWM
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD0_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* CapSense_IDAC2_cy_psoc4_idac */
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

/* CapSense_ISR */
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x20000
CapSense_ISR__INTC_NUMBER EQU 17
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CapSense_SampleClk */
CapSense_SampleClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
CapSense_SampleClk__DIV_ID EQU 0x00000040
CapSense_SampleClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_SampleClk__PA_DIV_ID EQU 0x000000FF

/* CapSense_SenseClk */
CapSense_SenseClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
CapSense_SenseClk__DIV_ID EQU 0x00000041
CapSense_SenseClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SenseClk__PA_DIV_ID EQU 0x000000FF

/* CapSense_Sns */
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__0__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__0__HSIOM_SHIFT EQU 4
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__0__MASK EQU 0x02
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__0__PORT EQU 3
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__0__SHIFT EQU 1
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__1__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__1__HSIOM_SHIFT EQU 8
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__1__MASK EQU 0x04
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__1__PORT EQU 3
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__1__SHIFT EQU 2
CapSense_Sns__10__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__10__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__10__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__10__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__10__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__10__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__10__HSIOM_SHIFT EQU 16
CapSense_Sns__10__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__10__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__10__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__10__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__10__MASK EQU 0x10
CapSense_Sns__10__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__10__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__10__PORT EQU 4
CapSense_Sns__10__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__10__SHIFT EQU 4
CapSense_Sns__11__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__11__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__11__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__11__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__11__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__11__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__11__HSIOM_SHIFT EQU 4
CapSense_Sns__11__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__11__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__11__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__11__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__11__MASK EQU 0x02
CapSense_Sns__11__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__11__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__11__PORT EQU 6
CapSense_Sns__11__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__11__SHIFT EQU 1
CapSense_Sns__12__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__12__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__12__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__12__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__12__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__12__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__12__HSIOM_SHIFT EQU 8
CapSense_Sns__12__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__12__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__12__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__12__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__12__MASK EQU 0x04
CapSense_Sns__12__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__12__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__12__PORT EQU 6
CapSense_Sns__12__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__12__SHIFT EQU 2
CapSense_Sns__13__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__13__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__13__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__13__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__13__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__13__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__13__HSIOM_SHIFT EQU 16
CapSense_Sns__13__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__13__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__13__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__13__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__13__MASK EQU 0x10
CapSense_Sns__13__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__13__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__13__PORT EQU 6
CapSense_Sns__13__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__13__SHIFT EQU 4
CapSense_Sns__14__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__14__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__14__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__14__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__14__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__14__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__14__HSIOM_SHIFT EQU 20
CapSense_Sns__14__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__14__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__14__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__14__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__14__MASK EQU 0x20
CapSense_Sns__14__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__14__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__14__PORT EQU 6
CapSense_Sns__14__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__14__SHIFT EQU 5
CapSense_Sns__15__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__15__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__15__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__15__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__15__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__15__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__15__HSIOM_SHIFT EQU 0
CapSense_Sns__15__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__15__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__15__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__15__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__15__MASK EQU 0x01
CapSense_Sns__15__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__15__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__15__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__15__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__15__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__15__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__15__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__15__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__15__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__15__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__15__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__15__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__15__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__15__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__15__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__15__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__15__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__15__PORT EQU 3
CapSense_Sns__15__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__15__SHIFT EQU 0
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__2__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__2__HSIOM_SHIFT EQU 12
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__2__MASK EQU 0x08
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__2__PORT EQU 3
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__2__SHIFT EQU 3
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__3__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__3__HSIOM_SHIFT EQU 16
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__3__MASK EQU 0x10
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__3__PORT EQU 3
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__3__SHIFT EQU 4
CapSense_Sns__4__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__4__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__4__HSIOM_SHIFT EQU 20
CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__4__MASK EQU 0x20
CapSense_Sns__4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__4__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__4__PORT EQU 3
CapSense_Sns__4__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__4__SHIFT EQU 5
CapSense_Sns__5__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__5__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__5__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__5__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__5__HSIOM_MASK EQU 0x0F000000
CapSense_Sns__5__HSIOM_SHIFT EQU 24
CapSense_Sns__5__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__5__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__5__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__5__MASK EQU 0x40
CapSense_Sns__5__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__5__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__5__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__5__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__5__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__5__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__5__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__5__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__5__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__5__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__5__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__5__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__5__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__5__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__5__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__5__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__5__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__5__PORT EQU 3
CapSense_Sns__5__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__5__SHIFT EQU 6
CapSense_Sns__6__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__6__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__6__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__6__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__6__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__6__HSIOM_SHIFT EQU 28
CapSense_Sns__6__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__6__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__6__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__6__MASK EQU 0x80
CapSense_Sns__6__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__6__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__6__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__6__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__6__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__6__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__6__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__6__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__6__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__6__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__6__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__6__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__6__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__6__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__6__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__6__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__6__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__6__PORT EQU 3
CapSense_Sns__6__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__6__SHIFT EQU 7
CapSense_Sns__7__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__7__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__7__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__7__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__7__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__7__HSIOM_SHIFT EQU 0
CapSense_Sns__7__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__7__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__7__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__7__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__7__MASK EQU 0x01
CapSense_Sns__7__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__7__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__7__PORT EQU 4
CapSense_Sns__7__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__7__SHIFT EQU 0
CapSense_Sns__8__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__8__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__8__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__8__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__8__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__8__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__8__HSIOM_SHIFT EQU 4
CapSense_Sns__8__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__8__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__8__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__8__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__8__MASK EQU 0x02
CapSense_Sns__8__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__8__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__8__PORT EQU 4
CapSense_Sns__8__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__8__SHIFT EQU 1
CapSense_Sns__9__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__9__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__9__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__9__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__9__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__9__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__9__HSIOM_SHIFT EQU 12
CapSense_Sns__9__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__9__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__9__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__9__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__9__MASK EQU 0x08
CapSense_Sns__9__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__9__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__9__PORT EQU 4
CapSense_Sns__9__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__9__SHIFT EQU 3
CapSense_Sns__Button0__BTN__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button0__BTN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button0__BTN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button0__BTN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button0__BTN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button0__BTN__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button0__BTN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button0__BTN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button0__BTN__MASK EQU 0x02
CapSense_Sns__Button0__BTN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button0__BTN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button0__BTN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button0__BTN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button0__BTN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button0__BTN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button0__BTN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button0__BTN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button0__BTN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button0__BTN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button0__BTN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button0__BTN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button0__BTN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button0__BTN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button0__BTN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button0__BTN__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button0__BTN__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button0__BTN__PORT EQU 3
CapSense_Sns__Button0__BTN__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button0__BTN__SHIFT EQU 1
CapSense_Sns__Button1__BTN__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button1__BTN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button1__BTN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button1__BTN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button1__BTN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button1__BTN__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button1__BTN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button1__BTN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button1__BTN__MASK EQU 0x04
CapSense_Sns__Button1__BTN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button1__BTN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button1__BTN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button1__BTN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button1__BTN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button1__BTN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button1__BTN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button1__BTN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button1__BTN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button1__BTN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button1__BTN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button1__BTN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button1__BTN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button1__BTN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button1__BTN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button1__BTN__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button1__BTN__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button1__BTN__PORT EQU 3
CapSense_Sns__Button1__BTN__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button1__BTN__SHIFT EQU 2
CapSense_Sns__Button2__BTN__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button2__BTN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button2__BTN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button2__BTN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button2__BTN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button2__BTN__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button2__BTN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button2__BTN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button2__BTN__MASK EQU 0x08
CapSense_Sns__Button2__BTN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button2__BTN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button2__BTN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button2__BTN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button2__BTN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button2__BTN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button2__BTN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button2__BTN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button2__BTN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button2__BTN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button2__BTN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button2__BTN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button2__BTN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button2__BTN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button2__BTN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button2__BTN__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button2__BTN__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button2__BTN__PORT EQU 3
CapSense_Sns__Button2__BTN__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button2__BTN__SHIFT EQU 3
CapSense_Sns__Button3__BTN__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button3__BTN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button3__BTN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button3__BTN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button3__BTN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button3__BTN__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button3__BTN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button3__BTN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button3__BTN__MASK EQU 0x10
CapSense_Sns__Button3__BTN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button3__BTN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button3__BTN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button3__BTN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button3__BTN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button3__BTN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button3__BTN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button3__BTN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button3__BTN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button3__BTN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button3__BTN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button3__BTN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button3__BTN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button3__BTN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button3__BTN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button3__BTN__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button3__BTN__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button3__BTN__PORT EQU 3
CapSense_Sns__Button3__BTN__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button3__BTN__SHIFT EQU 4
CapSense_Sns__Button4__BTN__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button4__BTN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button4__BTN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button4__BTN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button4__BTN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button4__BTN__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button4__BTN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button4__BTN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button4__BTN__MASK EQU 0x20
CapSense_Sns__Button4__BTN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button4__BTN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button4__BTN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button4__BTN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button4__BTN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button4__BTN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button4__BTN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button4__BTN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button4__BTN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button4__BTN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button4__BTN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button4__BTN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button4__BTN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button4__BTN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button4__BTN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button4__BTN__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button4__BTN__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button4__BTN__PORT EQU 3
CapSense_Sns__Button4__BTN__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button4__BTN__SHIFT EQU 5
CapSense_Sns__Button5__BTN__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button5__BTN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button5__BTN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button5__BTN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button5__BTN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button5__BTN__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button5__BTN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button5__BTN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button5__BTN__MASK EQU 0x40
CapSense_Sns__Button5__BTN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Button5__BTN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Button5__BTN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Button5__BTN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Button5__BTN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Button5__BTN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Button5__BTN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Button5__BTN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Button5__BTN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Button5__BTN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Button5__BTN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Button5__BTN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Button5__BTN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Button5__BTN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Button5__BTN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Button5__BTN__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button5__BTN__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button5__BTN__PORT EQU 3
CapSense_Sns__Button5__BTN__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button5__BTN__SHIFT EQU 6
CapSense_Sns__RadialSlider0_e0__RS__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__RadialSlider0_e0__RS__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__RadialSlider0_e0__RS__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__RadialSlider0_e0__RS__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__RadialSlider0_e0__RS__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__RadialSlider0_e0__RS__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__RadialSlider0_e0__RS__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__RadialSlider0_e0__RS__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__RadialSlider0_e0__RS__MASK EQU 0x80
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__RadialSlider0_e0__RS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__RadialSlider0_e0__RS__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__RadialSlider0_e0__RS__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__RadialSlider0_e0__RS__PORT EQU 3
CapSense_Sns__RadialSlider0_e0__RS__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__RadialSlider0_e0__RS__SHIFT EQU 7
CapSense_Sns__RadialSlider0_e1__RS__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__RadialSlider0_e1__RS__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__RadialSlider0_e1__RS__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__RadialSlider0_e1__RS__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__RadialSlider0_e1__RS__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__RadialSlider0_e1__RS__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__RadialSlider0_e1__RS__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__RadialSlider0_e1__RS__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__RadialSlider0_e1__RS__MASK EQU 0x01
CapSense_Sns__RadialSlider0_e1__RS__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__RadialSlider0_e1__RS__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__RadialSlider0_e1__RS__PORT EQU 4
CapSense_Sns__RadialSlider0_e1__RS__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__RadialSlider0_e1__RS__SHIFT EQU 0
CapSense_Sns__RadialSlider0_e2__RS__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__RadialSlider0_e2__RS__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__RadialSlider0_e2__RS__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__RadialSlider0_e2__RS__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__RadialSlider0_e2__RS__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__RadialSlider0_e2__RS__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__RadialSlider0_e2__RS__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__RadialSlider0_e2__RS__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__RadialSlider0_e2__RS__MASK EQU 0x02
CapSense_Sns__RadialSlider0_e2__RS__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__RadialSlider0_e2__RS__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__RadialSlider0_e2__RS__PORT EQU 4
CapSense_Sns__RadialSlider0_e2__RS__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__RadialSlider0_e2__RS__SHIFT EQU 1
CapSense_Sns__RadialSlider0_e3__RS__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__RadialSlider0_e3__RS__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__RadialSlider0_e3__RS__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__RadialSlider0_e3__RS__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__RadialSlider0_e3__RS__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__RadialSlider0_e3__RS__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__RadialSlider0_e3__RS__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__RadialSlider0_e3__RS__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__RadialSlider0_e3__RS__MASK EQU 0x08
CapSense_Sns__RadialSlider0_e3__RS__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__RadialSlider0_e3__RS__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__RadialSlider0_e3__RS__PORT EQU 4
CapSense_Sns__RadialSlider0_e3__RS__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__RadialSlider0_e3__RS__SHIFT EQU 3
CapSense_Sns__RadialSlider0_e4__RS__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__RadialSlider0_e4__RS__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__RadialSlider0_e4__RS__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__RadialSlider0_e4__RS__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__RadialSlider0_e4__RS__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__RadialSlider0_e4__RS__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__RadialSlider0_e4__RS__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__RadialSlider0_e4__RS__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__RadialSlider0_e4__RS__MASK EQU 0x10
CapSense_Sns__RadialSlider0_e4__RS__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__RadialSlider0_e4__RS__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__RadialSlider0_e4__RS__PORT EQU 4
CapSense_Sns__RadialSlider0_e4__RS__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__RadialSlider0_e4__RS__SHIFT EQU 4
CapSense_Sns__RadialSlider1_e0__RS__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__RadialSlider1_e0__RS__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__RadialSlider1_e0__RS__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__RadialSlider1_e0__RS__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__RadialSlider1_e0__RS__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__RadialSlider1_e0__RS__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__RadialSlider1_e0__RS__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__RadialSlider1_e0__RS__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__RadialSlider1_e0__RS__MASK EQU 0x02
CapSense_Sns__RadialSlider1_e0__RS__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__RadialSlider1_e0__RS__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__RadialSlider1_e0__RS__PORT EQU 6
CapSense_Sns__RadialSlider1_e0__RS__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__RadialSlider1_e0__RS__SHIFT EQU 1
CapSense_Sns__RadialSlider1_e1__RS__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__RadialSlider1_e1__RS__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__RadialSlider1_e1__RS__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__RadialSlider1_e1__RS__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__RadialSlider1_e1__RS__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__RadialSlider1_e1__RS__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__RadialSlider1_e1__RS__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__RadialSlider1_e1__RS__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__RadialSlider1_e1__RS__MASK EQU 0x04
CapSense_Sns__RadialSlider1_e1__RS__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__RadialSlider1_e1__RS__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__RadialSlider1_e1__RS__PORT EQU 6
CapSense_Sns__RadialSlider1_e1__RS__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__RadialSlider1_e1__RS__SHIFT EQU 2
CapSense_Sns__RadialSlider1_e2__RS__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__RadialSlider1_e2__RS__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__RadialSlider1_e2__RS__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__RadialSlider1_e2__RS__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__RadialSlider1_e2__RS__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__RadialSlider1_e2__RS__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__RadialSlider1_e2__RS__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__RadialSlider1_e2__RS__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__RadialSlider1_e2__RS__MASK EQU 0x10
CapSense_Sns__RadialSlider1_e2__RS__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__RadialSlider1_e2__RS__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__RadialSlider1_e2__RS__PORT EQU 6
CapSense_Sns__RadialSlider1_e2__RS__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__RadialSlider1_e2__RS__SHIFT EQU 4
CapSense_Sns__RadialSlider1_e3__RS__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__RadialSlider1_e3__RS__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__RadialSlider1_e3__RS__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__RadialSlider1_e3__RS__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__RadialSlider1_e3__RS__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__RadialSlider1_e3__RS__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__RadialSlider1_e3__RS__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__RadialSlider1_e3__RS__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__RadialSlider1_e3__RS__MASK EQU 0x20
CapSense_Sns__RadialSlider1_e3__RS__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__RadialSlider1_e3__RS__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__RadialSlider1_e3__RS__PORT EQU 6
CapSense_Sns__RadialSlider1_e3__RS__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__RadialSlider1_e3__RS__SHIFT EQU 5
CapSense_Sns__RadialSlider1_e4__RS__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__RadialSlider1_e4__RS__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__RadialSlider1_e4__RS__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__RadialSlider1_e4__RS__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__RadialSlider1_e4__RS__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__RadialSlider1_e4__RS__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__RadialSlider1_e4__RS__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__RadialSlider1_e4__RS__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__RadialSlider1_e4__RS__MASK EQU 0x01
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__RadialSlider1_e4__RS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__RadialSlider1_e4__RS__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__RadialSlider1_e4__RS__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__RadialSlider1_e4__RS__PORT EQU 3
CapSense_Sns__RadialSlider1_e4__RS__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__RadialSlider1_e4__RS__SHIFT EQU 0

/* InterPin */
InterPin__0__DR EQU CYREG_GPIO_PRT5_DR
InterPin__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
InterPin__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
InterPin__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
InterPin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
InterPin__0__HSIOM_MASK EQU 0x0000F000
InterPin__0__HSIOM_SHIFT EQU 12
InterPin__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
InterPin__0__INTR EQU CYREG_GPIO_PRT5_INTR
InterPin__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
InterPin__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
InterPin__0__MASK EQU 0x08
InterPin__0__PC EQU CYREG_GPIO_PRT5_PC
InterPin__0__PC2 EQU CYREG_GPIO_PRT5_PC2
InterPin__0__PORT EQU 5
InterPin__0__PS EQU CYREG_GPIO_PRT5_PS
InterPin__0__SHIFT EQU 3
InterPin__DR EQU CYREG_GPIO_PRT5_DR
InterPin__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
InterPin__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
InterPin__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
InterPin__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
InterPin__INTR EQU CYREG_GPIO_PRT5_INTR
InterPin__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
InterPin__INTSTAT EQU CYREG_GPIO_PRT5_INTR
InterPin__MASK EQU 0x08
InterPin__PC EQU CYREG_GPIO_PRT5_PC
InterPin__PC2 EQU CYREG_GPIO_PRT5_PC2
InterPin__PORT EQU 5
InterPin__PS EQU CYREG_GPIO_PRT5_PS
InterPin__SHIFT EQU 3

/* I2C_Slave_SCB */
I2C_Slave_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_Slave_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_Slave_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_Slave_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_Slave_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_Slave_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_Slave_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_Slave_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_Slave_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_Slave_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_Slave_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_Slave_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_Slave_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_Slave_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_Slave_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_Slave_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_Slave_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_Slave_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_Slave_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_Slave_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_Slave_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_Slave_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_Slave_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_Slave_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_Slave_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_Slave_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_Slave_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_Slave_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_Slave_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_Slave_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_Slave_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_Slave_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_Slave_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_Slave_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_Slave_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_Slave_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_Slave_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_Slave_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_Slave_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_Slave_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_Slave_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_Slave_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_Slave_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_Slave_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_Slave_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_Slave_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_Slave_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_Slave_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_Slave_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_Slave_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_Slave_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_Slave_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_Slave_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_Slave_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_Slave_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_Slave_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_Slave_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_Slave_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_Slave_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_Slave_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_Slave_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_Slave_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_Slave_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_Slave_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_Slave_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_Slave_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_Slave_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_Slave_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_Slave_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_Slave_SCB__SS0_POSISTION EQU 0
I2C_Slave_SCB__SS1_POSISTION EQU 1
I2C_Slave_SCB__SS2_POSISTION EQU 2
I2C_Slave_SCB__SS3_POSISTION EQU 3
I2C_Slave_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_Slave_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_Slave_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_Slave_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_Slave_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_Slave_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_Slave_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_Slave_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_Slave_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_Slave_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* I2C_Slave_SCB_IRQ */
I2C_Slave_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_Slave_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_Slave_SCB_IRQ__INTC_MASK EQU 0x100
I2C_Slave_SCB_IRQ__INTC_NUMBER EQU 8
I2C_Slave_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
I2C_Slave_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_Slave_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_Slave_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_Slave_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_Slave_SCBCLK */
I2C_Slave_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_Slave_SCBCLK__DIV_ID EQU 0x00000043
I2C_Slave_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
I2C_Slave_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* I2C_Slave_scl */
I2C_Slave_scl__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_Slave_scl__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Slave_scl__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Slave_scl__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Slave_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_Slave_scl__0__HSIOM_GPIO EQU 0
I2C_Slave_scl__0__HSIOM_I2C EQU 14
I2C_Slave_scl__0__HSIOM_I2C_SCL EQU 14
I2C_Slave_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_Slave_scl__0__HSIOM_SHIFT EQU 0
I2C_Slave_scl__0__HSIOM_SPI EQU 15
I2C_Slave_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_Slave_scl__0__HSIOM_UART EQU 9
I2C_Slave_scl__0__HSIOM_UART_RX EQU 9
I2C_Slave_scl__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Slave_scl__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Slave_scl__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Slave_scl__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Slave_scl__0__MASK EQU 0x01
I2C_Slave_scl__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_Slave_scl__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_Slave_scl__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_Slave_scl__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_Slave_scl__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_Slave_scl__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_Slave_scl__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_Slave_scl__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_Slave_scl__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_Slave_scl__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_Slave_scl__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_Slave_scl__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_Slave_scl__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_Slave_scl__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_Slave_scl__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_Slave_scl__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_Slave_scl__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Slave_scl__0__PORT EQU 1
I2C_Slave_scl__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_Slave_scl__0__SHIFT EQU 0
I2C_Slave_scl__DR EQU CYREG_GPIO_PRT1_DR
I2C_Slave_scl__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Slave_scl__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Slave_scl__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Slave_scl__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Slave_scl__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Slave_scl__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Slave_scl__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Slave_scl__MASK EQU 0x01
I2C_Slave_scl__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_Slave_scl__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_Slave_scl__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_Slave_scl__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_Slave_scl__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_Slave_scl__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_Slave_scl__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_Slave_scl__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_Slave_scl__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_Slave_scl__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_Slave_scl__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_Slave_scl__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_Slave_scl__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_Slave_scl__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_Slave_scl__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_Slave_scl__PC EQU CYREG_GPIO_PRT1_PC
I2C_Slave_scl__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Slave_scl__PORT EQU 1
I2C_Slave_scl__PS EQU CYREG_GPIO_PRT1_PS
I2C_Slave_scl__SHIFT EQU 0

/* I2C_Slave_sda */
I2C_Slave_sda__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_Slave_sda__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Slave_sda__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Slave_sda__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Slave_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_Slave_sda__0__HSIOM_GPIO EQU 0
I2C_Slave_sda__0__HSIOM_I2C EQU 14
I2C_Slave_sda__0__HSIOM_I2C_SDA EQU 14
I2C_Slave_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_Slave_sda__0__HSIOM_SHIFT EQU 4
I2C_Slave_sda__0__HSIOM_SPI EQU 15
I2C_Slave_sda__0__HSIOM_SPI_MISO EQU 15
I2C_Slave_sda__0__HSIOM_UART EQU 9
I2C_Slave_sda__0__HSIOM_UART_TX EQU 9
I2C_Slave_sda__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Slave_sda__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Slave_sda__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Slave_sda__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Slave_sda__0__MASK EQU 0x02
I2C_Slave_sda__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_Slave_sda__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_Slave_sda__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_Slave_sda__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_Slave_sda__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_Slave_sda__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_Slave_sda__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_Slave_sda__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_Slave_sda__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_Slave_sda__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_Slave_sda__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_Slave_sda__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_Slave_sda__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_Slave_sda__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_Slave_sda__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_Slave_sda__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_Slave_sda__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Slave_sda__0__PORT EQU 1
I2C_Slave_sda__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_Slave_sda__0__SHIFT EQU 1
I2C_Slave_sda__DR EQU CYREG_GPIO_PRT1_DR
I2C_Slave_sda__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Slave_sda__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Slave_sda__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Slave_sda__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Slave_sda__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Slave_sda__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Slave_sda__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Slave_sda__MASK EQU 0x02
I2C_Slave_sda__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
I2C_Slave_sda__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
I2C_Slave_sda__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
I2C_Slave_sda__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
I2C_Slave_sda__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
I2C_Slave_sda__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
I2C_Slave_sda__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
I2C_Slave_sda__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
I2C_Slave_sda__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
I2C_Slave_sda__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
I2C_Slave_sda__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
I2C_Slave_sda__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
I2C_Slave_sda__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
I2C_Slave_sda__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
I2C_Slave_sda__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
I2C_Slave_sda__PC EQU CYREG_GPIO_PRT1_PC
I2C_Slave_sda__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Slave_sda__PORT EQU 1
I2C_Slave_sda__PS EQU CYREG_GPIO_PRT1_PS
I2C_Slave_sda__SHIFT EQU 1

/* Clock_PWM1 */
Clock_PWM1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_PWM1__DIV_ID EQU 0x00000042
Clock_PWM1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_PWM1__PA_DIV_ID EQU 0x000000FF

/* LED_CONTROL1_cy_m0s8_tcpwm_1 */
LED_CONTROL1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
LED_CONTROL1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
LED_CONTROL1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
LED_CONTROL1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
LED_CONTROL1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
LED_CONTROL1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
LED_CONTROL1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
LED_CONTROL1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
LED_CONTROL1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
LED_CONTROL1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
LED_CONTROL1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
LED_CONTROL1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
LED_CONTROL1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
LED_CONTROL1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
LED_CONTROL1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* LED_CONTROL2_cy_m0s8_tcpwm_1 */
LED_CONTROL2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
LED_CONTROL2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
LED_CONTROL2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
LED_CONTROL2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
LED_CONTROL2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
LED_CONTROL2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
LED_CONTROL2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
LED_CONTROL2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
LED_CONTROL2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
LED_CONTROL2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
LED_CONTROL2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
LED_CONTROL2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
LED_CONTROL2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
LED_CONTROL2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
LED_CONTROL2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112E11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
