
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shuf_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401838 <.init>:
  401838:	stp	x29, x30, [sp, #-16]!
  40183c:	mov	x29, sp
  401840:	bl	401d40 <ferror@plt+0x60>
  401844:	ldp	x29, x30, [sp], #16
  401848:	ret

Disassembly of section .plt:

0000000000401850 <mbrtowc@plt-0x20>:
  401850:	stp	x16, x30, [sp, #-16]!
  401854:	adrp	x16, 41f000 <ferror@plt+0x1d320>
  401858:	ldr	x17, [x16, #4088]
  40185c:	add	x16, x16, #0xff8
  401860:	br	x17
  401864:	nop
  401868:	nop
  40186c:	nop

0000000000401870 <mbrtowc@plt>:
  401870:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401874:	ldr	x17, [x16]
  401878:	add	x16, x16, #0x0
  40187c:	br	x17

0000000000401880 <memcpy@plt>:
  401880:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401884:	ldr	x17, [x16, #8]
  401888:	add	x16, x16, #0x8
  40188c:	br	x17

0000000000401890 <_exit@plt>:
  401890:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401894:	ldr	x17, [x16, #16]
  401898:	add	x16, x16, #0x10
  40189c:	br	x17

00000000004018a0 <fwrite_unlocked@plt>:
  4018a0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4018a4:	ldr	x17, [x16, #24]
  4018a8:	add	x16, x16, #0x18
  4018ac:	br	x17

00000000004018b0 <strtoul@plt>:
  4018b0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4018b4:	ldr	x17, [x16, #32]
  4018b8:	add	x16, x16, #0x20
  4018bc:	br	x17

00000000004018c0 <strlen@plt>:
  4018c0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4018c4:	ldr	x17, [x16, #40]
  4018c8:	add	x16, x16, #0x28
  4018cc:	br	x17

00000000004018d0 <exit@plt>:
  4018d0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4018d4:	ldr	x17, [x16, #48]
  4018d8:	add	x16, x16, #0x30
  4018dc:	br	x17

00000000004018e0 <error@plt>:
  4018e0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4018e4:	ldr	x17, [x16, #56]
  4018e8:	add	x16, x16, #0x38
  4018ec:	br	x17

00000000004018f0 <ferror_unlocked@plt>:
  4018f0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4018f4:	ldr	x17, [x16, #64]
  4018f8:	add	x16, x16, #0x40
  4018fc:	br	x17

0000000000401900 <getuid@plt>:
  401900:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401904:	ldr	x17, [x16, #72]
  401908:	add	x16, x16, #0x48
  40190c:	br	x17

0000000000401910 <__cxa_atexit@plt>:
  401910:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401914:	ldr	x17, [x16, #80]
  401918:	add	x16, x16, #0x50
  40191c:	br	x17

0000000000401920 <setvbuf@plt>:
  401920:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401924:	ldr	x17, [x16, #88]
  401928:	add	x16, x16, #0x58
  40192c:	br	x17

0000000000401930 <lseek@plt>:
  401930:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401934:	ldr	x17, [x16, #96]
  401938:	add	x16, x16, #0x60
  40193c:	br	x17

0000000000401940 <__fpending@plt>:
  401940:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401944:	ldr	x17, [x16, #104]
  401948:	add	x16, x16, #0x68
  40194c:	br	x17

0000000000401950 <stpcpy@plt>:
  401950:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401954:	ldr	x17, [x16, #112]
  401958:	add	x16, x16, #0x70
  40195c:	br	x17

0000000000401960 <fileno@plt>:
  401960:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401964:	ldr	x17, [x16, #120]
  401968:	add	x16, x16, #0x78
  40196c:	br	x17

0000000000401970 <fclose@plt>:
  401970:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401974:	ldr	x17, [x16, #128]
  401978:	add	x16, x16, #0x80
  40197c:	br	x17

0000000000401980 <getpid@plt>:
  401980:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401984:	ldr	x17, [x16, #136]
  401988:	add	x16, x16, #0x88
  40198c:	br	x17

0000000000401990 <nl_langinfo@plt>:
  401990:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401994:	ldr	x17, [x16, #144]
  401998:	add	x16, x16, #0x90
  40199c:	br	x17

00000000004019a0 <fopen@plt>:
  4019a0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4019a4:	ldr	x17, [x16, #152]
  4019a8:	add	x16, x16, #0x98
  4019ac:	br	x17

00000000004019b0 <malloc@plt>:
  4019b0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4019b4:	ldr	x17, [x16, #160]
  4019b8:	add	x16, x16, #0xa0
  4019bc:	br	x17

00000000004019c0 <open@plt>:
  4019c0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4019c4:	ldr	x17, [x16, #168]
  4019c8:	add	x16, x16, #0xa8
  4019cc:	br	x17

00000000004019d0 <getppid@plt>:
  4019d0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4019d4:	ldr	x17, [x16, #176]
  4019d8:	add	x16, x16, #0xb0
  4019dc:	br	x17

00000000004019e0 <strncmp@plt>:
  4019e0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4019e4:	ldr	x17, [x16, #184]
  4019e8:	add	x16, x16, #0xb8
  4019ec:	br	x17

00000000004019f0 <bindtextdomain@plt>:
  4019f0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  4019f4:	ldr	x17, [x16, #192]
  4019f8:	add	x16, x16, #0xc0
  4019fc:	br	x17

0000000000401a00 <__libc_start_main@plt>:
  401a00:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401a04:	ldr	x17, [x16, #200]
  401a08:	add	x16, x16, #0xc8
  401a0c:	br	x17

0000000000401a10 <memset@plt>:
  401a10:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401a14:	ldr	x17, [x16, #208]
  401a18:	add	x16, x16, #0xd0
  401a1c:	br	x17

0000000000401a20 <fdopen@plt>:
  401a20:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401a24:	ldr	x17, [x16, #216]
  401a28:	add	x16, x16, #0xd8
  401a2c:	br	x17

0000000000401a30 <gettimeofday@plt>:
  401a30:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401a34:	ldr	x17, [x16, #224]
  401a38:	add	x16, x16, #0xe0
  401a3c:	br	x17

0000000000401a40 <calloc@plt>:
  401a40:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401a44:	ldr	x17, [x16, #232]
  401a48:	add	x16, x16, #0xe8
  401a4c:	br	x17

0000000000401a50 <realloc@plt>:
  401a50:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401a54:	ldr	x17, [x16, #240]
  401a58:	add	x16, x16, #0xf0
  401a5c:	br	x17

0000000000401a60 <getc_unlocked@plt>:
  401a60:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401a64:	ldr	x17, [x16, #248]
  401a68:	add	x16, x16, #0xf8
  401a6c:	br	x17

0000000000401a70 <close@plt>:
  401a70:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401a74:	ldr	x17, [x16, #256]
  401a78:	add	x16, x16, #0x100
  401a7c:	br	x17

0000000000401a80 <strrchr@plt>:
  401a80:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401a84:	ldr	x17, [x16, #264]
  401a88:	add	x16, x16, #0x108
  401a8c:	br	x17

0000000000401a90 <__gmon_start__@plt>:
  401a90:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401a94:	ldr	x17, [x16, #272]
  401a98:	add	x16, x16, #0x110
  401a9c:	br	x17

0000000000401aa0 <strtoumax@plt>:
  401aa0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401aa4:	ldr	x17, [x16, #280]
  401aa8:	add	x16, x16, #0x118
  401aac:	br	x17

0000000000401ab0 <abort@plt>:
  401ab0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401ab4:	ldr	x17, [x16, #288]
  401ab8:	add	x16, x16, #0x120
  401abc:	br	x17

0000000000401ac0 <posix_fadvise@plt>:
  401ac0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401ac4:	ldr	x17, [x16, #296]
  401ac8:	add	x16, x16, #0x128
  401acc:	br	x17

0000000000401ad0 <mbsinit@plt>:
  401ad0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401ad4:	ldr	x17, [x16, #304]
  401ad8:	add	x16, x16, #0x130
  401adc:	br	x17

0000000000401ae0 <fread_unlocked@plt>:
  401ae0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401ae4:	ldr	x17, [x16, #312]
  401ae8:	add	x16, x16, #0x138
  401aec:	br	x17

0000000000401af0 <memcmp@plt>:
  401af0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401af4:	ldr	x17, [x16, #320]
  401af8:	add	x16, x16, #0x140
  401afc:	br	x17

0000000000401b00 <textdomain@plt>:
  401b00:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401b04:	ldr	x17, [x16, #328]
  401b08:	add	x16, x16, #0x148
  401b0c:	br	x17

0000000000401b10 <getopt_long@plt>:
  401b10:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401b14:	ldr	x17, [x16, #336]
  401b18:	add	x16, x16, #0x150
  401b1c:	br	x17

0000000000401b20 <strcmp@plt>:
  401b20:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401b24:	ldr	x17, [x16, #344]
  401b28:	add	x16, x16, #0x158
  401b2c:	br	x17

0000000000401b30 <__ctype_b_loc@plt>:
  401b30:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401b34:	ldr	x17, [x16, #352]
  401b38:	add	x16, x16, #0x160
  401b3c:	br	x17

0000000000401b40 <fseeko@plt>:
  401b40:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401b44:	ldr	x17, [x16, #360]
  401b48:	add	x16, x16, #0x168
  401b4c:	br	x17

0000000000401b50 <fread@plt>:
  401b50:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401b54:	ldr	x17, [x16, #368]
  401b58:	add	x16, x16, #0x170
  401b5c:	br	x17

0000000000401b60 <free@plt>:
  401b60:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401b64:	ldr	x17, [x16, #376]
  401b68:	add	x16, x16, #0x178
  401b6c:	br	x17

0000000000401b70 <__ctype_get_mb_cur_max@plt>:
  401b70:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401b74:	ldr	x17, [x16, #384]
  401b78:	add	x16, x16, #0x180
  401b7c:	br	x17

0000000000401b80 <getgid@plt>:
  401b80:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401b84:	ldr	x17, [x16, #392]
  401b88:	add	x16, x16, #0x188
  401b8c:	br	x17

0000000000401b90 <freopen@plt>:
  401b90:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401b94:	ldr	x17, [x16, #400]
  401b98:	add	x16, x16, #0x190
  401b9c:	br	x17

0000000000401ba0 <strchr@plt>:
  401ba0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401ba4:	ldr	x17, [x16, #408]
  401ba8:	add	x16, x16, #0x198
  401bac:	br	x17

0000000000401bb0 <feof_unlocked@plt>:
  401bb0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401bb4:	ldr	x17, [x16, #416]
  401bb8:	add	x16, x16, #0x1a0
  401bbc:	br	x17

0000000000401bc0 <fwrite@plt>:
  401bc0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401bc4:	ldr	x17, [x16, #424]
  401bc8:	add	x16, x16, #0x1a8
  401bcc:	br	x17

0000000000401bd0 <fcntl@plt>:
  401bd0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401bd4:	ldr	x17, [x16, #432]
  401bd8:	add	x16, x16, #0x1b0
  401bdc:	br	x17

0000000000401be0 <ftello@plt>:
  401be0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401be4:	ldr	x17, [x16, #440]
  401be8:	add	x16, x16, #0x1b8
  401bec:	br	x17

0000000000401bf0 <fflush@plt>:
  401bf0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401bf4:	ldr	x17, [x16, #448]
  401bf8:	add	x16, x16, #0x1c0
  401bfc:	br	x17

0000000000401c00 <read@plt>:
  401c00:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401c04:	ldr	x17, [x16, #456]
  401c08:	add	x16, x16, #0x1c8
  401c0c:	br	x17

0000000000401c10 <memchr@plt>:
  401c10:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401c14:	ldr	x17, [x16, #464]
  401c18:	add	x16, x16, #0x1d0
  401c1c:	br	x17

0000000000401c20 <__fxstat@plt>:
  401c20:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401c24:	ldr	x17, [x16, #472]
  401c28:	add	x16, x16, #0x1d8
  401c2c:	br	x17

0000000000401c30 <explicit_bzero@plt>:
  401c30:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401c34:	ldr	x17, [x16, #480]
  401c38:	add	x16, x16, #0x1e0
  401c3c:	br	x17

0000000000401c40 <fputs_unlocked@plt>:
  401c40:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401c44:	ldr	x17, [x16, #488]
  401c48:	add	x16, x16, #0x1e8
  401c4c:	br	x17

0000000000401c50 <__freading@plt>:
  401c50:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401c54:	ldr	x17, [x16, #496]
  401c58:	add	x16, x16, #0x1f0
  401c5c:	br	x17

0000000000401c60 <dup2@plt>:
  401c60:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401c64:	ldr	x17, [x16, #504]
  401c68:	add	x16, x16, #0x1f8
  401c6c:	br	x17

0000000000401c70 <iswprint@plt>:
  401c70:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401c74:	ldr	x17, [x16, #512]
  401c78:	add	x16, x16, #0x200
  401c7c:	br	x17

0000000000401c80 <printf@plt>:
  401c80:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401c84:	ldr	x17, [x16, #520]
  401c88:	add	x16, x16, #0x208
  401c8c:	br	x17

0000000000401c90 <__assert_fail@plt>:
  401c90:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401c94:	ldr	x17, [x16, #528]
  401c98:	add	x16, x16, #0x210
  401c9c:	br	x17

0000000000401ca0 <__errno_location@plt>:
  401ca0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401ca4:	ldr	x17, [x16, #536]
  401ca8:	add	x16, x16, #0x218
  401cac:	br	x17

0000000000401cb0 <gettext@plt>:
  401cb0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401cb4:	ldr	x17, [x16, #544]
  401cb8:	add	x16, x16, #0x220
  401cbc:	br	x17

0000000000401cc0 <fprintf@plt>:
  401cc0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401cc4:	ldr	x17, [x16, #552]
  401cc8:	add	x16, x16, #0x228
  401ccc:	br	x17

0000000000401cd0 <setlocale@plt>:
  401cd0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401cd4:	ldr	x17, [x16, #560]
  401cd8:	add	x16, x16, #0x230
  401cdc:	br	x17

0000000000401ce0 <ferror@plt>:
  401ce0:	adrp	x16, 420000 <ferror@plt+0x1e320>
  401ce4:	ldr	x17, [x16, #568]
  401ce8:	add	x16, x16, #0x238
  401cec:	br	x17

Disassembly of section .text:

0000000000401cf0 <.text>:
  401cf0:	mov	x29, #0x0                   	// #0
  401cf4:	mov	x30, #0x0                   	// #0
  401cf8:	mov	x5, x0
  401cfc:	ldr	x1, [sp]
  401d00:	add	x2, sp, #0x8
  401d04:	mov	x6, sp
  401d08:	movz	x0, #0x0, lsl #48
  401d0c:	movk	x0, #0x0, lsl #32
  401d10:	movk	x0, #0x40, lsl #16
  401d14:	movk	x0, #0x2c10
  401d18:	movz	x3, #0x0, lsl #48
  401d1c:	movk	x3, #0x0, lsl #32
  401d20:	movk	x3, #0x40, lsl #16
  401d24:	movk	x3, #0xc480
  401d28:	movz	x4, #0x0, lsl #48
  401d2c:	movk	x4, #0x0, lsl #32
  401d30:	movk	x4, #0x40, lsl #16
  401d34:	movk	x4, #0xc500
  401d38:	bl	401a00 <__libc_start_main@plt>
  401d3c:	bl	401ab0 <abort@plt>
  401d40:	adrp	x0, 41f000 <ferror@plt+0x1d320>
  401d44:	ldr	x0, [x0, #4064]
  401d48:	cbz	x0, 401d50 <ferror@plt+0x70>
  401d4c:	b	401a90 <__gmon_start__@plt>
  401d50:	ret
  401d54:	stp	x29, x30, [sp, #-32]!
  401d58:	mov	x29, sp
  401d5c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  401d60:	add	x0, x0, #0x2b8
  401d64:	str	x0, [sp, #24]
  401d68:	ldr	x0, [sp, #24]
  401d6c:	str	x0, [sp, #24]
  401d70:	ldr	x1, [sp, #24]
  401d74:	adrp	x0, 420000 <ferror@plt+0x1e320>
  401d78:	add	x0, x0, #0x2b8
  401d7c:	cmp	x1, x0
  401d80:	b.eq	401dbc <ferror@plt+0xdc>  // b.none
  401d84:	adrp	x0, 40c000 <ferror@plt+0xa320>
  401d88:	add	x0, x0, #0x540
  401d8c:	ldr	x0, [x0]
  401d90:	str	x0, [sp, #16]
  401d94:	ldr	x0, [sp, #16]
  401d98:	str	x0, [sp, #16]
  401d9c:	ldr	x0, [sp, #16]
  401da0:	cmp	x0, #0x0
  401da4:	b.eq	401dc0 <ferror@plt+0xe0>  // b.none
  401da8:	ldr	x1, [sp, #16]
  401dac:	adrp	x0, 420000 <ferror@plt+0x1e320>
  401db0:	add	x0, x0, #0x2b8
  401db4:	blr	x1
  401db8:	b	401dc0 <ferror@plt+0xe0>
  401dbc:	nop
  401dc0:	ldp	x29, x30, [sp], #32
  401dc4:	ret
  401dc8:	stp	x29, x30, [sp, #-48]!
  401dcc:	mov	x29, sp
  401dd0:	adrp	x0, 420000 <ferror@plt+0x1e320>
  401dd4:	add	x0, x0, #0x2b8
  401dd8:	str	x0, [sp, #40]
  401ddc:	ldr	x0, [sp, #40]
  401de0:	str	x0, [sp, #40]
  401de4:	ldr	x1, [sp, #40]
  401de8:	adrp	x0, 420000 <ferror@plt+0x1e320>
  401dec:	add	x0, x0, #0x2b8
  401df0:	sub	x0, x1, x0
  401df4:	asr	x0, x0, #3
  401df8:	lsr	x1, x0, #63
  401dfc:	add	x0, x1, x0
  401e00:	asr	x0, x0, #1
  401e04:	str	x0, [sp, #32]
  401e08:	ldr	x0, [sp, #32]
  401e0c:	cmp	x0, #0x0
  401e10:	b.eq	401e50 <ferror@plt+0x170>  // b.none
  401e14:	adrp	x0, 40c000 <ferror@plt+0xa320>
  401e18:	add	x0, x0, #0x548
  401e1c:	ldr	x0, [x0]
  401e20:	str	x0, [sp, #24]
  401e24:	ldr	x0, [sp, #24]
  401e28:	str	x0, [sp, #24]
  401e2c:	ldr	x0, [sp, #24]
  401e30:	cmp	x0, #0x0
  401e34:	b.eq	401e54 <ferror@plt+0x174>  // b.none
  401e38:	ldr	x2, [sp, #24]
  401e3c:	ldr	x1, [sp, #32]
  401e40:	adrp	x0, 420000 <ferror@plt+0x1e320>
  401e44:	add	x0, x0, #0x2b8
  401e48:	blr	x2
  401e4c:	b	401e54 <ferror@plt+0x174>
  401e50:	nop
  401e54:	ldp	x29, x30, [sp], #48
  401e58:	ret
  401e5c:	stp	x29, x30, [sp, #-16]!
  401e60:	mov	x29, sp
  401e64:	adrp	x0, 420000 <ferror@plt+0x1e320>
  401e68:	add	x0, x0, #0x2f0
  401e6c:	ldrb	w0, [x0]
  401e70:	and	x0, x0, #0xff
  401e74:	cmp	x0, #0x0
  401e78:	b.ne	401e94 <ferror@plt+0x1b4>  // b.any
  401e7c:	bl	401d54 <ferror@plt+0x74>
  401e80:	adrp	x0, 420000 <ferror@plt+0x1e320>
  401e84:	add	x0, x0, #0x2f0
  401e88:	mov	w1, #0x1                   	// #1
  401e8c:	strb	w1, [x0]
  401e90:	b	401e98 <ferror@plt+0x1b8>
  401e94:	nop
  401e98:	ldp	x29, x30, [sp], #16
  401e9c:	ret
  401ea0:	stp	x29, x30, [sp, #-16]!
  401ea4:	mov	x29, sp
  401ea8:	bl	401dc8 <ferror@plt+0xe8>
  401eac:	nop
  401eb0:	ldp	x29, x30, [sp], #16
  401eb4:	ret
  401eb8:	stp	x29, x30, [sp, #-16]!
  401ebc:	mov	x29, sp
  401ec0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  401ec4:	add	x0, x0, #0x5e0
  401ec8:	bl	401cb0 <gettext@plt>
  401ecc:	mov	x2, x0
  401ed0:	adrp	x0, 420000 <ferror@plt+0x1e320>
  401ed4:	add	x0, x0, #0x2d8
  401ed8:	ldr	x0, [x0]
  401edc:	mov	x1, x0
  401ee0:	mov	x0, x2
  401ee4:	bl	401c40 <fputs_unlocked@plt>
  401ee8:	nop
  401eec:	ldp	x29, x30, [sp], #16
  401ef0:	ret
  401ef4:	stp	x29, x30, [sp, #-16]!
  401ef8:	mov	x29, sp
  401efc:	adrp	x0, 40c000 <ferror@plt+0xa320>
  401f00:	add	x0, x0, #0x618
  401f04:	bl	401cb0 <gettext@plt>
  401f08:	mov	x2, x0
  401f0c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  401f10:	add	x0, x0, #0x2d8
  401f14:	ldr	x0, [x0]
  401f18:	mov	x1, x0
  401f1c:	mov	x0, x2
  401f20:	bl	401c40 <fputs_unlocked@plt>
  401f24:	nop
  401f28:	ldp	x29, x30, [sp], #16
  401f2c:	ret
  401f30:	stp	x29, x30, [sp, #-176]!
  401f34:	mov	x29, sp
  401f38:	str	x0, [sp, #24]
  401f3c:	adrp	x0, 40c000 <ferror@plt+0xa320>
  401f40:	add	x1, x0, #0x778
  401f44:	add	x0, sp, #0x28
  401f48:	ldp	x2, x3, [x1]
  401f4c:	stp	x2, x3, [x0]
  401f50:	ldp	x2, x3, [x1, #16]
  401f54:	stp	x2, x3, [x0, #16]
  401f58:	ldp	x2, x3, [x1, #32]
  401f5c:	stp	x2, x3, [x0, #32]
  401f60:	ldp	x2, x3, [x1, #48]
  401f64:	stp	x2, x3, [x0, #48]
  401f68:	ldp	x2, x3, [x1, #64]
  401f6c:	stp	x2, x3, [x0, #64]
  401f70:	ldp	x2, x3, [x1, #80]
  401f74:	stp	x2, x3, [x0, #80]
  401f78:	ldp	x2, x3, [x1, #96]
  401f7c:	stp	x2, x3, [x0, #96]
  401f80:	ldr	x0, [sp, #24]
  401f84:	str	x0, [sp, #168]
  401f88:	add	x0, sp, #0x28
  401f8c:	str	x0, [sp, #160]
  401f90:	b	401fa0 <ferror@plt+0x2c0>
  401f94:	ldr	x0, [sp, #160]
  401f98:	add	x0, x0, #0x10
  401f9c:	str	x0, [sp, #160]
  401fa0:	ldr	x0, [sp, #160]
  401fa4:	ldr	x0, [x0]
  401fa8:	cmp	x0, #0x0
  401fac:	b.eq	401fcc <ferror@plt+0x2ec>  // b.none
  401fb0:	ldr	x0, [sp, #160]
  401fb4:	ldr	x0, [x0]
  401fb8:	mov	x1, x0
  401fbc:	ldr	x0, [sp, #24]
  401fc0:	bl	401b20 <strcmp@plt>
  401fc4:	cmp	w0, #0x0
  401fc8:	b.ne	401f94 <ferror@plt+0x2b4>  // b.any
  401fcc:	ldr	x0, [sp, #160]
  401fd0:	ldr	x0, [x0, #8]
  401fd4:	cmp	x0, #0x0
  401fd8:	b.eq	401fe8 <ferror@plt+0x308>  // b.none
  401fdc:	ldr	x0, [sp, #160]
  401fe0:	ldr	x0, [x0, #8]
  401fe4:	str	x0, [sp, #168]
  401fe8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  401fec:	add	x0, x0, #0x668
  401ff0:	bl	401cb0 <gettext@plt>
  401ff4:	mov	x3, x0
  401ff8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  401ffc:	add	x2, x0, #0x680
  402000:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402004:	add	x1, x0, #0x6a8
  402008:	mov	x0, x3
  40200c:	bl	401c80 <printf@plt>
  402010:	mov	x1, #0x0                   	// #0
  402014:	mov	w0, #0x5                   	// #5
  402018:	bl	401cd0 <setlocale@plt>
  40201c:	str	x0, [sp, #152]
  402020:	ldr	x0, [sp, #152]
  402024:	cmp	x0, #0x0
  402028:	b.eq	402070 <ferror@plt+0x390>  // b.none
  40202c:	mov	x2, #0x3                   	// #3
  402030:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402034:	add	x1, x0, #0x6b8
  402038:	ldr	x0, [sp, #152]
  40203c:	bl	4019e0 <strncmp@plt>
  402040:	cmp	w0, #0x0
  402044:	b.eq	402070 <ferror@plt+0x390>  // b.none
  402048:	adrp	x0, 40c000 <ferror@plt+0xa320>
  40204c:	add	x0, x0, #0x6c0
  402050:	bl	401cb0 <gettext@plt>
  402054:	mov	x2, x0
  402058:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40205c:	add	x0, x0, #0x2d8
  402060:	ldr	x0, [x0]
  402064:	mov	x1, x0
  402068:	mov	x0, x2
  40206c:	bl	401c40 <fputs_unlocked@plt>
  402070:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402074:	add	x0, x0, #0x708
  402078:	bl	401cb0 <gettext@plt>
  40207c:	mov	x3, x0
  402080:	ldr	x2, [sp, #24]
  402084:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402088:	add	x1, x0, #0x680
  40208c:	mov	x0, x3
  402090:	bl	401c80 <printf@plt>
  402094:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402098:	add	x0, x0, #0x728
  40209c:	bl	401cb0 <gettext@plt>
  4020a0:	mov	x3, x0
  4020a4:	ldr	x1, [sp, #168]
  4020a8:	ldr	x0, [sp, #24]
  4020ac:	cmp	x1, x0
  4020b0:	b.ne	4020c0 <ferror@plt+0x3e0>  // b.any
  4020b4:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4020b8:	add	x0, x0, #0x760
  4020bc:	b	4020c8 <ferror@plt+0x3e8>
  4020c0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4020c4:	add	x0, x0, #0x770
  4020c8:	mov	x2, x0
  4020cc:	ldr	x1, [sp, #168]
  4020d0:	mov	x0, x3
  4020d4:	bl	401c80 <printf@plt>
  4020d8:	nop
  4020dc:	ldp	x29, x30, [sp], #176
  4020e0:	ret
  4020e4:	sub	sp, sp, #0x10
  4020e8:	str	x0, [sp, #8]
  4020ec:	ldr	x0, [sp, #8]
  4020f0:	ldr	w0, [x0, #16]
  4020f4:	and	w0, w0, #0xf000
  4020f8:	cmp	w0, #0x8, lsl #12
  4020fc:	b.eq	402114 <ferror@plt+0x434>  // b.none
  402100:	ldr	x0, [sp, #8]
  402104:	ldr	w0, [x0, #16]
  402108:	and	w0, w0, #0xf000
  40210c:	cmp	w0, #0xa, lsl #12
  402110:	b.ne	40211c <ferror@plt+0x43c>  // b.any
  402114:	mov	w0, #0x1                   	// #1
  402118:	b	402120 <ferror@plt+0x440>
  40211c:	mov	w0, #0x0                   	// #0
  402120:	and	w0, w0, #0x1
  402124:	and	w0, w0, #0xff
  402128:	add	sp, sp, #0x10
  40212c:	ret
  402130:	stp	x29, x30, [sp, #-32]!
  402134:	mov	x29, sp
  402138:	str	x0, [sp, #24]
  40213c:	str	x1, [sp, #16]
  402140:	ldr	x0, [sp, #16]
  402144:	sub	x0, x0, #0x1
  402148:	mov	x1, x0
  40214c:	ldr	x0, [sp, #24]
  402150:	bl	406088 <ferror@plt+0x43a8>
  402154:	ldp	x29, x30, [sp], #32
  402158:	ret
  40215c:	stp	x29, x30, [sp, #-48]!
  402160:	mov	x29, sp
  402164:	str	x19, [sp, #16]
  402168:	str	w0, [sp, #44]
  40216c:	ldr	w0, [sp, #44]
  402170:	cmp	w0, #0x0
  402174:	b.eq	4021b0 <ferror@plt+0x4d0>  // b.none
  402178:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40217c:	add	x0, x0, #0x2c0
  402180:	ldr	x19, [x0]
  402184:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402188:	add	x0, x0, #0x7e8
  40218c:	bl	401cb0 <gettext@plt>
  402190:	mov	x1, x0
  402194:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402198:	add	x0, x0, #0x308
  40219c:	ldr	x0, [x0]
  4021a0:	mov	x2, x0
  4021a4:	mov	x0, x19
  4021a8:	bl	401cc0 <fprintf@plt>
  4021ac:	b	4022cc <ferror@plt+0x5ec>
  4021b0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4021b4:	add	x0, x0, #0x810
  4021b8:	bl	401cb0 <gettext@plt>
  4021bc:	mov	x4, x0
  4021c0:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4021c4:	add	x0, x0, #0x308
  4021c8:	ldr	x1, [x0]
  4021cc:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4021d0:	add	x0, x0, #0x308
  4021d4:	ldr	x2, [x0]
  4021d8:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4021dc:	add	x0, x0, #0x308
  4021e0:	ldr	x0, [x0]
  4021e4:	mov	x3, x0
  4021e8:	mov	x0, x4
  4021ec:	bl	401c80 <printf@plt>
  4021f0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4021f4:	add	x0, x0, #0x870
  4021f8:	bl	401cb0 <gettext@plt>
  4021fc:	mov	x2, x0
  402200:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402204:	add	x0, x0, #0x2d8
  402208:	ldr	x0, [x0]
  40220c:	mov	x1, x0
  402210:	mov	x0, x2
  402214:	bl	401c40 <fputs_unlocked@plt>
  402218:	bl	401eb8 <ferror@plt+0x1d8>
  40221c:	bl	401ef4 <ferror@plt+0x214>
  402220:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402224:	add	x0, x0, #0x8b8
  402228:	bl	401cb0 <gettext@plt>
  40222c:	mov	x2, x0
  402230:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402234:	add	x0, x0, #0x2d8
  402238:	ldr	x0, [x0]
  40223c:	mov	x1, x0
  402240:	mov	x0, x2
  402244:	bl	401c40 <fputs_unlocked@plt>
  402248:	adrp	x0, 40c000 <ferror@plt+0xa320>
  40224c:	add	x0, x0, #0xa38
  402250:	bl	401cb0 <gettext@plt>
  402254:	mov	x2, x0
  402258:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40225c:	add	x0, x0, #0x2d8
  402260:	ldr	x0, [x0]
  402264:	mov	x1, x0
  402268:	mov	x0, x2
  40226c:	bl	401c40 <fputs_unlocked@plt>
  402270:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402274:	add	x0, x0, #0xa78
  402278:	bl	401cb0 <gettext@plt>
  40227c:	mov	x2, x0
  402280:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402284:	add	x0, x0, #0x2d8
  402288:	ldr	x0, [x0]
  40228c:	mov	x1, x0
  402290:	mov	x0, x2
  402294:	bl	401c40 <fputs_unlocked@plt>
  402298:	adrp	x0, 40c000 <ferror@plt+0xa320>
  40229c:	add	x0, x0, #0xaa8
  4022a0:	bl	401cb0 <gettext@plt>
  4022a4:	mov	x2, x0
  4022a8:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4022ac:	add	x0, x0, #0x2d8
  4022b0:	ldr	x0, [x0]
  4022b4:	mov	x1, x0
  4022b8:	mov	x0, x2
  4022bc:	bl	401c40 <fputs_unlocked@plt>
  4022c0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4022c4:	add	x0, x0, #0xae0
  4022c8:	bl	401f30 <ferror@plt+0x250>
  4022cc:	ldr	w0, [sp, #44]
  4022d0:	bl	4018d0 <exit@plt>
  4022d4:	stp	x29, x30, [sp, #-64]!
  4022d8:	mov	x29, sp
  4022dc:	str	x0, [sp, #24]
  4022e0:	str	w1, [sp, #20]
  4022e4:	strb	w2, [sp, #19]
  4022e8:	ldrsw	x0, [sp, #20]
  4022ec:	str	x0, [sp, #48]
  4022f0:	str	wzr, [sp, #44]
  4022f4:	b	40232c <ferror@plt+0x64c>
  4022f8:	ldrsw	x0, [sp, #44]
  4022fc:	lsl	x0, x0, #3
  402300:	ldr	x1, [sp, #24]
  402304:	add	x0, x1, x0
  402308:	ldr	x0, [x0]
  40230c:	bl	4018c0 <strlen@plt>
  402310:	mov	x1, x0
  402314:	ldr	x0, [sp, #48]
  402318:	add	x0, x0, x1
  40231c:	str	x0, [sp, #48]
  402320:	ldr	w0, [sp, #44]
  402324:	add	w0, w0, #0x1
  402328:	str	w0, [sp, #44]
  40232c:	ldr	w1, [sp, #44]
  402330:	ldr	w0, [sp, #20]
  402334:	cmp	w1, w0
  402338:	b.lt	4022f8 <ferror@plt+0x618>  // b.tstop
  40233c:	ldr	x0, [sp, #48]
  402340:	bl	408b44 <ferror@plt+0x6e64>
  402344:	str	x0, [sp, #56]
  402348:	str	wzr, [sp, #44]
  40234c:	b	4023b4 <ferror@plt+0x6d4>
  402350:	ldrsw	x0, [sp, #44]
  402354:	lsl	x0, x0, #3
  402358:	ldr	x1, [sp, #24]
  40235c:	add	x0, x1, x0
  402360:	ldr	x0, [x0]
  402364:	mov	x1, x0
  402368:	ldr	x0, [sp, #56]
  40236c:	bl	401950 <stpcpy@plt>
  402370:	str	x0, [sp, #32]
  402374:	ldrsw	x0, [sp, #44]
  402378:	lsl	x0, x0, #3
  40237c:	ldr	x1, [sp, #24]
  402380:	add	x0, x1, x0
  402384:	ldr	x1, [sp, #56]
  402388:	str	x1, [x0]
  40238c:	ldr	x0, [sp, #32]
  402390:	str	x0, [sp, #56]
  402394:	ldr	x0, [sp, #56]
  402398:	add	x1, x0, #0x1
  40239c:	str	x1, [sp, #56]
  4023a0:	ldrb	w1, [sp, #19]
  4023a4:	strb	w1, [x0]
  4023a8:	ldr	w0, [sp, #44]
  4023ac:	add	w0, w0, #0x1
  4023b0:	str	w0, [sp, #44]
  4023b4:	ldr	w1, [sp, #44]
  4023b8:	ldr	w0, [sp, #20]
  4023bc:	cmp	w1, w0
  4023c0:	b.lt	402350 <ferror@plt+0x670>  // b.tstop
  4023c4:	ldrsw	x0, [sp, #20]
  4023c8:	lsl	x0, x0, #3
  4023cc:	ldr	x1, [sp, #24]
  4023d0:	add	x0, x1, x0
  4023d4:	ldr	x1, [sp, #56]
  4023d8:	str	x1, [x0]
  4023dc:	nop
  4023e0:	ldp	x29, x30, [sp], #64
  4023e4:	ret
  4023e8:	stp	x29, x30, [sp, #-64]!
  4023ec:	mov	x29, sp
  4023f0:	str	x0, [sp, #40]
  4023f4:	strb	w1, [sp, #39]
  4023f8:	str	x2, [sp, #24]
  4023fc:	ldrb	w0, [sp, #39]
  402400:	ldr	x2, [sp, #24]
  402404:	mov	w1, w0
  402408:	ldr	x0, [sp, #40]
  40240c:	bl	401c10 <memchr@plt>
  402410:	str	x0, [sp, #56]
  402414:	ldr	x0, [sp, #56]
  402418:	add	x0, x0, #0x1
  40241c:	ldp	x29, x30, [sp], #64
  402420:	ret
  402424:	stp	x29, x30, [sp, #-160]!
  402428:	mov	x29, sp
  40242c:	add	x0, sp, #0x10
  402430:	mov	x1, x0
  402434:	mov	w0, #0x0                   	// #0
  402438:	bl	40c518 <ferror@plt+0xa838>
  40243c:	cmp	w0, #0x0
  402440:	b.eq	40244c <ferror@plt+0x76c>  // b.none
  402444:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402448:	b	4024b0 <ferror@plt+0x7d0>
  40244c:	add	x0, sp, #0x10
  402450:	bl	4020e4 <ferror@plt+0x404>
  402454:	and	w0, w0, #0xff
  402458:	cmp	w0, #0x0
  40245c:	b.eq	40248c <ferror@plt+0x7ac>  // b.none
  402460:	ldr	x0, [sp, #64]
  402464:	str	x0, [sp, #152]
  402468:	mov	w2, #0x1                   	// #1
  40246c:	mov	x1, #0x0                   	// #0
  402470:	mov	w0, #0x0                   	// #0
  402474:	bl	401930 <lseek@plt>
  402478:	str	x0, [sp, #144]
  40247c:	ldr	x0, [sp, #144]
  402480:	cmp	x0, #0x0
  402484:	b.ge	40249c <ferror@plt+0x7bc>  // b.tcont
  402488:	b	402494 <ferror@plt+0x7b4>
  40248c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402490:	b	4024b0 <ferror@plt+0x7d0>
  402494:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402498:	b	4024b0 <ferror@plt+0x7d0>
  40249c:	ldr	x1, [sp, #152]
  4024a0:	ldr	x0, [sp, #144]
  4024a4:	sub	x0, x1, x0
  4024a8:	str	x0, [sp, #152]
  4024ac:	ldr	x0, [sp, #152]
  4024b0:	ldp	x29, x30, [sp], #160
  4024b4:	ret
  4024b8:	stp	x29, x30, [sp, #-144]!
  4024bc:	mov	x29, sp
  4024c0:	str	x19, [sp, #16]
  4024c4:	str	x0, [sp, #72]
  4024c8:	strb	w1, [sp, #71]
  4024cc:	str	x2, [sp, #56]
  4024d0:	str	x3, [sp, #48]
  4024d4:	str	x4, [sp, #40]
  4024d8:	str	xzr, [sp, #136]
  4024dc:	ldr	x2, [sp, #56]
  4024e0:	ldr	x1, [sp, #56]
  4024e4:	mov	x0, #0x400                 	// #1024
  4024e8:	cmp	x2, #0x400
  4024ec:	csel	x0, x1, x0, ls  // ls = plast
  4024f0:	str	x0, [sp, #128]
  4024f4:	str	xzr, [sp, #120]
  4024f8:	mov	x1, #0x18                  	// #24
  4024fc:	ldr	x0, [sp, #128]
  402500:	bl	408c44 <ferror@plt+0x6f64>
  402504:	str	x0, [sp, #112]
  402508:	b	402574 <ferror@plt+0x894>
  40250c:	ldr	x0, [sp, #136]
  402510:	add	x0, x0, #0x1
  402514:	str	x0, [sp, #136]
  402518:	ldr	x1, [sp, #136]
  40251c:	ldr	x0, [sp, #128]
  402520:	cmp	x1, x0
  402524:	b.cc	402574 <ferror@plt+0x894>  // b.lo, b.ul, b.last
  402528:	ldr	x0, [sp, #128]
  40252c:	add	x0, x0, #0x400
  402530:	str	x0, [sp, #128]
  402534:	mov	x2, #0x18                  	// #24
  402538:	ldr	x1, [sp, #128]
  40253c:	ldr	x0, [sp, #112]
  402540:	bl	408988 <ferror@plt+0x6ca8>
  402544:	str	x0, [sp, #112]
  402548:	ldr	x1, [sp, #136]
  40254c:	mov	x0, x1
  402550:	lsl	x0, x0, #1
  402554:	add	x0, x0, x1
  402558:	lsl	x0, x0, #3
  40255c:	mov	x1, x0
  402560:	ldr	x0, [sp, #112]
  402564:	add	x0, x0, x1
  402568:	mov	x2, #0x6000                	// #24576
  40256c:	mov	w1, #0x0                   	// #0
  402570:	bl	401a10 <memset@plt>
  402574:	ldr	x1, [sp, #136]
  402578:	ldr	x0, [sp, #56]
  40257c:	cmp	x1, x0
  402580:	b.cs	4025c0 <ferror@plt+0x8e0>  // b.hs, b.nlast
  402584:	ldr	x1, [sp, #136]
  402588:	mov	x0, x1
  40258c:	lsl	x0, x0, #1
  402590:	add	x0, x0, x1
  402594:	lsl	x0, x0, #3
  402598:	mov	x1, x0
  40259c:	ldr	x0, [sp, #112]
  4025a0:	add	x0, x0, x1
  4025a4:	ldrb	w2, [sp, #71]
  4025a8:	ldr	x1, [sp, #72]
  4025ac:	bl	403b04 <ferror@plt+0x1e24>
  4025b0:	str	x0, [sp, #120]
  4025b4:	ldr	x0, [sp, #120]
  4025b8:	cmp	x0, #0x0
  4025bc:	b.ne	40250c <ferror@plt+0x82c>  // b.any
  4025c0:	ldr	x0, [sp, #120]
  4025c4:	cmp	x0, #0x0
  4025c8:	b.eq	402684 <ferror@plt+0x9a4>  // b.none
  4025cc:	add	x0, sp, #0x50
  4025d0:	bl	403ab4 <ferror@plt+0x1dd4>
  4025d4:	ldr	x0, [sp, #136]
  4025d8:	add	x0, x0, #0x1
  4025dc:	mov	x1, x0
  4025e0:	ldr	x0, [sp, #48]
  4025e4:	bl	402130 <ferror@plt+0x450>
  4025e8:	str	x0, [sp, #104]
  4025ec:	ldr	x1, [sp, #104]
  4025f0:	ldr	x0, [sp, #56]
  4025f4:	cmp	x1, x0
  4025f8:	b.cs	402620 <ferror@plt+0x940>  // b.hs, b.nlast
  4025fc:	ldr	x1, [sp, #104]
  402600:	mov	x0, x1
  402604:	lsl	x0, x0, #1
  402608:	add	x0, x0, x1
  40260c:	lsl	x0, x0, #3
  402610:	mov	x1, x0
  402614:	ldr	x0, [sp, #112]
  402618:	add	x0, x0, x1
  40261c:	b	402624 <ferror@plt+0x944>
  402620:	add	x0, sp, #0x50
  402624:	str	x0, [sp, #120]
  402628:	ldrb	w2, [sp, #71]
  40262c:	ldr	x1, [sp, #72]
  402630:	ldr	x0, [sp, #120]
  402634:	bl	403b04 <ferror@plt+0x1e24>
  402638:	cmp	x0, #0x0
  40263c:	b.eq	402654 <ferror@plt+0x974>  // b.none
  402640:	ldr	x0, [sp, #136]
  402644:	add	x1, x0, #0x1
  402648:	str	x1, [sp, #136]
  40264c:	cmp	x0, #0x0
  402650:	b.ne	4025d4 <ferror@plt+0x8f4>  // b.any
  402654:	ldr	x0, [sp, #136]
  402658:	cmp	x0, #0x0
  40265c:	b.ne	40267c <ferror@plt+0x99c>  // b.any
  402660:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402664:	add	x0, x0, #0xc90
  402668:	bl	401cb0 <gettext@plt>
  40266c:	mov	x2, x0
  402670:	mov	w1, #0x4b                  	// #75
  402674:	mov	w0, #0x1                   	// #1
  402678:	bl	4018e0 <error@plt>
  40267c:	add	x0, sp, #0x50
  402680:	bl	403c70 <ferror@plt+0x1f90>
  402684:	ldr	x0, [sp, #72]
  402688:	bl	4018f0 <ferror_unlocked@plt>
  40268c:	cmp	w0, #0x0
  402690:	b.eq	4026b8 <ferror@plt+0x9d8>  // b.none
  402694:	bl	401ca0 <__errno_location@plt>
  402698:	ldr	w19, [x0]
  40269c:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4026a0:	add	x0, x0, #0xca8
  4026a4:	bl	401cb0 <gettext@plt>
  4026a8:	mov	x2, x0
  4026ac:	mov	w1, w19
  4026b0:	mov	w0, #0x1                   	// #1
  4026b4:	bl	4018e0 <error@plt>
  4026b8:	ldr	x0, [sp, #40]
  4026bc:	ldr	x1, [sp, #112]
  4026c0:	str	x1, [x0]
  4026c4:	ldr	x0, [sp, #56]
  4026c8:	ldr	x2, [sp, #136]
  4026cc:	ldr	x1, [sp, #136]
  4026d0:	cmp	x2, x0
  4026d4:	csel	x0, x1, x0, ls  // ls = plast
  4026d8:	ldr	x19, [sp, #16]
  4026dc:	ldp	x29, x30, [sp], #144
  4026e0:	ret
  4026e4:	stp	x29, x30, [sp, #-64]!
  4026e8:	mov	x29, sp
  4026ec:	str	x0, [sp, #40]
  4026f0:	str	x1, [sp, #32]
  4026f4:	str	x2, [sp, #24]
  4026f8:	str	xzr, [sp, #56]
  4026fc:	b	40278c <ferror@plt+0xaac>
  402700:	ldr	x0, [sp, #56]
  402704:	lsl	x0, x0, #3
  402708:	ldr	x1, [sp, #24]
  40270c:	add	x0, x1, x0
  402710:	ldr	x1, [x0]
  402714:	mov	x0, x1
  402718:	lsl	x0, x0, #1
  40271c:	add	x0, x0, x1
  402720:	lsl	x0, x0, #3
  402724:	mov	x1, x0
  402728:	ldr	x0, [sp, #32]
  40272c:	add	x0, x0, x1
  402730:	str	x0, [sp, #48]
  402734:	ldr	x0, [sp, #48]
  402738:	ldr	x4, [x0, #16]
  40273c:	ldr	x0, [sp, #48]
  402740:	ldr	x1, [x0, #8]
  402744:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402748:	add	x0, x0, #0x2d8
  40274c:	ldr	x0, [x0]
  402750:	mov	x3, x0
  402754:	mov	x2, x1
  402758:	mov	x1, #0x1                   	// #1
  40275c:	mov	x0, x4
  402760:	bl	4018a0 <fwrite_unlocked@plt>
  402764:	mov	x1, x0
  402768:	ldr	x0, [sp, #48]
  40276c:	ldr	x0, [x0, #8]
  402770:	cmp	x1, x0
  402774:	b.eq	402780 <ferror@plt+0xaa0>  // b.none
  402778:	mov	w0, #0xffffffff            	// #-1
  40277c:	b	4027a0 <ferror@plt+0xac0>
  402780:	ldr	x0, [sp, #56]
  402784:	add	x0, x0, #0x1
  402788:	str	x0, [sp, #56]
  40278c:	ldr	x1, [sp, #56]
  402790:	ldr	x0, [sp, #40]
  402794:	cmp	x1, x0
  402798:	b.cc	402700 <ferror@plt+0xa20>  // b.lo, b.ul, b.last
  40279c:	mov	w0, #0x0                   	// #0
  4027a0:	ldp	x29, x30, [sp], #64
  4027a4:	ret
  4027a8:	stp	x29, x30, [sp, #-128]!
  4027ac:	mov	x29, sp
  4027b0:	str	x19, [sp, #16]
  4027b4:	str	x0, [sp, #56]
  4027b8:	strb	w1, [sp, #55]
  4027bc:	str	x2, [sp, #40]
  4027c0:	str	xzr, [sp, #96]
  4027c4:	add	x0, sp, #0x48
  4027c8:	mov	x1, x0
  4027cc:	ldr	x0, [sp, #56]
  4027d0:	bl	407d60 <ferror@plt+0x6080>
  4027d4:	str	x0, [sp, #96]
  4027d8:	ldr	x0, [sp, #96]
  4027dc:	cmp	x0, #0x0
  4027e0:	b.ne	402808 <ferror@plt+0xb28>  // b.any
  4027e4:	bl	401ca0 <__errno_location@plt>
  4027e8:	ldr	w19, [x0]
  4027ec:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4027f0:	add	x0, x0, #0xca8
  4027f4:	bl	401cb0 <gettext@plt>
  4027f8:	mov	x2, x0
  4027fc:	mov	w1, w19
  402800:	mov	w0, #0x1                   	// #1
  402804:	bl	4018e0 <error@plt>
  402808:	ldr	x0, [sp, #72]
  40280c:	cmp	x0, #0x0
  402810:	b.eq	402850 <ferror@plt+0xb70>  // b.none
  402814:	ldr	x0, [sp, #72]
  402818:	sub	x0, x0, #0x1
  40281c:	ldr	x1, [sp, #96]
  402820:	add	x0, x1, x0
  402824:	ldrb	w0, [x0]
  402828:	ldrb	w1, [sp, #55]
  40282c:	cmp	w1, w0
  402830:	b.eq	402850 <ferror@plt+0xb70>  // b.none
  402834:	ldr	x0, [sp, #72]
  402838:	add	x1, x0, #0x1
  40283c:	str	x1, [sp, #72]
  402840:	ldr	x1, [sp, #96]
  402844:	add	x0, x1, x0
  402848:	ldrb	w1, [sp, #55]
  40284c:	strb	w1, [x0]
  402850:	ldr	x0, [sp, #72]
  402854:	ldr	x1, [sp, #96]
  402858:	add	x0, x1, x0
  40285c:	str	x0, [sp, #88]
  402860:	str	xzr, [sp, #112]
  402864:	ldr	x0, [sp, #96]
  402868:	str	x0, [sp, #120]
  40286c:	b	40289c <ferror@plt+0xbbc>
  402870:	ldr	x0, [sp, #112]
  402874:	add	x0, x0, #0x1
  402878:	str	x0, [sp, #112]
  40287c:	ldr	x1, [sp, #88]
  402880:	ldr	x0, [sp, #120]
  402884:	sub	x0, x1, x0
  402888:	mov	x2, x0
  40288c:	ldrb	w1, [sp, #55]
  402890:	ldr	x0, [sp, #120]
  402894:	bl	4023e8 <ferror@plt+0x708>
  402898:	str	x0, [sp, #120]
  40289c:	ldr	x1, [sp, #120]
  4028a0:	ldr	x0, [sp, #88]
  4028a4:	cmp	x1, x0
  4028a8:	b.cc	402870 <ferror@plt+0xb90>  // b.lo, b.ul, b.last
  4028ac:	ldr	x0, [sp, #112]
  4028b0:	add	x0, x0, #0x1
  4028b4:	mov	x1, #0x8                   	// #8
  4028b8:	bl	408910 <ferror@plt+0x6c30>
  4028bc:	str	x0, [sp, #80]
  4028c0:	ldr	x0, [sp, #40]
  4028c4:	ldr	x1, [sp, #80]
  4028c8:	str	x1, [x0]
  4028cc:	ldr	x0, [sp, #96]
  4028d0:	str	x0, [sp, #120]
  4028d4:	ldr	x0, [sp, #80]
  4028d8:	ldr	x1, [sp, #120]
  4028dc:	str	x1, [x0]
  4028e0:	mov	x0, #0x1                   	// #1
  4028e4:	str	x0, [sp, #104]
  4028e8:	b	402930 <ferror@plt+0xc50>
  4028ec:	ldr	x1, [sp, #88]
  4028f0:	ldr	x0, [sp, #120]
  4028f4:	sub	x0, x1, x0
  4028f8:	mov	x2, x0
  4028fc:	ldrb	w1, [sp, #55]
  402900:	ldr	x0, [sp, #120]
  402904:	bl	4023e8 <ferror@plt+0x708>
  402908:	str	x0, [sp, #120]
  40290c:	ldr	x0, [sp, #104]
  402910:	lsl	x0, x0, #3
  402914:	ldr	x1, [sp, #80]
  402918:	add	x0, x1, x0
  40291c:	ldr	x1, [sp, #120]
  402920:	str	x1, [x0]
  402924:	ldr	x0, [sp, #104]
  402928:	add	x0, x0, #0x1
  40292c:	str	x0, [sp, #104]
  402930:	ldr	x1, [sp, #104]
  402934:	ldr	x0, [sp, #112]
  402938:	cmp	x1, x0
  40293c:	b.ls	4028ec <ferror@plt+0xc0c>  // b.plast
  402940:	ldr	x0, [sp, #112]
  402944:	ldr	x19, [sp, #16]
  402948:	ldp	x29, x30, [sp], #128
  40294c:	ret
  402950:	stp	x29, x30, [sp, #-80]!
  402954:	mov	x29, sp
  402958:	str	x0, [sp, #40]
  40295c:	str	x1, [sp, #32]
  402960:	str	x2, [sp, #24]
  402964:	str	xzr, [sp, #72]
  402968:	b	4029f8 <ferror@plt+0xd18>
  40296c:	ldr	x0, [sp, #72]
  402970:	lsl	x0, x0, #3
  402974:	ldr	x1, [sp, #24]
  402978:	add	x0, x1, x0
  40297c:	ldr	x0, [x0]
  402980:	lsl	x0, x0, #3
  402984:	ldr	x1, [sp, #32]
  402988:	add	x0, x1, x0
  40298c:	str	x0, [sp, #64]
  402990:	ldr	x0, [sp, #64]
  402994:	add	x0, x0, #0x8
  402998:	ldr	x1, [x0]
  40299c:	ldr	x0, [sp, #64]
  4029a0:	ldr	x0, [x0]
  4029a4:	sub	x0, x1, x0
  4029a8:	str	x0, [sp, #56]
  4029ac:	ldr	x0, [sp, #64]
  4029b0:	ldr	x4, [x0]
  4029b4:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4029b8:	add	x0, x0, #0x2d8
  4029bc:	ldr	x0, [x0]
  4029c0:	mov	x3, x0
  4029c4:	ldr	x2, [sp, #56]
  4029c8:	mov	x1, #0x1                   	// #1
  4029cc:	mov	x0, x4
  4029d0:	bl	4018a0 <fwrite_unlocked@plt>
  4029d4:	mov	x1, x0
  4029d8:	ldr	x0, [sp, #56]
  4029dc:	cmp	x0, x1
  4029e0:	b.eq	4029ec <ferror@plt+0xd0c>  // b.none
  4029e4:	mov	w0, #0xffffffff            	// #-1
  4029e8:	b	402a0c <ferror@plt+0xd2c>
  4029ec:	ldr	x0, [sp, #72]
  4029f0:	add	x0, x0, #0x1
  4029f4:	str	x0, [sp, #72]
  4029f8:	ldr	x1, [sp, #72]
  4029fc:	ldr	x0, [sp, #40]
  402a00:	cmp	x1, x0
  402a04:	b.cc	40296c <ferror@plt+0xc8c>  // b.lo, b.ul, b.last
  402a08:	mov	w0, #0x0                   	// #0
  402a0c:	ldp	x29, x30, [sp], #80
  402a10:	ret
  402a14:	stp	x29, x30, [sp, #-64]!
  402a18:	mov	x29, sp
  402a1c:	str	x0, [sp, #40]
  402a20:	str	x1, [sp, #32]
  402a24:	str	x2, [sp, #24]
  402a28:	strb	w3, [sp, #23]
  402a2c:	str	xzr, [sp, #56]
  402a30:	b	402a88 <ferror@plt+0xda8>
  402a34:	ldr	x0, [sp, #56]
  402a38:	lsl	x0, x0, #3
  402a3c:	ldr	x1, [sp, #24]
  402a40:	add	x0, x1, x0
  402a44:	ldr	x0, [x0]
  402a48:	ldr	x1, [sp, #32]
  402a4c:	add	x0, x1, x0
  402a50:	str	x0, [sp, #48]
  402a54:	ldrb	w0, [sp, #23]
  402a58:	mov	w2, w0
  402a5c:	ldr	x1, [sp, #48]
  402a60:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402a64:	add	x0, x0, #0xcb8
  402a68:	bl	401c80 <printf@plt>
  402a6c:	cmp	w0, #0x0
  402a70:	b.ge	402a7c <ferror@plt+0xd9c>  // b.tcont
  402a74:	mov	w0, #0xffffffff            	// #-1
  402a78:	b	402a9c <ferror@plt+0xdbc>
  402a7c:	ldr	x0, [sp, #56]
  402a80:	add	x0, x0, #0x1
  402a84:	str	x0, [sp, #56]
  402a88:	ldr	x1, [sp, #56]
  402a8c:	ldr	x0, [sp, #40]
  402a90:	cmp	x1, x0
  402a94:	b.cc	402a34 <ferror@plt+0xd54>  // b.lo, b.ul, b.last
  402a98:	mov	w0, #0x0                   	// #0
  402a9c:	ldp	x29, x30, [sp], #64
  402aa0:	ret
  402aa4:	stp	x29, x30, [sp, #-96]!
  402aa8:	mov	x29, sp
  402aac:	str	x0, [sp, #56]
  402ab0:	str	x1, [sp, #48]
  402ab4:	str	x2, [sp, #40]
  402ab8:	str	x3, [sp, #32]
  402abc:	strb	w4, [sp, #31]
  402ac0:	ldr	x1, [sp, #32]
  402ac4:	ldr	x0, [sp, #40]
  402ac8:	sub	x0, x1, x0
  402acc:	add	x0, x0, #0x1
  402ad0:	str	x0, [sp, #80]
  402ad4:	str	xzr, [sp, #88]
  402ad8:	b	402b2c <ferror@plt+0xe4c>
  402adc:	ldr	x1, [sp, #80]
  402ae0:	ldr	x0, [sp, #56]
  402ae4:	bl	402130 <ferror@plt+0x450>
  402ae8:	mov	x1, x0
  402aec:	ldr	x0, [sp, #40]
  402af0:	add	x0, x0, x1
  402af4:	str	x0, [sp, #72]
  402af8:	ldrb	w0, [sp, #31]
  402afc:	mov	w2, w0
  402b00:	ldr	x1, [sp, #72]
  402b04:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402b08:	add	x0, x0, #0xcb8
  402b0c:	bl	401c80 <printf@plt>
  402b10:	cmp	w0, #0x0
  402b14:	b.ge	402b20 <ferror@plt+0xe40>  // b.tcont
  402b18:	mov	w0, #0xffffffff            	// #-1
  402b1c:	b	402b40 <ferror@plt+0xe60>
  402b20:	ldr	x0, [sp, #88]
  402b24:	add	x0, x0, #0x1
  402b28:	str	x0, [sp, #88]
  402b2c:	ldr	x1, [sp, #88]
  402b30:	ldr	x0, [sp, #48]
  402b34:	cmp	x1, x0
  402b38:	b.cc	402adc <ferror@plt+0xdfc>  // b.lo, b.ul, b.last
  402b3c:	mov	w0, #0x0                   	// #0
  402b40:	ldp	x29, x30, [sp], #96
  402b44:	ret
  402b48:	stp	x29, x30, [sp, #-80]!
  402b4c:	mov	x29, sp
  402b50:	str	x0, [sp, #40]
  402b54:	str	x1, [sp, #32]
  402b58:	str	x2, [sp, #24]
  402b5c:	str	x3, [sp, #16]
  402b60:	str	xzr, [sp, #72]
  402b64:	b	402bf4 <ferror@plt+0xf14>
  402b68:	ldr	x1, [sp, #16]
  402b6c:	ldr	x0, [sp, #40]
  402b70:	bl	402130 <ferror@plt+0x450>
  402b74:	str	x0, [sp, #64]
  402b78:	ldr	x0, [sp, #64]
  402b7c:	lsl	x0, x0, #3
  402b80:	ldr	x1, [sp, #24]
  402b84:	add	x0, x1, x0
  402b88:	str	x0, [sp, #56]
  402b8c:	ldr	x0, [sp, #56]
  402b90:	add	x0, x0, #0x8
  402b94:	ldr	x1, [x0]
  402b98:	ldr	x0, [sp, #56]
  402b9c:	ldr	x0, [x0]
  402ba0:	sub	x0, x1, x0
  402ba4:	str	x0, [sp, #48]
  402ba8:	ldr	x0, [sp, #56]
  402bac:	ldr	x4, [x0]
  402bb0:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402bb4:	add	x0, x0, #0x2d8
  402bb8:	ldr	x0, [x0]
  402bbc:	mov	x3, x0
  402bc0:	ldr	x2, [sp, #48]
  402bc4:	mov	x1, #0x1                   	// #1
  402bc8:	mov	x0, x4
  402bcc:	bl	4018a0 <fwrite_unlocked@plt>
  402bd0:	mov	x1, x0
  402bd4:	ldr	x0, [sp, #48]
  402bd8:	cmp	x0, x1
  402bdc:	b.eq	402be8 <ferror@plt+0xf08>  // b.none
  402be0:	mov	w0, #0xffffffff            	// #-1
  402be4:	b	402c08 <ferror@plt+0xf28>
  402be8:	ldr	x0, [sp, #72]
  402bec:	add	x0, x0, #0x1
  402bf0:	str	x0, [sp, #72]
  402bf4:	ldr	x1, [sp, #72]
  402bf8:	ldr	x0, [sp, #32]
  402bfc:	cmp	x1, x0
  402c00:	b.cc	402b68 <ferror@plt+0xe88>  // b.lo, b.ul, b.last
  402c04:	mov	w0, #0x0                   	// #0
  402c08:	ldp	x29, x30, [sp], #80
  402c0c:	ret
  402c10:	stp	x29, x30, [sp, #-224]!
  402c14:	mov	x29, sp
  402c18:	stp	x19, x20, [sp, #16]
  402c1c:	str	w0, [sp, #44]
  402c20:	str	x1, [sp, #32]
  402c24:	strb	wzr, [sp, #223]
  402c28:	strb	wzr, [sp, #222]
  402c2c:	mov	x0, #0xffffffffffffffff    	// #-1
  402c30:	str	x0, [sp, #208]
  402c34:	str	xzr, [sp, #200]
  402c38:	mov	x0, #0xffffffffffffffff    	// #-1
  402c3c:	str	x0, [sp, #192]
  402c40:	str	xzr, [sp, #184]
  402c44:	str	xzr, [sp, #176]
  402c48:	mov	w0, #0xa                   	// #10
  402c4c:	strb	w0, [sp, #175]
  402c50:	str	xzr, [sp, #72]
  402c54:	strb	wzr, [sp, #174]
  402c58:	strb	wzr, [sp, #173]
  402c5c:	str	xzr, [sp, #152]
  402c60:	str	xzr, [sp, #64]
  402c64:	str	xzr, [sp, #144]
  402c68:	ldr	x0, [sp, #32]
  402c6c:	ldr	x0, [x0]
  402c70:	bl	403c94 <ferror@plt+0x1fb4>
  402c74:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402c78:	add	x1, x0, #0x770
  402c7c:	mov	w0, #0x6                   	// #6
  402c80:	bl	401cd0 <setlocale@plt>
  402c84:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402c88:	add	x1, x0, #0xcc0
  402c8c:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402c90:	add	x0, x0, #0x568
  402c94:	bl	4019f0 <bindtextdomain@plt>
  402c98:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402c9c:	add	x0, x0, #0x568
  402ca0:	bl	401b00 <textdomain@plt>
  402ca4:	adrp	x0, 403000 <ferror@plt+0x1320>
  402ca8:	add	x0, x0, #0x708
  402cac:	bl	40c508 <ferror@plt+0xa828>
  402cb0:	b	4030e0 <ferror@plt+0x1400>
  402cb4:	ldr	w0, [sp, #124]
  402cb8:	cmp	w0, #0x100
  402cbc:	b.eq	403018 <ferror@plt+0x1338>  // b.none
  402cc0:	ldr	w0, [sp, #124]
  402cc4:	cmp	w0, #0x100
  402cc8:	b.gt	4030d8 <ferror@plt+0x13f8>
  402ccc:	ldr	w0, [sp, #124]
  402cd0:	cmp	w0, #0x7a
  402cd4:	b.eq	403080 <ferror@plt+0x13a0>  // b.none
  402cd8:	ldr	w0, [sp, #124]
  402cdc:	cmp	w0, #0x7a
  402ce0:	b.gt	4030d8 <ferror@plt+0x13f8>
  402ce4:	ldr	w0, [sp, #124]
  402ce8:	cmp	w0, #0x72
  402cec:	b.eq	403074 <ferror@plt+0x1394>  // b.none
  402cf0:	ldr	w0, [sp, #124]
  402cf4:	cmp	w0, #0x72
  402cf8:	b.gt	4030d8 <ferror@plt+0x13f8>
  402cfc:	ldr	w0, [sp, #124]
  402d00:	cmp	w0, #0x6f
  402d04:	b.eq	402fbc <ferror@plt+0x12dc>  // b.none
  402d08:	ldr	w0, [sp, #124]
  402d0c:	cmp	w0, #0x6f
  402d10:	b.gt	4030d8 <ferror@plt+0x13f8>
  402d14:	ldr	w0, [sp, #124]
  402d18:	cmp	w0, #0x6e
  402d1c:	b.eq	402f2c <ferror@plt+0x124c>  // b.none
  402d20:	ldr	w0, [sp, #124]
  402d24:	cmp	w0, #0x6e
  402d28:	b.gt	4030d8 <ferror@plt+0x13f8>
  402d2c:	ldr	w0, [sp, #124]
  402d30:	cmp	w0, #0x69
  402d34:	b.eq	402d84 <ferror@plt+0x10a4>  // b.none
  402d38:	ldr	w0, [sp, #124]
  402d3c:	cmp	w0, #0x69
  402d40:	b.gt	4030d8 <ferror@plt+0x13f8>
  402d44:	ldr	w0, [sp, #124]
  402d48:	cmp	w0, #0x65
  402d4c:	b.eq	402d78 <ferror@plt+0x1098>  // b.none
  402d50:	ldr	w0, [sp, #124]
  402d54:	cmp	w0, #0x65
  402d58:	b.gt	4030d8 <ferror@plt+0x13f8>
  402d5c:	ldr	w0, [sp, #124]
  402d60:	cmn	w0, #0x3
  402d64:	b.eq	403090 <ferror@plt+0x13b0>  // b.none
  402d68:	ldr	w0, [sp, #124]
  402d6c:	cmn	w0, #0x2
  402d70:	b.eq	403088 <ferror@plt+0x13a8>  // b.none
  402d74:	b	4030d8 <ferror@plt+0x13f8>
  402d78:	mov	w0, #0x1                   	// #1
  402d7c:	strb	w0, [sp, #223]
  402d80:	b	4030e0 <ferror@plt+0x1400>
  402d84:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402d88:	add	x0, x0, #0x2c8
  402d8c:	ldr	x0, [x0]
  402d90:	mov	w1, #0x2d                  	// #45
  402d94:	bl	401ba0 <strchr@plt>
  402d98:	str	x0, [sp, #88]
  402d9c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402da0:	add	x0, x0, #0x2c8
  402da4:	ldr	x0, [x0]
  402da8:	str	x0, [sp, #128]
  402dac:	ldr	x0, [sp, #88]
  402db0:	cmp	x0, #0x0
  402db4:	cset	w0, eq  // eq = none
  402db8:	strb	w0, [sp, #87]
  402dbc:	ldrb	w0, [sp, #222]
  402dc0:	cmp	w0, #0x0
  402dc4:	b.eq	402de4 <ferror@plt+0x1104>  // b.none
  402dc8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402dcc:	add	x0, x0, #0xcd8
  402dd0:	bl	401cb0 <gettext@plt>
  402dd4:	mov	x2, x0
  402dd8:	mov	w1, #0x0                   	// #0
  402ddc:	mov	w0, #0x1                   	// #1
  402de0:	bl	4018e0 <error@plt>
  402de4:	mov	w0, #0x1                   	// #1
  402de8:	strb	w0, [sp, #222]
  402dec:	ldr	x0, [sp, #88]
  402df0:	cmp	x0, #0x0
  402df4:	b.eq	402e54 <ferror@plt+0x1174>  // b.none
  402df8:	ldr	x0, [sp, #88]
  402dfc:	strb	wzr, [x0]
  402e00:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402e04:	add	x0, x0, #0x2c8
  402e08:	ldr	x19, [x0]
  402e0c:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402e10:	add	x0, x0, #0xcf8
  402e14:	bl	401cb0 <gettext@plt>
  402e18:	mov	w5, #0x0                   	// #0
  402e1c:	mov	x4, x0
  402e20:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402e24:	add	x3, x0, #0x770
  402e28:	mov	x2, #0xffffffffffffffff    	// #-1
  402e2c:	mov	x1, #0x0                   	// #0
  402e30:	mov	x0, x19
  402e34:	bl	408ec4 <ferror@plt+0x71e4>
  402e38:	str	x0, [sp, #208]
  402e3c:	ldr	x0, [sp, #88]
  402e40:	mov	w1, #0x2d                  	// #45
  402e44:	strb	w1, [x0]
  402e48:	ldr	x0, [sp, #88]
  402e4c:	add	x0, x0, #0x1
  402e50:	str	x0, [sp, #128]
  402e54:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402e58:	add	x0, x0, #0xcf8
  402e5c:	bl	401cb0 <gettext@plt>
  402e60:	mov	w5, #0x0                   	// #0
  402e64:	mov	x4, x0
  402e68:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402e6c:	add	x3, x0, #0x770
  402e70:	mov	x2, #0xffffffffffffffff    	// #-1
  402e74:	mov	x1, #0x0                   	// #0
  402e78:	ldr	x0, [sp, #128]
  402e7c:	bl	408ec4 <ferror@plt+0x71e4>
  402e80:	str	x0, [sp, #200]
  402e84:	ldr	x1, [sp, #200]
  402e88:	ldr	x0, [sp, #208]
  402e8c:	sub	x0, x1, x0
  402e90:	add	x0, x0, #0x1
  402e94:	str	x0, [sp, #160]
  402e98:	ldr	x1, [sp, #208]
  402e9c:	ldr	x0, [sp, #200]
  402ea0:	cmp	x1, x0
  402ea4:	cset	w0, hi  // hi = pmore
  402ea8:	and	w1, w0, #0xff
  402eac:	ldr	x0, [sp, #160]
  402eb0:	cmp	x0, #0x0
  402eb4:	cset	w0, eq  // eq = none
  402eb8:	and	w0, w0, #0xff
  402ebc:	eor	w0, w1, w0
  402ec0:	and	w1, w0, #0xff
  402ec4:	ldrb	w0, [sp, #87]
  402ec8:	orr	w0, w1, w0
  402ecc:	and	w0, w0, #0xff
  402ed0:	cmp	w0, #0x0
  402ed4:	cset	w0, ne  // ne = any
  402ed8:	strb	w0, [sp, #87]
  402edc:	ldrb	w0, [sp, #87]
  402ee0:	cmp	w0, #0x0
  402ee4:	b.eq	4030e0 <ferror@plt+0x1400>  // b.none
  402ee8:	bl	401ca0 <__errno_location@plt>
  402eec:	ldr	w19, [x0]
  402ef0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402ef4:	add	x0, x0, #0xcf8
  402ef8:	bl	401cb0 <gettext@plt>
  402efc:	mov	x20, x0
  402f00:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402f04:	add	x0, x0, #0x2c8
  402f08:	ldr	x0, [x0]
  402f0c:	bl	405fac <ferror@plt+0x42cc>
  402f10:	mov	x4, x0
  402f14:	mov	x3, x20
  402f18:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402f1c:	add	x2, x0, #0xd10
  402f20:	mov	w1, w19
  402f24:	mov	w0, #0x1                   	// #1
  402f28:	bl	4018e0 <error@plt>
  402f2c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402f30:	add	x0, x0, #0x2c8
  402f34:	ldr	x0, [x0]
  402f38:	add	x1, sp, #0x38
  402f3c:	mov	x4, #0x0                   	// #0
  402f40:	mov	x3, x1
  402f44:	mov	w2, #0xa                   	// #10
  402f48:	mov	x1, #0x0                   	// #0
  402f4c:	bl	408fd4 <ferror@plt+0x72f4>
  402f50:	str	w0, [sp, #100]
  402f54:	ldr	w0, [sp, #100]
  402f58:	cmp	w0, #0x0
  402f5c:	b.ne	402f7c <ferror@plt+0x129c>  // b.any
  402f60:	ldr	x0, [sp, #56]
  402f64:	ldr	x2, [sp, #192]
  402f68:	ldr	x1, [sp, #192]
  402f6c:	cmp	x2, x0
  402f70:	csel	x0, x1, x0, ls  // ls = plast
  402f74:	str	x0, [sp, #192]
  402f78:	b	4030e0 <ferror@plt+0x1400>
  402f7c:	ldr	w0, [sp, #100]
  402f80:	cmp	w0, #0x1
  402f84:	b.eq	4030e0 <ferror@plt+0x1400>  // b.none
  402f88:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402f8c:	add	x0, x0, #0xd18
  402f90:	bl	401cb0 <gettext@plt>
  402f94:	mov	x19, x0
  402f98:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402f9c:	add	x0, x0, #0x2c8
  402fa0:	ldr	x0, [x0]
  402fa4:	bl	405fac <ferror@plt+0x42cc>
  402fa8:	mov	x3, x0
  402fac:	mov	x2, x19
  402fb0:	mov	w1, #0x0                   	// #0
  402fb4:	mov	w0, #0x1                   	// #1
  402fb8:	bl	4018e0 <error@plt>
  402fbc:	ldr	x0, [sp, #184]
  402fc0:	cmp	x0, #0x0
  402fc4:	b.eq	403004 <ferror@plt+0x1324>  // b.none
  402fc8:	adrp	x0, 420000 <ferror@plt+0x1e320>
  402fcc:	add	x0, x0, #0x2c8
  402fd0:	ldr	x0, [x0]
  402fd4:	mov	x1, x0
  402fd8:	ldr	x0, [sp, #184]
  402fdc:	bl	401b20 <strcmp@plt>
  402fe0:	cmp	w0, #0x0
  402fe4:	b.eq	403004 <ferror@plt+0x1324>  // b.none
  402fe8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  402fec:	add	x0, x0, #0xd30
  402ff0:	bl	401cb0 <gettext@plt>
  402ff4:	mov	x2, x0
  402ff8:	mov	w1, #0x0                   	// #0
  402ffc:	mov	w0, #0x1                   	// #1
  403000:	bl	4018e0 <error@plt>
  403004:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403008:	add	x0, x0, #0x2c8
  40300c:	ldr	x0, [x0]
  403010:	str	x0, [sp, #184]
  403014:	b	4030e0 <ferror@plt+0x1400>
  403018:	ldr	x0, [sp, #176]
  40301c:	cmp	x0, #0x0
  403020:	b.eq	403060 <ferror@plt+0x1380>  // b.none
  403024:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403028:	add	x0, x0, #0x2c8
  40302c:	ldr	x0, [x0]
  403030:	mov	x1, x0
  403034:	ldr	x0, [sp, #176]
  403038:	bl	401b20 <strcmp@plt>
  40303c:	cmp	w0, #0x0
  403040:	b.eq	403060 <ferror@plt+0x1380>  // b.none
  403044:	adrp	x0, 40c000 <ferror@plt+0xa320>
  403048:	add	x0, x0, #0xd50
  40304c:	bl	401cb0 <gettext@plt>
  403050:	mov	x2, x0
  403054:	mov	w1, #0x0                   	// #0
  403058:	mov	w0, #0x1                   	// #1
  40305c:	bl	4018e0 <error@plt>
  403060:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403064:	add	x0, x0, #0x2c8
  403068:	ldr	x0, [x0]
  40306c:	str	x0, [sp, #176]
  403070:	b	4030e0 <ferror@plt+0x1400>
  403074:	mov	w0, #0x1                   	// #1
  403078:	strb	w0, [sp, #173]
  40307c:	b	4030e0 <ferror@plt+0x1400>
  403080:	strb	wzr, [sp, #175]
  403084:	b	4030e0 <ferror@plt+0x1400>
  403088:	mov	w0, #0x0                   	// #0
  40308c:	bl	40215c <ferror@plt+0x47c>
  403090:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403094:	add	x0, x0, #0x2d8
  403098:	ldr	x6, [x0]
  40309c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4030a0:	add	x0, x0, #0x250
  4030a4:	ldr	x1, [x0]
  4030a8:	mov	x5, #0x0                   	// #0
  4030ac:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4030b0:	add	x4, x0, #0xd78
  4030b4:	mov	x3, x1
  4030b8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4030bc:	add	x2, x0, #0x6a8
  4030c0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4030c4:	add	x1, x0, #0xae0
  4030c8:	mov	x0, x6
  4030cc:	bl	4087dc <ferror@plt+0x6afc>
  4030d0:	mov	w0, #0x0                   	// #0
  4030d4:	bl	4018d0 <exit@plt>
  4030d8:	mov	w0, #0x1                   	// #1
  4030dc:	bl	40215c <ferror@plt+0x47c>
  4030e0:	mov	x4, #0x0                   	// #0
  4030e4:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4030e8:	add	x3, x0, #0xb50
  4030ec:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4030f0:	add	x2, x0, #0xd88
  4030f4:	ldr	x1, [sp, #32]
  4030f8:	ldr	w0, [sp, #44]
  4030fc:	bl	401b10 <getopt_long@plt>
  403100:	str	w0, [sp, #124]
  403104:	ldr	w0, [sp, #124]
  403108:	cmn	w0, #0x1
  40310c:	b.ne	402cb4 <ferror@plt+0xfd4>  // b.any
  403110:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403114:	add	x0, x0, #0x2d0
  403118:	ldr	w0, [x0]
  40311c:	ldr	w1, [sp, #44]
  403120:	sub	w0, w1, w0
  403124:	str	w0, [sp, #120]
  403128:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40312c:	add	x0, x0, #0x2d0
  403130:	ldr	w0, [x0]
  403134:	sxtw	x0, w0
  403138:	lsl	x0, x0, #3
  40313c:	ldr	x1, [sp, #32]
  403140:	add	x0, x1, x0
  403144:	str	x0, [sp, #112]
  403148:	ldrb	w0, [sp, #223]
  40314c:	cmp	w0, #0x0
  403150:	b.eq	403184 <ferror@plt+0x14a4>  // b.none
  403154:	ldrb	w0, [sp, #222]
  403158:	cmp	w0, #0x0
  40315c:	b.eq	403184 <ferror@plt+0x14a4>  // b.none
  403160:	adrp	x0, 40c000 <ferror@plt+0xa320>
  403164:	add	x0, x0, #0xd98
  403168:	bl	401cb0 <gettext@plt>
  40316c:	mov	x2, x0
  403170:	mov	w1, #0x0                   	// #0
  403174:	mov	w0, #0x0                   	// #0
  403178:	bl	4018e0 <error@plt>
  40317c:	mov	w0, #0x1                   	// #1
  403180:	bl	40215c <ferror@plt+0x47c>
  403184:	ldrb	w0, [sp, #222]
  403188:	cmp	w0, #0x0
  40318c:	b.eq	4031a4 <ferror@plt+0x14c4>  // b.none
  403190:	ldr	w0, [sp, #120]
  403194:	cmp	w0, #0x0
  403198:	cset	w0, gt
  40319c:	and	w0, w0, #0xff
  4031a0:	b	4031d8 <ferror@plt+0x14f8>
  4031a4:	ldrb	w0, [sp, #223]
  4031a8:	eor	w0, w0, #0x1
  4031ac:	and	w0, w0, #0xff
  4031b0:	cmp	w0, #0x0
  4031b4:	b.eq	4031cc <ferror@plt+0x14ec>  // b.none
  4031b8:	ldr	w0, [sp, #120]
  4031bc:	cmp	w0, #0x1
  4031c0:	b.le	4031cc <ferror@plt+0x14ec>
  4031c4:	mov	w0, #0x1                   	// #1
  4031c8:	b	4031d0 <ferror@plt+0x14f0>
  4031cc:	mov	w0, #0x0                   	// #0
  4031d0:	and	w0, w0, #0x1
  4031d4:	and	w0, w0, #0xff
  4031d8:	cmp	w0, #0x0
  4031dc:	b.eq	40323c <ferror@plt+0x155c>  // b.none
  4031e0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4031e4:	add	x0, x0, #0xdc0
  4031e8:	bl	401cb0 <gettext@plt>
  4031ec:	mov	x19, x0
  4031f0:	ldrb	w0, [sp, #222]
  4031f4:	eor	w0, w0, #0x1
  4031f8:	and	w0, w0, #0xff
  4031fc:	cmp	w0, #0x0
  403200:	b.eq	40320c <ferror@plt+0x152c>  // b.none
  403204:	mov	x0, #0x8                   	// #8
  403208:	b	403210 <ferror@plt+0x1530>
  40320c:	mov	x0, #0x0                   	// #0
  403210:	ldr	x1, [sp, #112]
  403214:	add	x0, x1, x0
  403218:	ldr	x0, [x0]
  40321c:	bl	405fac <ferror@plt+0x42cc>
  403220:	mov	x3, x0
  403224:	mov	x2, x19
  403228:	mov	w1, #0x0                   	// #0
  40322c:	mov	w0, #0x0                   	// #0
  403230:	bl	4018e0 <error@plt>
  403234:	mov	w0, #0x1                   	// #1
  403238:	bl	40215c <ferror@plt+0x47c>
  40323c:	ldrb	w0, [sp, #223]
  403240:	cmp	w0, #0x0
  403244:	b.eq	40326c <ferror@plt+0x158c>  // b.none
  403248:	ldrb	w2, [sp, #175]
  40324c:	ldr	w1, [sp, #120]
  403250:	ldr	x0, [sp, #112]
  403254:	bl	4022d4 <ferror@plt+0x5f4>
  403258:	ldrsw	x0, [sp, #120]
  40325c:	str	x0, [sp, #160]
  403260:	ldr	x0, [sp, #112]
  403264:	str	x0, [sp, #152]
  403268:	b	4033bc <ferror@plt+0x16dc>
  40326c:	ldrb	w0, [sp, #222]
  403270:	cmp	w0, #0x0
  403274:	b.eq	403294 <ferror@plt+0x15b4>  // b.none
  403278:	ldr	x1, [sp, #200]
  40327c:	ldr	x0, [sp, #208]
  403280:	sub	x0, x1, x0
  403284:	add	x0, x0, #0x1
  403288:	str	x0, [sp, #160]
  40328c:	str	xzr, [sp, #152]
  403290:	b	4033bc <ferror@plt+0x16dc>
  403294:	ldr	w0, [sp, #120]
  403298:	cmp	w0, #0x1
  40329c:	b.ne	403334 <ferror@plt+0x1654>  // b.any
  4032a0:	ldr	x0, [sp, #112]
  4032a4:	ldr	x2, [x0]
  4032a8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4032ac:	add	x1, x0, #0xdd8
  4032b0:	mov	x0, x2
  4032b4:	bl	401b20 <strcmp@plt>
  4032b8:	cmp	w0, #0x0
  4032bc:	b.eq	403334 <ferror@plt+0x1654>  // b.none
  4032c0:	ldr	x0, [sp, #192]
  4032c4:	cmp	x0, #0x0
  4032c8:	b.eq	403334 <ferror@plt+0x1654>  // b.none
  4032cc:	ldr	x0, [sp, #112]
  4032d0:	ldr	x3, [x0]
  4032d4:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4032d8:	add	x0, x0, #0x2e0
  4032dc:	ldr	x0, [x0]
  4032e0:	mov	x2, x0
  4032e4:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4032e8:	add	x1, x0, #0xde0
  4032ec:	mov	x0, x3
  4032f0:	bl	403900 <ferror@plt+0x1c20>
  4032f4:	cmp	x0, #0x0
  4032f8:	b.ne	403334 <ferror@plt+0x1654>  // b.any
  4032fc:	bl	401ca0 <__errno_location@plt>
  403300:	ldr	w19, [x0]
  403304:	ldr	x0, [sp, #112]
  403308:	ldr	x0, [x0]
  40330c:	mov	x2, x0
  403310:	mov	w1, #0x3                   	// #3
  403314:	mov	w0, #0x0                   	// #0
  403318:	bl	405d94 <ferror@plt+0x40b4>
  40331c:	mov	x3, x0
  403320:	adrp	x0, 40c000 <ferror@plt+0xa320>
  403324:	add	x2, x0, #0xde8
  403328:	mov	w1, w19
  40332c:	mov	w0, #0x1                   	// #1
  403330:	bl	4018e0 <error@plt>
  403334:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403338:	add	x0, x0, #0x2e0
  40333c:	ldr	x0, [x0]
  403340:	mov	w1, #0x2                   	// #2
  403344:	bl	403858 <ferror@plt+0x1b78>
  403348:	ldrb	w0, [sp, #173]
  40334c:	eor	w0, w0, #0x1
  403350:	and	w0, w0, #0xff
  403354:	cmp	w0, #0x0
  403358:	b.eq	403394 <ferror@plt+0x16b4>  // b.none
  40335c:	ldr	x0, [sp, #192]
  403360:	cmn	x0, #0x1
  403364:	b.eq	403394 <ferror@plt+0x16b4>  // b.none
  403368:	ldr	x0, [sp, #192]
  40336c:	cmp	x0, #0x0
  403370:	b.eq	403380 <ferror@plt+0x16a0>  // b.none
  403374:	bl	402424 <ferror@plt+0x744>
  403378:	cmp	x0, #0x800, lsl #12
  40337c:	b.le	403394 <ferror@plt+0x16b4>
  403380:	mov	w0, #0x1                   	// #1
  403384:	strb	w0, [sp, #174]
  403388:	mov	x0, #0xffffffffffffffff    	// #-1
  40338c:	str	x0, [sp, #160]
  403390:	b	4033bc <ferror@plt+0x16dc>
  403394:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403398:	add	x0, x0, #0x2e0
  40339c:	ldr	x0, [x0]
  4033a0:	add	x1, sp, #0x48
  4033a4:	mov	x2, x1
  4033a8:	ldrb	w1, [sp, #175]
  4033ac:	bl	4027a8 <ferror@plt+0xac8>
  4033b0:	str	x0, [sp, #160]
  4033b4:	ldr	x0, [sp, #72]
  4033b8:	str	x0, [sp, #152]
  4033bc:	ldrb	w0, [sp, #173]
  4033c0:	eor	w0, w0, #0x1
  4033c4:	and	w0, w0, #0xff
  4033c8:	cmp	w0, #0x0
  4033cc:	b.eq	4033e8 <ferror@plt+0x1708>  // b.none
  4033d0:	ldr	x0, [sp, #192]
  4033d4:	ldr	x2, [sp, #160]
  4033d8:	ldr	x1, [sp, #160]
  4033dc:	cmp	x2, x0
  4033e0:	csel	x0, x1, x0, ls  // ls = plast
  4033e4:	str	x0, [sp, #192]
  4033e8:	ldrb	w0, [sp, #174]
  4033ec:	cmp	w0, #0x0
  4033f0:	b.ne	403410 <ferror@plt+0x1730>  // b.any
  4033f4:	ldrb	w0, [sp, #173]
  4033f8:	cmp	w0, #0x0
  4033fc:	b.ne	403410 <ferror@plt+0x1730>  // b.any
  403400:	ldr	x1, [sp, #160]
  403404:	ldr	x0, [sp, #192]
  403408:	bl	406350 <ferror@plt+0x4670>
  40340c:	b	403414 <ferror@plt+0x1734>
  403410:	mov	x0, #0xffffffffffffffff    	// #-1
  403414:	mov	x1, x0
  403418:	ldr	x0, [sp, #176]
  40341c:	bl	406014 <ferror@plt+0x4334>
  403420:	str	x0, [sp, #104]
  403424:	ldr	x0, [sp, #104]
  403428:	cmp	x0, #0x0
  40342c:	b.ne	403460 <ferror@plt+0x1780>  // b.any
  403430:	bl	401ca0 <__errno_location@plt>
  403434:	ldr	w19, [x0]
  403438:	ldr	x2, [sp, #176]
  40343c:	mov	w1, #0x3                   	// #3
  403440:	mov	w0, #0x0                   	// #0
  403444:	bl	405d94 <ferror@plt+0x40b4>
  403448:	mov	x3, x0
  40344c:	adrp	x0, 40c000 <ferror@plt+0xa320>
  403450:	add	x2, x0, #0xde8
  403454:	mov	w1, w19
  403458:	mov	w0, #0x1                   	// #1
  40345c:	bl	4018e0 <error@plt>
  403460:	ldrb	w0, [sp, #174]
  403464:	cmp	w0, #0x0
  403468:	b.eq	40349c <ferror@plt+0x17bc>  // b.none
  40346c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403470:	add	x0, x0, #0x2e0
  403474:	ldr	x0, [x0]
  403478:	add	x1, sp, #0x40
  40347c:	mov	x4, x1
  403480:	ldr	x3, [sp, #104]
  403484:	ldr	x2, [sp, #192]
  403488:	ldrb	w1, [sp, #175]
  40348c:	bl	4024b8 <ferror@plt+0x7d8>
  403490:	str	x0, [sp, #160]
  403494:	ldr	x0, [sp, #160]
  403498:	str	x0, [sp, #192]
  40349c:	ldrb	w0, [sp, #223]
  4034a0:	eor	w0, w0, #0x1
  4034a4:	and	w0, w0, #0xff
  4034a8:	cmp	w0, #0x0
  4034ac:	b.eq	403500 <ferror@plt+0x1820>  // b.none
  4034b0:	ldrb	w0, [sp, #222]
  4034b4:	eor	w0, w0, #0x1
  4034b8:	and	w0, w0, #0xff
  4034bc:	cmp	w0, #0x0
  4034c0:	b.eq	403500 <ferror@plt+0x1820>  // b.none
  4034c4:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4034c8:	add	x0, x0, #0x2e0
  4034cc:	ldr	x0, [x0]
  4034d0:	bl	409b74 <ferror@plt+0x7e94>
  4034d4:	cmp	w0, #0x0
  4034d8:	b.eq	403500 <ferror@plt+0x1820>  // b.none
  4034dc:	bl	401ca0 <__errno_location@plt>
  4034e0:	ldr	w19, [x0]
  4034e4:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4034e8:	add	x0, x0, #0xca8
  4034ec:	bl	401cb0 <gettext@plt>
  4034f0:	mov	x2, x0
  4034f4:	mov	w1, w19
  4034f8:	mov	w0, #0x1                   	// #1
  4034fc:	bl	4018e0 <error@plt>
  403500:	ldrb	w0, [sp, #173]
  403504:	eor	w0, w0, #0x1
  403508:	and	w0, w0, #0xff
  40350c:	cmp	w0, #0x0
  403510:	b.eq	403528 <ferror@plt+0x1848>  // b.none
  403514:	ldr	x2, [sp, #160]
  403518:	ldr	x1, [sp, #192]
  40351c:	ldr	x0, [sp, #104]
  403520:	bl	40661c <ferror@plt+0x493c>
  403524:	str	x0, [sp, #144]
  403528:	ldr	x0, [sp, #184]
  40352c:	cmp	x0, #0x0
  403530:	b.eq	40358c <ferror@plt+0x18ac>  // b.none
  403534:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403538:	add	x0, x0, #0x2d8
  40353c:	ldr	x0, [x0]
  403540:	mov	x2, x0
  403544:	adrp	x0, 40c000 <ferror@plt+0xa320>
  403548:	add	x1, x0, #0xdf0
  40354c:	ldr	x0, [sp, #184]
  403550:	bl	403900 <ferror@plt+0x1c20>
  403554:	cmp	x0, #0x0
  403558:	b.ne	40358c <ferror@plt+0x18ac>  // b.any
  40355c:	bl	401ca0 <__errno_location@plt>
  403560:	ldr	w19, [x0]
  403564:	ldr	x2, [sp, #184]
  403568:	mov	w1, #0x3                   	// #3
  40356c:	mov	w0, #0x0                   	// #0
  403570:	bl	405d94 <ferror@plt+0x40b4>
  403574:	mov	x3, x0
  403578:	adrp	x0, 40c000 <ferror@plt+0xa320>
  40357c:	add	x2, x0, #0xde8
  403580:	mov	w1, w19
  403584:	mov	w0, #0x1                   	// #1
  403588:	bl	4018e0 <error@plt>
  40358c:	ldrb	w0, [sp, #173]
  403590:	cmp	w0, #0x0
  403594:	b.eq	40361c <ferror@plt+0x193c>  // b.none
  403598:	ldr	x0, [sp, #192]
  40359c:	cmp	x0, #0x0
  4035a0:	b.ne	4035ac <ferror@plt+0x18cc>  // b.any
  4035a4:	str	wzr, [sp, #140]
  4035a8:	b	403680 <ferror@plt+0x19a0>
  4035ac:	ldr	x0, [sp, #160]
  4035b0:	cmp	x0, #0x0
  4035b4:	b.ne	4035d4 <ferror@plt+0x18f4>  // b.any
  4035b8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4035bc:	add	x0, x0, #0xdf8
  4035c0:	bl	401cb0 <gettext@plt>
  4035c4:	mov	x2, x0
  4035c8:	mov	w1, #0x0                   	// #0
  4035cc:	mov	w0, #0x1                   	// #1
  4035d0:	bl	4018e0 <error@plt>
  4035d4:	ldrb	w0, [sp, #222]
  4035d8:	cmp	w0, #0x0
  4035dc:	b.eq	403600 <ferror@plt+0x1920>  // b.none
  4035e0:	ldrb	w4, [sp, #175]
  4035e4:	ldr	x3, [sp, #200]
  4035e8:	ldr	x2, [sp, #208]
  4035ec:	ldr	x1, [sp, #192]
  4035f0:	ldr	x0, [sp, #104]
  4035f4:	bl	402aa4 <ferror@plt+0xdc4>
  4035f8:	str	w0, [sp, #140]
  4035fc:	b	403680 <ferror@plt+0x19a0>
  403600:	ldr	x3, [sp, #160]
  403604:	ldr	x2, [sp, #152]
  403608:	ldr	x1, [sp, #192]
  40360c:	ldr	x0, [sp, #104]
  403610:	bl	402b48 <ferror@plt+0xe68>
  403614:	str	w0, [sp, #140]
  403618:	b	403680 <ferror@plt+0x19a0>
  40361c:	ldrb	w0, [sp, #174]
  403620:	cmp	w0, #0x0
  403624:	b.eq	403644 <ferror@plt+0x1964>  // b.none
  403628:	ldr	x0, [sp, #64]
  40362c:	ldr	x2, [sp, #144]
  403630:	mov	x1, x0
  403634:	ldr	x0, [sp, #160]
  403638:	bl	4026e4 <ferror@plt+0xa04>
  40363c:	str	w0, [sp, #140]
  403640:	b	403680 <ferror@plt+0x19a0>
  403644:	ldrb	w0, [sp, #222]
  403648:	cmp	w0, #0x0
  40364c:	b.eq	40366c <ferror@plt+0x198c>  // b.none
  403650:	ldrb	w3, [sp, #175]
  403654:	ldr	x2, [sp, #144]
  403658:	ldr	x1, [sp, #208]
  40365c:	ldr	x0, [sp, #192]
  403660:	bl	402a14 <ferror@plt+0xd34>
  403664:	str	w0, [sp, #140]
  403668:	b	403680 <ferror@plt+0x19a0>
  40366c:	ldr	x2, [sp, #144]
  403670:	ldr	x1, [sp, #152]
  403674:	ldr	x0, [sp, #192]
  403678:	bl	402950 <ferror@plt+0xc70>
  40367c:	str	w0, [sp, #140]
  403680:	ldr	w0, [sp, #140]
  403684:	cmp	w0, #0x0
  403688:	b.eq	4036b0 <ferror@plt+0x19d0>  // b.none
  40368c:	bl	401ca0 <__errno_location@plt>
  403690:	ldr	w19, [x0]
  403694:	adrp	x0, 40c000 <ferror@plt+0xa320>
  403698:	add	x0, x0, #0xe10
  40369c:	bl	401cb0 <gettext@plt>
  4036a0:	mov	x2, x0
  4036a4:	mov	w1, w19
  4036a8:	mov	w0, #0x1                   	// #1
  4036ac:	bl	4018e0 <error@plt>
  4036b0:	mov	w0, #0x0                   	// #0
  4036b4:	ldp	x19, x20, [sp, #16]
  4036b8:	ldp	x29, x30, [sp], #224
  4036bc:	ret
  4036c0:	sub	sp, sp, #0x10
  4036c4:	str	x0, [sp, #8]
  4036c8:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4036cc:	add	x0, x0, #0x2f8
  4036d0:	ldr	x1, [sp, #8]
  4036d4:	str	x1, [x0]
  4036d8:	nop
  4036dc:	add	sp, sp, #0x10
  4036e0:	ret
  4036e4:	sub	sp, sp, #0x10
  4036e8:	strb	w0, [sp, #15]
  4036ec:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4036f0:	add	x0, x0, #0x300
  4036f4:	ldrb	w1, [sp, #15]
  4036f8:	strb	w1, [x0]
  4036fc:	nop
  403700:	add	sp, sp, #0x10
  403704:	ret
  403708:	stp	x29, x30, [sp, #-48]!
  40370c:	mov	x29, sp
  403710:	str	x19, [sp, #16]
  403714:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403718:	add	x0, x0, #0x2d8
  40371c:	ldr	x0, [x0]
  403720:	bl	409ea4 <ferror@plt+0x81c4>
  403724:	cmp	w0, #0x0
  403728:	b.eq	4037e0 <ferror@plt+0x1b00>  // b.none
  40372c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403730:	add	x0, x0, #0x300
  403734:	ldrb	w0, [x0]
  403738:	eor	w0, w0, #0x1
  40373c:	and	w0, w0, #0xff
  403740:	cmp	w0, #0x0
  403744:	b.ne	403758 <ferror@plt+0x1a78>  // b.any
  403748:	bl	401ca0 <__errno_location@plt>
  40374c:	ldr	w0, [x0]
  403750:	cmp	w0, #0x20
  403754:	b.eq	4037e0 <ferror@plt+0x1b00>  // b.none
  403758:	adrp	x0, 40c000 <ferror@plt+0xa320>
  40375c:	add	x0, x0, #0xe28
  403760:	bl	401cb0 <gettext@plt>
  403764:	str	x0, [sp, #40]
  403768:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40376c:	add	x0, x0, #0x2f8
  403770:	ldr	x0, [x0]
  403774:	cmp	x0, #0x0
  403778:	b.eq	4037b4 <ferror@plt+0x1ad4>  // b.none
  40377c:	bl	401ca0 <__errno_location@plt>
  403780:	ldr	w19, [x0]
  403784:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403788:	add	x0, x0, #0x2f8
  40378c:	ldr	x0, [x0]
  403790:	bl	405d4c <ferror@plt+0x406c>
  403794:	ldr	x4, [sp, #40]
  403798:	mov	x3, x0
  40379c:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4037a0:	add	x2, x0, #0xe38
  4037a4:	mov	w1, w19
  4037a8:	mov	w0, #0x0                   	// #0
  4037ac:	bl	4018e0 <error@plt>
  4037b0:	b	4037d0 <ferror@plt+0x1af0>
  4037b4:	bl	401ca0 <__errno_location@plt>
  4037b8:	ldr	w1, [x0]
  4037bc:	ldr	x3, [sp, #40]
  4037c0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4037c4:	add	x2, x0, #0xe40
  4037c8:	mov	w0, #0x0                   	// #0
  4037cc:	bl	4018e0 <error@plt>
  4037d0:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4037d4:	add	x0, x0, #0x258
  4037d8:	ldr	w0, [x0]
  4037dc:	bl	401890 <_exit@plt>
  4037e0:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4037e4:	add	x0, x0, #0x2c0
  4037e8:	ldr	x0, [x0]
  4037ec:	bl	409ea4 <ferror@plt+0x81c4>
  4037f0:	cmp	w0, #0x0
  4037f4:	b.eq	403808 <ferror@plt+0x1b28>  // b.none
  4037f8:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4037fc:	add	x0, x0, #0x258
  403800:	ldr	w0, [x0]
  403804:	bl	401890 <_exit@plt>
  403808:	nop
  40380c:	ldr	x19, [sp, #16]
  403810:	ldp	x29, x30, [sp], #48
  403814:	ret
  403818:	stp	x29, x30, [sp, #-64]!
  40381c:	mov	x29, sp
  403820:	str	w0, [sp, #44]
  403824:	str	x1, [sp, #32]
  403828:	str	x2, [sp, #24]
  40382c:	str	w3, [sp, #40]
  403830:	ldr	w0, [sp, #40]
  403834:	mov	w3, w0
  403838:	ldr	x2, [sp, #24]
  40383c:	ldr	x1, [sp, #32]
  403840:	ldr	w0, [sp, #44]
  403844:	bl	401ac0 <posix_fadvise@plt>
  403848:	str	w0, [sp, #60]
  40384c:	nop
  403850:	ldp	x29, x30, [sp], #64
  403854:	ret
  403858:	stp	x29, x30, [sp, #-32]!
  40385c:	mov	x29, sp
  403860:	str	x0, [sp, #24]
  403864:	str	w1, [sp, #20]
  403868:	ldr	x0, [sp, #24]
  40386c:	cmp	x0, #0x0
  403870:	b.eq	40388c <ferror@plt+0x1bac>  // b.none
  403874:	ldr	x0, [sp, #24]
  403878:	bl	401960 <fileno@plt>
  40387c:	ldr	w3, [sp, #20]
  403880:	mov	x2, #0x0                   	// #0
  403884:	mov	x1, #0x0                   	// #0
  403888:	bl	403818 <ferror@plt+0x1b38>
  40388c:	nop
  403890:	ldp	x29, x30, [sp], #32
  403894:	ret
  403898:	stp	x29, x30, [sp, #-48]!
  40389c:	mov	x29, sp
  4038a0:	str	w0, [sp, #28]
  4038a4:	mov	w1, #0x0                   	// #0
  4038a8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4038ac:	add	x0, x0, #0xe48
  4038b0:	bl	4019c0 <open@plt>
  4038b4:	str	w0, [sp, #44]
  4038b8:	ldr	w1, [sp, #44]
  4038bc:	ldr	w0, [sp, #28]
  4038c0:	cmp	w1, w0
  4038c4:	b.eq	4038f4 <ferror@plt+0x1c14>  // b.none
  4038c8:	ldr	w0, [sp, #44]
  4038cc:	cmp	w0, #0x0
  4038d0:	b.lt	4038ec <ferror@plt+0x1c0c>  // b.tstop
  4038d4:	ldr	w0, [sp, #44]
  4038d8:	bl	401a70 <close@plt>
  4038dc:	bl	401ca0 <__errno_location@plt>
  4038e0:	mov	x1, x0
  4038e4:	mov	w0, #0x9                   	// #9
  4038e8:	str	w0, [x1]
  4038ec:	mov	w0, #0x0                   	// #0
  4038f0:	b	4038f8 <ferror@plt+0x1c18>
  4038f4:	mov	w0, #0x1                   	// #1
  4038f8:	ldp	x29, x30, [sp], #48
  4038fc:	ret
  403900:	stp	x29, x30, [sp, #-64]!
  403904:	mov	x29, sp
  403908:	str	x0, [sp, #40]
  40390c:	str	x1, [sp, #32]
  403910:	str	x2, [sp, #24]
  403914:	strb	wzr, [sp, #63]
  403918:	strb	wzr, [sp, #62]
  40391c:	strb	wzr, [sp, #61]
  403920:	ldr	x0, [sp, #24]
  403924:	bl	401960 <fileno@plt>
  403928:	cmp	w0, #0x2
  40392c:	b.eq	403964 <ferror@plt+0x1c84>  // b.none
  403930:	cmp	w0, #0x2
  403934:	b.gt	403948 <ferror@plt+0x1c68>
  403938:	cmp	w0, #0x0
  40393c:	b.eq	40399c <ferror@plt+0x1cbc>  // b.none
  403940:	cmp	w0, #0x1
  403944:	b.eq	403980 <ferror@plt+0x1ca0>  // b.none
  403948:	mov	w1, #0x2                   	// #2
  40394c:	mov	w0, #0x2                   	// #2
  403950:	bl	401c60 <dup2@plt>
  403954:	cmp	w0, #0x2
  403958:	b.eq	403964 <ferror@plt+0x1c84>  // b.none
  40395c:	mov	w0, #0x1                   	// #1
  403960:	strb	w0, [sp, #61]
  403964:	mov	w1, #0x1                   	// #1
  403968:	mov	w0, #0x1                   	// #1
  40396c:	bl	401c60 <dup2@plt>
  403970:	cmp	w0, #0x1
  403974:	b.eq	403980 <ferror@plt+0x1ca0>  // b.none
  403978:	mov	w0, #0x1                   	// #1
  40397c:	strb	w0, [sp, #62]
  403980:	mov	w1, #0x0                   	// #0
  403984:	mov	w0, #0x0                   	// #0
  403988:	bl	401c60 <dup2@plt>
  40398c:	cmp	w0, #0x0
  403990:	b.eq	40399c <ferror@plt+0x1cbc>  // b.none
  403994:	mov	w0, #0x1                   	// #1
  403998:	strb	w0, [sp, #63]
  40399c:	nop
  4039a0:	ldrb	w0, [sp, #63]
  4039a4:	cmp	w0, #0x0
  4039a8:	b.eq	4039d0 <ferror@plt+0x1cf0>  // b.none
  4039ac:	mov	w0, #0x0                   	// #0
  4039b0:	bl	403898 <ferror@plt+0x1bb8>
  4039b4:	and	w0, w0, #0xff
  4039b8:	eor	w0, w0, #0x1
  4039bc:	and	w0, w0, #0xff
  4039c0:	cmp	w0, #0x0
  4039c4:	b.eq	4039d0 <ferror@plt+0x1cf0>  // b.none
  4039c8:	str	xzr, [sp, #24]
  4039cc:	b	403a44 <ferror@plt+0x1d64>
  4039d0:	ldrb	w0, [sp, #62]
  4039d4:	cmp	w0, #0x0
  4039d8:	b.eq	403a00 <ferror@plt+0x1d20>  // b.none
  4039dc:	mov	w0, #0x1                   	// #1
  4039e0:	bl	403898 <ferror@plt+0x1bb8>
  4039e4:	and	w0, w0, #0xff
  4039e8:	eor	w0, w0, #0x1
  4039ec:	and	w0, w0, #0xff
  4039f0:	cmp	w0, #0x0
  4039f4:	b.eq	403a00 <ferror@plt+0x1d20>  // b.none
  4039f8:	str	xzr, [sp, #24]
  4039fc:	b	403a44 <ferror@plt+0x1d64>
  403a00:	ldrb	w0, [sp, #61]
  403a04:	cmp	w0, #0x0
  403a08:	b.eq	403a30 <ferror@plt+0x1d50>  // b.none
  403a0c:	mov	w0, #0x2                   	// #2
  403a10:	bl	403898 <ferror@plt+0x1bb8>
  403a14:	and	w0, w0, #0xff
  403a18:	eor	w0, w0, #0x1
  403a1c:	and	w0, w0, #0xff
  403a20:	cmp	w0, #0x0
  403a24:	b.eq	403a30 <ferror@plt+0x1d50>  // b.none
  403a28:	str	xzr, [sp, #24]
  403a2c:	b	403a44 <ferror@plt+0x1d64>
  403a30:	ldr	x2, [sp, #24]
  403a34:	ldr	x1, [sp, #32]
  403a38:	ldr	x0, [sp, #40]
  403a3c:	bl	401b90 <freopen@plt>
  403a40:	str	x0, [sp, #24]
  403a44:	bl	401ca0 <__errno_location@plt>
  403a48:	ldr	w0, [x0]
  403a4c:	str	w0, [sp, #56]
  403a50:	ldrb	w0, [sp, #61]
  403a54:	cmp	w0, #0x0
  403a58:	b.eq	403a64 <ferror@plt+0x1d84>  // b.none
  403a5c:	mov	w0, #0x2                   	// #2
  403a60:	bl	401a70 <close@plt>
  403a64:	ldrb	w0, [sp, #62]
  403a68:	cmp	w0, #0x0
  403a6c:	b.eq	403a78 <ferror@plt+0x1d98>  // b.none
  403a70:	mov	w0, #0x1                   	// #1
  403a74:	bl	401a70 <close@plt>
  403a78:	ldrb	w0, [sp, #63]
  403a7c:	cmp	w0, #0x0
  403a80:	b.eq	403a8c <ferror@plt+0x1dac>  // b.none
  403a84:	mov	w0, #0x0                   	// #0
  403a88:	bl	401a70 <close@plt>
  403a8c:	ldr	x0, [sp, #24]
  403a90:	cmp	x0, #0x0
  403a94:	b.ne	403aa8 <ferror@plt+0x1dc8>  // b.any
  403a98:	bl	401ca0 <__errno_location@plt>
  403a9c:	mov	x1, x0
  403aa0:	ldr	w0, [sp, #56]
  403aa4:	str	w0, [x1]
  403aa8:	ldr	x0, [sp, #24]
  403aac:	ldp	x29, x30, [sp], #64
  403ab0:	ret
  403ab4:	stp	x29, x30, [sp, #-32]!
  403ab8:	mov	x29, sp
  403abc:	str	x0, [sp, #24]
  403ac0:	mov	x2, #0x18                  	// #24
  403ac4:	mov	w1, #0x0                   	// #0
  403ac8:	ldr	x0, [sp, #24]
  403acc:	bl	401a10 <memset@plt>
  403ad0:	nop
  403ad4:	ldp	x29, x30, [sp], #32
  403ad8:	ret
  403adc:	stp	x29, x30, [sp, #-32]!
  403ae0:	mov	x29, sp
  403ae4:	str	x0, [sp, #24]
  403ae8:	str	x1, [sp, #16]
  403aec:	mov	w2, #0xa                   	// #10
  403af0:	ldr	x1, [sp, #16]
  403af4:	ldr	x0, [sp, #24]
  403af8:	bl	403b04 <ferror@plt+0x1e24>
  403afc:	ldp	x29, x30, [sp], #32
  403b00:	ret
  403b04:	stp	x29, x30, [sp, #-96]!
  403b08:	mov	x29, sp
  403b0c:	str	x0, [sp, #40]
  403b10:	str	x1, [sp, #32]
  403b14:	strb	w2, [sp, #31]
  403b18:	ldr	x0, [sp, #40]
  403b1c:	ldr	x0, [x0, #16]
  403b20:	str	x0, [sp, #80]
  403b24:	ldr	x0, [sp, #40]
  403b28:	ldr	x0, [x0, #16]
  403b2c:	str	x0, [sp, #72]
  403b30:	ldr	x0, [sp, #40]
  403b34:	ldr	x0, [x0]
  403b38:	ldr	x1, [sp, #80]
  403b3c:	add	x0, x1, x0
  403b40:	str	x0, [sp, #64]
  403b44:	ldr	x0, [sp, #32]
  403b48:	bl	401bb0 <feof_unlocked@plt>
  403b4c:	cmp	w0, #0x0
  403b50:	b.eq	403b5c <ferror@plt+0x1e7c>  // b.none
  403b54:	mov	x0, #0x0                   	// #0
  403b58:	b	403c68 <ferror@plt+0x1f88>
  403b5c:	ldr	x0, [sp, #32]
  403b60:	bl	401a60 <getc_unlocked@plt>
  403b64:	str	w0, [sp, #92]
  403b68:	ldr	w0, [sp, #92]
  403b6c:	cmn	w0, #0x1
  403b70:	b.ne	403bbc <ferror@plt+0x1edc>  // b.any
  403b74:	ldr	x1, [sp, #72]
  403b78:	ldr	x0, [sp, #80]
  403b7c:	cmp	x1, x0
  403b80:	b.eq	403b94 <ferror@plt+0x1eb4>  // b.none
  403b84:	ldr	x0, [sp, #32]
  403b88:	bl	4018f0 <ferror_unlocked@plt>
  403b8c:	cmp	w0, #0x0
  403b90:	b.eq	403b9c <ferror@plt+0x1ebc>  // b.none
  403b94:	mov	x0, #0x0                   	// #0
  403b98:	b	403c68 <ferror@plt+0x1f88>
  403b9c:	ldr	x0, [sp, #72]
  403ba0:	sub	x0, x0, #0x1
  403ba4:	ldrb	w0, [x0]
  403ba8:	ldrb	w1, [sp, #31]
  403bac:	cmp	w1, w0
  403bb0:	b.eq	403c48 <ferror@plt+0x1f68>  // b.none
  403bb4:	ldrb	w0, [sp, #31]
  403bb8:	str	w0, [sp, #92]
  403bbc:	ldr	x1, [sp, #72]
  403bc0:	ldr	x0, [sp, #64]
  403bc4:	cmp	x1, x0
  403bc8:	b.ne	403c1c <ferror@plt+0x1f3c>  // b.any
  403bcc:	ldr	x0, [sp, #40]
  403bd0:	ldr	x0, [x0]
  403bd4:	str	x0, [sp, #56]
  403bd8:	ldr	x0, [sp, #40]
  403bdc:	mov	x1, x0
  403be0:	ldr	x0, [sp, #80]
  403be4:	bl	408bf4 <ferror@plt+0x6f14>
  403be8:	str	x0, [sp, #80]
  403bec:	ldr	x1, [sp, #80]
  403bf0:	ldr	x0, [sp, #56]
  403bf4:	add	x0, x1, x0
  403bf8:	str	x0, [sp, #72]
  403bfc:	ldr	x0, [sp, #40]
  403c00:	ldr	x1, [sp, #80]
  403c04:	str	x1, [x0, #16]
  403c08:	ldr	x0, [sp, #40]
  403c0c:	ldr	x0, [x0]
  403c10:	ldr	x1, [sp, #80]
  403c14:	add	x0, x1, x0
  403c18:	str	x0, [sp, #64]
  403c1c:	ldr	x0, [sp, #72]
  403c20:	add	x1, x0, #0x1
  403c24:	str	x1, [sp, #72]
  403c28:	ldr	w1, [sp, #92]
  403c2c:	and	w1, w1, #0xff
  403c30:	strb	w1, [x0]
  403c34:	ldrb	w0, [sp, #31]
  403c38:	ldr	w1, [sp, #92]
  403c3c:	cmp	w1, w0
  403c40:	b.ne	403b5c <ferror@plt+0x1e7c>  // b.any
  403c44:	b	403c4c <ferror@plt+0x1f6c>
  403c48:	nop
  403c4c:	ldr	x1, [sp, #72]
  403c50:	ldr	x0, [sp, #80]
  403c54:	sub	x0, x1, x0
  403c58:	mov	x1, x0
  403c5c:	ldr	x0, [sp, #40]
  403c60:	str	x1, [x0, #8]
  403c64:	ldr	x0, [sp, #40]
  403c68:	ldp	x29, x30, [sp], #96
  403c6c:	ret
  403c70:	stp	x29, x30, [sp, #-32]!
  403c74:	mov	x29, sp
  403c78:	str	x0, [sp, #24]
  403c7c:	ldr	x0, [sp, #24]
  403c80:	ldr	x0, [x0, #16]
  403c84:	bl	401b60 <free@plt>
  403c88:	nop
  403c8c:	ldp	x29, x30, [sp], #32
  403c90:	ret
  403c94:	stp	x29, x30, [sp, #-48]!
  403c98:	mov	x29, sp
  403c9c:	str	x0, [sp, #24]
  403ca0:	ldr	x0, [sp, #24]
  403ca4:	cmp	x0, #0x0
  403ca8:	b.ne	403cd4 <ferror@plt+0x1ff4>  // b.any
  403cac:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403cb0:	add	x0, x0, #0x2c0
  403cb4:	ldr	x0, [x0]
  403cb8:	mov	x3, x0
  403cbc:	mov	x2, #0x37                  	// #55
  403cc0:	mov	x1, #0x1                   	// #1
  403cc4:	adrp	x0, 40c000 <ferror@plt+0xa320>
  403cc8:	add	x0, x0, #0xe58
  403ccc:	bl	401bc0 <fwrite@plt>
  403cd0:	bl	401ab0 <abort@plt>
  403cd4:	mov	w1, #0x2f                  	// #47
  403cd8:	ldr	x0, [sp, #24]
  403cdc:	bl	401a80 <strrchr@plt>
  403ce0:	str	x0, [sp, #40]
  403ce4:	ldr	x0, [sp, #40]
  403ce8:	cmp	x0, #0x0
  403cec:	b.eq	403cfc <ferror@plt+0x201c>  // b.none
  403cf0:	ldr	x0, [sp, #40]
  403cf4:	add	x0, x0, #0x1
  403cf8:	b	403d00 <ferror@plt+0x2020>
  403cfc:	ldr	x0, [sp, #24]
  403d00:	str	x0, [sp, #32]
  403d04:	ldr	x1, [sp, #32]
  403d08:	ldr	x0, [sp, #24]
  403d0c:	sub	x0, x1, x0
  403d10:	cmp	x0, #0x6
  403d14:	b.le	403d7c <ferror@plt+0x209c>
  403d18:	ldr	x0, [sp, #32]
  403d1c:	sub	x3, x0, #0x7
  403d20:	mov	x2, #0x7                   	// #7
  403d24:	adrp	x0, 40c000 <ferror@plt+0xa320>
  403d28:	add	x1, x0, #0xe90
  403d2c:	mov	x0, x3
  403d30:	bl	4019e0 <strncmp@plt>
  403d34:	cmp	w0, #0x0
  403d38:	b.ne	403d7c <ferror@plt+0x209c>  // b.any
  403d3c:	ldr	x0, [sp, #32]
  403d40:	str	x0, [sp, #24]
  403d44:	mov	x2, #0x3                   	// #3
  403d48:	adrp	x0, 40c000 <ferror@plt+0xa320>
  403d4c:	add	x1, x0, #0xe98
  403d50:	ldr	x0, [sp, #32]
  403d54:	bl	4019e0 <strncmp@plt>
  403d58:	cmp	w0, #0x0
  403d5c:	b.ne	403d7c <ferror@plt+0x209c>  // b.any
  403d60:	ldr	x0, [sp, #32]
  403d64:	add	x0, x0, #0x3
  403d68:	str	x0, [sp, #24]
  403d6c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403d70:	add	x0, x0, #0x2e8
  403d74:	ldr	x1, [sp, #24]
  403d78:	str	x1, [x0]
  403d7c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403d80:	add	x0, x0, #0x308
  403d84:	ldr	x1, [sp, #24]
  403d88:	str	x1, [x0]
  403d8c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403d90:	add	x0, x0, #0x2b8
  403d94:	ldr	x1, [sp, #24]
  403d98:	str	x1, [x0]
  403d9c:	nop
  403da0:	ldp	x29, x30, [sp], #48
  403da4:	ret
  403da8:	stp	x29, x30, [sp, #-48]!
  403dac:	mov	x29, sp
  403db0:	str	x0, [sp, #24]
  403db4:	bl	401ca0 <__errno_location@plt>
  403db8:	ldr	w0, [x0]
  403dbc:	str	w0, [sp, #44]
  403dc0:	ldr	x0, [sp, #24]
  403dc4:	cmp	x0, #0x0
  403dc8:	b.eq	403dd4 <ferror@plt+0x20f4>  // b.none
  403dcc:	ldr	x0, [sp, #24]
  403dd0:	b	403ddc <ferror@plt+0x20fc>
  403dd4:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403dd8:	add	x0, x0, #0x310
  403ddc:	mov	x1, #0x38                  	// #56
  403de0:	bl	408ccc <ferror@plt+0x6fec>
  403de4:	str	x0, [sp, #32]
  403de8:	bl	401ca0 <__errno_location@plt>
  403dec:	mov	x1, x0
  403df0:	ldr	w0, [sp, #44]
  403df4:	str	w0, [x1]
  403df8:	ldr	x0, [sp, #32]
  403dfc:	ldp	x29, x30, [sp], #48
  403e00:	ret
  403e04:	sub	sp, sp, #0x10
  403e08:	str	x0, [sp, #8]
  403e0c:	ldr	x0, [sp, #8]
  403e10:	cmp	x0, #0x0
  403e14:	b.eq	403e20 <ferror@plt+0x2140>  // b.none
  403e18:	ldr	x0, [sp, #8]
  403e1c:	b	403e28 <ferror@plt+0x2148>
  403e20:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403e24:	add	x0, x0, #0x310
  403e28:	ldr	w0, [x0]
  403e2c:	add	sp, sp, #0x10
  403e30:	ret
  403e34:	sub	sp, sp, #0x10
  403e38:	str	x0, [sp, #8]
  403e3c:	str	w1, [sp, #4]
  403e40:	ldr	x0, [sp, #8]
  403e44:	cmp	x0, #0x0
  403e48:	b.eq	403e54 <ferror@plt+0x2174>  // b.none
  403e4c:	ldr	x0, [sp, #8]
  403e50:	b	403e5c <ferror@plt+0x217c>
  403e54:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403e58:	add	x0, x0, #0x310
  403e5c:	ldr	w1, [sp, #4]
  403e60:	str	w1, [x0]
  403e64:	nop
  403e68:	add	sp, sp, #0x10
  403e6c:	ret
  403e70:	sub	sp, sp, #0x30
  403e74:	str	x0, [sp, #8]
  403e78:	strb	w1, [sp, #7]
  403e7c:	str	w2, [sp]
  403e80:	ldrb	w0, [sp, #7]
  403e84:	strb	w0, [sp, #47]
  403e88:	ldr	x0, [sp, #8]
  403e8c:	cmp	x0, #0x0
  403e90:	b.eq	403e9c <ferror@plt+0x21bc>  // b.none
  403e94:	ldr	x0, [sp, #8]
  403e98:	b	403ea4 <ferror@plt+0x21c4>
  403e9c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403ea0:	add	x0, x0, #0x310
  403ea4:	add	x1, x0, #0x8
  403ea8:	ldrb	w0, [sp, #47]
  403eac:	lsr	w0, w0, #5
  403eb0:	and	w0, w0, #0xff
  403eb4:	and	x0, x0, #0xff
  403eb8:	lsl	x0, x0, #2
  403ebc:	add	x0, x1, x0
  403ec0:	str	x0, [sp, #32]
  403ec4:	ldrb	w0, [sp, #47]
  403ec8:	and	w0, w0, #0x1f
  403ecc:	str	w0, [sp, #28]
  403ed0:	ldr	x0, [sp, #32]
  403ed4:	ldr	w1, [x0]
  403ed8:	ldr	w0, [sp, #28]
  403edc:	lsr	w0, w1, w0
  403ee0:	and	w0, w0, #0x1
  403ee4:	str	w0, [sp, #24]
  403ee8:	ldr	x0, [sp, #32]
  403eec:	ldr	w0, [x0]
  403ef0:	ldr	w1, [sp]
  403ef4:	and	w2, w1, #0x1
  403ef8:	ldr	w1, [sp, #24]
  403efc:	eor	w2, w2, w1
  403f00:	ldr	w1, [sp, #28]
  403f04:	lsl	w1, w2, w1
  403f08:	eor	w1, w0, w1
  403f0c:	ldr	x0, [sp, #32]
  403f10:	str	w1, [x0]
  403f14:	ldr	w0, [sp, #24]
  403f18:	add	sp, sp, #0x30
  403f1c:	ret
  403f20:	sub	sp, sp, #0x20
  403f24:	str	x0, [sp, #8]
  403f28:	str	w1, [sp, #4]
  403f2c:	ldr	x0, [sp, #8]
  403f30:	cmp	x0, #0x0
  403f34:	b.ne	403f44 <ferror@plt+0x2264>  // b.any
  403f38:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403f3c:	add	x0, x0, #0x310
  403f40:	str	x0, [sp, #8]
  403f44:	ldr	x0, [sp, #8]
  403f48:	ldr	w0, [x0, #4]
  403f4c:	str	w0, [sp, #28]
  403f50:	ldr	x0, [sp, #8]
  403f54:	ldr	w1, [sp, #4]
  403f58:	str	w1, [x0, #4]
  403f5c:	ldr	w0, [sp, #28]
  403f60:	add	sp, sp, #0x20
  403f64:	ret
  403f68:	stp	x29, x30, [sp, #-48]!
  403f6c:	mov	x29, sp
  403f70:	str	x0, [sp, #40]
  403f74:	str	x1, [sp, #32]
  403f78:	str	x2, [sp, #24]
  403f7c:	ldr	x0, [sp, #40]
  403f80:	cmp	x0, #0x0
  403f84:	b.ne	403f94 <ferror@plt+0x22b4>  // b.any
  403f88:	adrp	x0, 420000 <ferror@plt+0x1e320>
  403f8c:	add	x0, x0, #0x310
  403f90:	str	x0, [sp, #40]
  403f94:	ldr	x0, [sp, #40]
  403f98:	mov	w1, #0xa                   	// #10
  403f9c:	str	w1, [x0]
  403fa0:	ldr	x0, [sp, #32]
  403fa4:	cmp	x0, #0x0
  403fa8:	b.eq	403fb8 <ferror@plt+0x22d8>  // b.none
  403fac:	ldr	x0, [sp, #24]
  403fb0:	cmp	x0, #0x0
  403fb4:	b.ne	403fbc <ferror@plt+0x22dc>  // b.any
  403fb8:	bl	401ab0 <abort@plt>
  403fbc:	ldr	x0, [sp, #40]
  403fc0:	ldr	x1, [sp, #32]
  403fc4:	str	x1, [x0, #40]
  403fc8:	ldr	x0, [sp, #40]
  403fcc:	ldr	x1, [sp, #24]
  403fd0:	str	x1, [x0, #48]
  403fd4:	nop
  403fd8:	ldp	x29, x30, [sp], #48
  403fdc:	ret
  403fe0:	stp	x29, x30, [sp, #-96]!
  403fe4:	mov	x29, sp
  403fe8:	mov	x1, x8
  403fec:	str	w0, [sp, #28]
  403ff0:	stp	xzr, xzr, [sp, #40]
  403ff4:	stp	xzr, xzr, [sp, #56]
  403ff8:	stp	xzr, xzr, [sp, #72]
  403ffc:	str	xzr, [sp, #88]
  404000:	ldr	w0, [sp, #28]
  404004:	cmp	w0, #0xa
  404008:	b.ne	404010 <ferror@plt+0x2330>  // b.any
  40400c:	bl	401ab0 <abort@plt>
  404010:	ldr	w0, [sp, #28]
  404014:	str	w0, [sp, #40]
  404018:	add	x0, sp, #0x28
  40401c:	ldp	x2, x3, [x0]
  404020:	stp	x2, x3, [x1]
  404024:	ldp	x2, x3, [x0, #16]
  404028:	stp	x2, x3, [x1, #16]
  40402c:	ldp	x2, x3, [x0, #32]
  404030:	stp	x2, x3, [x1, #32]
  404034:	ldr	x0, [x0, #48]
  404038:	str	x0, [x1, #48]
  40403c:	ldp	x29, x30, [sp], #96
  404040:	ret
  404044:	stp	x29, x30, [sp, #-48]!
  404048:	mov	x29, sp
  40404c:	str	x0, [sp, #24]
  404050:	str	w1, [sp, #20]
  404054:	ldr	x0, [sp, #24]
  404058:	bl	401cb0 <gettext@plt>
  40405c:	str	x0, [sp, #40]
  404060:	ldr	x1, [sp, #40]
  404064:	ldr	x0, [sp, #24]
  404068:	cmp	x1, x0
  40406c:	b.eq	404078 <ferror@plt+0x2398>  // b.none
  404070:	ldr	x0, [sp, #40]
  404074:	b	404120 <ferror@plt+0x2440>
  404078:	bl	40b9a0 <ferror@plt+0x9cc0>
  40407c:	str	x0, [sp, #32]
  404080:	adrp	x0, 40c000 <ferror@plt+0xa320>
  404084:	add	x1, x0, #0xf90
  404088:	ldr	x0, [sp, #32]
  40408c:	bl	409e1c <ferror@plt+0x813c>
  404090:	cmp	w0, #0x0
  404094:	b.ne	4040c0 <ferror@plt+0x23e0>  // b.any
  404098:	ldr	x0, [sp, #24]
  40409c:	ldrb	w0, [x0]
  4040a0:	cmp	w0, #0x60
  4040a4:	b.ne	4040b4 <ferror@plt+0x23d4>  // b.any
  4040a8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4040ac:	add	x0, x0, #0xf98
  4040b0:	b	404120 <ferror@plt+0x2440>
  4040b4:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4040b8:	add	x0, x0, #0xfa0
  4040bc:	b	404120 <ferror@plt+0x2440>
  4040c0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4040c4:	add	x1, x0, #0xfa8
  4040c8:	ldr	x0, [sp, #32]
  4040cc:	bl	409e1c <ferror@plt+0x813c>
  4040d0:	cmp	w0, #0x0
  4040d4:	b.ne	404100 <ferror@plt+0x2420>  // b.any
  4040d8:	ldr	x0, [sp, #24]
  4040dc:	ldrb	w0, [x0]
  4040e0:	cmp	w0, #0x60
  4040e4:	b.ne	4040f4 <ferror@plt+0x2414>  // b.any
  4040e8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4040ec:	add	x0, x0, #0xfb0
  4040f0:	b	404120 <ferror@plt+0x2440>
  4040f4:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4040f8:	add	x0, x0, #0xfb8
  4040fc:	b	404120 <ferror@plt+0x2440>
  404100:	ldr	w0, [sp, #20]
  404104:	cmp	w0, #0x9
  404108:	b.ne	404118 <ferror@plt+0x2438>  // b.any
  40410c:	adrp	x0, 40c000 <ferror@plt+0xa320>
  404110:	add	x0, x0, #0xfc0
  404114:	b	404120 <ferror@plt+0x2440>
  404118:	adrp	x0, 40c000 <ferror@plt+0xa320>
  40411c:	add	x0, x0, #0xfc8
  404120:	ldp	x29, x30, [sp], #48
  404124:	ret
  404128:	sub	sp, sp, #0xf0
  40412c:	stp	x29, x30, [sp, #16]
  404130:	add	x29, sp, #0x10
  404134:	str	x19, [sp, #32]
  404138:	str	x0, [sp, #104]
  40413c:	str	x1, [sp, #96]
  404140:	str	x2, [sp, #88]
  404144:	str	x3, [sp, #80]
  404148:	str	w4, [sp, #76]
  40414c:	str	w5, [sp, #72]
  404150:	str	x6, [sp, #64]
  404154:	str	x7, [sp, #56]
  404158:	str	xzr, [sp, #224]
  40415c:	str	xzr, [sp, #216]
  404160:	str	xzr, [sp, #208]
  404164:	str	xzr, [sp, #200]
  404168:	strb	wzr, [sp, #199]
  40416c:	bl	401b70 <__ctype_get_mb_cur_max@plt>
  404170:	cmp	x0, #0x1
  404174:	cset	w0, eq  // eq = none
  404178:	strb	w0, [sp, #159]
  40417c:	ldr	w0, [sp, #72]
  404180:	and	w0, w0, #0x2
  404184:	cmp	w0, #0x0
  404188:	cset	w0, ne  // ne = any
  40418c:	strb	w0, [sp, #198]
  404190:	strb	wzr, [sp, #197]
  404194:	strb	wzr, [sp, #196]
  404198:	mov	w0, #0x1                   	// #1
  40419c:	strb	w0, [sp, #195]
  4041a0:	ldr	w0, [sp, #76]
  4041a4:	cmp	w0, #0xa
  4041a8:	b.hi	404444 <ferror@plt+0x2764>  // b.pmore
  4041ac:	ldr	w0, [sp, #76]
  4041b0:	cmp	w0, #0x8
  4041b4:	b.cs	4042e8 <ferror@plt+0x2608>  // b.hs, b.nlast
  4041b8:	ldr	w0, [sp, #76]
  4041bc:	cmp	w0, #0x7
  4041c0:	b.eq	4042d8 <ferror@plt+0x25f8>  // b.none
  4041c4:	ldr	w0, [sp, #76]
  4041c8:	cmp	w0, #0x7
  4041cc:	b.hi	404444 <ferror@plt+0x2764>  // b.pmore
  4041d0:	ldr	w0, [sp, #76]
  4041d4:	cmp	w0, #0x6
  4041d8:	b.eq	404264 <ferror@plt+0x2584>  // b.none
  4041dc:	ldr	w0, [sp, #76]
  4041e0:	cmp	w0, #0x6
  4041e4:	b.hi	404444 <ferror@plt+0x2764>  // b.pmore
  4041e8:	ldr	w0, [sp, #76]
  4041ec:	cmp	w0, #0x5
  4041f0:	b.eq	404274 <ferror@plt+0x2594>  // b.none
  4041f4:	ldr	w0, [sp, #76]
  4041f8:	cmp	w0, #0x5
  4041fc:	b.hi	404444 <ferror@plt+0x2764>  // b.pmore
  404200:	ldr	w0, [sp, #76]
  404204:	cmp	w0, #0x4
  404208:	b.eq	4043bc <ferror@plt+0x26dc>  // b.none
  40420c:	ldr	w0, [sp, #76]
  404210:	cmp	w0, #0x4
  404214:	b.hi	404444 <ferror@plt+0x2764>  // b.pmore
  404218:	ldr	w0, [sp, #76]
  40421c:	cmp	w0, #0x3
  404220:	b.eq	4043ac <ferror@plt+0x26cc>  // b.none
  404224:	ldr	w0, [sp, #76]
  404228:	cmp	w0, #0x3
  40422c:	b.hi	404444 <ferror@plt+0x2764>  // b.pmore
  404230:	ldr	w0, [sp, #76]
  404234:	cmp	w0, #0x2
  404238:	b.eq	4043d8 <ferror@plt+0x26f8>  // b.none
  40423c:	ldr	w0, [sp, #76]
  404240:	cmp	w0, #0x2
  404244:	b.hi	404444 <ferror@plt+0x2764>  // b.pmore
  404248:	ldr	w0, [sp, #76]
  40424c:	cmp	w0, #0x0
  404250:	b.eq	40443c <ferror@plt+0x275c>  // b.none
  404254:	ldr	w0, [sp, #76]
  404258:	cmp	w0, #0x1
  40425c:	b.eq	4043b4 <ferror@plt+0x26d4>  // b.none
  404260:	b	404444 <ferror@plt+0x2764>
  404264:	mov	w0, #0x5                   	// #5
  404268:	str	w0, [sp, #76]
  40426c:	mov	w0, #0x1                   	// #1
  404270:	strb	w0, [sp, #198]
  404274:	ldrb	w0, [sp, #198]
  404278:	eor	w0, w0, #0x1
  40427c:	and	w0, w0, #0xff
  404280:	cmp	w0, #0x0
  404284:	b.eq	4042b8 <ferror@plt+0x25d8>  // b.none
  404288:	ldr	x1, [sp, #224]
  40428c:	ldr	x0, [sp, #96]
  404290:	cmp	x1, x0
  404294:	b.cs	4042ac <ferror@plt+0x25cc>  // b.hs, b.nlast
  404298:	ldr	x1, [sp, #104]
  40429c:	ldr	x0, [sp, #224]
  4042a0:	add	x0, x1, x0
  4042a4:	mov	w1, #0x22                  	// #34
  4042a8:	strb	w1, [x0]
  4042ac:	ldr	x0, [sp, #224]
  4042b0:	add	x0, x0, #0x1
  4042b4:	str	x0, [sp, #224]
  4042b8:	mov	w0, #0x1                   	// #1
  4042bc:	strb	w0, [sp, #199]
  4042c0:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4042c4:	add	x0, x0, #0xfc0
  4042c8:	str	x0, [sp, #208]
  4042cc:	mov	x0, #0x1                   	// #1
  4042d0:	str	x0, [sp, #200]
  4042d4:	b	404448 <ferror@plt+0x2768>
  4042d8:	mov	w0, #0x1                   	// #1
  4042dc:	strb	w0, [sp, #199]
  4042e0:	strb	wzr, [sp, #198]
  4042e4:	b	404448 <ferror@plt+0x2768>
  4042e8:	ldr	w0, [sp, #76]
  4042ec:	cmp	w0, #0xa
  4042f0:	b.eq	40431c <ferror@plt+0x263c>  // b.none
  4042f4:	ldr	w1, [sp, #76]
  4042f8:	adrp	x0, 40c000 <ferror@plt+0xa320>
  4042fc:	add	x0, x0, #0xfd0
  404300:	bl	404044 <ferror@plt+0x2364>
  404304:	str	x0, [sp, #56]
  404308:	ldr	w1, [sp, #76]
  40430c:	adrp	x0, 40c000 <ferror@plt+0xa320>
  404310:	add	x0, x0, #0xfc8
  404314:	bl	404044 <ferror@plt+0x2364>
  404318:	str	x0, [sp, #240]
  40431c:	ldrb	w0, [sp, #198]
  404320:	eor	w0, w0, #0x1
  404324:	and	w0, w0, #0xff
  404328:	cmp	w0, #0x0
  40432c:	b.eq	40438c <ferror@plt+0x26ac>  // b.none
  404330:	ldr	x0, [sp, #56]
  404334:	str	x0, [sp, #208]
  404338:	b	40437c <ferror@plt+0x269c>
  40433c:	ldr	x1, [sp, #224]
  404340:	ldr	x0, [sp, #96]
  404344:	cmp	x1, x0
  404348:	b.cs	404364 <ferror@plt+0x2684>  // b.hs, b.nlast
  40434c:	ldr	x1, [sp, #104]
  404350:	ldr	x0, [sp, #224]
  404354:	add	x0, x1, x0
  404358:	ldr	x1, [sp, #208]
  40435c:	ldrb	w1, [x1]
  404360:	strb	w1, [x0]
  404364:	ldr	x0, [sp, #224]
  404368:	add	x0, x0, #0x1
  40436c:	str	x0, [sp, #224]
  404370:	ldr	x0, [sp, #208]
  404374:	add	x0, x0, #0x1
  404378:	str	x0, [sp, #208]
  40437c:	ldr	x0, [sp, #208]
  404380:	ldrb	w0, [x0]
  404384:	cmp	w0, #0x0
  404388:	b.ne	40433c <ferror@plt+0x265c>  // b.any
  40438c:	mov	w0, #0x1                   	// #1
  404390:	strb	w0, [sp, #199]
  404394:	ldr	x0, [sp, #240]
  404398:	str	x0, [sp, #208]
  40439c:	ldr	x0, [sp, #208]
  4043a0:	bl	4018c0 <strlen@plt>
  4043a4:	str	x0, [sp, #200]
  4043a8:	b	404448 <ferror@plt+0x2768>
  4043ac:	mov	w0, #0x1                   	// #1
  4043b0:	strb	w0, [sp, #199]
  4043b4:	mov	w0, #0x1                   	// #1
  4043b8:	strb	w0, [sp, #198]
  4043bc:	ldrb	w0, [sp, #198]
  4043c0:	eor	w0, w0, #0x1
  4043c4:	and	w0, w0, #0xff
  4043c8:	cmp	w0, #0x0
  4043cc:	b.eq	4043d8 <ferror@plt+0x26f8>  // b.none
  4043d0:	mov	w0, #0x1                   	// #1
  4043d4:	strb	w0, [sp, #199]
  4043d8:	mov	w0, #0x2                   	// #2
  4043dc:	str	w0, [sp, #76]
  4043e0:	ldrb	w0, [sp, #198]
  4043e4:	eor	w0, w0, #0x1
  4043e8:	and	w0, w0, #0xff
  4043ec:	cmp	w0, #0x0
  4043f0:	b.eq	404424 <ferror@plt+0x2744>  // b.none
  4043f4:	ldr	x1, [sp, #224]
  4043f8:	ldr	x0, [sp, #96]
  4043fc:	cmp	x1, x0
  404400:	b.cs	404418 <ferror@plt+0x2738>  // b.hs, b.nlast
  404404:	ldr	x1, [sp, #104]
  404408:	ldr	x0, [sp, #224]
  40440c:	add	x0, x1, x0
  404410:	mov	w1, #0x27                  	// #39
  404414:	strb	w1, [x0]
  404418:	ldr	x0, [sp, #224]
  40441c:	add	x0, x0, #0x1
  404420:	str	x0, [sp, #224]
  404424:	adrp	x0, 40c000 <ferror@plt+0xa320>
  404428:	add	x0, x0, #0xfc8
  40442c:	str	x0, [sp, #208]
  404430:	mov	x0, #0x1                   	// #1
  404434:	str	x0, [sp, #200]
  404438:	b	404448 <ferror@plt+0x2768>
  40443c:	strb	wzr, [sp, #198]
  404440:	b	404448 <ferror@plt+0x2768>
  404444:	bl	401ab0 <abort@plt>
  404448:	str	xzr, [sp, #232]
  40444c:	b	405304 <ferror@plt+0x3624>
  404450:	strb	wzr, [sp, #192]
  404454:	strb	wzr, [sp, #191]
  404458:	strb	wzr, [sp, #190]
  40445c:	ldrb	w0, [sp, #199]
  404460:	cmp	w0, #0x0
  404464:	b.eq	4044f8 <ferror@plt+0x2818>  // b.none
  404468:	ldr	w0, [sp, #76]
  40446c:	cmp	w0, #0x2
  404470:	b.eq	4044f8 <ferror@plt+0x2818>  // b.none
  404474:	ldr	x0, [sp, #200]
  404478:	cmp	x0, #0x0
  40447c:	b.eq	4044f8 <ferror@plt+0x2818>  // b.none
  404480:	ldr	x1, [sp, #232]
  404484:	ldr	x0, [sp, #200]
  404488:	add	x19, x1, x0
  40448c:	ldr	x0, [sp, #80]
  404490:	cmn	x0, #0x1
  404494:	b.ne	4044b8 <ferror@plt+0x27d8>  // b.any
  404498:	ldr	x0, [sp, #200]
  40449c:	cmp	x0, #0x1
  4044a0:	b.ls	4044b8 <ferror@plt+0x27d8>  // b.plast
  4044a4:	ldr	x0, [sp, #88]
  4044a8:	bl	4018c0 <strlen@plt>
  4044ac:	str	x0, [sp, #80]
  4044b0:	ldr	x0, [sp, #80]
  4044b4:	b	4044bc <ferror@plt+0x27dc>
  4044b8:	ldr	x0, [sp, #80]
  4044bc:	cmp	x0, x19
  4044c0:	b.cc	4044f8 <ferror@plt+0x2818>  // b.lo, b.ul, b.last
  4044c4:	ldr	x1, [sp, #88]
  4044c8:	ldr	x0, [sp, #232]
  4044cc:	add	x0, x1, x0
  4044d0:	ldr	x2, [sp, #200]
  4044d4:	ldr	x1, [sp, #208]
  4044d8:	bl	401af0 <memcmp@plt>
  4044dc:	cmp	w0, #0x0
  4044e0:	b.ne	4044f8 <ferror@plt+0x2818>  // b.any
  4044e4:	ldrb	w0, [sp, #198]
  4044e8:	cmp	w0, #0x0
  4044ec:	b.ne	40549c <ferror@plt+0x37bc>  // b.any
  4044f0:	mov	w0, #0x1                   	// #1
  4044f4:	strb	w0, [sp, #192]
  4044f8:	ldr	x1, [sp, #88]
  4044fc:	ldr	x0, [sp, #232]
  404500:	add	x0, x1, x0
  404504:	ldrb	w0, [x0]
  404508:	strb	w0, [sp, #194]
  40450c:	ldrb	w0, [sp, #194]
  404510:	cmp	w0, #0x7e
  404514:	b.hi	404b0c <ferror@plt+0x2e2c>  // b.pmore
  404518:	adrp	x1, 40c000 <ferror@plt+0xa320>
  40451c:	add	x1, x1, #0xfd4
  404520:	ldr	w0, [x1, w0, uxtw #2]
  404524:	adr	x1, 404530 <ferror@plt+0x2850>
  404528:	add	x0, x1, w0, sxtw #2
  40452c:	br	x0
  404530:	ldrb	w0, [sp, #199]
  404534:	cmp	w0, #0x0
  404538:	b.eq	4046fc <ferror@plt+0x2a1c>  // b.none
  40453c:	ldrb	w0, [sp, #198]
  404540:	cmp	w0, #0x0
  404544:	b.ne	4054a4 <ferror@plt+0x37c4>  // b.any
  404548:	mov	w0, #0x1                   	// #1
  40454c:	strb	w0, [sp, #191]
  404550:	ldr	w0, [sp, #76]
  404554:	cmp	w0, #0x2
  404558:	b.ne	404608 <ferror@plt+0x2928>  // b.any
  40455c:	ldrb	w0, [sp, #197]
  404560:	eor	w0, w0, #0x1
  404564:	and	w0, w0, #0xff
  404568:	cmp	w0, #0x0
  40456c:	b.eq	404608 <ferror@plt+0x2928>  // b.none
  404570:	ldr	x1, [sp, #224]
  404574:	ldr	x0, [sp, #96]
  404578:	cmp	x1, x0
  40457c:	b.cs	404594 <ferror@plt+0x28b4>  // b.hs, b.nlast
  404580:	ldr	x1, [sp, #104]
  404584:	ldr	x0, [sp, #224]
  404588:	add	x0, x1, x0
  40458c:	mov	w1, #0x27                  	// #39
  404590:	strb	w1, [x0]
  404594:	ldr	x0, [sp, #224]
  404598:	add	x0, x0, #0x1
  40459c:	str	x0, [sp, #224]
  4045a0:	ldr	x1, [sp, #224]
  4045a4:	ldr	x0, [sp, #96]
  4045a8:	cmp	x1, x0
  4045ac:	b.cs	4045c4 <ferror@plt+0x28e4>  // b.hs, b.nlast
  4045b0:	ldr	x1, [sp, #104]
  4045b4:	ldr	x0, [sp, #224]
  4045b8:	add	x0, x1, x0
  4045bc:	mov	w1, #0x24                  	// #36
  4045c0:	strb	w1, [x0]
  4045c4:	ldr	x0, [sp, #224]
  4045c8:	add	x0, x0, #0x1
  4045cc:	str	x0, [sp, #224]
  4045d0:	ldr	x1, [sp, #224]
  4045d4:	ldr	x0, [sp, #96]
  4045d8:	cmp	x1, x0
  4045dc:	b.cs	4045f4 <ferror@plt+0x2914>  // b.hs, b.nlast
  4045e0:	ldr	x1, [sp, #104]
  4045e4:	ldr	x0, [sp, #224]
  4045e8:	add	x0, x1, x0
  4045ec:	mov	w1, #0x27                  	// #39
  4045f0:	strb	w1, [x0]
  4045f4:	ldr	x0, [sp, #224]
  4045f8:	add	x0, x0, #0x1
  4045fc:	str	x0, [sp, #224]
  404600:	mov	w0, #0x1                   	// #1
  404604:	strb	w0, [sp, #197]
  404608:	ldr	x1, [sp, #224]
  40460c:	ldr	x0, [sp, #96]
  404610:	cmp	x1, x0
  404614:	b.cs	40462c <ferror@plt+0x294c>  // b.hs, b.nlast
  404618:	ldr	x1, [sp, #104]
  40461c:	ldr	x0, [sp, #224]
  404620:	add	x0, x1, x0
  404624:	mov	w1, #0x5c                  	// #92
  404628:	strb	w1, [x0]
  40462c:	ldr	x0, [sp, #224]
  404630:	add	x0, x0, #0x1
  404634:	str	x0, [sp, #224]
  404638:	ldr	w0, [sp, #76]
  40463c:	cmp	w0, #0x2
  404640:	b.eq	4046f0 <ferror@plt+0x2a10>  // b.none
  404644:	ldr	x0, [sp, #232]
  404648:	add	x0, x0, #0x1
  40464c:	ldr	x1, [sp, #80]
  404650:	cmp	x1, x0
  404654:	b.ls	4046f0 <ferror@plt+0x2a10>  // b.plast
  404658:	ldr	x0, [sp, #232]
  40465c:	add	x0, x0, #0x1
  404660:	ldr	x1, [sp, #88]
  404664:	add	x0, x1, x0
  404668:	ldrb	w0, [x0]
  40466c:	cmp	w0, #0x2f
  404670:	b.ls	4046f0 <ferror@plt+0x2a10>  // b.plast
  404674:	ldr	x0, [sp, #232]
  404678:	add	x0, x0, #0x1
  40467c:	ldr	x1, [sp, #88]
  404680:	add	x0, x1, x0
  404684:	ldrb	w0, [x0]
  404688:	cmp	w0, #0x39
  40468c:	b.hi	4046f0 <ferror@plt+0x2a10>  // b.pmore
  404690:	ldr	x1, [sp, #224]
  404694:	ldr	x0, [sp, #96]
  404698:	cmp	x1, x0
  40469c:	b.cs	4046b4 <ferror@plt+0x29d4>  // b.hs, b.nlast
  4046a0:	ldr	x1, [sp, #104]
  4046a4:	ldr	x0, [sp, #224]
  4046a8:	add	x0, x1, x0
  4046ac:	mov	w1, #0x30                  	// #48
  4046b0:	strb	w1, [x0]
  4046b4:	ldr	x0, [sp, #224]
  4046b8:	add	x0, x0, #0x1
  4046bc:	str	x0, [sp, #224]
  4046c0:	ldr	x1, [sp, #224]
  4046c4:	ldr	x0, [sp, #96]
  4046c8:	cmp	x1, x0
  4046cc:	b.cs	4046e4 <ferror@plt+0x2a04>  // b.hs, b.nlast
  4046d0:	ldr	x1, [sp, #104]
  4046d4:	ldr	x0, [sp, #224]
  4046d8:	add	x0, x1, x0
  4046dc:	mov	w1, #0x30                  	// #48
  4046e0:	strb	w1, [x0]
  4046e4:	ldr	x0, [sp, #224]
  4046e8:	add	x0, x0, #0x1
  4046ec:	str	x0, [sp, #224]
  4046f0:	mov	w0, #0x30                  	// #48
  4046f4:	strb	w0, [sp, #194]
  4046f8:	b	40505c <ferror@plt+0x337c>
  4046fc:	ldr	w0, [sp, #72]
  404700:	and	w0, w0, #0x1
  404704:	cmp	w0, #0x0
  404708:	b.eq	40505c <ferror@plt+0x337c>  // b.none
  40470c:	b	4052f8 <ferror@plt+0x3618>
  404710:	ldr	w0, [sp, #76]
  404714:	cmp	w0, #0x2
  404718:	b.eq	40472c <ferror@plt+0x2a4c>  // b.none
  40471c:	ldr	w0, [sp, #76]
  404720:	cmp	w0, #0x5
  404724:	b.eq	40473c <ferror@plt+0x2a5c>  // b.none
  404728:	b	4048d4 <ferror@plt+0x2bf4>
  40472c:	ldrb	w0, [sp, #198]
  404730:	cmp	w0, #0x0
  404734:	b.eq	4048c8 <ferror@plt+0x2be8>  // b.none
  404738:	b	4054d8 <ferror@plt+0x37f8>
  40473c:	ldr	w0, [sp, #72]
  404740:	and	w0, w0, #0x4
  404744:	cmp	w0, #0x0
  404748:	b.eq	4048d0 <ferror@plt+0x2bf0>  // b.none
  40474c:	ldr	x0, [sp, #232]
  404750:	add	x0, x0, #0x2
  404754:	ldr	x1, [sp, #80]
  404758:	cmp	x1, x0
  40475c:	b.ls	4048d0 <ferror@plt+0x2bf0>  // b.plast
  404760:	ldr	x0, [sp, #232]
  404764:	add	x0, x0, #0x1
  404768:	ldr	x1, [sp, #88]
  40476c:	add	x0, x1, x0
  404770:	ldrb	w0, [x0]
  404774:	cmp	w0, #0x3f
  404778:	b.ne	4048d0 <ferror@plt+0x2bf0>  // b.any
  40477c:	ldr	x0, [sp, #232]
  404780:	add	x0, x0, #0x2
  404784:	ldr	x1, [sp, #88]
  404788:	add	x0, x1, x0
  40478c:	ldrb	w0, [x0]
  404790:	cmp	w0, #0x3e
  404794:	cset	w1, hi  // hi = pmore
  404798:	and	w1, w1, #0xff
  40479c:	cmp	w1, #0x0
  4047a0:	b.ne	4048c0 <ferror@plt+0x2be0>  // b.any
  4047a4:	mov	x1, #0x1                   	// #1
  4047a8:	lsl	x1, x1, x0
  4047ac:	mov	x0, #0xa38200000000        	// #179778741075968
  4047b0:	movk	x0, #0x7000, lsl #48
  4047b4:	and	x0, x1, x0
  4047b8:	cmp	x0, #0x0
  4047bc:	cset	w0, ne  // ne = any
  4047c0:	and	w0, w0, #0xff
  4047c4:	cmp	w0, #0x0
  4047c8:	b.eq	4048c0 <ferror@plt+0x2be0>  // b.none
  4047cc:	ldrb	w0, [sp, #198]
  4047d0:	cmp	w0, #0x0
  4047d4:	b.ne	4054ac <ferror@plt+0x37cc>  // b.any
  4047d8:	ldr	x0, [sp, #232]
  4047dc:	add	x0, x0, #0x2
  4047e0:	ldr	x1, [sp, #88]
  4047e4:	add	x0, x1, x0
  4047e8:	ldrb	w0, [x0]
  4047ec:	strb	w0, [sp, #194]
  4047f0:	ldr	x0, [sp, #232]
  4047f4:	add	x0, x0, #0x2
  4047f8:	str	x0, [sp, #232]
  4047fc:	ldr	x1, [sp, #224]
  404800:	ldr	x0, [sp, #96]
  404804:	cmp	x1, x0
  404808:	b.cs	404820 <ferror@plt+0x2b40>  // b.hs, b.nlast
  40480c:	ldr	x1, [sp, #104]
  404810:	ldr	x0, [sp, #224]
  404814:	add	x0, x1, x0
  404818:	mov	w1, #0x3f                  	// #63
  40481c:	strb	w1, [x0]
  404820:	ldr	x0, [sp, #224]
  404824:	add	x0, x0, #0x1
  404828:	str	x0, [sp, #224]
  40482c:	ldr	x1, [sp, #224]
  404830:	ldr	x0, [sp, #96]
  404834:	cmp	x1, x0
  404838:	b.cs	404850 <ferror@plt+0x2b70>  // b.hs, b.nlast
  40483c:	ldr	x1, [sp, #104]
  404840:	ldr	x0, [sp, #224]
  404844:	add	x0, x1, x0
  404848:	mov	w1, #0x22                  	// #34
  40484c:	strb	w1, [x0]
  404850:	ldr	x0, [sp, #224]
  404854:	add	x0, x0, #0x1
  404858:	str	x0, [sp, #224]
  40485c:	ldr	x1, [sp, #224]
  404860:	ldr	x0, [sp, #96]
  404864:	cmp	x1, x0
  404868:	b.cs	404880 <ferror@plt+0x2ba0>  // b.hs, b.nlast
  40486c:	ldr	x1, [sp, #104]
  404870:	ldr	x0, [sp, #224]
  404874:	add	x0, x1, x0
  404878:	mov	w1, #0x22                  	// #34
  40487c:	strb	w1, [x0]
  404880:	ldr	x0, [sp, #224]
  404884:	add	x0, x0, #0x1
  404888:	str	x0, [sp, #224]
  40488c:	ldr	x1, [sp, #224]
  404890:	ldr	x0, [sp, #96]
  404894:	cmp	x1, x0
  404898:	b.cs	4048b0 <ferror@plt+0x2bd0>  // b.hs, b.nlast
  40489c:	ldr	x1, [sp, #104]
  4048a0:	ldr	x0, [sp, #224]
  4048a4:	add	x0, x1, x0
  4048a8:	mov	w1, #0x3f                  	// #63
  4048ac:	strb	w1, [x0]
  4048b0:	ldr	x0, [sp, #224]
  4048b4:	add	x0, x0, #0x1
  4048b8:	str	x0, [sp, #224]
  4048bc:	b	4048c4 <ferror@plt+0x2be4>
  4048c0:	nop
  4048c4:	b	4048d0 <ferror@plt+0x2bf0>
  4048c8:	nop
  4048cc:	b	405088 <ferror@plt+0x33a8>
  4048d0:	nop
  4048d4:	b	405088 <ferror@plt+0x33a8>
  4048d8:	mov	w0, #0x61                  	// #97
  4048dc:	strb	w0, [sp, #193]
  4048e0:	b	404994 <ferror@plt+0x2cb4>
  4048e4:	mov	w0, #0x62                  	// #98
  4048e8:	strb	w0, [sp, #193]
  4048ec:	b	404994 <ferror@plt+0x2cb4>
  4048f0:	mov	w0, #0x66                  	// #102
  4048f4:	strb	w0, [sp, #193]
  4048f8:	b	404994 <ferror@plt+0x2cb4>
  4048fc:	mov	w0, #0x6e                  	// #110
  404900:	strb	w0, [sp, #193]
  404904:	b	404978 <ferror@plt+0x2c98>
  404908:	mov	w0, #0x72                  	// #114
  40490c:	strb	w0, [sp, #193]
  404910:	b	404978 <ferror@plt+0x2c98>
  404914:	mov	w0, #0x74                  	// #116
  404918:	strb	w0, [sp, #193]
  40491c:	b	404978 <ferror@plt+0x2c98>
  404920:	mov	w0, #0x76                  	// #118
  404924:	strb	w0, [sp, #193]
  404928:	b	404994 <ferror@plt+0x2cb4>
  40492c:	ldrb	w0, [sp, #194]
  404930:	strb	w0, [sp, #193]
  404934:	ldr	w0, [sp, #76]
  404938:	cmp	w0, #0x2
  40493c:	b.ne	404950 <ferror@plt+0x2c70>  // b.any
  404940:	ldrb	w0, [sp, #198]
  404944:	cmp	w0, #0x0
  404948:	b.eq	405218 <ferror@plt+0x3538>  // b.none
  40494c:	b	4054d8 <ferror@plt+0x37f8>
  404950:	ldrb	w0, [sp, #199]
  404954:	cmp	w0, #0x0
  404958:	b.eq	404974 <ferror@plt+0x2c94>  // b.none
  40495c:	ldrb	w0, [sp, #198]
  404960:	cmp	w0, #0x0
  404964:	b.eq	404974 <ferror@plt+0x2c94>  // b.none
  404968:	ldr	x0, [sp, #200]
  40496c:	cmp	x0, #0x0
  404970:	b.ne	405220 <ferror@plt+0x3540>  // b.any
  404974:	nop
  404978:	ldr	w0, [sp, #76]
  40497c:	cmp	w0, #0x2
  404980:	b.ne	404990 <ferror@plt+0x2cb0>  // b.any
  404984:	ldrb	w0, [sp, #198]
  404988:	cmp	w0, #0x0
  40498c:	b.ne	4054b4 <ferror@plt+0x37d4>  // b.any
  404990:	nop
  404994:	ldrb	w0, [sp, #199]
  404998:	cmp	w0, #0x0
  40499c:	b.eq	405064 <ferror@plt+0x3384>  // b.none
  4049a0:	ldrb	w0, [sp, #193]
  4049a4:	strb	w0, [sp, #194]
  4049a8:	b	405118 <ferror@plt+0x3438>
  4049ac:	ldr	x0, [sp, #80]
  4049b0:	cmn	x0, #0x1
  4049b4:	b.ne	4049d4 <ferror@plt+0x2cf4>  // b.any
  4049b8:	ldr	x0, [sp, #88]
  4049bc:	add	x0, x0, #0x1
  4049c0:	ldrb	w0, [x0]
  4049c4:	cmp	w0, #0x0
  4049c8:	cset	w0, ne  // ne = any
  4049cc:	and	w0, w0, #0xff
  4049d0:	b	4049e4 <ferror@plt+0x2d04>
  4049d4:	ldr	x0, [sp, #80]
  4049d8:	cmp	x0, #0x1
  4049dc:	cset	w0, ne  // ne = any
  4049e0:	and	w0, w0, #0xff
  4049e4:	cmp	w0, #0x0
  4049e8:	b.ne	40506c <ferror@plt+0x338c>  // b.any
  4049ec:	ldr	x0, [sp, #232]
  4049f0:	cmp	x0, #0x0
  4049f4:	b.ne	405074 <ferror@plt+0x3394>  // b.any
  4049f8:	mov	w0, #0x1                   	// #1
  4049fc:	strb	w0, [sp, #190]
  404a00:	ldr	w0, [sp, #76]
  404a04:	cmp	w0, #0x2
  404a08:	b.ne	40507c <ferror@plt+0x339c>  // b.any
  404a0c:	ldrb	w0, [sp, #198]
  404a10:	cmp	w0, #0x0
  404a14:	b.eq	40507c <ferror@plt+0x339c>  // b.none
  404a18:	b	4054d8 <ferror@plt+0x37f8>
  404a1c:	mov	w0, #0x1                   	// #1
  404a20:	strb	w0, [sp, #196]
  404a24:	mov	w0, #0x1                   	// #1
  404a28:	strb	w0, [sp, #190]
  404a2c:	ldr	w0, [sp, #76]
  404a30:	cmp	w0, #0x2
  404a34:	b.ne	405084 <ferror@plt+0x33a4>  // b.any
  404a38:	ldrb	w0, [sp, #198]
  404a3c:	cmp	w0, #0x0
  404a40:	b.ne	4054bc <ferror@plt+0x37dc>  // b.any
  404a44:	ldr	x0, [sp, #96]
  404a48:	cmp	x0, #0x0
  404a4c:	b.eq	404a68 <ferror@plt+0x2d88>  // b.none
  404a50:	ldr	x0, [sp, #216]
  404a54:	cmp	x0, #0x0
  404a58:	b.ne	404a68 <ferror@plt+0x2d88>  // b.any
  404a5c:	ldr	x0, [sp, #96]
  404a60:	str	x0, [sp, #216]
  404a64:	str	xzr, [sp, #96]
  404a68:	ldr	x1, [sp, #224]
  404a6c:	ldr	x0, [sp, #96]
  404a70:	cmp	x1, x0
  404a74:	b.cs	404a8c <ferror@plt+0x2dac>  // b.hs, b.nlast
  404a78:	ldr	x1, [sp, #104]
  404a7c:	ldr	x0, [sp, #224]
  404a80:	add	x0, x1, x0
  404a84:	mov	w1, #0x27                  	// #39
  404a88:	strb	w1, [x0]
  404a8c:	ldr	x0, [sp, #224]
  404a90:	add	x0, x0, #0x1
  404a94:	str	x0, [sp, #224]
  404a98:	ldr	x1, [sp, #224]
  404a9c:	ldr	x0, [sp, #96]
  404aa0:	cmp	x1, x0
  404aa4:	b.cs	404abc <ferror@plt+0x2ddc>  // b.hs, b.nlast
  404aa8:	ldr	x1, [sp, #104]
  404aac:	ldr	x0, [sp, #224]
  404ab0:	add	x0, x1, x0
  404ab4:	mov	w1, #0x5c                  	// #92
  404ab8:	strb	w1, [x0]
  404abc:	ldr	x0, [sp, #224]
  404ac0:	add	x0, x0, #0x1
  404ac4:	str	x0, [sp, #224]
  404ac8:	ldr	x1, [sp, #224]
  404acc:	ldr	x0, [sp, #96]
  404ad0:	cmp	x1, x0
  404ad4:	b.cs	404aec <ferror@plt+0x2e0c>  // b.hs, b.nlast
  404ad8:	ldr	x1, [sp, #104]
  404adc:	ldr	x0, [sp, #224]
  404ae0:	add	x0, x1, x0
  404ae4:	mov	w1, #0x27                  	// #39
  404ae8:	strb	w1, [x0]
  404aec:	ldr	x0, [sp, #224]
  404af0:	add	x0, x0, #0x1
  404af4:	str	x0, [sp, #224]
  404af8:	strb	wzr, [sp, #197]
  404afc:	b	405084 <ferror@plt+0x33a4>
  404b00:	mov	w0, #0x1                   	// #1
  404b04:	strb	w0, [sp, #190]
  404b08:	b	405088 <ferror@plt+0x33a8>
  404b0c:	ldrb	w0, [sp, #159]
  404b10:	cmp	w0, #0x0
  404b14:	b.eq	404b4c <ferror@plt+0x2e6c>  // b.none
  404b18:	mov	x0, #0x1                   	// #1
  404b1c:	str	x0, [sp, #176]
  404b20:	bl	401b30 <__ctype_b_loc@plt>
  404b24:	ldr	x1, [x0]
  404b28:	ldrb	w0, [sp, #194]
  404b2c:	lsl	x0, x0, #1
  404b30:	add	x0, x1, x0
  404b34:	ldrh	w0, [x0]
  404b38:	and	w0, w0, #0x4000
  404b3c:	cmp	w0, #0x0
  404b40:	cset	w0, ne  // ne = any
  404b44:	strb	w0, [sp, #175]
  404b48:	b	404d28 <ferror@plt+0x3048>
  404b4c:	add	x0, sp, #0x80
  404b50:	mov	x2, #0x8                   	// #8
  404b54:	mov	w1, #0x0                   	// #0
  404b58:	bl	401a10 <memset@plt>
  404b5c:	str	xzr, [sp, #176]
  404b60:	mov	w0, #0x1                   	// #1
  404b64:	strb	w0, [sp, #175]
  404b68:	ldr	x0, [sp, #80]
  404b6c:	cmn	x0, #0x1
  404b70:	b.ne	404b80 <ferror@plt+0x2ea0>  // b.any
  404b74:	ldr	x0, [sp, #88]
  404b78:	bl	4018c0 <strlen@plt>
  404b7c:	str	x0, [sp, #80]
  404b80:	ldr	x1, [sp, #232]
  404b84:	ldr	x0, [sp, #176]
  404b88:	add	x0, x1, x0
  404b8c:	ldr	x1, [sp, #88]
  404b90:	add	x4, x1, x0
  404b94:	ldr	x1, [sp, #232]
  404b98:	ldr	x0, [sp, #176]
  404b9c:	add	x0, x1, x0
  404ba0:	ldr	x1, [sp, #80]
  404ba4:	sub	x1, x1, x0
  404ba8:	add	x2, sp, #0x80
  404bac:	add	x0, sp, #0x7c
  404bb0:	mov	x3, x2
  404bb4:	mov	x2, x1
  404bb8:	mov	x1, x4
  404bbc:	bl	409d78 <ferror@plt+0x8098>
  404bc0:	str	x0, [sp, #144]
  404bc4:	ldr	x0, [sp, #144]
  404bc8:	cmp	x0, #0x0
  404bcc:	b.eq	404d1c <ferror@plt+0x303c>  // b.none
  404bd0:	ldr	x0, [sp, #144]
  404bd4:	cmn	x0, #0x1
  404bd8:	b.ne	404be4 <ferror@plt+0x2f04>  // b.any
  404bdc:	strb	wzr, [sp, #175]
  404be0:	b	404d28 <ferror@plt+0x3048>
  404be4:	ldr	x0, [sp, #144]
  404be8:	cmn	x0, #0x2
  404bec:	b.ne	404c40 <ferror@plt+0x2f60>  // b.any
  404bf0:	strb	wzr, [sp, #175]
  404bf4:	b	404c04 <ferror@plt+0x2f24>
  404bf8:	ldr	x0, [sp, #176]
  404bfc:	add	x0, x0, #0x1
  404c00:	str	x0, [sp, #176]
  404c04:	ldr	x1, [sp, #232]
  404c08:	ldr	x0, [sp, #176]
  404c0c:	add	x0, x1, x0
  404c10:	ldr	x1, [sp, #80]
  404c14:	cmp	x1, x0
  404c18:	b.ls	404d24 <ferror@plt+0x3044>  // b.plast
  404c1c:	ldr	x1, [sp, #232]
  404c20:	ldr	x0, [sp, #176]
  404c24:	add	x0, x1, x0
  404c28:	ldr	x1, [sp, #88]
  404c2c:	add	x0, x1, x0
  404c30:	ldrb	w0, [x0]
  404c34:	cmp	w0, #0x0
  404c38:	b.ne	404bf8 <ferror@plt+0x2f18>  // b.any
  404c3c:	b	404d24 <ferror@plt+0x3044>
  404c40:	ldrb	w0, [sp, #198]
  404c44:	cmp	w0, #0x0
  404c48:	b.eq	404ce4 <ferror@plt+0x3004>  // b.none
  404c4c:	ldr	w0, [sp, #76]
  404c50:	cmp	w0, #0x2
  404c54:	b.ne	404ce4 <ferror@plt+0x3004>  // b.any
  404c58:	mov	x0, #0x1                   	// #1
  404c5c:	str	x0, [sp, #160]
  404c60:	b	404cd4 <ferror@plt+0x2ff4>
  404c64:	ldr	x1, [sp, #232]
  404c68:	ldr	x0, [sp, #176]
  404c6c:	add	x1, x1, x0
  404c70:	ldr	x0, [sp, #160]
  404c74:	add	x0, x1, x0
  404c78:	ldr	x1, [sp, #88]
  404c7c:	add	x0, x1, x0
  404c80:	ldrb	w0, [x0]
  404c84:	sub	w0, w0, #0x5b
  404c88:	cmp	w0, #0x21
  404c8c:	cset	w1, hi  // hi = pmore
  404c90:	and	w1, w1, #0xff
  404c94:	cmp	w1, #0x0
  404c98:	b.ne	404cc4 <ferror@plt+0x2fe4>  // b.any
  404c9c:	mov	x1, #0x1                   	// #1
  404ca0:	lsl	x1, x1, x0
  404ca4:	mov	x0, #0x2b                  	// #43
  404ca8:	movk	x0, #0x2, lsl #32
  404cac:	and	x0, x1, x0
  404cb0:	cmp	x0, #0x0
  404cb4:	cset	w0, ne  // ne = any
  404cb8:	and	w0, w0, #0xff
  404cbc:	cmp	w0, #0x0
  404cc0:	b.ne	4054d8 <ferror@plt+0x37f8>  // b.any
  404cc4:	nop
  404cc8:	ldr	x0, [sp, #160]
  404ccc:	add	x0, x0, #0x1
  404cd0:	str	x0, [sp, #160]
  404cd4:	ldr	x1, [sp, #160]
  404cd8:	ldr	x0, [sp, #144]
  404cdc:	cmp	x1, x0
  404ce0:	b.cc	404c64 <ferror@plt+0x2f84>  // b.lo, b.ul, b.last
  404ce4:	ldr	w0, [sp, #124]
  404ce8:	bl	401c70 <iswprint@plt>
  404cec:	cmp	w0, #0x0
  404cf0:	b.ne	404cf8 <ferror@plt+0x3018>  // b.any
  404cf4:	strb	wzr, [sp, #175]
  404cf8:	ldr	x1, [sp, #176]
  404cfc:	ldr	x0, [sp, #144]
  404d00:	add	x0, x1, x0
  404d04:	str	x0, [sp, #176]
  404d08:	add	x0, sp, #0x80
  404d0c:	bl	401ad0 <mbsinit@plt>
  404d10:	cmp	w0, #0x0
  404d14:	b.eq	404b80 <ferror@plt+0x2ea0>  // b.none
  404d18:	b	404d28 <ferror@plt+0x3048>
  404d1c:	nop
  404d20:	b	404d28 <ferror@plt+0x3048>
  404d24:	nop
  404d28:	ldrb	w0, [sp, #175]
  404d2c:	strb	w0, [sp, #190]
  404d30:	ldr	x0, [sp, #176]
  404d34:	cmp	x0, #0x1
  404d38:	b.hi	404d5c <ferror@plt+0x307c>  // b.pmore
  404d3c:	ldrb	w0, [sp, #199]
  404d40:	cmp	w0, #0x0
  404d44:	b.eq	405088 <ferror@plt+0x33a8>  // b.none
  404d48:	ldrb	w0, [sp, #175]
  404d4c:	eor	w0, w0, #0x1
  404d50:	and	w0, w0, #0xff
  404d54:	cmp	w0, #0x0
  404d58:	b.eq	405088 <ferror@plt+0x33a8>  // b.none
  404d5c:	ldr	x1, [sp, #232]
  404d60:	ldr	x0, [sp, #176]
  404d64:	add	x0, x1, x0
  404d68:	str	x0, [sp, #136]
  404d6c:	ldrb	w0, [sp, #199]
  404d70:	cmp	w0, #0x0
  404d74:	b.eq	404f28 <ferror@plt+0x3248>  // b.none
  404d78:	ldrb	w0, [sp, #175]
  404d7c:	eor	w0, w0, #0x1
  404d80:	and	w0, w0, #0xff
  404d84:	cmp	w0, #0x0
  404d88:	b.eq	404f28 <ferror@plt+0x3248>  // b.none
  404d8c:	ldrb	w0, [sp, #198]
  404d90:	cmp	w0, #0x0
  404d94:	b.ne	4054c4 <ferror@plt+0x37e4>  // b.any
  404d98:	mov	w0, #0x1                   	// #1
  404d9c:	strb	w0, [sp, #191]
  404da0:	ldr	w0, [sp, #76]
  404da4:	cmp	w0, #0x2
  404da8:	b.ne	404e58 <ferror@plt+0x3178>  // b.any
  404dac:	ldrb	w0, [sp, #197]
  404db0:	eor	w0, w0, #0x1
  404db4:	and	w0, w0, #0xff
  404db8:	cmp	w0, #0x0
  404dbc:	b.eq	404e58 <ferror@plt+0x3178>  // b.none
  404dc0:	ldr	x1, [sp, #224]
  404dc4:	ldr	x0, [sp, #96]
  404dc8:	cmp	x1, x0
  404dcc:	b.cs	404de4 <ferror@plt+0x3104>  // b.hs, b.nlast
  404dd0:	ldr	x1, [sp, #104]
  404dd4:	ldr	x0, [sp, #224]
  404dd8:	add	x0, x1, x0
  404ddc:	mov	w1, #0x27                  	// #39
  404de0:	strb	w1, [x0]
  404de4:	ldr	x0, [sp, #224]
  404de8:	add	x0, x0, #0x1
  404dec:	str	x0, [sp, #224]
  404df0:	ldr	x1, [sp, #224]
  404df4:	ldr	x0, [sp, #96]
  404df8:	cmp	x1, x0
  404dfc:	b.cs	404e14 <ferror@plt+0x3134>  // b.hs, b.nlast
  404e00:	ldr	x1, [sp, #104]
  404e04:	ldr	x0, [sp, #224]
  404e08:	add	x0, x1, x0
  404e0c:	mov	w1, #0x24                  	// #36
  404e10:	strb	w1, [x0]
  404e14:	ldr	x0, [sp, #224]
  404e18:	add	x0, x0, #0x1
  404e1c:	str	x0, [sp, #224]
  404e20:	ldr	x1, [sp, #224]
  404e24:	ldr	x0, [sp, #96]
  404e28:	cmp	x1, x0
  404e2c:	b.cs	404e44 <ferror@plt+0x3164>  // b.hs, b.nlast
  404e30:	ldr	x1, [sp, #104]
  404e34:	ldr	x0, [sp, #224]
  404e38:	add	x0, x1, x0
  404e3c:	mov	w1, #0x27                  	// #39
  404e40:	strb	w1, [x0]
  404e44:	ldr	x0, [sp, #224]
  404e48:	add	x0, x0, #0x1
  404e4c:	str	x0, [sp, #224]
  404e50:	mov	w0, #0x1                   	// #1
  404e54:	strb	w0, [sp, #197]
  404e58:	ldr	x1, [sp, #224]
  404e5c:	ldr	x0, [sp, #96]
  404e60:	cmp	x1, x0
  404e64:	b.cs	404e7c <ferror@plt+0x319c>  // b.hs, b.nlast
  404e68:	ldr	x1, [sp, #104]
  404e6c:	ldr	x0, [sp, #224]
  404e70:	add	x0, x1, x0
  404e74:	mov	w1, #0x5c                  	// #92
  404e78:	strb	w1, [x0]
  404e7c:	ldr	x0, [sp, #224]
  404e80:	add	x0, x0, #0x1
  404e84:	str	x0, [sp, #224]
  404e88:	ldr	x1, [sp, #224]
  404e8c:	ldr	x0, [sp, #96]
  404e90:	cmp	x1, x0
  404e94:	b.cs	404ebc <ferror@plt+0x31dc>  // b.hs, b.nlast
  404e98:	ldrb	w0, [sp, #194]
  404e9c:	lsr	w0, w0, #6
  404ea0:	and	w1, w0, #0xff
  404ea4:	ldr	x2, [sp, #104]
  404ea8:	ldr	x0, [sp, #224]
  404eac:	add	x0, x2, x0
  404eb0:	add	w1, w1, #0x30
  404eb4:	and	w1, w1, #0xff
  404eb8:	strb	w1, [x0]
  404ebc:	ldr	x0, [sp, #224]
  404ec0:	add	x0, x0, #0x1
  404ec4:	str	x0, [sp, #224]
  404ec8:	ldr	x1, [sp, #224]
  404ecc:	ldr	x0, [sp, #96]
  404ed0:	cmp	x1, x0
  404ed4:	b.cs	404f04 <ferror@plt+0x3224>  // b.hs, b.nlast
  404ed8:	ldrb	w0, [sp, #194]
  404edc:	lsr	w0, w0, #3
  404ee0:	and	w0, w0, #0xff
  404ee4:	and	w0, w0, #0x7
  404ee8:	and	w1, w0, #0xff
  404eec:	ldr	x2, [sp, #104]
  404ef0:	ldr	x0, [sp, #224]
  404ef4:	add	x0, x2, x0
  404ef8:	add	w1, w1, #0x30
  404efc:	and	w1, w1, #0xff
  404f00:	strb	w1, [x0]
  404f04:	ldr	x0, [sp, #224]
  404f08:	add	x0, x0, #0x1
  404f0c:	str	x0, [sp, #224]
  404f10:	ldrb	w0, [sp, #194]
  404f14:	and	w0, w0, #0x7
  404f18:	and	w0, w0, #0xff
  404f1c:	add	w0, w0, #0x30
  404f20:	strb	w0, [sp, #194]
  404f24:	b	404f68 <ferror@plt+0x3288>
  404f28:	ldrb	w0, [sp, #192]
  404f2c:	cmp	w0, #0x0
  404f30:	b.eq	404f68 <ferror@plt+0x3288>  // b.none
  404f34:	ldr	x1, [sp, #224]
  404f38:	ldr	x0, [sp, #96]
  404f3c:	cmp	x1, x0
  404f40:	b.cs	404f58 <ferror@plt+0x3278>  // b.hs, b.nlast
  404f44:	ldr	x1, [sp, #104]
  404f48:	ldr	x0, [sp, #224]
  404f4c:	add	x0, x1, x0
  404f50:	mov	w1, #0x5c                  	// #92
  404f54:	strb	w1, [x0]
  404f58:	ldr	x0, [sp, #224]
  404f5c:	add	x0, x0, #0x1
  404f60:	str	x0, [sp, #224]
  404f64:	strb	wzr, [sp, #192]
  404f68:	ldr	x0, [sp, #232]
  404f6c:	add	x0, x0, #0x1
  404f70:	ldr	x1, [sp, #136]
  404f74:	cmp	x1, x0
  404f78:	b.ls	405054 <ferror@plt+0x3374>  // b.plast
  404f7c:	ldrb	w0, [sp, #197]
  404f80:	cmp	w0, #0x0
  404f84:	b.eq	405000 <ferror@plt+0x3320>  // b.none
  404f88:	ldrb	w0, [sp, #191]
  404f8c:	eor	w0, w0, #0x1
  404f90:	and	w0, w0, #0xff
  404f94:	cmp	w0, #0x0
  404f98:	b.eq	405000 <ferror@plt+0x3320>  // b.none
  404f9c:	ldr	x1, [sp, #224]
  404fa0:	ldr	x0, [sp, #96]
  404fa4:	cmp	x1, x0
  404fa8:	b.cs	404fc0 <ferror@plt+0x32e0>  // b.hs, b.nlast
  404fac:	ldr	x1, [sp, #104]
  404fb0:	ldr	x0, [sp, #224]
  404fb4:	add	x0, x1, x0
  404fb8:	mov	w1, #0x27                  	// #39
  404fbc:	strb	w1, [x0]
  404fc0:	ldr	x0, [sp, #224]
  404fc4:	add	x0, x0, #0x1
  404fc8:	str	x0, [sp, #224]
  404fcc:	ldr	x1, [sp, #224]
  404fd0:	ldr	x0, [sp, #96]
  404fd4:	cmp	x1, x0
  404fd8:	b.cs	404ff0 <ferror@plt+0x3310>  // b.hs, b.nlast
  404fdc:	ldr	x1, [sp, #104]
  404fe0:	ldr	x0, [sp, #224]
  404fe4:	add	x0, x1, x0
  404fe8:	mov	w1, #0x27                  	// #39
  404fec:	strb	w1, [x0]
  404ff0:	ldr	x0, [sp, #224]
  404ff4:	add	x0, x0, #0x1
  404ff8:	str	x0, [sp, #224]
  404ffc:	strb	wzr, [sp, #197]
  405000:	ldr	x1, [sp, #224]
  405004:	ldr	x0, [sp, #96]
  405008:	cmp	x1, x0
  40500c:	b.cs	405024 <ferror@plt+0x3344>  // b.hs, b.nlast
  405010:	ldr	x1, [sp, #104]
  405014:	ldr	x0, [sp, #224]
  405018:	add	x0, x1, x0
  40501c:	ldrb	w1, [sp, #194]
  405020:	strb	w1, [x0]
  405024:	ldr	x0, [sp, #224]
  405028:	add	x0, x0, #0x1
  40502c:	str	x0, [sp, #224]
  405030:	ldr	x0, [sp, #232]
  405034:	add	x0, x0, #0x1
  405038:	str	x0, [sp, #232]
  40503c:	ldr	x1, [sp, #88]
  405040:	ldr	x0, [sp, #232]
  405044:	add	x0, x1, x0
  405048:	ldrb	w0, [x0]
  40504c:	strb	w0, [sp, #194]
  405050:	b	404d6c <ferror@plt+0x308c>
  405054:	nop
  405058:	b	40522c <ferror@plt+0x354c>
  40505c:	nop
  405060:	b	405088 <ferror@plt+0x33a8>
  405064:	nop
  405068:	b	405088 <ferror@plt+0x33a8>
  40506c:	nop
  405070:	b	405088 <ferror@plt+0x33a8>
  405074:	nop
  405078:	b	405088 <ferror@plt+0x33a8>
  40507c:	nop
  405080:	b	405088 <ferror@plt+0x33a8>
  405084:	nop
  405088:	ldrb	w0, [sp, #199]
  40508c:	eor	w0, w0, #0x1
  405090:	and	w0, w0, #0xff
  405094:	cmp	w0, #0x0
  405098:	b.ne	4050a8 <ferror@plt+0x33c8>  // b.any
  40509c:	ldr	w0, [sp, #76]
  4050a0:	cmp	w0, #0x2
  4050a4:	b.ne	4050bc <ferror@plt+0x33dc>  // b.any
  4050a8:	ldrb	w0, [sp, #198]
  4050ac:	eor	w0, w0, #0x1
  4050b0:	and	w0, w0, #0xff
  4050b4:	cmp	w0, #0x0
  4050b8:	b.ne	405100 <ferror@plt+0x3420>  // b.any
  4050bc:	ldr	x0, [sp, #64]
  4050c0:	cmp	x0, #0x0
  4050c4:	b.eq	405100 <ferror@plt+0x3420>  // b.none
  4050c8:	ldrb	w0, [sp, #194]
  4050cc:	lsr	w0, w0, #5
  4050d0:	and	w0, w0, #0xff
  4050d4:	and	x0, x0, #0xff
  4050d8:	lsl	x0, x0, #2
  4050dc:	ldr	x1, [sp, #64]
  4050e0:	add	x0, x1, x0
  4050e4:	ldr	w1, [x0]
  4050e8:	ldrb	w0, [sp, #194]
  4050ec:	and	w0, w0, #0x1f
  4050f0:	lsr	w0, w1, w0
  4050f4:	and	w0, w0, #0x1
  4050f8:	cmp	w0, #0x0
  4050fc:	b.ne	405114 <ferror@plt+0x3434>  // b.any
  405100:	ldrb	w0, [sp, #192]
  405104:	eor	w0, w0, #0x1
  405108:	and	w0, w0, #0xff
  40510c:	cmp	w0, #0x0
  405110:	b.ne	405228 <ferror@plt+0x3548>  // b.any
  405114:	nop
  405118:	ldrb	w0, [sp, #198]
  40511c:	cmp	w0, #0x0
  405120:	b.ne	4054cc <ferror@plt+0x37ec>  // b.any
  405124:	mov	w0, #0x1                   	// #1
  405128:	strb	w0, [sp, #191]
  40512c:	ldr	w0, [sp, #76]
  405130:	cmp	w0, #0x2
  405134:	b.ne	4051e4 <ferror@plt+0x3504>  // b.any
  405138:	ldrb	w0, [sp, #197]
  40513c:	eor	w0, w0, #0x1
  405140:	and	w0, w0, #0xff
  405144:	cmp	w0, #0x0
  405148:	b.eq	4051e4 <ferror@plt+0x3504>  // b.none
  40514c:	ldr	x1, [sp, #224]
  405150:	ldr	x0, [sp, #96]
  405154:	cmp	x1, x0
  405158:	b.cs	405170 <ferror@plt+0x3490>  // b.hs, b.nlast
  40515c:	ldr	x1, [sp, #104]
  405160:	ldr	x0, [sp, #224]
  405164:	add	x0, x1, x0
  405168:	mov	w1, #0x27                  	// #39
  40516c:	strb	w1, [x0]
  405170:	ldr	x0, [sp, #224]
  405174:	add	x0, x0, #0x1
  405178:	str	x0, [sp, #224]
  40517c:	ldr	x1, [sp, #224]
  405180:	ldr	x0, [sp, #96]
  405184:	cmp	x1, x0
  405188:	b.cs	4051a0 <ferror@plt+0x34c0>  // b.hs, b.nlast
  40518c:	ldr	x1, [sp, #104]
  405190:	ldr	x0, [sp, #224]
  405194:	add	x0, x1, x0
  405198:	mov	w1, #0x24                  	// #36
  40519c:	strb	w1, [x0]
  4051a0:	ldr	x0, [sp, #224]
  4051a4:	add	x0, x0, #0x1
  4051a8:	str	x0, [sp, #224]
  4051ac:	ldr	x1, [sp, #224]
  4051b0:	ldr	x0, [sp, #96]
  4051b4:	cmp	x1, x0
  4051b8:	b.cs	4051d0 <ferror@plt+0x34f0>  // b.hs, b.nlast
  4051bc:	ldr	x1, [sp, #104]
  4051c0:	ldr	x0, [sp, #224]
  4051c4:	add	x0, x1, x0
  4051c8:	mov	w1, #0x27                  	// #39
  4051cc:	strb	w1, [x0]
  4051d0:	ldr	x0, [sp, #224]
  4051d4:	add	x0, x0, #0x1
  4051d8:	str	x0, [sp, #224]
  4051dc:	mov	w0, #0x1                   	// #1
  4051e0:	strb	w0, [sp, #197]
  4051e4:	ldr	x1, [sp, #224]
  4051e8:	ldr	x0, [sp, #96]
  4051ec:	cmp	x1, x0
  4051f0:	b.cs	405208 <ferror@plt+0x3528>  // b.hs, b.nlast
  4051f4:	ldr	x1, [sp, #104]
  4051f8:	ldr	x0, [sp, #224]
  4051fc:	add	x0, x1, x0
  405200:	mov	w1, #0x5c                  	// #92
  405204:	strb	w1, [x0]
  405208:	ldr	x0, [sp, #224]
  40520c:	add	x0, x0, #0x1
  405210:	str	x0, [sp, #224]
  405214:	b	40522c <ferror@plt+0x354c>
  405218:	nop
  40521c:	b	40522c <ferror@plt+0x354c>
  405220:	nop
  405224:	b	40522c <ferror@plt+0x354c>
  405228:	nop
  40522c:	ldrb	w0, [sp, #197]
  405230:	cmp	w0, #0x0
  405234:	b.eq	4052b0 <ferror@plt+0x35d0>  // b.none
  405238:	ldrb	w0, [sp, #191]
  40523c:	eor	w0, w0, #0x1
  405240:	and	w0, w0, #0xff
  405244:	cmp	w0, #0x0
  405248:	b.eq	4052b0 <ferror@plt+0x35d0>  // b.none
  40524c:	ldr	x1, [sp, #224]
  405250:	ldr	x0, [sp, #96]
  405254:	cmp	x1, x0
  405258:	b.cs	405270 <ferror@plt+0x3590>  // b.hs, b.nlast
  40525c:	ldr	x1, [sp, #104]
  405260:	ldr	x0, [sp, #224]
  405264:	add	x0, x1, x0
  405268:	mov	w1, #0x27                  	// #39
  40526c:	strb	w1, [x0]
  405270:	ldr	x0, [sp, #224]
  405274:	add	x0, x0, #0x1
  405278:	str	x0, [sp, #224]
  40527c:	ldr	x1, [sp, #224]
  405280:	ldr	x0, [sp, #96]
  405284:	cmp	x1, x0
  405288:	b.cs	4052a0 <ferror@plt+0x35c0>  // b.hs, b.nlast
  40528c:	ldr	x1, [sp, #104]
  405290:	ldr	x0, [sp, #224]
  405294:	add	x0, x1, x0
  405298:	mov	w1, #0x27                  	// #39
  40529c:	strb	w1, [x0]
  4052a0:	ldr	x0, [sp, #224]
  4052a4:	add	x0, x0, #0x1
  4052a8:	str	x0, [sp, #224]
  4052ac:	strb	wzr, [sp, #197]
  4052b0:	ldr	x1, [sp, #224]
  4052b4:	ldr	x0, [sp, #96]
  4052b8:	cmp	x1, x0
  4052bc:	b.cs	4052d4 <ferror@plt+0x35f4>  // b.hs, b.nlast
  4052c0:	ldr	x1, [sp, #104]
  4052c4:	ldr	x0, [sp, #224]
  4052c8:	add	x0, x1, x0
  4052cc:	ldrb	w1, [sp, #194]
  4052d0:	strb	w1, [x0]
  4052d4:	ldr	x0, [sp, #224]
  4052d8:	add	x0, x0, #0x1
  4052dc:	str	x0, [sp, #224]
  4052e0:	ldrb	w0, [sp, #190]
  4052e4:	eor	w0, w0, #0x1
  4052e8:	and	w0, w0, #0xff
  4052ec:	cmp	w0, #0x0
  4052f0:	b.eq	4052f8 <ferror@plt+0x3618>  // b.none
  4052f4:	strb	wzr, [sp, #195]
  4052f8:	ldr	x0, [sp, #232]
  4052fc:	add	x0, x0, #0x1
  405300:	str	x0, [sp, #232]
  405304:	ldr	x0, [sp, #80]
  405308:	cmn	x0, #0x1
  40530c:	b.ne	405330 <ferror@plt+0x3650>  // b.any
  405310:	ldr	x1, [sp, #88]
  405314:	ldr	x0, [sp, #232]
  405318:	add	x0, x1, x0
  40531c:	ldrb	w0, [x0]
  405320:	cmp	w0, #0x0
  405324:	cset	w0, ne  // ne = any
  405328:	and	w0, w0, #0xff
  40532c:	b	405344 <ferror@plt+0x3664>
  405330:	ldr	x1, [sp, #232]
  405334:	ldr	x0, [sp, #80]
  405338:	cmp	x1, x0
  40533c:	cset	w0, ne  // ne = any
  405340:	and	w0, w0, #0xff
  405344:	cmp	w0, #0x0
  405348:	b.ne	404450 <ferror@plt+0x2770>  // b.any
  40534c:	ldr	x0, [sp, #224]
  405350:	cmp	x0, #0x0
  405354:	b.ne	405370 <ferror@plt+0x3690>  // b.any
  405358:	ldr	w0, [sp, #76]
  40535c:	cmp	w0, #0x2
  405360:	b.ne	405370 <ferror@plt+0x3690>  // b.any
  405364:	ldrb	w0, [sp, #198]
  405368:	cmp	w0, #0x0
  40536c:	b.ne	4054d4 <ferror@plt+0x37f4>  // b.any
  405370:	ldr	w0, [sp, #76]
  405374:	cmp	w0, #0x2
  405378:	b.ne	405400 <ferror@plt+0x3720>  // b.any
  40537c:	ldrb	w0, [sp, #198]
  405380:	eor	w0, w0, #0x1
  405384:	and	w0, w0, #0xff
  405388:	cmp	w0, #0x0
  40538c:	b.eq	405400 <ferror@plt+0x3720>  // b.none
  405390:	ldrb	w0, [sp, #196]
  405394:	cmp	w0, #0x0
  405398:	b.eq	405400 <ferror@plt+0x3720>  // b.none
  40539c:	ldrb	w0, [sp, #195]
  4053a0:	cmp	w0, #0x0
  4053a4:	b.eq	4053d8 <ferror@plt+0x36f8>  // b.none
  4053a8:	ldr	x0, [sp, #240]
  4053ac:	str	x0, [sp]
  4053b0:	ldr	x7, [sp, #56]
  4053b4:	ldr	x6, [sp, #64]
  4053b8:	ldr	w5, [sp, #72]
  4053bc:	mov	w4, #0x5                   	// #5
  4053c0:	ldr	x3, [sp, #80]
  4053c4:	ldr	x2, [sp, #88]
  4053c8:	ldr	x1, [sp, #216]
  4053cc:	ldr	x0, [sp, #104]
  4053d0:	bl	404128 <ferror@plt+0x2448>
  4053d4:	b	40552c <ferror@plt+0x384c>
  4053d8:	ldr	x0, [sp, #96]
  4053dc:	cmp	x0, #0x0
  4053e0:	b.ne	405400 <ferror@plt+0x3720>  // b.any
  4053e4:	ldr	x0, [sp, #216]
  4053e8:	cmp	x0, #0x0
  4053ec:	b.eq	405400 <ferror@plt+0x3720>  // b.none
  4053f0:	ldr	x0, [sp, #216]
  4053f4:	str	x0, [sp, #96]
  4053f8:	str	xzr, [sp, #224]
  4053fc:	b	4041a0 <ferror@plt+0x24c0>
  405400:	ldr	x0, [sp, #208]
  405404:	cmp	x0, #0x0
  405408:	b.eq	405474 <ferror@plt+0x3794>  // b.none
  40540c:	ldrb	w0, [sp, #198]
  405410:	eor	w0, w0, #0x1
  405414:	and	w0, w0, #0xff
  405418:	cmp	w0, #0x0
  40541c:	b.eq	405474 <ferror@plt+0x3794>  // b.none
  405420:	b	405464 <ferror@plt+0x3784>
  405424:	ldr	x1, [sp, #224]
  405428:	ldr	x0, [sp, #96]
  40542c:	cmp	x1, x0
  405430:	b.cs	40544c <ferror@plt+0x376c>  // b.hs, b.nlast
  405434:	ldr	x1, [sp, #104]
  405438:	ldr	x0, [sp, #224]
  40543c:	add	x0, x1, x0
  405440:	ldr	x1, [sp, #208]
  405444:	ldrb	w1, [x1]
  405448:	strb	w1, [x0]
  40544c:	ldr	x0, [sp, #224]
  405450:	add	x0, x0, #0x1
  405454:	str	x0, [sp, #224]
  405458:	ldr	x0, [sp, #208]
  40545c:	add	x0, x0, #0x1
  405460:	str	x0, [sp, #208]
  405464:	ldr	x0, [sp, #208]
  405468:	ldrb	w0, [x0]
  40546c:	cmp	w0, #0x0
  405470:	b.ne	405424 <ferror@plt+0x3744>  // b.any
  405474:	ldr	x1, [sp, #224]
  405478:	ldr	x0, [sp, #96]
  40547c:	cmp	x1, x0
  405480:	b.cs	405494 <ferror@plt+0x37b4>  // b.hs, b.nlast
  405484:	ldr	x1, [sp, #104]
  405488:	ldr	x0, [sp, #224]
  40548c:	add	x0, x1, x0
  405490:	strb	wzr, [x0]
  405494:	ldr	x0, [sp, #224]
  405498:	b	40552c <ferror@plt+0x384c>
  40549c:	nop
  4054a0:	b	4054d8 <ferror@plt+0x37f8>
  4054a4:	nop
  4054a8:	b	4054d8 <ferror@plt+0x37f8>
  4054ac:	nop
  4054b0:	b	4054d8 <ferror@plt+0x37f8>
  4054b4:	nop
  4054b8:	b	4054d8 <ferror@plt+0x37f8>
  4054bc:	nop
  4054c0:	b	4054d8 <ferror@plt+0x37f8>
  4054c4:	nop
  4054c8:	b	4054d8 <ferror@plt+0x37f8>
  4054cc:	nop
  4054d0:	b	4054d8 <ferror@plt+0x37f8>
  4054d4:	nop
  4054d8:	ldr	w0, [sp, #76]
  4054dc:	cmp	w0, #0x2
  4054e0:	b.ne	4054f8 <ferror@plt+0x3818>  // b.any
  4054e4:	ldrb	w0, [sp, #199]
  4054e8:	cmp	w0, #0x0
  4054ec:	b.eq	4054f8 <ferror@plt+0x3818>  // b.none
  4054f0:	mov	w0, #0x4                   	// #4
  4054f4:	str	w0, [sp, #76]
  4054f8:	ldr	w0, [sp, #72]
  4054fc:	and	w1, w0, #0xfffffffd
  405500:	ldr	x0, [sp, #240]
  405504:	str	x0, [sp]
  405508:	ldr	x7, [sp, #56]
  40550c:	mov	x6, #0x0                   	// #0
  405510:	mov	w5, w1
  405514:	ldr	w4, [sp, #76]
  405518:	ldr	x3, [sp, #80]
  40551c:	ldr	x2, [sp, #88]
  405520:	ldr	x1, [sp, #96]
  405524:	ldr	x0, [sp, #104]
  405528:	bl	404128 <ferror@plt+0x2448>
  40552c:	ldr	x19, [sp, #32]
  405530:	ldp	x29, x30, [sp, #16]
  405534:	add	sp, sp, #0xf0
  405538:	ret
  40553c:	sub	sp, sp, #0x70
  405540:	stp	x29, x30, [sp, #16]
  405544:	add	x29, sp, #0x10
  405548:	str	x0, [sp, #72]
  40554c:	str	x1, [sp, #64]
  405550:	str	x2, [sp, #56]
  405554:	str	x3, [sp, #48]
  405558:	str	x4, [sp, #40]
  40555c:	ldr	x0, [sp, #40]
  405560:	cmp	x0, #0x0
  405564:	b.eq	405570 <ferror@plt+0x3890>  // b.none
  405568:	ldr	x0, [sp, #40]
  40556c:	b	405578 <ferror@plt+0x3898>
  405570:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405574:	add	x0, x0, #0x310
  405578:	str	x0, [sp, #104]
  40557c:	bl	401ca0 <__errno_location@plt>
  405580:	ldr	w0, [x0]
  405584:	str	w0, [sp, #100]
  405588:	ldr	x0, [sp, #104]
  40558c:	ldr	w1, [x0]
  405590:	ldr	x0, [sp, #104]
  405594:	ldr	w2, [x0, #4]
  405598:	ldr	x0, [sp, #104]
  40559c:	add	x3, x0, #0x8
  4055a0:	ldr	x0, [sp, #104]
  4055a4:	ldr	x4, [x0, #40]
  4055a8:	ldr	x0, [sp, #104]
  4055ac:	ldr	x0, [x0, #48]
  4055b0:	str	x0, [sp]
  4055b4:	mov	x7, x4
  4055b8:	mov	x6, x3
  4055bc:	mov	w5, w2
  4055c0:	mov	w4, w1
  4055c4:	ldr	x3, [sp, #48]
  4055c8:	ldr	x2, [sp, #56]
  4055cc:	ldr	x1, [sp, #64]
  4055d0:	ldr	x0, [sp, #72]
  4055d4:	bl	404128 <ferror@plt+0x2448>
  4055d8:	str	x0, [sp, #88]
  4055dc:	bl	401ca0 <__errno_location@plt>
  4055e0:	mov	x1, x0
  4055e4:	ldr	w0, [sp, #100]
  4055e8:	str	w0, [x1]
  4055ec:	ldr	x0, [sp, #88]
  4055f0:	ldp	x29, x30, [sp, #16]
  4055f4:	add	sp, sp, #0x70
  4055f8:	ret
  4055fc:	stp	x29, x30, [sp, #-48]!
  405600:	mov	x29, sp
  405604:	str	x0, [sp, #40]
  405608:	str	x1, [sp, #32]
  40560c:	str	x2, [sp, #24]
  405610:	ldr	x3, [sp, #24]
  405614:	mov	x2, #0x0                   	// #0
  405618:	ldr	x1, [sp, #32]
  40561c:	ldr	x0, [sp, #40]
  405620:	bl	40562c <ferror@plt+0x394c>
  405624:	ldp	x29, x30, [sp], #48
  405628:	ret
  40562c:	sub	sp, sp, #0x60
  405630:	stp	x29, x30, [sp, #16]
  405634:	add	x29, sp, #0x10
  405638:	str	x0, [sp, #56]
  40563c:	str	x1, [sp, #48]
  405640:	str	x2, [sp, #40]
  405644:	str	x3, [sp, #32]
  405648:	ldr	x0, [sp, #32]
  40564c:	cmp	x0, #0x0
  405650:	b.eq	40565c <ferror@plt+0x397c>  // b.none
  405654:	ldr	x0, [sp, #32]
  405658:	b	405664 <ferror@plt+0x3984>
  40565c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405660:	add	x0, x0, #0x310
  405664:	str	x0, [sp, #88]
  405668:	bl	401ca0 <__errno_location@plt>
  40566c:	ldr	w0, [x0]
  405670:	str	w0, [sp, #84]
  405674:	ldr	x0, [sp, #88]
  405678:	ldr	w0, [x0, #4]
  40567c:	ldr	x1, [sp, #40]
  405680:	cmp	x1, #0x0
  405684:	cset	w1, eq  // eq = none
  405688:	and	w1, w1, #0xff
  40568c:	orr	w0, w0, w1
  405690:	str	w0, [sp, #80]
  405694:	ldr	x0, [sp, #88]
  405698:	ldr	w1, [x0]
  40569c:	ldr	x0, [sp, #88]
  4056a0:	add	x2, x0, #0x8
  4056a4:	ldr	x0, [sp, #88]
  4056a8:	ldr	x3, [x0, #40]
  4056ac:	ldr	x0, [sp, #88]
  4056b0:	ldr	x0, [x0, #48]
  4056b4:	str	x0, [sp]
  4056b8:	mov	x7, x3
  4056bc:	mov	x6, x2
  4056c0:	ldr	w5, [sp, #80]
  4056c4:	mov	w4, w1
  4056c8:	ldr	x3, [sp, #48]
  4056cc:	ldr	x2, [sp, #56]
  4056d0:	mov	x1, #0x0                   	// #0
  4056d4:	mov	x0, #0x0                   	// #0
  4056d8:	bl	404128 <ferror@plt+0x2448>
  4056dc:	add	x0, x0, #0x1
  4056e0:	str	x0, [sp, #72]
  4056e4:	ldr	x0, [sp, #72]
  4056e8:	bl	408b28 <ferror@plt+0x6e48>
  4056ec:	str	x0, [sp, #64]
  4056f0:	ldr	x0, [sp, #88]
  4056f4:	ldr	w1, [x0]
  4056f8:	ldr	x0, [sp, #88]
  4056fc:	add	x2, x0, #0x8
  405700:	ldr	x0, [sp, #88]
  405704:	ldr	x3, [x0, #40]
  405708:	ldr	x0, [sp, #88]
  40570c:	ldr	x0, [x0, #48]
  405710:	str	x0, [sp]
  405714:	mov	x7, x3
  405718:	mov	x6, x2
  40571c:	ldr	w5, [sp, #80]
  405720:	mov	w4, w1
  405724:	ldr	x3, [sp, #48]
  405728:	ldr	x2, [sp, #56]
  40572c:	ldr	x1, [sp, #72]
  405730:	ldr	x0, [sp, #64]
  405734:	bl	404128 <ferror@plt+0x2448>
  405738:	bl	401ca0 <__errno_location@plt>
  40573c:	mov	x1, x0
  405740:	ldr	w0, [sp, #84]
  405744:	str	w0, [x1]
  405748:	ldr	x0, [sp, #40]
  40574c:	cmp	x0, #0x0
  405750:	b.eq	405764 <ferror@plt+0x3a84>  // b.none
  405754:	ldr	x0, [sp, #72]
  405758:	sub	x1, x0, #0x1
  40575c:	ldr	x0, [sp, #40]
  405760:	str	x1, [x0]
  405764:	ldr	x0, [sp, #64]
  405768:	ldp	x29, x30, [sp, #16]
  40576c:	add	sp, sp, #0x60
  405770:	ret
  405774:	stp	x29, x30, [sp, #-32]!
  405778:	mov	x29, sp
  40577c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405780:	add	x0, x0, #0x278
  405784:	ldr	x0, [x0]
  405788:	str	x0, [sp, #16]
  40578c:	mov	w0, #0x1                   	// #1
  405790:	str	w0, [sp, #28]
  405794:	b	4057bc <ferror@plt+0x3adc>
  405798:	ldrsw	x0, [sp, #28]
  40579c:	lsl	x0, x0, #4
  4057a0:	ldr	x1, [sp, #16]
  4057a4:	add	x0, x1, x0
  4057a8:	ldr	x0, [x0, #8]
  4057ac:	bl	401b60 <free@plt>
  4057b0:	ldr	w0, [sp, #28]
  4057b4:	add	w0, w0, #0x1
  4057b8:	str	w0, [sp, #28]
  4057bc:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4057c0:	add	x0, x0, #0x260
  4057c4:	ldr	w0, [x0]
  4057c8:	ldr	w1, [sp, #28]
  4057cc:	cmp	w1, w0
  4057d0:	b.lt	405798 <ferror@plt+0x3ab8>  // b.tstop
  4057d4:	ldr	x0, [sp, #16]
  4057d8:	ldr	x1, [x0, #8]
  4057dc:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4057e0:	add	x0, x0, #0x348
  4057e4:	cmp	x1, x0
  4057e8:	b.eq	40581c <ferror@plt+0x3b3c>  // b.none
  4057ec:	ldr	x0, [sp, #16]
  4057f0:	ldr	x0, [x0, #8]
  4057f4:	bl	401b60 <free@plt>
  4057f8:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4057fc:	add	x0, x0, #0x268
  405800:	mov	x1, #0x100                 	// #256
  405804:	str	x1, [x0]
  405808:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40580c:	add	x0, x0, #0x268
  405810:	adrp	x1, 420000 <ferror@plt+0x1e320>
  405814:	add	x1, x1, #0x348
  405818:	str	x1, [x0, #8]
  40581c:	ldr	x1, [sp, #16]
  405820:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405824:	add	x0, x0, #0x268
  405828:	cmp	x1, x0
  40582c:	b.eq	40584c <ferror@plt+0x3b6c>  // b.none
  405830:	ldr	x0, [sp, #16]
  405834:	bl	401b60 <free@plt>
  405838:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40583c:	add	x0, x0, #0x278
  405840:	adrp	x1, 420000 <ferror@plt+0x1e320>
  405844:	add	x1, x1, #0x268
  405848:	str	x1, [x0]
  40584c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405850:	add	x0, x0, #0x260
  405854:	mov	w1, #0x1                   	// #1
  405858:	str	w1, [x0]
  40585c:	nop
  405860:	ldp	x29, x30, [sp], #32
  405864:	ret
  405868:	sub	sp, sp, #0x80
  40586c:	stp	x29, x30, [sp, #16]
  405870:	add	x29, sp, #0x10
  405874:	str	w0, [sp, #60]
  405878:	str	x1, [sp, #48]
  40587c:	str	x2, [sp, #40]
  405880:	str	x3, [sp, #32]
  405884:	bl	401ca0 <__errno_location@plt>
  405888:	ldr	w0, [x0]
  40588c:	str	w0, [sp, #108]
  405890:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405894:	add	x0, x0, #0x278
  405898:	ldr	x0, [x0]
  40589c:	str	x0, [sp, #120]
  4058a0:	ldr	w0, [sp, #60]
  4058a4:	cmp	w0, #0x0
  4058a8:	b.ge	4058b0 <ferror@plt+0x3bd0>  // b.tcont
  4058ac:	bl	401ab0 <abort@plt>
  4058b0:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4058b4:	add	x0, x0, #0x260
  4058b8:	ldr	w0, [x0]
  4058bc:	ldr	w1, [sp, #60]
  4058c0:	cmp	w1, w0
  4058c4:	b.lt	4059bc <ferror@plt+0x3cdc>  // b.tstop
  4058c8:	ldr	x1, [sp, #120]
  4058cc:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4058d0:	add	x0, x0, #0x268
  4058d4:	cmp	x1, x0
  4058d8:	cset	w0, eq  // eq = none
  4058dc:	strb	w0, [sp, #107]
  4058e0:	mov	w0, #0x7ffffffe            	// #2147483646
  4058e4:	str	w0, [sp, #100]
  4058e8:	ldr	w1, [sp, #100]
  4058ec:	ldr	w0, [sp, #60]
  4058f0:	cmp	w1, w0
  4058f4:	b.ge	4058fc <ferror@plt+0x3c1c>  // b.tcont
  4058f8:	bl	408d24 <ferror@plt+0x7044>
  4058fc:	ldrb	w0, [sp, #107]
  405900:	cmp	w0, #0x0
  405904:	b.eq	405910 <ferror@plt+0x3c30>  // b.none
  405908:	mov	x0, #0x0                   	// #0
  40590c:	b	405914 <ferror@plt+0x3c34>
  405910:	ldr	x0, [sp, #120]
  405914:	ldr	w1, [sp, #60]
  405918:	add	w1, w1, #0x1
  40591c:	sxtw	x1, w1
  405920:	lsl	x1, x1, #4
  405924:	bl	408b84 <ferror@plt+0x6ea4>
  405928:	str	x0, [sp, #120]
  40592c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405930:	add	x0, x0, #0x278
  405934:	ldr	x1, [sp, #120]
  405938:	str	x1, [x0]
  40593c:	ldrb	w0, [sp, #107]
  405940:	cmp	w0, #0x0
  405944:	b.eq	40595c <ferror@plt+0x3c7c>  // b.none
  405948:	ldr	x2, [sp, #120]
  40594c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405950:	add	x0, x0, #0x268
  405954:	ldp	x0, x1, [x0]
  405958:	stp	x0, x1, [x2]
  40595c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405960:	add	x0, x0, #0x260
  405964:	ldr	w0, [x0]
  405968:	sxtw	x0, w0
  40596c:	lsl	x0, x0, #4
  405970:	ldr	x1, [sp, #120]
  405974:	add	x3, x1, x0
  405978:	ldr	w0, [sp, #60]
  40597c:	add	w1, w0, #0x1
  405980:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405984:	add	x0, x0, #0x260
  405988:	ldr	w0, [x0]
  40598c:	sub	w0, w1, w0
  405990:	sxtw	x0, w0
  405994:	lsl	x0, x0, #4
  405998:	mov	x2, x0
  40599c:	mov	w1, #0x0                   	// #0
  4059a0:	mov	x0, x3
  4059a4:	bl	401a10 <memset@plt>
  4059a8:	ldr	w0, [sp, #60]
  4059ac:	add	w1, w0, #0x1
  4059b0:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4059b4:	add	x0, x0, #0x260
  4059b8:	str	w1, [x0]
  4059bc:	ldrsw	x0, [sp, #60]
  4059c0:	lsl	x0, x0, #4
  4059c4:	ldr	x1, [sp, #120]
  4059c8:	add	x0, x1, x0
  4059cc:	ldr	x0, [x0]
  4059d0:	str	x0, [sp, #88]
  4059d4:	ldrsw	x0, [sp, #60]
  4059d8:	lsl	x0, x0, #4
  4059dc:	ldr	x1, [sp, #120]
  4059e0:	add	x0, x1, x0
  4059e4:	ldr	x0, [x0, #8]
  4059e8:	str	x0, [sp, #112]
  4059ec:	ldr	x0, [sp, #32]
  4059f0:	ldr	w0, [x0, #4]
  4059f4:	orr	w0, w0, #0x1
  4059f8:	str	w0, [sp, #84]
  4059fc:	ldr	x0, [sp, #32]
  405a00:	ldr	w1, [x0]
  405a04:	ldr	x0, [sp, #32]
  405a08:	add	x2, x0, #0x8
  405a0c:	ldr	x0, [sp, #32]
  405a10:	ldr	x3, [x0, #40]
  405a14:	ldr	x0, [sp, #32]
  405a18:	ldr	x0, [x0, #48]
  405a1c:	str	x0, [sp]
  405a20:	mov	x7, x3
  405a24:	mov	x6, x2
  405a28:	ldr	w5, [sp, #84]
  405a2c:	mov	w4, w1
  405a30:	ldr	x3, [sp, #40]
  405a34:	ldr	x2, [sp, #48]
  405a38:	ldr	x1, [sp, #88]
  405a3c:	ldr	x0, [sp, #112]
  405a40:	bl	404128 <ferror@plt+0x2448>
  405a44:	str	x0, [sp, #72]
  405a48:	ldr	x1, [sp, #88]
  405a4c:	ldr	x0, [sp, #72]
  405a50:	cmp	x1, x0
  405a54:	b.hi	405b04 <ferror@plt+0x3e24>  // b.pmore
  405a58:	ldr	x0, [sp, #72]
  405a5c:	add	x0, x0, #0x1
  405a60:	str	x0, [sp, #88]
  405a64:	ldrsw	x0, [sp, #60]
  405a68:	lsl	x0, x0, #4
  405a6c:	ldr	x1, [sp, #120]
  405a70:	add	x0, x1, x0
  405a74:	ldr	x1, [sp, #88]
  405a78:	str	x1, [x0]
  405a7c:	ldr	x1, [sp, #112]
  405a80:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405a84:	add	x0, x0, #0x348
  405a88:	cmp	x1, x0
  405a8c:	b.eq	405a98 <ferror@plt+0x3db8>  // b.none
  405a90:	ldr	x0, [sp, #112]
  405a94:	bl	401b60 <free@plt>
  405a98:	ldr	x0, [sp, #88]
  405a9c:	bl	408b28 <ferror@plt+0x6e48>
  405aa0:	str	x0, [sp, #112]
  405aa4:	ldrsw	x0, [sp, #60]
  405aa8:	lsl	x0, x0, #4
  405aac:	ldr	x1, [sp, #120]
  405ab0:	add	x0, x1, x0
  405ab4:	ldr	x1, [sp, #112]
  405ab8:	str	x1, [x0, #8]
  405abc:	ldr	x0, [sp, #32]
  405ac0:	ldr	w1, [x0]
  405ac4:	ldr	x0, [sp, #32]
  405ac8:	add	x2, x0, #0x8
  405acc:	ldr	x0, [sp, #32]
  405ad0:	ldr	x3, [x0, #40]
  405ad4:	ldr	x0, [sp, #32]
  405ad8:	ldr	x0, [x0, #48]
  405adc:	str	x0, [sp]
  405ae0:	mov	x7, x3
  405ae4:	mov	x6, x2
  405ae8:	ldr	w5, [sp, #84]
  405aec:	mov	w4, w1
  405af0:	ldr	x3, [sp, #40]
  405af4:	ldr	x2, [sp, #48]
  405af8:	ldr	x1, [sp, #88]
  405afc:	ldr	x0, [sp, #112]
  405b00:	bl	404128 <ferror@plt+0x2448>
  405b04:	bl	401ca0 <__errno_location@plt>
  405b08:	mov	x1, x0
  405b0c:	ldr	w0, [sp, #108]
  405b10:	str	w0, [x1]
  405b14:	ldr	x0, [sp, #112]
  405b18:	ldp	x29, x30, [sp, #16]
  405b1c:	add	sp, sp, #0x80
  405b20:	ret
  405b24:	stp	x29, x30, [sp, #-32]!
  405b28:	mov	x29, sp
  405b2c:	str	w0, [sp, #28]
  405b30:	str	x1, [sp, #16]
  405b34:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405b38:	add	x3, x0, #0x310
  405b3c:	mov	x2, #0xffffffffffffffff    	// #-1
  405b40:	ldr	x1, [sp, #16]
  405b44:	ldr	w0, [sp, #28]
  405b48:	bl	405868 <ferror@plt+0x3b88>
  405b4c:	ldp	x29, x30, [sp], #32
  405b50:	ret
  405b54:	stp	x29, x30, [sp, #-48]!
  405b58:	mov	x29, sp
  405b5c:	str	w0, [sp, #44]
  405b60:	str	x1, [sp, #32]
  405b64:	str	x2, [sp, #24]
  405b68:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405b6c:	add	x3, x0, #0x310
  405b70:	ldr	x2, [sp, #24]
  405b74:	ldr	x1, [sp, #32]
  405b78:	ldr	w0, [sp, #44]
  405b7c:	bl	405868 <ferror@plt+0x3b88>
  405b80:	ldp	x29, x30, [sp], #48
  405b84:	ret
  405b88:	stp	x29, x30, [sp, #-32]!
  405b8c:	mov	x29, sp
  405b90:	str	x0, [sp, #24]
  405b94:	ldr	x1, [sp, #24]
  405b98:	mov	w0, #0x0                   	// #0
  405b9c:	bl	405b24 <ferror@plt+0x3e44>
  405ba0:	ldp	x29, x30, [sp], #32
  405ba4:	ret
  405ba8:	stp	x29, x30, [sp, #-32]!
  405bac:	mov	x29, sp
  405bb0:	str	x0, [sp, #24]
  405bb4:	str	x1, [sp, #16]
  405bb8:	ldr	x2, [sp, #16]
  405bbc:	ldr	x1, [sp, #24]
  405bc0:	mov	w0, #0x0                   	// #0
  405bc4:	bl	405b54 <ferror@plt+0x3e74>
  405bc8:	ldp	x29, x30, [sp], #32
  405bcc:	ret
  405bd0:	stp	x29, x30, [sp, #-96]!
  405bd4:	mov	x29, sp
  405bd8:	str	w0, [sp, #28]
  405bdc:	str	w1, [sp, #24]
  405be0:	str	x2, [sp, #16]
  405be4:	add	x0, sp, #0x28
  405be8:	mov	x8, x0
  405bec:	ldr	w0, [sp, #24]
  405bf0:	bl	403fe0 <ferror@plt+0x2300>
  405bf4:	add	x0, sp, #0x28
  405bf8:	mov	x3, x0
  405bfc:	mov	x2, #0xffffffffffffffff    	// #-1
  405c00:	ldr	x1, [sp, #16]
  405c04:	ldr	w0, [sp, #28]
  405c08:	bl	405868 <ferror@plt+0x3b88>
  405c0c:	ldp	x29, x30, [sp], #96
  405c10:	ret
  405c14:	stp	x29, x30, [sp, #-112]!
  405c18:	mov	x29, sp
  405c1c:	str	w0, [sp, #44]
  405c20:	str	w1, [sp, #40]
  405c24:	str	x2, [sp, #32]
  405c28:	str	x3, [sp, #24]
  405c2c:	add	x0, sp, #0x38
  405c30:	mov	x8, x0
  405c34:	ldr	w0, [sp, #40]
  405c38:	bl	403fe0 <ferror@plt+0x2300>
  405c3c:	add	x0, sp, #0x38
  405c40:	mov	x3, x0
  405c44:	ldr	x2, [sp, #24]
  405c48:	ldr	x1, [sp, #32]
  405c4c:	ldr	w0, [sp, #44]
  405c50:	bl	405868 <ferror@plt+0x3b88>
  405c54:	ldp	x29, x30, [sp], #112
  405c58:	ret
  405c5c:	stp	x29, x30, [sp, #-32]!
  405c60:	mov	x29, sp
  405c64:	str	w0, [sp, #28]
  405c68:	str	x1, [sp, #16]
  405c6c:	ldr	x2, [sp, #16]
  405c70:	ldr	w1, [sp, #28]
  405c74:	mov	w0, #0x0                   	// #0
  405c78:	bl	405bd0 <ferror@plt+0x3ef0>
  405c7c:	ldp	x29, x30, [sp], #32
  405c80:	ret
  405c84:	stp	x29, x30, [sp, #-48]!
  405c88:	mov	x29, sp
  405c8c:	str	w0, [sp, #44]
  405c90:	str	x1, [sp, #32]
  405c94:	str	x2, [sp, #24]
  405c98:	ldr	x3, [sp, #24]
  405c9c:	ldr	x2, [sp, #32]
  405ca0:	ldr	w1, [sp, #44]
  405ca4:	mov	w0, #0x0                   	// #0
  405ca8:	bl	405c14 <ferror@plt+0x3f34>
  405cac:	ldp	x29, x30, [sp], #48
  405cb0:	ret
  405cb4:	stp	x29, x30, [sp, #-112]!
  405cb8:	mov	x29, sp
  405cbc:	str	x0, [sp, #40]
  405cc0:	str	x1, [sp, #32]
  405cc4:	strb	w2, [sp, #31]
  405cc8:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405ccc:	add	x1, x0, #0x310
  405cd0:	add	x0, sp, #0x38
  405cd4:	ldp	x2, x3, [x1]
  405cd8:	stp	x2, x3, [x0]
  405cdc:	ldp	x2, x3, [x1, #16]
  405ce0:	stp	x2, x3, [x0, #16]
  405ce4:	ldp	x2, x3, [x1, #32]
  405ce8:	stp	x2, x3, [x0, #32]
  405cec:	ldr	x1, [x1, #48]
  405cf0:	str	x1, [x0, #48]
  405cf4:	add	x0, sp, #0x38
  405cf8:	mov	w2, #0x1                   	// #1
  405cfc:	ldrb	w1, [sp, #31]
  405d00:	bl	403e70 <ferror@plt+0x2190>
  405d04:	add	x0, sp, #0x38
  405d08:	mov	x3, x0
  405d0c:	ldr	x2, [sp, #32]
  405d10:	ldr	x1, [sp, #40]
  405d14:	mov	w0, #0x0                   	// #0
  405d18:	bl	405868 <ferror@plt+0x3b88>
  405d1c:	ldp	x29, x30, [sp], #112
  405d20:	ret
  405d24:	stp	x29, x30, [sp, #-32]!
  405d28:	mov	x29, sp
  405d2c:	str	x0, [sp, #24]
  405d30:	strb	w1, [sp, #23]
  405d34:	ldrb	w2, [sp, #23]
  405d38:	mov	x1, #0xffffffffffffffff    	// #-1
  405d3c:	ldr	x0, [sp, #24]
  405d40:	bl	405cb4 <ferror@plt+0x3fd4>
  405d44:	ldp	x29, x30, [sp], #32
  405d48:	ret
  405d4c:	stp	x29, x30, [sp, #-32]!
  405d50:	mov	x29, sp
  405d54:	str	x0, [sp, #24]
  405d58:	mov	w1, #0x3a                  	// #58
  405d5c:	ldr	x0, [sp, #24]
  405d60:	bl	405d24 <ferror@plt+0x4044>
  405d64:	ldp	x29, x30, [sp], #32
  405d68:	ret
  405d6c:	stp	x29, x30, [sp, #-32]!
  405d70:	mov	x29, sp
  405d74:	str	x0, [sp, #24]
  405d78:	str	x1, [sp, #16]
  405d7c:	mov	w2, #0x3a                  	// #58
  405d80:	ldr	x1, [sp, #16]
  405d84:	ldr	x0, [sp, #24]
  405d88:	bl	405cb4 <ferror@plt+0x3fd4>
  405d8c:	ldp	x29, x30, [sp], #32
  405d90:	ret
  405d94:	stp	x29, x30, [sp, #-160]!
  405d98:	mov	x29, sp
  405d9c:	str	w0, [sp, #92]
  405da0:	str	w1, [sp, #88]
  405da4:	str	x2, [sp, #80]
  405da8:	add	x0, sp, #0x10
  405dac:	mov	x8, x0
  405db0:	ldr	w0, [sp, #88]
  405db4:	bl	403fe0 <ferror@plt+0x2300>
  405db8:	add	x0, sp, #0x68
  405dbc:	add	x1, sp, #0x10
  405dc0:	ldp	x2, x3, [x1]
  405dc4:	stp	x2, x3, [x0]
  405dc8:	ldp	x2, x3, [x1, #16]
  405dcc:	stp	x2, x3, [x0, #16]
  405dd0:	ldp	x2, x3, [x1, #32]
  405dd4:	stp	x2, x3, [x0, #32]
  405dd8:	ldr	x1, [x1, #48]
  405ddc:	str	x1, [x0, #48]
  405de0:	add	x0, sp, #0x68
  405de4:	mov	w2, #0x1                   	// #1
  405de8:	mov	w1, #0x3a                  	// #58
  405dec:	bl	403e70 <ferror@plt+0x2190>
  405df0:	add	x0, sp, #0x68
  405df4:	mov	x3, x0
  405df8:	mov	x2, #0xffffffffffffffff    	// #-1
  405dfc:	ldr	x1, [sp, #80]
  405e00:	ldr	w0, [sp, #92]
  405e04:	bl	405868 <ferror@plt+0x3b88>
  405e08:	ldp	x29, x30, [sp], #160
  405e0c:	ret
  405e10:	stp	x29, x30, [sp, #-48]!
  405e14:	mov	x29, sp
  405e18:	str	w0, [sp, #44]
  405e1c:	str	x1, [sp, #32]
  405e20:	str	x2, [sp, #24]
  405e24:	str	x3, [sp, #16]
  405e28:	mov	x4, #0xffffffffffffffff    	// #-1
  405e2c:	ldr	x3, [sp, #16]
  405e30:	ldr	x2, [sp, #24]
  405e34:	ldr	x1, [sp, #32]
  405e38:	ldr	w0, [sp, #44]
  405e3c:	bl	405e48 <ferror@plt+0x4168>
  405e40:	ldp	x29, x30, [sp], #48
  405e44:	ret
  405e48:	stp	x29, x30, [sp, #-128]!
  405e4c:	mov	x29, sp
  405e50:	str	w0, [sp, #60]
  405e54:	str	x1, [sp, #48]
  405e58:	str	x2, [sp, #40]
  405e5c:	str	x3, [sp, #32]
  405e60:	str	x4, [sp, #24]
  405e64:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405e68:	add	x1, x0, #0x310
  405e6c:	add	x0, sp, #0x48
  405e70:	ldp	x2, x3, [x1]
  405e74:	stp	x2, x3, [x0]
  405e78:	ldp	x2, x3, [x1, #16]
  405e7c:	stp	x2, x3, [x0, #16]
  405e80:	ldp	x2, x3, [x1, #32]
  405e84:	stp	x2, x3, [x0, #32]
  405e88:	ldr	x1, [x1, #48]
  405e8c:	str	x1, [x0, #48]
  405e90:	add	x0, sp, #0x48
  405e94:	ldr	x2, [sp, #40]
  405e98:	ldr	x1, [sp, #48]
  405e9c:	bl	403f68 <ferror@plt+0x2288>
  405ea0:	add	x0, sp, #0x48
  405ea4:	mov	x3, x0
  405ea8:	ldr	x2, [sp, #24]
  405eac:	ldr	x1, [sp, #32]
  405eb0:	ldr	w0, [sp, #60]
  405eb4:	bl	405868 <ferror@plt+0x3b88>
  405eb8:	ldp	x29, x30, [sp], #128
  405ebc:	ret
  405ec0:	stp	x29, x30, [sp, #-48]!
  405ec4:	mov	x29, sp
  405ec8:	str	x0, [sp, #40]
  405ecc:	str	x1, [sp, #32]
  405ed0:	str	x2, [sp, #24]
  405ed4:	ldr	x3, [sp, #24]
  405ed8:	ldr	x2, [sp, #32]
  405edc:	ldr	x1, [sp, #40]
  405ee0:	mov	w0, #0x0                   	// #0
  405ee4:	bl	405e10 <ferror@plt+0x4130>
  405ee8:	ldp	x29, x30, [sp], #48
  405eec:	ret
  405ef0:	stp	x29, x30, [sp, #-48]!
  405ef4:	mov	x29, sp
  405ef8:	str	x0, [sp, #40]
  405efc:	str	x1, [sp, #32]
  405f00:	str	x2, [sp, #24]
  405f04:	str	x3, [sp, #16]
  405f08:	ldr	x4, [sp, #16]
  405f0c:	ldr	x3, [sp, #24]
  405f10:	ldr	x2, [sp, #32]
  405f14:	ldr	x1, [sp, #40]
  405f18:	mov	w0, #0x0                   	// #0
  405f1c:	bl	405e48 <ferror@plt+0x4168>
  405f20:	ldp	x29, x30, [sp], #48
  405f24:	ret
  405f28:	stp	x29, x30, [sp, #-48]!
  405f2c:	mov	x29, sp
  405f30:	str	w0, [sp, #44]
  405f34:	str	x1, [sp, #32]
  405f38:	str	x2, [sp, #24]
  405f3c:	adrp	x0, 420000 <ferror@plt+0x1e320>
  405f40:	add	x3, x0, #0x280
  405f44:	ldr	x2, [sp, #24]
  405f48:	ldr	x1, [sp, #32]
  405f4c:	ldr	w0, [sp, #44]
  405f50:	bl	405868 <ferror@plt+0x3b88>
  405f54:	ldp	x29, x30, [sp], #48
  405f58:	ret
  405f5c:	stp	x29, x30, [sp, #-32]!
  405f60:	mov	x29, sp
  405f64:	str	x0, [sp, #24]
  405f68:	str	x1, [sp, #16]
  405f6c:	ldr	x2, [sp, #16]
  405f70:	ldr	x1, [sp, #24]
  405f74:	mov	w0, #0x0                   	// #0
  405f78:	bl	405f28 <ferror@plt+0x4248>
  405f7c:	ldp	x29, x30, [sp], #32
  405f80:	ret
  405f84:	stp	x29, x30, [sp, #-32]!
  405f88:	mov	x29, sp
  405f8c:	str	w0, [sp, #28]
  405f90:	str	x1, [sp, #16]
  405f94:	mov	x2, #0xffffffffffffffff    	// #-1
  405f98:	ldr	x1, [sp, #16]
  405f9c:	ldr	w0, [sp, #28]
  405fa0:	bl	405f28 <ferror@plt+0x4248>
  405fa4:	ldp	x29, x30, [sp], #32
  405fa8:	ret
  405fac:	stp	x29, x30, [sp, #-32]!
  405fb0:	mov	x29, sp
  405fb4:	str	x0, [sp, #24]
  405fb8:	ldr	x1, [sp, #24]
  405fbc:	mov	w0, #0x0                   	// #0
  405fc0:	bl	405f84 <ferror@plt+0x42a4>
  405fc4:	ldp	x29, x30, [sp], #32
  405fc8:	ret
  405fcc:	stp	x29, x30, [sp, #-48]!
  405fd0:	mov	x29, sp
  405fd4:	str	x0, [sp, #24]
  405fd8:	mov	x0, #0x18                  	// #24
  405fdc:	bl	408b44 <ferror@plt+0x6e64>
  405fe0:	str	x0, [sp, #40]
  405fe4:	ldr	x0, [sp, #40]
  405fe8:	ldr	x1, [sp, #24]
  405fec:	str	x1, [x0]
  405ff0:	ldr	x0, [sp, #40]
  405ff4:	str	xzr, [x0, #16]
  405ff8:	ldr	x0, [sp, #40]
  405ffc:	ldr	x1, [x0, #16]
  406000:	ldr	x0, [sp, #40]
  406004:	str	x1, [x0, #8]
  406008:	ldr	x0, [sp, #40]
  40600c:	ldp	x29, x30, [sp], #48
  406010:	ret
  406014:	stp	x29, x30, [sp, #-48]!
  406018:	mov	x29, sp
  40601c:	str	x0, [sp, #24]
  406020:	str	x1, [sp, #16]
  406024:	ldr	x1, [sp, #16]
  406028:	ldr	x0, [sp, #24]
  40602c:	bl	406b3c <ferror@plt+0x4e5c>
  406030:	str	x0, [sp, #40]
  406034:	ldr	x0, [sp, #40]
  406038:	cmp	x0, #0x0
  40603c:	b.eq	40604c <ferror@plt+0x436c>  // b.none
  406040:	ldr	x0, [sp, #40]
  406044:	bl	405fcc <ferror@plt+0x42ec>
  406048:	b	406050 <ferror@plt+0x4370>
  40604c:	mov	x0, #0x0                   	// #0
  406050:	ldp	x29, x30, [sp], #48
  406054:	ret
  406058:	sub	sp, sp, #0x10
  40605c:	str	x0, [sp, #8]
  406060:	ldr	x0, [sp, #8]
  406064:	ldr	x0, [x0]
  406068:	add	sp, sp, #0x10
  40606c:	ret
  406070:	sub	sp, sp, #0x10
  406074:	str	x0, [sp, #8]
  406078:	ldr	x0, [sp, #8]
  40607c:	lsl	x0, x0, #8
  406080:	add	sp, sp, #0x10
  406084:	ret
  406088:	stp	x29, x30, [sp, #-128]!
  40608c:	mov	x29, sp
  406090:	str	x0, [sp, #24]
  406094:	str	x1, [sp, #16]
  406098:	ldr	x0, [sp, #24]
  40609c:	ldr	x0, [x0]
  4060a0:	str	x0, [sp, #88]
  4060a4:	ldr	x0, [sp, #24]
  4060a8:	ldr	x0, [x0, #8]
  4060ac:	str	x0, [sp, #120]
  4060b0:	ldr	x0, [sp, #24]
  4060b4:	ldr	x0, [x0, #16]
  4060b8:	str	x0, [sp, #112]
  4060bc:	ldr	x0, [sp, #16]
  4060c0:	add	x0, x0, #0x1
  4060c4:	str	x0, [sp, #80]
  4060c8:	ldr	x1, [sp, #112]
  4060cc:	ldr	x0, [sp, #16]
  4060d0:	cmp	x1, x0
  4060d4:	b.cs	406178 <ferror@plt+0x4498>  // b.hs, b.nlast
  4060d8:	str	xzr, [sp, #104]
  4060dc:	ldr	x0, [sp, #112]
  4060e0:	str	x0, [sp, #96]
  4060e4:	ldr	x0, [sp, #96]
  4060e8:	bl	406070 <ferror@plt+0x4390>
  4060ec:	add	x0, x0, #0xff
  4060f0:	str	x0, [sp, #96]
  4060f4:	ldr	x0, [sp, #104]
  4060f8:	add	x0, x0, #0x1
  4060fc:	str	x0, [sp, #104]
  406100:	ldr	x1, [sp, #96]
  406104:	ldr	x0, [sp, #16]
  406108:	cmp	x1, x0
  40610c:	b.cc	4060e4 <ferror@plt+0x4404>  // b.lo, b.ul, b.last
  406110:	add	x0, sp, #0x28
  406114:	ldr	x2, [sp, #104]
  406118:	mov	x1, x0
  40611c:	ldr	x0, [sp, #88]
  406120:	bl	406e90 <ferror@plt+0x51b0>
  406124:	str	xzr, [sp, #104]
  406128:	ldr	x0, [sp, #120]
  40612c:	bl	406070 <ferror@plt+0x4390>
  406130:	mov	x2, x0
  406134:	ldr	x0, [sp, #104]
  406138:	add	x1, sp, #0x28
  40613c:	ldrb	w0, [x1, x0]
  406140:	and	x0, x0, #0xff
  406144:	add	x0, x2, x0
  406148:	str	x0, [sp, #120]
  40614c:	ldr	x0, [sp, #112]
  406150:	bl	406070 <ferror@plt+0x4390>
  406154:	add	x0, x0, #0xff
  406158:	str	x0, [sp, #112]
  40615c:	ldr	x0, [sp, #104]
  406160:	add	x0, x0, #0x1
  406164:	str	x0, [sp, #104]
  406168:	ldr	x1, [sp, #112]
  40616c:	ldr	x0, [sp, #16]
  406170:	cmp	x1, x0
  406174:	b.cc	406128 <ferror@plt+0x4448>  // b.lo, b.ul, b.last
  406178:	ldr	x1, [sp, #112]
  40617c:	ldr	x0, [sp, #16]
  406180:	cmp	x1, x0
  406184:	b.ne	4061a8 <ferror@plt+0x44c8>  // b.any
  406188:	ldr	x0, [sp, #24]
  40618c:	str	xzr, [x0, #16]
  406190:	ldr	x0, [sp, #24]
  406194:	ldr	x1, [x0, #16]
  406198:	ldr	x0, [sp, #24]
  40619c:	str	x1, [x0, #8]
  4061a0:	ldr	x0, [sp, #120]
  4061a4:	b	406258 <ferror@plt+0x4578>
  4061a8:	ldr	x1, [sp, #112]
  4061ac:	ldr	x0, [sp, #16]
  4061b0:	sub	x0, x1, x0
  4061b4:	str	x0, [sp, #72]
  4061b8:	ldr	x0, [sp, #72]
  4061bc:	ldr	x1, [sp, #80]
  4061c0:	udiv	x2, x0, x1
  4061c4:	ldr	x1, [sp, #80]
  4061c8:	mul	x1, x2, x1
  4061cc:	sub	x0, x0, x1
  4061d0:	str	x0, [sp, #64]
  4061d4:	ldr	x1, [sp, #112]
  4061d8:	ldr	x0, [sp, #64]
  4061dc:	sub	x0, x1, x0
  4061e0:	str	x0, [sp, #56]
  4061e4:	ldr	x0, [sp, #120]
  4061e8:	ldr	x1, [sp, #80]
  4061ec:	udiv	x2, x0, x1
  4061f0:	ldr	x1, [sp, #80]
  4061f4:	mul	x1, x2, x1
  4061f8:	sub	x0, x0, x1
  4061fc:	str	x0, [sp, #48]
  406200:	ldr	x1, [sp, #120]
  406204:	ldr	x0, [sp, #56]
  406208:	cmp	x1, x0
  40620c:	b.hi	406240 <ferror@plt+0x4560>  // b.pmore
  406210:	ldr	x1, [sp, #120]
  406214:	ldr	x0, [sp, #80]
  406218:	udiv	x1, x1, x0
  40621c:	ldr	x0, [sp, #24]
  406220:	str	x1, [x0, #8]
  406224:	ldr	x1, [sp, #72]
  406228:	ldr	x0, [sp, #80]
  40622c:	udiv	x1, x1, x0
  406230:	ldr	x0, [sp, #24]
  406234:	str	x1, [x0, #16]
  406238:	ldr	x0, [sp, #48]
  40623c:	b	406258 <ferror@plt+0x4578>
  406240:	ldr	x0, [sp, #48]
  406244:	str	x0, [sp, #120]
  406248:	ldr	x0, [sp, #64]
  40624c:	sub	x0, x0, #0x1
  406250:	str	x0, [sp, #112]
  406254:	b	4060c8 <ferror@plt+0x43e8>
  406258:	ldp	x29, x30, [sp], #128
  40625c:	ret
  406260:	stp	x29, x30, [sp, #-32]!
  406264:	mov	x29, sp
  406268:	str	x0, [sp, #24]
  40626c:	mov	x1, #0x18                  	// #24
  406270:	ldr	x0, [sp, #24]
  406274:	bl	401c30 <explicit_bzero@plt>
  406278:	ldr	x0, [sp, #24]
  40627c:	bl	401b60 <free@plt>
  406280:	nop
  406284:	ldp	x29, x30, [sp], #32
  406288:	ret
  40628c:	stp	x29, x30, [sp, #-48]!
  406290:	mov	x29, sp
  406294:	str	x0, [sp, #24]
  406298:	ldr	x0, [sp, #24]
  40629c:	ldr	x0, [x0]
  4062a0:	bl	406ee8 <ferror@plt+0x5208>
  4062a4:	str	w0, [sp, #44]
  4062a8:	bl	401ca0 <__errno_location@plt>
  4062ac:	ldr	w0, [x0]
  4062b0:	str	w0, [sp, #40]
  4062b4:	ldr	x0, [sp, #24]
  4062b8:	bl	406260 <ferror@plt+0x4580>
  4062bc:	bl	401ca0 <__errno_location@plt>
  4062c0:	mov	x1, x0
  4062c4:	ldr	w0, [sp, #40]
  4062c8:	str	w0, [x1]
  4062cc:	ldr	w0, [sp, #44]
  4062d0:	ldp	x29, x30, [sp], #48
  4062d4:	ret
  4062d8:	stp	x29, x30, [sp, #-32]!
  4062dc:	mov	x29, sp
  4062e0:	str	x0, [sp, #24]
  4062e4:	str	x1, [sp, #16]
  4062e8:	ldr	x0, [sp, #16]
  4062ec:	sub	x0, x0, #0x1
  4062f0:	mov	x1, x0
  4062f4:	ldr	x0, [sp, #24]
  4062f8:	bl	406088 <ferror@plt+0x43a8>
  4062fc:	ldp	x29, x30, [sp], #32
  406300:	ret
  406304:	sub	sp, sp, #0x20
  406308:	str	x0, [sp, #8]
  40630c:	str	xzr, [sp, #24]
  406310:	ldr	x0, [sp, #8]
  406314:	sub	x0, x0, #0x1
  406318:	str	x0, [sp, #8]
  40631c:	b	406338 <ferror@plt+0x4658>
  406320:	ldr	x0, [sp, #24]
  406324:	add	x0, x0, #0x1
  406328:	str	x0, [sp, #24]
  40632c:	ldr	x0, [sp, #8]
  406330:	lsr	x0, x0, #1
  406334:	str	x0, [sp, #8]
  406338:	ldr	x0, [sp, #8]
  40633c:	cmp	x0, #0x0
  406340:	b.ne	406320 <ferror@plt+0x4640>  // b.any
  406344:	ldr	x0, [sp, #24]
  406348:	add	sp, sp, #0x20
  40634c:	ret
  406350:	stp	x29, x30, [sp, #-64]!
  406354:	mov	x29, sp
  406358:	str	x0, [sp, #24]
  40635c:	str	x1, [sp, #16]
  406360:	ldr	x0, [sp, #16]
  406364:	bl	406304 <ferror@plt+0x4624>
  406368:	str	x0, [sp, #56]
  40636c:	ldr	x1, [sp, #56]
  406370:	ldr	x0, [sp, #24]
  406374:	mul	x0, x1, x0
  406378:	str	x0, [sp, #48]
  40637c:	ldr	x0, [sp, #48]
  406380:	add	x0, x0, #0x7
  406384:	lsr	x0, x0, #3
  406388:	str	x0, [sp, #40]
  40638c:	ldr	x0, [sp, #40]
  406390:	ldp	x29, x30, [sp], #64
  406394:	ret
  406398:	sub	sp, sp, #0x30
  40639c:	str	x0, [sp, #24]
  4063a0:	str	x1, [sp, #16]
  4063a4:	str	x2, [sp, #8]
  4063a8:	ldr	x0, [sp, #16]
  4063ac:	lsl	x0, x0, #3
  4063b0:	ldr	x1, [sp, #24]
  4063b4:	add	x0, x1, x0
  4063b8:	ldr	x0, [x0]
  4063bc:	str	x0, [sp, #40]
  4063c0:	ldr	x0, [sp, #8]
  4063c4:	lsl	x0, x0, #3
  4063c8:	ldr	x1, [sp, #24]
  4063cc:	add	x1, x1, x0
  4063d0:	ldr	x0, [sp, #16]
  4063d4:	lsl	x0, x0, #3
  4063d8:	ldr	x2, [sp, #24]
  4063dc:	add	x0, x2, x0
  4063e0:	ldr	x1, [x1]
  4063e4:	str	x1, [x0]
  4063e8:	ldr	x0, [sp, #8]
  4063ec:	lsl	x0, x0, #3
  4063f0:	ldr	x1, [sp, #24]
  4063f4:	add	x0, x1, x0
  4063f8:	ldr	x1, [sp, #40]
  4063fc:	str	x1, [x0]
  406400:	nop
  406404:	add	sp, sp, #0x30
  406408:	ret
  40640c:	sub	sp, sp, #0x20
  406410:	str	x0, [sp, #8]
  406414:	str	x1, [sp]
  406418:	ldr	x0, [sp, #8]
  40641c:	str	x0, [sp, #24]
  406420:	ldr	x0, [sp, #24]
  406424:	ldr	x0, [x0]
  406428:	ldr	x1, [sp]
  40642c:	udiv	x2, x0, x1
  406430:	ldr	x1, [sp]
  406434:	mul	x1, x2, x1
  406438:	sub	x0, x0, x1
  40643c:	add	sp, sp, #0x20
  406440:	ret
  406444:	sub	sp, sp, #0x20
  406448:	str	x0, [sp, #8]
  40644c:	str	x1, [sp]
  406450:	ldr	x0, [sp, #8]
  406454:	str	x0, [sp, #24]
  406458:	ldr	x0, [sp]
  40645c:	str	x0, [sp, #16]
  406460:	ldr	x0, [sp, #24]
  406464:	ldr	x1, [x0]
  406468:	ldr	x0, [sp, #16]
  40646c:	ldr	x0, [x0]
  406470:	cmp	x1, x0
  406474:	cset	w0, eq  // eq = none
  406478:	and	w0, w0, #0xff
  40647c:	add	sp, sp, #0x20
  406480:	ret
  406484:	stp	x29, x30, [sp, #-32]!
  406488:	mov	x29, sp
  40648c:	str	x0, [sp, #24]
  406490:	adrp	x0, 401000 <mbrtowc@plt-0x870>
  406494:	add	x4, x0, #0xb60
  406498:	adrp	x0, 406000 <ferror@plt+0x4320>
  40649c:	add	x3, x0, #0x444
  4064a0:	adrp	x0, 406000 <ferror@plt+0x4320>
  4064a4:	add	x2, x0, #0x40c
  4064a8:	mov	x1, #0x0                   	// #0
  4064ac:	ldr	x0, [sp, #24]
  4064b0:	bl	40ab10 <ferror@plt+0x8e30>
  4064b4:	ldp	x29, x30, [sp], #32
  4064b8:	ret
  4064bc:	stp	x29, x30, [sp, #-112]!
  4064c0:	mov	x29, sp
  4064c4:	str	x0, [sp, #40]
  4064c8:	str	x1, [sp, #32]
  4064cc:	str	x2, [sp, #24]
  4064d0:	str	x3, [sp, #16]
  4064d4:	ldr	x0, [sp, #24]
  4064d8:	str	x0, [sp, #72]
  4064dc:	str	xzr, [sp, #80]
  4064e0:	add	x0, sp, #0x48
  4064e4:	mov	x1, x0
  4064e8:	ldr	x0, [sp, #40]
  4064ec:	bl	40b7ec <ferror@plt+0x9b0c>
  4064f0:	str	x0, [sp, #104]
  4064f4:	ldr	x0, [sp, #16]
  4064f8:	str	x0, [sp, #56]
  4064fc:	str	xzr, [sp, #64]
  406500:	add	x0, sp, #0x38
  406504:	mov	x1, x0
  406508:	ldr	x0, [sp, #40]
  40650c:	bl	40b7ec <ferror@plt+0x9b0c>
  406510:	str	x0, [sp, #96]
  406514:	ldr	x0, [sp, #104]
  406518:	cmp	x0, #0x0
  40651c:	b.ne	406548 <ferror@plt+0x4868>  // b.any
  406520:	mov	x0, #0x10                  	// #16
  406524:	bl	408b44 <ferror@plt+0x6e64>
  406528:	str	x0, [sp, #104]
  40652c:	ldr	x0, [sp, #104]
  406530:	ldr	x1, [sp, #24]
  406534:	str	x1, [x0, #8]
  406538:	ldr	x0, [sp, #104]
  40653c:	ldr	x1, [x0, #8]
  406540:	ldr	x0, [sp, #104]
  406544:	str	x1, [x0]
  406548:	ldr	x0, [sp, #96]
  40654c:	cmp	x0, #0x0
  406550:	b.ne	40657c <ferror@plt+0x489c>  // b.any
  406554:	mov	x0, #0x10                  	// #16
  406558:	bl	408b44 <ferror@plt+0x6e64>
  40655c:	str	x0, [sp, #96]
  406560:	ldr	x0, [sp, #96]
  406564:	ldr	x1, [sp, #16]
  406568:	str	x1, [x0, #8]
  40656c:	ldr	x0, [sp, #96]
  406570:	ldr	x1, [x0, #8]
  406574:	ldr	x0, [sp, #96]
  406578:	str	x1, [x0]
  40657c:	ldr	x0, [sp, #104]
  406580:	ldr	x0, [x0, #8]
  406584:	str	x0, [sp, #88]
  406588:	ldr	x0, [sp, #96]
  40658c:	ldr	x1, [x0, #8]
  406590:	ldr	x0, [sp, #104]
  406594:	str	x1, [x0, #8]
  406598:	ldr	x0, [sp, #96]
  40659c:	ldr	x1, [sp, #88]
  4065a0:	str	x1, [x0, #8]
  4065a4:	ldr	x1, [sp, #104]
  4065a8:	ldr	x0, [sp, #40]
  4065ac:	bl	40b790 <ferror@plt+0x9ab0>
  4065b0:	cmp	x0, #0x0
  4065b4:	b.ne	4065bc <ferror@plt+0x48dc>  // b.any
  4065b8:	bl	408d24 <ferror@plt+0x7044>
  4065bc:	ldr	x1, [sp, #96]
  4065c0:	ldr	x0, [sp, #40]
  4065c4:	bl	40b790 <ferror@plt+0x9ab0>
  4065c8:	cmp	x0, #0x0
  4065cc:	b.ne	4065d4 <ferror@plt+0x48f4>  // b.any
  4065d0:	bl	408d24 <ferror@plt+0x7044>
  4065d4:	ldr	x0, [sp, #24]
  4065d8:	lsl	x0, x0, #3
  4065dc:	ldr	x1, [sp, #32]
  4065e0:	add	x0, x1, x0
  4065e4:	ldr	x1, [sp, #104]
  4065e8:	ldr	x1, [x1, #8]
  4065ec:	str	x1, [x0]
  4065f0:	nop
  4065f4:	ldp	x29, x30, [sp], #112
  4065f8:	ret
  4065fc:	stp	x29, x30, [sp, #-32]!
  406600:	mov	x29, sp
  406604:	str	x0, [sp, #24]
  406608:	ldr	x0, [sp, #24]
  40660c:	bl	40adb0 <ferror@plt+0x90d0>
  406610:	nop
  406614:	ldp	x29, x30, [sp], #32
  406618:	ret
  40661c:	stp	x29, x30, [sp, #-96]!
  406620:	mov	x29, sp
  406624:	str	x0, [sp, #40]
  406628:	str	x1, [sp, #32]
  40662c:	str	x2, [sp, #24]
  406630:	ldr	x0, [sp, #32]
  406634:	cmp	x0, #0x0
  406638:	b.eq	40664c <ferror@plt+0x496c>  // b.none
  40663c:	ldr	x0, [sp, #32]
  406640:	cmp	x0, #0x1
  406644:	b.eq	406654 <ferror@plt+0x4974>  // b.none
  406648:	b	40667c <ferror@plt+0x499c>
  40664c:	str	xzr, [sp, #88]
  406650:	b	4067fc <ferror@plt+0x4b1c>
  406654:	mov	x0, #0x8                   	// #8
  406658:	bl	408b44 <ferror@plt+0x6e64>
  40665c:	str	x0, [sp, #88]
  406660:	ldr	x1, [sp, #24]
  406664:	ldr	x0, [sp, #40]
  406668:	bl	4062d8 <ferror@plt+0x45f8>
  40666c:	mov	x1, x0
  406670:	ldr	x0, [sp, #88]
  406674:	str	x1, [x0]
  406678:	b	4067fc <ferror@plt+0x4b1c>
  40667c:	ldr	x1, [sp, #24]
  406680:	mov	x0, #0x1ffff               	// #131071
  406684:	cmp	x1, x0
  406688:	b.ls	4066a8 <ferror@plt+0x49c8>  // b.plast
  40668c:	ldr	x1, [sp, #24]
  406690:	ldr	x0, [sp, #32]
  406694:	udiv	x0, x1, x0
  406698:	cmp	x0, #0x1f
  40669c:	b.ls	4066a8 <ferror@plt+0x49c8>  // b.plast
  4066a0:	mov	w0, #0x1                   	// #1
  4066a4:	b	4066ac <ferror@plt+0x49cc>
  4066a8:	mov	w0, #0x0                   	// #0
  4066ac:	strb	w0, [sp, #71]
  4066b0:	ldrb	w0, [sp, #71]
  4066b4:	and	w0, w0, #0x1
  4066b8:	strb	w0, [sp, #71]
  4066bc:	ldrb	w0, [sp, #71]
  4066c0:	cmp	w0, #0x0
  4066c4:	b.eq	4066fc <ferror@plt+0x4a1c>  // b.none
  4066c8:	ldr	x0, [sp, #32]
  4066cc:	lsl	x0, x0, #1
  4066d0:	bl	406484 <ferror@plt+0x47a4>
  4066d4:	str	x0, [sp, #72]
  4066d8:	ldr	x0, [sp, #72]
  4066dc:	cmp	x0, #0x0
  4066e0:	b.ne	4066e8 <ferror@plt+0x4a08>  // b.any
  4066e4:	bl	408d24 <ferror@plt+0x7044>
  4066e8:	mov	x1, #0x8                   	// #8
  4066ec:	ldr	x0, [sp, #32]
  4066f0:	bl	408910 <ferror@plt+0x6c30>
  4066f4:	str	x0, [sp, #88]
  4066f8:	b	40674c <ferror@plt+0x4a6c>
  4066fc:	str	xzr, [sp, #72]
  406700:	mov	x1, #0x8                   	// #8
  406704:	ldr	x0, [sp, #24]
  406708:	bl	408910 <ferror@plt+0x6c30>
  40670c:	str	x0, [sp, #88]
  406710:	str	xzr, [sp, #80]
  406714:	b	40673c <ferror@plt+0x4a5c>
  406718:	ldr	x0, [sp, #80]
  40671c:	lsl	x0, x0, #3
  406720:	ldr	x1, [sp, #88]
  406724:	add	x0, x1, x0
  406728:	ldr	x1, [sp, #80]
  40672c:	str	x1, [x0]
  406730:	ldr	x0, [sp, #80]
  406734:	add	x0, x0, #0x1
  406738:	str	x0, [sp, #80]
  40673c:	ldr	x1, [sp, #80]
  406740:	ldr	x0, [sp, #24]
  406744:	cmp	x1, x0
  406748:	b.cc	406718 <ferror@plt+0x4a38>  // b.lo, b.ul, b.last
  40674c:	str	xzr, [sp, #80]
  406750:	b	4067bc <ferror@plt+0x4adc>
  406754:	ldr	x1, [sp, #24]
  406758:	ldr	x0, [sp, #80]
  40675c:	sub	x0, x1, x0
  406760:	mov	x1, x0
  406764:	ldr	x0, [sp, #40]
  406768:	bl	4062d8 <ferror@plt+0x45f8>
  40676c:	mov	x1, x0
  406770:	ldr	x0, [sp, #80]
  406774:	add	x0, x0, x1
  406778:	str	x0, [sp, #56]
  40677c:	ldrb	w0, [sp, #71]
  406780:	cmp	w0, #0x0
  406784:	b.eq	4067a0 <ferror@plt+0x4ac0>  // b.none
  406788:	ldr	x3, [sp, #56]
  40678c:	ldr	x2, [sp, #80]
  406790:	ldr	x1, [sp, #88]
  406794:	ldr	x0, [sp, #72]
  406798:	bl	4064bc <ferror@plt+0x47dc>
  40679c:	b	4067b0 <ferror@plt+0x4ad0>
  4067a0:	ldr	x2, [sp, #56]
  4067a4:	ldr	x1, [sp, #80]
  4067a8:	ldr	x0, [sp, #88]
  4067ac:	bl	406398 <ferror@plt+0x46b8>
  4067b0:	ldr	x0, [sp, #80]
  4067b4:	add	x0, x0, #0x1
  4067b8:	str	x0, [sp, #80]
  4067bc:	ldr	x1, [sp, #80]
  4067c0:	ldr	x0, [sp, #32]
  4067c4:	cmp	x1, x0
  4067c8:	b.cc	406754 <ferror@plt+0x4a74>  // b.lo, b.ul, b.last
  4067cc:	ldrb	w0, [sp, #71]
  4067d0:	cmp	w0, #0x0
  4067d4:	b.eq	4067e4 <ferror@plt+0x4b04>  // b.none
  4067d8:	ldr	x0, [sp, #72]
  4067dc:	bl	4065fc <ferror@plt+0x491c>
  4067e0:	b	4067f8 <ferror@plt+0x4b18>
  4067e4:	mov	x2, #0x8                   	// #8
  4067e8:	ldr	x1, [sp, #32]
  4067ec:	ldr	x0, [sp, #88]
  4067f0:	bl	408988 <ferror@plt+0x6ca8>
  4067f4:	str	x0, [sp, #88]
  4067f8:	nop
  4067fc:	ldr	x0, [sp, #88]
  406800:	ldp	x29, x30, [sp], #96
  406804:	ret
  406808:	stp	x29, x30, [sp, #-64]!
  40680c:	mov	x29, sp
  406810:	stp	x19, x20, [sp, #16]
  406814:	str	x21, [sp, #32]
  406818:	str	x0, [sp, #56]
  40681c:	ldr	x0, [sp, #56]
  406820:	cmp	x0, #0x0
  406824:	b.eq	40688c <ferror@plt+0x4bac>  // b.none
  406828:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40682c:	add	x0, x0, #0x258
  406830:	ldr	w20, [x0]
  406834:	bl	401ca0 <__errno_location@plt>
  406838:	ldr	w21, [x0]
  40683c:	bl	401ca0 <__errno_location@plt>
  406840:	ldr	w0, [x0]
  406844:	cmp	w0, #0x0
  406848:	b.ne	406860 <ferror@plt+0x4b80>  // b.any
  40684c:	adrp	x0, 40d000 <ferror@plt+0xb320>
  406850:	add	x0, x0, #0x1d0
  406854:	bl	401cb0 <gettext@plt>
  406858:	mov	x19, x0
  40685c:	b	406870 <ferror@plt+0x4b90>
  406860:	adrp	x0, 40d000 <ferror@plt+0xb320>
  406864:	add	x0, x0, #0x1e0
  406868:	bl	401cb0 <gettext@plt>
  40686c:	mov	x19, x0
  406870:	ldr	x0, [sp, #56]
  406874:	bl	405fac <ferror@plt+0x42cc>
  406878:	mov	x3, x0
  40687c:	mov	x2, x19
  406880:	mov	w1, w21
  406884:	mov	w0, w20
  406888:	bl	4018e0 <error@plt>
  40688c:	bl	401ab0 <abort@plt>
  406890:	stp	x29, x30, [sp, #-48]!
  406894:	mov	x29, sp
  406898:	str	x0, [sp, #24]
  40689c:	str	x1, [sp, #16]
  4068a0:	mov	x0, #0x1038                	// #4152
  4068a4:	bl	408b44 <ferror@plt+0x6e64>
  4068a8:	str	x0, [sp, #40]
  4068ac:	ldr	x0, [sp, #40]
  4068b0:	ldr	x1, [sp, #24]
  4068b4:	str	x1, [x0]
  4068b8:	ldr	x0, [sp, #40]
  4068bc:	adrp	x1, 406000 <ferror@plt+0x4320>
  4068c0:	add	x1, x1, #0x808
  4068c4:	str	x1, [x0, #8]
  4068c8:	ldr	x0, [sp, #40]
  4068cc:	ldr	x1, [sp, #16]
  4068d0:	str	x1, [x0, #16]
  4068d4:	ldr	x0, [sp, #40]
  4068d8:	ldp	x29, x30, [sp], #48
  4068dc:	ret
  4068e0:	stp	x29, x30, [sp, #-144]!
  4068e4:	mov	x29, sp
  4068e8:	str	x0, [sp, #40]
  4068ec:	str	x1, [sp, #32]
  4068f0:	str	x2, [sp, #24]
  4068f4:	ldr	x0, [sp, #40]
  4068f8:	str	x0, [sp, #128]
  4068fc:	str	xzr, [sp, #136]
  406900:	mov	w1, #0x0                   	// #0
  406904:	adrp	x0, 40d000 <ferror@plt+0xb320>
  406908:	add	x0, x0, #0x1f0
  40690c:	bl	4019c0 <open@plt>
  406910:	str	w0, [sp, #124]
  406914:	ldr	w0, [sp, #124]
  406918:	cmp	w0, #0x0
  40691c:	b.lt	406960 <ferror@plt+0x4c80>  // b.tstop
  406920:	ldr	x0, [sp, #32]
  406924:	ldr	x2, [sp, #24]
  406928:	ldr	x1, [sp, #24]
  40692c:	cmp	x2, x0
  406930:	csel	x0, x1, x0, ls  // ls = plast
  406934:	mov	x2, x0
  406938:	ldr	x1, [sp, #128]
  40693c:	ldr	w0, [sp, #124]
  406940:	bl	401c00 <read@plt>
  406944:	str	x0, [sp, #136]
  406948:	ldr	x0, [sp, #136]
  40694c:	cmp	x0, #0x0
  406950:	b.ge	406958 <ferror@plt+0x4c78>  // b.tcont
  406954:	str	xzr, [sp, #136]
  406958:	ldr	w0, [sp, #124]
  40695c:	bl	401a70 <close@plt>
  406960:	ldr	x0, [sp, #136]
  406964:	ldr	x1, [sp, #32]
  406968:	cmp	x1, x0
  40696c:	b.ls	4069c0 <ferror@plt+0x4ce0>  // b.plast
  406970:	ldr	x0, [sp, #136]
  406974:	ldr	x1, [sp, #32]
  406978:	sub	x0, x1, x0
  40697c:	mov	x1, #0x10                  	// #16
  406980:	cmp	x0, #0x10
  406984:	csel	x0, x0, x1, ls  // ls = plast
  406988:	str	x0, [sp, #112]
  40698c:	add	x0, sp, #0x40
  406990:	mov	x1, #0x0                   	// #0
  406994:	bl	401a30 <gettimeofday@plt>
  406998:	ldr	x0, [sp, #136]
  40699c:	ldr	x1, [sp, #128]
  4069a0:	add	x0, x1, x0
  4069a4:	add	x1, sp, #0x40
  4069a8:	ldr	x2, [sp, #112]
  4069ac:	bl	401880 <memcpy@plt>
  4069b0:	ldr	x1, [sp, #136]
  4069b4:	ldr	x0, [sp, #112]
  4069b8:	add	x0, x1, x0
  4069bc:	str	x0, [sp, #136]
  4069c0:	ldr	x0, [sp, #136]
  4069c4:	ldr	x1, [sp, #32]
  4069c8:	cmp	x1, x0
  4069cc:	b.ls	406a1c <ferror@plt+0x4d3c>  // b.plast
  4069d0:	ldr	x0, [sp, #136]
  4069d4:	ldr	x1, [sp, #32]
  4069d8:	sub	x0, x1, x0
  4069dc:	mov	x1, #0x4                   	// #4
  4069e0:	cmp	x0, #0x4
  4069e4:	csel	x0, x0, x1, ls  // ls = plast
  4069e8:	str	x0, [sp, #104]
  4069ec:	bl	401980 <getpid@plt>
  4069f0:	str	w0, [sp, #60]
  4069f4:	ldr	x0, [sp, #136]
  4069f8:	ldr	x1, [sp, #128]
  4069fc:	add	x0, x1, x0
  406a00:	add	x1, sp, #0x3c
  406a04:	ldr	x2, [sp, #104]
  406a08:	bl	401880 <memcpy@plt>
  406a0c:	ldr	x1, [sp, #136]
  406a10:	ldr	x0, [sp, #104]
  406a14:	add	x0, x1, x0
  406a18:	str	x0, [sp, #136]
  406a1c:	ldr	x0, [sp, #136]
  406a20:	ldr	x1, [sp, #32]
  406a24:	cmp	x1, x0
  406a28:	b.ls	406a78 <ferror@plt+0x4d98>  // b.plast
  406a2c:	ldr	x0, [sp, #136]
  406a30:	ldr	x1, [sp, #32]
  406a34:	sub	x0, x1, x0
  406a38:	mov	x1, #0x4                   	// #4
  406a3c:	cmp	x0, #0x4
  406a40:	csel	x0, x0, x1, ls  // ls = plast
  406a44:	str	x0, [sp, #96]
  406a48:	bl	4019d0 <getppid@plt>
  406a4c:	str	w0, [sp, #56]
  406a50:	ldr	x0, [sp, #136]
  406a54:	ldr	x1, [sp, #128]
  406a58:	add	x0, x1, x0
  406a5c:	add	x1, sp, #0x38
  406a60:	ldr	x2, [sp, #96]
  406a64:	bl	401880 <memcpy@plt>
  406a68:	ldr	x1, [sp, #136]
  406a6c:	ldr	x0, [sp, #96]
  406a70:	add	x0, x1, x0
  406a74:	str	x0, [sp, #136]
  406a78:	ldr	x0, [sp, #136]
  406a7c:	ldr	x1, [sp, #32]
  406a80:	cmp	x1, x0
  406a84:	b.ls	406ad4 <ferror@plt+0x4df4>  // b.plast
  406a88:	ldr	x0, [sp, #136]
  406a8c:	ldr	x1, [sp, #32]
  406a90:	sub	x0, x1, x0
  406a94:	mov	x1, #0x4                   	// #4
  406a98:	cmp	x0, #0x4
  406a9c:	csel	x0, x0, x1, ls  // ls = plast
  406aa0:	str	x0, [sp, #88]
  406aa4:	bl	401900 <getuid@plt>
  406aa8:	str	w0, [sp, #52]
  406aac:	ldr	x0, [sp, #136]
  406ab0:	ldr	x1, [sp, #128]
  406ab4:	add	x0, x1, x0
  406ab8:	add	x1, sp, #0x34
  406abc:	ldr	x2, [sp, #88]
  406ac0:	bl	401880 <memcpy@plt>
  406ac4:	ldr	x1, [sp, #136]
  406ac8:	ldr	x0, [sp, #88]
  406acc:	add	x0, x1, x0
  406ad0:	str	x0, [sp, #136]
  406ad4:	ldr	x0, [sp, #136]
  406ad8:	ldr	x1, [sp, #32]
  406adc:	cmp	x1, x0
  406ae0:	b.ls	406b30 <ferror@plt+0x4e50>  // b.plast
  406ae4:	ldr	x0, [sp, #136]
  406ae8:	ldr	x1, [sp, #32]
  406aec:	sub	x0, x1, x0
  406af0:	mov	x1, #0x4                   	// #4
  406af4:	cmp	x0, #0x4
  406af8:	csel	x0, x0, x1, ls  // ls = plast
  406afc:	str	x0, [sp, #80]
  406b00:	bl	401b80 <getgid@plt>
  406b04:	str	w0, [sp, #48]
  406b08:	ldr	x0, [sp, #136]
  406b0c:	ldr	x1, [sp, #128]
  406b10:	add	x0, x1, x0
  406b14:	add	x1, sp, #0x30
  406b18:	ldr	x2, [sp, #80]
  406b1c:	bl	401880 <memcpy@plt>
  406b20:	ldr	x1, [sp, #136]
  406b24:	ldr	x0, [sp, #80]
  406b28:	add	x0, x1, x0
  406b2c:	str	x0, [sp, #136]
  406b30:	nop
  406b34:	ldp	x29, x30, [sp], #144
  406b38:	ret
  406b3c:	stp	x29, x30, [sp, #-48]!
  406b40:	mov	x29, sp
  406b44:	str	x0, [sp, #24]
  406b48:	str	x1, [sp, #16]
  406b4c:	ldr	x0, [sp, #16]
  406b50:	cmp	x0, #0x0
  406b54:	b.ne	406b68 <ferror@plt+0x4e88>  // b.any
  406b58:	mov	x1, #0x0                   	// #0
  406b5c:	mov	x0, #0x0                   	// #0
  406b60:	bl	406890 <ferror@plt+0x4bb0>
  406b64:	b	406c1c <ferror@plt+0x4f3c>
  406b68:	str	xzr, [sp, #40]
  406b6c:	ldr	x0, [sp, #24]
  406b70:	cmp	x0, #0x0
  406b74:	b.eq	406ba0 <ferror@plt+0x4ec0>  // b.none
  406b78:	adrp	x0, 40d000 <ferror@plt+0xb320>
  406b7c:	add	x1, x0, #0x200
  406b80:	ldr	x0, [sp, #24]
  406b84:	bl	409f50 <ferror@plt+0x8270>
  406b88:	str	x0, [sp, #40]
  406b8c:	ldr	x0, [sp, #40]
  406b90:	cmp	x0, #0x0
  406b94:	b.ne	406ba0 <ferror@plt+0x4ec0>  // b.any
  406b98:	mov	x0, #0x0                   	// #0
  406b9c:	b	406c1c <ferror@plt+0x4f3c>
  406ba0:	ldr	x1, [sp, #24]
  406ba4:	ldr	x0, [sp, #40]
  406ba8:	bl	406890 <ferror@plt+0x4bb0>
  406bac:	str	x0, [sp, #32]
  406bb0:	ldr	x0, [sp, #40]
  406bb4:	cmp	x0, #0x0
  406bb8:	b.eq	406bf0 <ferror@plt+0x4f10>  // b.none
  406bbc:	ldr	x0, [sp, #32]
  406bc0:	add	x4, x0, #0x18
  406bc4:	ldr	x2, [sp, #16]
  406bc8:	ldr	x1, [sp, #16]
  406bcc:	mov	x0, #0x1000                	// #4096
  406bd0:	cmp	x2, #0x1, lsl #12
  406bd4:	csel	x0, x1, x0, ls  // ls = plast
  406bd8:	mov	x3, x0
  406bdc:	mov	w2, #0x0                   	// #0
  406be0:	mov	x1, x4
  406be4:	ldr	x0, [sp, #40]
  406be8:	bl	401920 <setvbuf@plt>
  406bec:	b	406c18 <ferror@plt+0x4f38>
  406bf0:	ldr	x0, [sp, #32]
  406bf4:	str	xzr, [x0, #24]
  406bf8:	ldr	x0, [sp, #32]
  406bfc:	add	x0, x0, #0x20
  406c00:	ldr	x2, [sp, #16]
  406c04:	mov	x1, #0x800                 	// #2048
  406c08:	bl	4068e0 <ferror@plt+0x4c00>
  406c0c:	ldr	x0, [sp, #32]
  406c10:	add	x0, x0, #0x20
  406c14:	bl	407580 <ferror@plt+0x58a0>
  406c18:	ldr	x0, [sp, #32]
  406c1c:	ldp	x29, x30, [sp], #48
  406c20:	ret
  406c24:	sub	sp, sp, #0x10
  406c28:	str	x0, [sp, #8]
  406c2c:	str	x1, [sp]
  406c30:	ldr	x0, [sp, #8]
  406c34:	ldr	x1, [sp]
  406c38:	str	x1, [x0, #8]
  406c3c:	nop
  406c40:	add	sp, sp, #0x10
  406c44:	ret
  406c48:	sub	sp, sp, #0x10
  406c4c:	str	x0, [sp, #8]
  406c50:	str	x1, [sp]
  406c54:	ldr	x0, [sp, #8]
  406c58:	ldr	x1, [sp]
  406c5c:	str	x1, [x0, #16]
  406c60:	nop
  406c64:	add	sp, sp, #0x10
  406c68:	ret
  406c6c:	stp	x29, x30, [sp, #-80]!
  406c70:	mov	x29, sp
  406c74:	str	x19, [sp, #16]
  406c78:	str	x0, [sp, #56]
  406c7c:	str	x1, [sp, #48]
  406c80:	str	x2, [sp, #40]
  406c84:	ldr	x0, [sp, #56]
  406c88:	ldr	x0, [x0]
  406c8c:	mov	x3, x0
  406c90:	ldr	x2, [sp, #40]
  406c94:	mov	x1, #0x1                   	// #1
  406c98:	ldr	x0, [sp, #48]
  406c9c:	bl	401ae0 <fread_unlocked@plt>
  406ca0:	str	x0, [sp, #72]
  406ca4:	bl	401ca0 <__errno_location@plt>
  406ca8:	ldr	w0, [x0]
  406cac:	str	w0, [sp, #68]
  406cb0:	ldr	x1, [sp, #48]
  406cb4:	ldr	x0, [sp, #72]
  406cb8:	add	x0, x1, x0
  406cbc:	str	x0, [sp, #48]
  406cc0:	ldr	x1, [sp, #40]
  406cc4:	ldr	x0, [sp, #72]
  406cc8:	sub	x0, x1, x0
  406ccc:	str	x0, [sp, #40]
  406cd0:	ldr	x0, [sp, #40]
  406cd4:	cmp	x0, #0x0
  406cd8:	b.eq	406d1c <ferror@plt+0x503c>  // b.none
  406cdc:	ldr	x0, [sp, #56]
  406ce0:	ldr	x0, [x0]
  406ce4:	bl	4018f0 <ferror_unlocked@plt>
  406ce8:	cmp	w0, #0x0
  406cec:	b.eq	406cf8 <ferror@plt+0x5018>  // b.none
  406cf0:	ldr	w19, [sp, #68]
  406cf4:	b	406cfc <ferror@plt+0x501c>
  406cf8:	mov	w19, #0x0                   	// #0
  406cfc:	bl	401ca0 <__errno_location@plt>
  406d00:	str	w19, [x0]
  406d04:	ldr	x0, [sp, #56]
  406d08:	ldr	x1, [x0, #8]
  406d0c:	ldr	x0, [sp, #56]
  406d10:	ldr	x0, [x0, #16]
  406d14:	blr	x1
  406d18:	b	406c84 <ferror@plt+0x4fa4>
  406d1c:	nop
  406d20:	nop
  406d24:	ldr	x19, [sp, #16]
  406d28:	ldp	x29, x30, [sp], #80
  406d2c:	ret
  406d30:	stp	x29, x30, [sp, #-80]!
  406d34:	mov	x29, sp
  406d38:	str	x0, [sp, #40]
  406d3c:	str	x1, [sp, #32]
  406d40:	str	x2, [sp, #24]
  406d44:	ldr	x0, [sp, #40]
  406d48:	ldr	x0, [x0]
  406d4c:	str	x0, [sp, #72]
  406d50:	ldr	x0, [sp, #32]
  406d54:	str	x0, [sp, #56]
  406d58:	ldr	x1, [sp, #24]
  406d5c:	ldr	x0, [sp, #72]
  406d60:	cmp	x1, x0
  406d64:	b.hi	406da8 <ferror@plt+0x50c8>  // b.pmore
  406d68:	ldr	x0, [sp, #40]
  406d6c:	add	x1, x0, #0x820
  406d70:	mov	x2, #0x800                 	// #2048
  406d74:	ldr	x0, [sp, #72]
  406d78:	sub	x0, x2, x0
  406d7c:	add	x0, x1, x0
  406d80:	ldr	x2, [sp, #24]
  406d84:	mov	x1, x0
  406d88:	ldr	x0, [sp, #32]
  406d8c:	bl	401880 <memcpy@plt>
  406d90:	ldr	x1, [sp, #72]
  406d94:	ldr	x0, [sp, #24]
  406d98:	sub	x1, x1, x0
  406d9c:	ldr	x0, [sp, #40]
  406da0:	str	x1, [x0]
  406da4:	b	406e88 <ferror@plt+0x51a8>
  406da8:	ldr	x0, [sp, #40]
  406dac:	add	x1, x0, #0x820
  406db0:	mov	x2, #0x800                 	// #2048
  406db4:	ldr	x0, [sp, #72]
  406db8:	sub	x0, x2, x0
  406dbc:	add	x0, x1, x0
  406dc0:	ldr	x2, [sp, #72]
  406dc4:	mov	x1, x0
  406dc8:	ldr	x0, [sp, #32]
  406dcc:	bl	401880 <memcpy@plt>
  406dd0:	ldr	x1, [sp, #56]
  406dd4:	ldr	x0, [sp, #72]
  406dd8:	add	x0, x1, x0
  406ddc:	str	x0, [sp, #32]
  406de0:	ldr	x1, [sp, #24]
  406de4:	ldr	x0, [sp, #72]
  406de8:	sub	x0, x1, x0
  406dec:	str	x0, [sp, #24]
  406df0:	ldr	x0, [sp, #32]
  406df4:	and	x0, x0, #0x7
  406df8:	cmp	x0, #0x0
  406dfc:	b.ne	406e60 <ferror@plt+0x5180>  // b.any
  406e00:	ldr	x0, [sp, #32]
  406e04:	str	x0, [sp, #64]
  406e08:	b	406e4c <ferror@plt+0x516c>
  406e0c:	ldr	x0, [sp, #40]
  406e10:	add	x0, x0, #0x8
  406e14:	ldr	x1, [sp, #64]
  406e18:	bl	406fa4 <ferror@plt+0x52c4>
  406e1c:	ldr	x0, [sp, #64]
  406e20:	add	x0, x0, #0x800
  406e24:	str	x0, [sp, #64]
  406e28:	ldr	x0, [sp, #24]
  406e2c:	sub	x0, x0, #0x800
  406e30:	str	x0, [sp, #24]
  406e34:	ldr	x0, [sp, #24]
  406e38:	cmp	x0, #0x0
  406e3c:	b.ne	406e4c <ferror@plt+0x516c>  // b.any
  406e40:	ldr	x0, [sp, #40]
  406e44:	str	xzr, [x0]
  406e48:	b	406e88 <ferror@plt+0x51a8>
  406e4c:	ldr	x0, [sp, #24]
  406e50:	cmp	x0, #0x7ff
  406e54:	b.hi	406e0c <ferror@plt+0x512c>  // b.pmore
  406e58:	ldr	x0, [sp, #64]
  406e5c:	str	x0, [sp, #32]
  406e60:	ldr	x0, [sp, #40]
  406e64:	add	x2, x0, #0x8
  406e68:	ldr	x0, [sp, #40]
  406e6c:	add	x0, x0, #0x820
  406e70:	mov	x1, x0
  406e74:	mov	x0, x2
  406e78:	bl	406fa4 <ferror@plt+0x52c4>
  406e7c:	mov	x0, #0x800                 	// #2048
  406e80:	str	x0, [sp, #72]
  406e84:	b	406d50 <ferror@plt+0x5070>
  406e88:	ldp	x29, x30, [sp], #80
  406e8c:	ret
  406e90:	stp	x29, x30, [sp, #-48]!
  406e94:	mov	x29, sp
  406e98:	str	x0, [sp, #40]
  406e9c:	str	x1, [sp, #32]
  406ea0:	str	x2, [sp, #24]
  406ea4:	ldr	x0, [sp, #40]
  406ea8:	ldr	x0, [x0]
  406eac:	cmp	x0, #0x0
  406eb0:	b.eq	406ec8 <ferror@plt+0x51e8>  // b.none
  406eb4:	ldr	x2, [sp, #24]
  406eb8:	ldr	x1, [sp, #32]
  406ebc:	ldr	x0, [sp, #40]
  406ec0:	bl	406c6c <ferror@plt+0x4f8c>
  406ec4:	b	406edc <ferror@plt+0x51fc>
  406ec8:	ldr	x0, [sp, #40]
  406ecc:	add	x0, x0, #0x18
  406ed0:	ldr	x2, [sp, #24]
  406ed4:	ldr	x1, [sp, #32]
  406ed8:	bl	406d30 <ferror@plt+0x5050>
  406edc:	nop
  406ee0:	ldp	x29, x30, [sp], #48
  406ee4:	ret
  406ee8:	stp	x29, x30, [sp, #-48]!
  406eec:	mov	x29, sp
  406ef0:	str	x0, [sp, #24]
  406ef4:	ldr	x0, [sp, #24]
  406ef8:	ldr	x0, [x0]
  406efc:	str	x0, [sp, #40]
  406f00:	mov	x1, #0x1038                	// #4152
  406f04:	ldr	x0, [sp, #24]
  406f08:	bl	401c30 <explicit_bzero@plt>
  406f0c:	ldr	x0, [sp, #24]
  406f10:	bl	401b60 <free@plt>
  406f14:	ldr	x0, [sp, #40]
  406f18:	cmp	x0, #0x0
  406f1c:	b.eq	406f2c <ferror@plt+0x524c>  // b.none
  406f20:	ldr	x0, [sp, #40]
  406f24:	bl	409b74 <ferror@plt+0x7e94>
  406f28:	b	406f30 <ferror@plt+0x5250>
  406f2c:	mov	w0, #0x0                   	// #0
  406f30:	ldp	x29, x30, [sp], #48
  406f34:	ret
  406f38:	sub	sp, sp, #0x20
  406f3c:	str	x0, [sp, #8]
  406f40:	mov	x0, #0xffffffffffffffff    	// #-1
  406f44:	str	x0, [sp, #24]
  406f48:	ldr	x1, [sp, #8]
  406f4c:	ldr	x0, [sp, #24]
  406f50:	and	x0, x1, x0
  406f54:	add	sp, sp, #0x20
  406f58:	ret
  406f5c:	sub	sp, sp, #0x30
  406f60:	str	x0, [sp, #8]
  406f64:	str	x1, [sp]
  406f68:	ldr	x0, [sp, #8]
  406f6c:	str	x0, [sp, #40]
  406f70:	ldr	x0, [sp, #40]
  406f74:	str	x0, [sp, #32]
  406f78:	ldr	x0, [sp]
  406f7c:	and	x0, x0, #0x7f8
  406f80:	ldr	x1, [sp, #32]
  406f84:	add	x0, x1, x0
  406f88:	str	x0, [sp, #24]
  406f8c:	ldr	x0, [sp, #24]
  406f90:	str	x0, [sp, #16]
  406f94:	ldr	x0, [sp, #16]
  406f98:	ldr	x0, [x0]
  406f9c:	add	sp, sp, #0x30
  406fa0:	ret
  406fa4:	stp	x29, x30, [sp, #-192]!
  406fa8:	mov	x29, sp
  406fac:	str	x0, [sp, #24]
  406fb0:	str	x1, [sp, #16]
  406fb4:	ldr	x0, [sp, #24]
  406fb8:	ldr	x0, [x0, #2048]
  406fbc:	str	x0, [sp, #184]
  406fc0:	ldr	x0, [sp, #24]
  406fc4:	ldr	x1, [x0, #2056]
  406fc8:	ldr	x0, [sp, #24]
  406fcc:	ldr	x0, [x0, #2064]
  406fd0:	add	x2, x0, #0x1
  406fd4:	ldr	x0, [sp, #24]
  406fd8:	str	x2, [x0, #2064]
  406fdc:	ldr	x0, [sp, #24]
  406fe0:	ldr	x0, [x0, #2064]
  406fe4:	add	x0, x1, x0
  406fe8:	str	x0, [sp, #176]
  406fec:	ldr	x0, [sp, #24]
  406ff0:	str	x0, [sp, #168]
  406ff4:	ldr	x0, [sp, #16]
  406ff8:	str	x0, [sp, #160]
  406ffc:	ldr	x0, [sp, #168]
  407000:	add	x0, x0, #0x400
  407004:	ldr	x1, [x0]
  407008:	ldr	x0, [sp, #184]
  40700c:	lsl	x2, x0, #21
  407010:	ldr	x0, [sp, #184]
  407014:	eor	x0, x2, x0
  407018:	sub	x0, x1, x0
  40701c:	sub	x0, x0, #0x1
  407020:	str	x0, [sp, #184]
  407024:	ldr	x0, [sp, #168]
  407028:	ldr	x0, [x0]
  40702c:	str	x0, [sp, #152]
  407030:	ldr	x0, [sp, #24]
  407034:	ldr	x1, [sp, #152]
  407038:	bl	406f5c <ferror@plt+0x527c>
  40703c:	mov	x1, x0
  407040:	ldr	x0, [sp, #184]
  407044:	add	x0, x1, x0
  407048:	ldr	x1, [sp, #176]
  40704c:	add	x0, x1, x0
  407050:	str	x0, [sp, #144]
  407054:	ldr	x0, [sp, #168]
  407058:	ldr	x1, [sp, #144]
  40705c:	str	x1, [x0]
  407060:	ldr	x2, [sp, #24]
  407064:	ldr	x0, [sp, #144]
  407068:	lsr	x0, x0, #8
  40706c:	mov	x1, x0
  407070:	mov	x0, x2
  407074:	bl	406f5c <ferror@plt+0x527c>
  407078:	mov	x1, x0
  40707c:	ldr	x0, [sp, #152]
  407080:	add	x0, x1, x0
  407084:	bl	406f38 <ferror@plt+0x5258>
  407088:	str	x0, [sp, #176]
  40708c:	ldr	x0, [sp, #160]
  407090:	ldr	x1, [sp, #176]
  407094:	str	x1, [x0]
  407098:	ldr	x0, [sp, #184]
  40709c:	bl	406f38 <ferror@plt+0x5258>
  4070a0:	lsr	x1, x0, #5
  4070a4:	ldr	x0, [sp, #184]
  4070a8:	eor	x1, x1, x0
  4070ac:	ldr	x0, [sp, #168]
  4070b0:	add	x0, x0, #0x408
  4070b4:	ldr	x0, [x0]
  4070b8:	add	x0, x1, x0
  4070bc:	str	x0, [sp, #184]
  4070c0:	ldr	x0, [sp, #168]
  4070c4:	ldr	x0, [x0, #8]
  4070c8:	str	x0, [sp, #136]
  4070cc:	ldr	x0, [sp, #24]
  4070d0:	ldr	x1, [sp, #136]
  4070d4:	bl	406f5c <ferror@plt+0x527c>
  4070d8:	mov	x1, x0
  4070dc:	ldr	x0, [sp, #184]
  4070e0:	add	x0, x1, x0
  4070e4:	ldr	x1, [sp, #176]
  4070e8:	add	x0, x1, x0
  4070ec:	str	x0, [sp, #128]
  4070f0:	ldr	x0, [sp, #168]
  4070f4:	add	x0, x0, #0x8
  4070f8:	ldr	x1, [sp, #128]
  4070fc:	str	x1, [x0]
  407100:	ldr	x2, [sp, #24]
  407104:	ldr	x0, [sp, #128]
  407108:	lsr	x0, x0, #8
  40710c:	mov	x1, x0
  407110:	mov	x0, x2
  407114:	bl	406f5c <ferror@plt+0x527c>
  407118:	mov	x1, x0
  40711c:	ldr	x0, [sp, #136]
  407120:	add	x0, x1, x0
  407124:	bl	406f38 <ferror@plt+0x5258>
  407128:	str	x0, [sp, #176]
  40712c:	ldr	x0, [sp, #160]
  407130:	add	x0, x0, #0x8
  407134:	ldr	x1, [sp, #176]
  407138:	str	x1, [x0]
  40713c:	ldr	x0, [sp, #184]
  407140:	lsl	x1, x0, #12
  407144:	ldr	x0, [sp, #184]
  407148:	eor	x1, x1, x0
  40714c:	ldr	x0, [sp, #168]
  407150:	add	x0, x0, #0x410
  407154:	ldr	x0, [x0]
  407158:	add	x0, x1, x0
  40715c:	str	x0, [sp, #184]
  407160:	ldr	x0, [sp, #168]
  407164:	ldr	x0, [x0, #16]
  407168:	str	x0, [sp, #120]
  40716c:	ldr	x0, [sp, #24]
  407170:	ldr	x1, [sp, #120]
  407174:	bl	406f5c <ferror@plt+0x527c>
  407178:	mov	x1, x0
  40717c:	ldr	x0, [sp, #184]
  407180:	add	x0, x1, x0
  407184:	ldr	x1, [sp, #176]
  407188:	add	x0, x1, x0
  40718c:	str	x0, [sp, #112]
  407190:	ldr	x0, [sp, #168]
  407194:	add	x0, x0, #0x10
  407198:	ldr	x1, [sp, #112]
  40719c:	str	x1, [x0]
  4071a0:	ldr	x2, [sp, #24]
  4071a4:	ldr	x0, [sp, #112]
  4071a8:	lsr	x0, x0, #8
  4071ac:	mov	x1, x0
  4071b0:	mov	x0, x2
  4071b4:	bl	406f5c <ferror@plt+0x527c>
  4071b8:	mov	x1, x0
  4071bc:	ldr	x0, [sp, #120]
  4071c0:	add	x0, x1, x0
  4071c4:	bl	406f38 <ferror@plt+0x5258>
  4071c8:	str	x0, [sp, #176]
  4071cc:	ldr	x0, [sp, #160]
  4071d0:	add	x0, x0, #0x10
  4071d4:	ldr	x1, [sp, #176]
  4071d8:	str	x1, [x0]
  4071dc:	ldr	x0, [sp, #184]
  4071e0:	bl	406f38 <ferror@plt+0x5258>
  4071e4:	lsr	x1, x0, #33
  4071e8:	ldr	x0, [sp, #184]
  4071ec:	eor	x1, x1, x0
  4071f0:	ldr	x0, [sp, #168]
  4071f4:	add	x0, x0, #0x418
  4071f8:	ldr	x0, [x0]
  4071fc:	add	x0, x1, x0
  407200:	str	x0, [sp, #184]
  407204:	ldr	x0, [sp, #168]
  407208:	ldr	x0, [x0, #24]
  40720c:	str	x0, [sp, #104]
  407210:	ldr	x0, [sp, #24]
  407214:	ldr	x1, [sp, #104]
  407218:	bl	406f5c <ferror@plt+0x527c>
  40721c:	mov	x1, x0
  407220:	ldr	x0, [sp, #184]
  407224:	add	x0, x1, x0
  407228:	ldr	x1, [sp, #176]
  40722c:	add	x0, x1, x0
  407230:	str	x0, [sp, #96]
  407234:	ldr	x0, [sp, #168]
  407238:	add	x0, x0, #0x18
  40723c:	ldr	x1, [sp, #96]
  407240:	str	x1, [x0]
  407244:	ldr	x2, [sp, #24]
  407248:	ldr	x0, [sp, #96]
  40724c:	lsr	x0, x0, #8
  407250:	mov	x1, x0
  407254:	mov	x0, x2
  407258:	bl	406f5c <ferror@plt+0x527c>
  40725c:	mov	x1, x0
  407260:	ldr	x0, [sp, #104]
  407264:	add	x0, x1, x0
  407268:	bl	406f38 <ferror@plt+0x5258>
  40726c:	str	x0, [sp, #176]
  407270:	ldr	x0, [sp, #160]
  407274:	add	x0, x0, #0x18
  407278:	ldr	x1, [sp, #176]
  40727c:	str	x1, [x0]
  407280:	ldr	x0, [sp, #160]
  407284:	add	x0, x0, #0x20
  407288:	str	x0, [sp, #160]
  40728c:	ldr	x0, [sp, #168]
  407290:	add	x0, x0, #0x20
  407294:	str	x0, [sp, #168]
  407298:	ldr	x0, [sp, #24]
  40729c:	add	x0, x0, #0x400
  4072a0:	ldr	x1, [sp, #168]
  4072a4:	cmp	x1, x0
  4072a8:	b.cc	406ffc <ferror@plt+0x531c>  // b.lo, b.ul, b.last
  4072ac:	ldr	x0, [sp, #168]
  4072b0:	sub	x0, x0, #0x400
  4072b4:	ldr	x1, [x0]
  4072b8:	ldr	x0, [sp, #184]
  4072bc:	lsl	x2, x0, #21
  4072c0:	ldr	x0, [sp, #184]
  4072c4:	eor	x0, x2, x0
  4072c8:	sub	x0, x1, x0
  4072cc:	sub	x0, x0, #0x1
  4072d0:	str	x0, [sp, #184]
  4072d4:	ldr	x0, [sp, #168]
  4072d8:	ldr	x0, [x0]
  4072dc:	str	x0, [sp, #88]
  4072e0:	ldr	x0, [sp, #24]
  4072e4:	ldr	x1, [sp, #88]
  4072e8:	bl	406f5c <ferror@plt+0x527c>
  4072ec:	mov	x1, x0
  4072f0:	ldr	x0, [sp, #184]
  4072f4:	add	x0, x1, x0
  4072f8:	ldr	x1, [sp, #176]
  4072fc:	add	x0, x1, x0
  407300:	str	x0, [sp, #80]
  407304:	ldr	x0, [sp, #168]
  407308:	ldr	x1, [sp, #80]
  40730c:	str	x1, [x0]
  407310:	ldr	x2, [sp, #24]
  407314:	ldr	x0, [sp, #80]
  407318:	lsr	x0, x0, #8
  40731c:	mov	x1, x0
  407320:	mov	x0, x2
  407324:	bl	406f5c <ferror@plt+0x527c>
  407328:	mov	x1, x0
  40732c:	ldr	x0, [sp, #88]
  407330:	add	x0, x1, x0
  407334:	bl	406f38 <ferror@plt+0x5258>
  407338:	str	x0, [sp, #176]
  40733c:	ldr	x0, [sp, #160]
  407340:	ldr	x1, [sp, #176]
  407344:	str	x1, [x0]
  407348:	ldr	x0, [sp, #184]
  40734c:	bl	406f38 <ferror@plt+0x5258>
  407350:	lsr	x1, x0, #5
  407354:	ldr	x0, [sp, #184]
  407358:	eor	x1, x1, x0
  40735c:	ldr	x0, [sp, #168]
  407360:	sub	x0, x0, #0x3f8
  407364:	ldr	x0, [x0]
  407368:	add	x0, x1, x0
  40736c:	str	x0, [sp, #184]
  407370:	ldr	x0, [sp, #168]
  407374:	ldr	x0, [x0, #8]
  407378:	str	x0, [sp, #72]
  40737c:	ldr	x0, [sp, #24]
  407380:	ldr	x1, [sp, #72]
  407384:	bl	406f5c <ferror@plt+0x527c>
  407388:	mov	x1, x0
  40738c:	ldr	x0, [sp, #184]
  407390:	add	x0, x1, x0
  407394:	ldr	x1, [sp, #176]
  407398:	add	x0, x1, x0
  40739c:	str	x0, [sp, #64]
  4073a0:	ldr	x0, [sp, #168]
  4073a4:	add	x0, x0, #0x8
  4073a8:	ldr	x1, [sp, #64]
  4073ac:	str	x1, [x0]
  4073b0:	ldr	x2, [sp, #24]
  4073b4:	ldr	x0, [sp, #64]
  4073b8:	lsr	x0, x0, #8
  4073bc:	mov	x1, x0
  4073c0:	mov	x0, x2
  4073c4:	bl	406f5c <ferror@plt+0x527c>
  4073c8:	mov	x1, x0
  4073cc:	ldr	x0, [sp, #72]
  4073d0:	add	x0, x1, x0
  4073d4:	bl	406f38 <ferror@plt+0x5258>
  4073d8:	str	x0, [sp, #176]
  4073dc:	ldr	x0, [sp, #160]
  4073e0:	add	x0, x0, #0x8
  4073e4:	ldr	x1, [sp, #176]
  4073e8:	str	x1, [x0]
  4073ec:	ldr	x0, [sp, #184]
  4073f0:	lsl	x1, x0, #12
  4073f4:	ldr	x0, [sp, #184]
  4073f8:	eor	x1, x1, x0
  4073fc:	ldr	x0, [sp, #168]
  407400:	sub	x0, x0, #0x3f0
  407404:	ldr	x0, [x0]
  407408:	add	x0, x1, x0
  40740c:	str	x0, [sp, #184]
  407410:	ldr	x0, [sp, #168]
  407414:	ldr	x0, [x0, #16]
  407418:	str	x0, [sp, #56]
  40741c:	ldr	x0, [sp, #24]
  407420:	ldr	x1, [sp, #56]
  407424:	bl	406f5c <ferror@plt+0x527c>
  407428:	mov	x1, x0
  40742c:	ldr	x0, [sp, #184]
  407430:	add	x0, x1, x0
  407434:	ldr	x1, [sp, #176]
  407438:	add	x0, x1, x0
  40743c:	str	x0, [sp, #48]
  407440:	ldr	x0, [sp, #168]
  407444:	add	x0, x0, #0x10
  407448:	ldr	x1, [sp, #48]
  40744c:	str	x1, [x0]
  407450:	ldr	x2, [sp, #24]
  407454:	ldr	x0, [sp, #48]
  407458:	lsr	x0, x0, #8
  40745c:	mov	x1, x0
  407460:	mov	x0, x2
  407464:	bl	406f5c <ferror@plt+0x527c>
  407468:	mov	x1, x0
  40746c:	ldr	x0, [sp, #56]
  407470:	add	x0, x1, x0
  407474:	bl	406f38 <ferror@plt+0x5258>
  407478:	str	x0, [sp, #176]
  40747c:	ldr	x0, [sp, #160]
  407480:	add	x0, x0, #0x10
  407484:	ldr	x1, [sp, #176]
  407488:	str	x1, [x0]
  40748c:	ldr	x0, [sp, #184]
  407490:	bl	406f38 <ferror@plt+0x5258>
  407494:	lsr	x1, x0, #33
  407498:	ldr	x0, [sp, #184]
  40749c:	eor	x1, x1, x0
  4074a0:	ldr	x0, [sp, #168]
  4074a4:	sub	x0, x0, #0x3e8
  4074a8:	ldr	x0, [x0]
  4074ac:	add	x0, x1, x0
  4074b0:	str	x0, [sp, #184]
  4074b4:	ldr	x0, [sp, #168]
  4074b8:	ldr	x0, [x0, #24]
  4074bc:	str	x0, [sp, #40]
  4074c0:	ldr	x0, [sp, #24]
  4074c4:	ldr	x1, [sp, #40]
  4074c8:	bl	406f5c <ferror@plt+0x527c>
  4074cc:	mov	x1, x0
  4074d0:	ldr	x0, [sp, #184]
  4074d4:	add	x0, x1, x0
  4074d8:	ldr	x1, [sp, #176]
  4074dc:	add	x0, x1, x0
  4074e0:	str	x0, [sp, #32]
  4074e4:	ldr	x0, [sp, #168]
  4074e8:	add	x0, x0, #0x18
  4074ec:	ldr	x1, [sp, #32]
  4074f0:	str	x1, [x0]
  4074f4:	ldr	x2, [sp, #24]
  4074f8:	ldr	x0, [sp, #32]
  4074fc:	lsr	x0, x0, #8
  407500:	mov	x1, x0
  407504:	mov	x0, x2
  407508:	bl	406f5c <ferror@plt+0x527c>
  40750c:	mov	x1, x0
  407510:	ldr	x0, [sp, #40]
  407514:	add	x0, x1, x0
  407518:	bl	406f38 <ferror@plt+0x5258>
  40751c:	str	x0, [sp, #176]
  407520:	ldr	x0, [sp, #160]
  407524:	add	x0, x0, #0x18
  407528:	ldr	x1, [sp, #176]
  40752c:	str	x1, [x0]
  407530:	ldr	x0, [sp, #160]
  407534:	add	x0, x0, #0x20
  407538:	str	x0, [sp, #160]
  40753c:	ldr	x0, [sp, #168]
  407540:	add	x0, x0, #0x20
  407544:	str	x0, [sp, #168]
  407548:	ldr	x0, [sp, #24]
  40754c:	add	x0, x0, #0x800
  407550:	ldr	x1, [sp, #168]
  407554:	cmp	x1, x0
  407558:	b.cc	4072ac <ferror@plt+0x55cc>  // b.lo, b.ul, b.last
  40755c:	ldr	x0, [sp, #24]
  407560:	ldr	x1, [sp, #184]
  407564:	str	x1, [x0, #2048]
  407568:	ldr	x0, [sp, #24]
  40756c:	ldr	x1, [sp, #176]
  407570:	str	x1, [x0, #2056]
  407574:	nop
  407578:	ldp	x29, x30, [sp], #192
  40757c:	ret
  407580:	stp	x29, x30, [sp, #-112]!
  407584:	mov	x29, sp
  407588:	str	x0, [sp, #24]
  40758c:	mov	x0, #0x4b7c                	// #19324
  407590:	movk	x0, #0xa288, lsl #16
  407594:	movk	x0, #0x4677, lsl #32
  407598:	movk	x0, #0x647c, lsl #48
  40759c:	str	x0, [sp, #104]
  4075a0:	mov	x0, #0xc862                	// #51298
  4075a4:	movk	x0, #0xc73a, lsl #16
  4075a8:	movk	x0, #0xb322, lsl #32
  4075ac:	movk	x0, #0xb9f8, lsl #48
  4075b0:	str	x0, [sp, #96]
  4075b4:	mov	x0, #0x12a0                	// #4768
  4075b8:	movk	x0, #0x3d47, lsl #16
  4075bc:	movk	x0, #0xa505, lsl #32
  4075c0:	movk	x0, #0x8c0e, lsl #48
  4075c4:	str	x0, [sp, #88]
  4075c8:	mov	x0, #0x5524                	// #21796
  4075cc:	movk	x0, #0x4a59, lsl #16
  4075d0:	movk	x0, #0x2e82, lsl #32
  4075d4:	movk	x0, #0xb29b, lsl #48
  4075d8:	str	x0, [sp, #80]
  4075dc:	mov	x0, #0xe0ce                	// #57550
  4075e0:	movk	x0, #0x8355, lsl #16
  4075e4:	movk	x0, #0x53db, lsl #32
  4075e8:	movk	x0, #0x82f0, lsl #48
  4075ec:	str	x0, [sp, #72]
  4075f0:	mov	x0, #0x9315                	// #37653
  4075f4:	movk	x0, #0xa5a0, lsl #16
  4075f8:	movk	x0, #0x4a0f, lsl #32
  4075fc:	movk	x0, #0x48fe, lsl #48
  407600:	str	x0, [sp, #64]
  407604:	mov	x0, #0x89ed                	// #35309
  407608:	movk	x0, #0xcbfc, lsl #16
  40760c:	movk	x0, #0x5bf2, lsl #32
  407610:	movk	x0, #0xae98, lsl #48
  407614:	str	x0, [sp, #56]
  407618:	mov	x0, #0xc0ab                	// #49323
  40761c:	movk	x0, #0x6c44, lsl #16
  407620:	movk	x0, #0x704f, lsl #32
  407624:	movk	x0, #0x98f5, lsl #48
  407628:	str	x0, [sp, #48]
  40762c:	str	wzr, [sp, #44]
  407630:	b	4079a0 <ferror@plt+0x5cc0>
  407634:	ldr	x0, [sp, #24]
  407638:	ldrsw	x1, [sp, #44]
  40763c:	ldr	x0, [x0, x1, lsl #3]
  407640:	ldr	x1, [sp, #104]
  407644:	add	x0, x1, x0
  407648:	str	x0, [sp, #104]
  40764c:	ldr	w0, [sp, #44]
  407650:	add	w1, w0, #0x1
  407654:	ldr	x0, [sp, #24]
  407658:	sxtw	x1, w1
  40765c:	ldr	x0, [x0, x1, lsl #3]
  407660:	ldr	x1, [sp, #96]
  407664:	add	x0, x1, x0
  407668:	str	x0, [sp, #96]
  40766c:	ldr	w0, [sp, #44]
  407670:	add	w1, w0, #0x2
  407674:	ldr	x0, [sp, #24]
  407678:	sxtw	x1, w1
  40767c:	ldr	x0, [x0, x1, lsl #3]
  407680:	ldr	x1, [sp, #88]
  407684:	add	x0, x1, x0
  407688:	str	x0, [sp, #88]
  40768c:	ldr	w0, [sp, #44]
  407690:	add	w1, w0, #0x3
  407694:	ldr	x0, [sp, #24]
  407698:	sxtw	x1, w1
  40769c:	ldr	x0, [x0, x1, lsl #3]
  4076a0:	ldr	x1, [sp, #80]
  4076a4:	add	x0, x1, x0
  4076a8:	str	x0, [sp, #80]
  4076ac:	ldr	w0, [sp, #44]
  4076b0:	add	w1, w0, #0x4
  4076b4:	ldr	x0, [sp, #24]
  4076b8:	sxtw	x1, w1
  4076bc:	ldr	x0, [x0, x1, lsl #3]
  4076c0:	ldr	x1, [sp, #72]
  4076c4:	add	x0, x1, x0
  4076c8:	str	x0, [sp, #72]
  4076cc:	ldr	w0, [sp, #44]
  4076d0:	add	w1, w0, #0x5
  4076d4:	ldr	x0, [sp, #24]
  4076d8:	sxtw	x1, w1
  4076dc:	ldr	x0, [x0, x1, lsl #3]
  4076e0:	ldr	x1, [sp, #64]
  4076e4:	add	x0, x1, x0
  4076e8:	str	x0, [sp, #64]
  4076ec:	ldr	w0, [sp, #44]
  4076f0:	add	w1, w0, #0x6
  4076f4:	ldr	x0, [sp, #24]
  4076f8:	sxtw	x1, w1
  4076fc:	ldr	x0, [x0, x1, lsl #3]
  407700:	ldr	x1, [sp, #56]
  407704:	add	x0, x1, x0
  407708:	str	x0, [sp, #56]
  40770c:	ldr	w0, [sp, #44]
  407710:	add	w1, w0, #0x7
  407714:	ldr	x0, [sp, #24]
  407718:	sxtw	x1, w1
  40771c:	ldr	x0, [x0, x1, lsl #3]
  407720:	ldr	x1, [sp, #48]
  407724:	add	x0, x1, x0
  407728:	str	x0, [sp, #48]
  40772c:	ldr	x1, [sp, #104]
  407730:	ldr	x0, [sp, #72]
  407734:	sub	x0, x1, x0
  407738:	str	x0, [sp, #104]
  40773c:	ldr	x0, [sp, #48]
  407740:	bl	406f38 <ferror@plt+0x5258>
  407744:	lsr	x0, x0, #9
  407748:	ldr	x1, [sp, #64]
  40774c:	eor	x0, x1, x0
  407750:	str	x0, [sp, #64]
  407754:	ldr	x1, [sp, #48]
  407758:	ldr	x0, [sp, #104]
  40775c:	add	x0, x1, x0
  407760:	str	x0, [sp, #48]
  407764:	ldr	x1, [sp, #96]
  407768:	ldr	x0, [sp, #64]
  40776c:	sub	x0, x1, x0
  407770:	str	x0, [sp, #96]
  407774:	ldr	x0, [sp, #104]
  407778:	lsl	x0, x0, #9
  40777c:	ldr	x1, [sp, #56]
  407780:	eor	x0, x1, x0
  407784:	str	x0, [sp, #56]
  407788:	ldr	x1, [sp, #104]
  40778c:	ldr	x0, [sp, #96]
  407790:	add	x0, x1, x0
  407794:	str	x0, [sp, #104]
  407798:	ldr	x1, [sp, #88]
  40779c:	ldr	x0, [sp, #56]
  4077a0:	sub	x0, x1, x0
  4077a4:	str	x0, [sp, #88]
  4077a8:	ldr	x0, [sp, #96]
  4077ac:	bl	406f38 <ferror@plt+0x5258>
  4077b0:	lsr	x0, x0, #23
  4077b4:	ldr	x1, [sp, #48]
  4077b8:	eor	x0, x1, x0
  4077bc:	str	x0, [sp, #48]
  4077c0:	ldr	x1, [sp, #96]
  4077c4:	ldr	x0, [sp, #88]
  4077c8:	add	x0, x1, x0
  4077cc:	str	x0, [sp, #96]
  4077d0:	ldr	x1, [sp, #80]
  4077d4:	ldr	x0, [sp, #48]
  4077d8:	sub	x0, x1, x0
  4077dc:	str	x0, [sp, #80]
  4077e0:	ldr	x0, [sp, #88]
  4077e4:	lsl	x0, x0, #15
  4077e8:	ldr	x1, [sp, #104]
  4077ec:	eor	x0, x1, x0
  4077f0:	str	x0, [sp, #104]
  4077f4:	ldr	x1, [sp, #88]
  4077f8:	ldr	x0, [sp, #80]
  4077fc:	add	x0, x1, x0
  407800:	str	x0, [sp, #88]
  407804:	ldr	x1, [sp, #72]
  407808:	ldr	x0, [sp, #104]
  40780c:	sub	x0, x1, x0
  407810:	str	x0, [sp, #72]
  407814:	ldr	x0, [sp, #80]
  407818:	bl	406f38 <ferror@plt+0x5258>
  40781c:	lsr	x0, x0, #14
  407820:	ldr	x1, [sp, #96]
  407824:	eor	x0, x1, x0
  407828:	str	x0, [sp, #96]
  40782c:	ldr	x1, [sp, #80]
  407830:	ldr	x0, [sp, #72]
  407834:	add	x0, x1, x0
  407838:	str	x0, [sp, #80]
  40783c:	ldr	x1, [sp, #64]
  407840:	ldr	x0, [sp, #96]
  407844:	sub	x0, x1, x0
  407848:	str	x0, [sp, #64]
  40784c:	ldr	x0, [sp, #72]
  407850:	lsl	x0, x0, #20
  407854:	ldr	x1, [sp, #88]
  407858:	eor	x0, x1, x0
  40785c:	str	x0, [sp, #88]
  407860:	ldr	x1, [sp, #72]
  407864:	ldr	x0, [sp, #64]
  407868:	add	x0, x1, x0
  40786c:	str	x0, [sp, #72]
  407870:	ldr	x1, [sp, #56]
  407874:	ldr	x0, [sp, #88]
  407878:	sub	x0, x1, x0
  40787c:	str	x0, [sp, #56]
  407880:	ldr	x0, [sp, #64]
  407884:	bl	406f38 <ferror@plt+0x5258>
  407888:	lsr	x0, x0, #17
  40788c:	ldr	x1, [sp, #80]
  407890:	eor	x0, x1, x0
  407894:	str	x0, [sp, #80]
  407898:	ldr	x1, [sp, #64]
  40789c:	ldr	x0, [sp, #56]
  4078a0:	add	x0, x1, x0
  4078a4:	str	x0, [sp, #64]
  4078a8:	ldr	x1, [sp, #48]
  4078ac:	ldr	x0, [sp, #80]
  4078b0:	sub	x0, x1, x0
  4078b4:	str	x0, [sp, #48]
  4078b8:	ldr	x0, [sp, #56]
  4078bc:	lsl	x0, x0, #14
  4078c0:	ldr	x1, [sp, #72]
  4078c4:	eor	x0, x1, x0
  4078c8:	str	x0, [sp, #72]
  4078cc:	ldr	x1, [sp, #56]
  4078d0:	ldr	x0, [sp, #48]
  4078d4:	add	x0, x1, x0
  4078d8:	str	x0, [sp, #56]
  4078dc:	ldr	x0, [sp, #24]
  4078e0:	ldrsw	x1, [sp, #44]
  4078e4:	ldr	x2, [sp, #104]
  4078e8:	str	x2, [x0, x1, lsl #3]
  4078ec:	ldr	w0, [sp, #44]
  4078f0:	add	w1, w0, #0x1
  4078f4:	ldr	x0, [sp, #24]
  4078f8:	sxtw	x1, w1
  4078fc:	ldr	x2, [sp, #96]
  407900:	str	x2, [x0, x1, lsl #3]
  407904:	ldr	w0, [sp, #44]
  407908:	add	w1, w0, #0x2
  40790c:	ldr	x0, [sp, #24]
  407910:	sxtw	x1, w1
  407914:	ldr	x2, [sp, #88]
  407918:	str	x2, [x0, x1, lsl #3]
  40791c:	ldr	w0, [sp, #44]
  407920:	add	w1, w0, #0x3
  407924:	ldr	x0, [sp, #24]
  407928:	sxtw	x1, w1
  40792c:	ldr	x2, [sp, #80]
  407930:	str	x2, [x0, x1, lsl #3]
  407934:	ldr	w0, [sp, #44]
  407938:	add	w1, w0, #0x4
  40793c:	ldr	x0, [sp, #24]
  407940:	sxtw	x1, w1
  407944:	ldr	x2, [sp, #72]
  407948:	str	x2, [x0, x1, lsl #3]
  40794c:	ldr	w0, [sp, #44]
  407950:	add	w1, w0, #0x5
  407954:	ldr	x0, [sp, #24]
  407958:	sxtw	x1, w1
  40795c:	ldr	x2, [sp, #64]
  407960:	str	x2, [x0, x1, lsl #3]
  407964:	ldr	w0, [sp, #44]
  407968:	add	w1, w0, #0x6
  40796c:	ldr	x0, [sp, #24]
  407970:	sxtw	x1, w1
  407974:	ldr	x2, [sp, #56]
  407978:	str	x2, [x0, x1, lsl #3]
  40797c:	ldr	w0, [sp, #44]
  407980:	add	w1, w0, #0x7
  407984:	ldr	x0, [sp, #24]
  407988:	sxtw	x1, w1
  40798c:	ldr	x2, [sp, #48]
  407990:	str	x2, [x0, x1, lsl #3]
  407994:	ldr	w0, [sp, #44]
  407998:	add	w0, w0, #0x8
  40799c:	str	w0, [sp, #44]
  4079a0:	ldr	w0, [sp, #44]
  4079a4:	cmp	w0, #0xff
  4079a8:	b.le	407634 <ferror@plt+0x5954>
  4079ac:	str	wzr, [sp, #40]
  4079b0:	b	407d20 <ferror@plt+0x6040>
  4079b4:	ldr	x0, [sp, #24]
  4079b8:	ldrsw	x1, [sp, #40]
  4079bc:	ldr	x0, [x0, x1, lsl #3]
  4079c0:	ldr	x1, [sp, #104]
  4079c4:	add	x0, x1, x0
  4079c8:	str	x0, [sp, #104]
  4079cc:	ldr	w0, [sp, #40]
  4079d0:	add	w1, w0, #0x1
  4079d4:	ldr	x0, [sp, #24]
  4079d8:	sxtw	x1, w1
  4079dc:	ldr	x0, [x0, x1, lsl #3]
  4079e0:	ldr	x1, [sp, #96]
  4079e4:	add	x0, x1, x0
  4079e8:	str	x0, [sp, #96]
  4079ec:	ldr	w0, [sp, #40]
  4079f0:	add	w1, w0, #0x2
  4079f4:	ldr	x0, [sp, #24]
  4079f8:	sxtw	x1, w1
  4079fc:	ldr	x0, [x0, x1, lsl #3]
  407a00:	ldr	x1, [sp, #88]
  407a04:	add	x0, x1, x0
  407a08:	str	x0, [sp, #88]
  407a0c:	ldr	w0, [sp, #40]
  407a10:	add	w1, w0, #0x3
  407a14:	ldr	x0, [sp, #24]
  407a18:	sxtw	x1, w1
  407a1c:	ldr	x0, [x0, x1, lsl #3]
  407a20:	ldr	x1, [sp, #80]
  407a24:	add	x0, x1, x0
  407a28:	str	x0, [sp, #80]
  407a2c:	ldr	w0, [sp, #40]
  407a30:	add	w1, w0, #0x4
  407a34:	ldr	x0, [sp, #24]
  407a38:	sxtw	x1, w1
  407a3c:	ldr	x0, [x0, x1, lsl #3]
  407a40:	ldr	x1, [sp, #72]
  407a44:	add	x0, x1, x0
  407a48:	str	x0, [sp, #72]
  407a4c:	ldr	w0, [sp, #40]
  407a50:	add	w1, w0, #0x5
  407a54:	ldr	x0, [sp, #24]
  407a58:	sxtw	x1, w1
  407a5c:	ldr	x0, [x0, x1, lsl #3]
  407a60:	ldr	x1, [sp, #64]
  407a64:	add	x0, x1, x0
  407a68:	str	x0, [sp, #64]
  407a6c:	ldr	w0, [sp, #40]
  407a70:	add	w1, w0, #0x6
  407a74:	ldr	x0, [sp, #24]
  407a78:	sxtw	x1, w1
  407a7c:	ldr	x0, [x0, x1, lsl #3]
  407a80:	ldr	x1, [sp, #56]
  407a84:	add	x0, x1, x0
  407a88:	str	x0, [sp, #56]
  407a8c:	ldr	w0, [sp, #40]
  407a90:	add	w1, w0, #0x7
  407a94:	ldr	x0, [sp, #24]
  407a98:	sxtw	x1, w1
  407a9c:	ldr	x0, [x0, x1, lsl #3]
  407aa0:	ldr	x1, [sp, #48]
  407aa4:	add	x0, x1, x0
  407aa8:	str	x0, [sp, #48]
  407aac:	ldr	x1, [sp, #104]
  407ab0:	ldr	x0, [sp, #72]
  407ab4:	sub	x0, x1, x0
  407ab8:	str	x0, [sp, #104]
  407abc:	ldr	x0, [sp, #48]
  407ac0:	bl	406f38 <ferror@plt+0x5258>
  407ac4:	lsr	x0, x0, #9
  407ac8:	ldr	x1, [sp, #64]
  407acc:	eor	x0, x1, x0
  407ad0:	str	x0, [sp, #64]
  407ad4:	ldr	x1, [sp, #48]
  407ad8:	ldr	x0, [sp, #104]
  407adc:	add	x0, x1, x0
  407ae0:	str	x0, [sp, #48]
  407ae4:	ldr	x1, [sp, #96]
  407ae8:	ldr	x0, [sp, #64]
  407aec:	sub	x0, x1, x0
  407af0:	str	x0, [sp, #96]
  407af4:	ldr	x0, [sp, #104]
  407af8:	lsl	x0, x0, #9
  407afc:	ldr	x1, [sp, #56]
  407b00:	eor	x0, x1, x0
  407b04:	str	x0, [sp, #56]
  407b08:	ldr	x1, [sp, #104]
  407b0c:	ldr	x0, [sp, #96]
  407b10:	add	x0, x1, x0
  407b14:	str	x0, [sp, #104]
  407b18:	ldr	x1, [sp, #88]
  407b1c:	ldr	x0, [sp, #56]
  407b20:	sub	x0, x1, x0
  407b24:	str	x0, [sp, #88]
  407b28:	ldr	x0, [sp, #96]
  407b2c:	bl	406f38 <ferror@plt+0x5258>
  407b30:	lsr	x0, x0, #23
  407b34:	ldr	x1, [sp, #48]
  407b38:	eor	x0, x1, x0
  407b3c:	str	x0, [sp, #48]
  407b40:	ldr	x1, [sp, #96]
  407b44:	ldr	x0, [sp, #88]
  407b48:	add	x0, x1, x0
  407b4c:	str	x0, [sp, #96]
  407b50:	ldr	x1, [sp, #80]
  407b54:	ldr	x0, [sp, #48]
  407b58:	sub	x0, x1, x0
  407b5c:	str	x0, [sp, #80]
  407b60:	ldr	x0, [sp, #88]
  407b64:	lsl	x0, x0, #15
  407b68:	ldr	x1, [sp, #104]
  407b6c:	eor	x0, x1, x0
  407b70:	str	x0, [sp, #104]
  407b74:	ldr	x1, [sp, #88]
  407b78:	ldr	x0, [sp, #80]
  407b7c:	add	x0, x1, x0
  407b80:	str	x0, [sp, #88]
  407b84:	ldr	x1, [sp, #72]
  407b88:	ldr	x0, [sp, #104]
  407b8c:	sub	x0, x1, x0
  407b90:	str	x0, [sp, #72]
  407b94:	ldr	x0, [sp, #80]
  407b98:	bl	406f38 <ferror@plt+0x5258>
  407b9c:	lsr	x0, x0, #14
  407ba0:	ldr	x1, [sp, #96]
  407ba4:	eor	x0, x1, x0
  407ba8:	str	x0, [sp, #96]
  407bac:	ldr	x1, [sp, #80]
  407bb0:	ldr	x0, [sp, #72]
  407bb4:	add	x0, x1, x0
  407bb8:	str	x0, [sp, #80]
  407bbc:	ldr	x1, [sp, #64]
  407bc0:	ldr	x0, [sp, #96]
  407bc4:	sub	x0, x1, x0
  407bc8:	str	x0, [sp, #64]
  407bcc:	ldr	x0, [sp, #72]
  407bd0:	lsl	x0, x0, #20
  407bd4:	ldr	x1, [sp, #88]
  407bd8:	eor	x0, x1, x0
  407bdc:	str	x0, [sp, #88]
  407be0:	ldr	x1, [sp, #72]
  407be4:	ldr	x0, [sp, #64]
  407be8:	add	x0, x1, x0
  407bec:	str	x0, [sp, #72]
  407bf0:	ldr	x1, [sp, #56]
  407bf4:	ldr	x0, [sp, #88]
  407bf8:	sub	x0, x1, x0
  407bfc:	str	x0, [sp, #56]
  407c00:	ldr	x0, [sp, #64]
  407c04:	bl	406f38 <ferror@plt+0x5258>
  407c08:	lsr	x0, x0, #17
  407c0c:	ldr	x1, [sp, #80]
  407c10:	eor	x0, x1, x0
  407c14:	str	x0, [sp, #80]
  407c18:	ldr	x1, [sp, #64]
  407c1c:	ldr	x0, [sp, #56]
  407c20:	add	x0, x1, x0
  407c24:	str	x0, [sp, #64]
  407c28:	ldr	x1, [sp, #48]
  407c2c:	ldr	x0, [sp, #80]
  407c30:	sub	x0, x1, x0
  407c34:	str	x0, [sp, #48]
  407c38:	ldr	x0, [sp, #56]
  407c3c:	lsl	x0, x0, #14
  407c40:	ldr	x1, [sp, #72]
  407c44:	eor	x0, x1, x0
  407c48:	str	x0, [sp, #72]
  407c4c:	ldr	x1, [sp, #56]
  407c50:	ldr	x0, [sp, #48]
  407c54:	add	x0, x1, x0
  407c58:	str	x0, [sp, #56]
  407c5c:	ldr	x0, [sp, #24]
  407c60:	ldrsw	x1, [sp, #40]
  407c64:	ldr	x2, [sp, #104]
  407c68:	str	x2, [x0, x1, lsl #3]
  407c6c:	ldr	w0, [sp, #40]
  407c70:	add	w1, w0, #0x1
  407c74:	ldr	x0, [sp, #24]
  407c78:	sxtw	x1, w1
  407c7c:	ldr	x2, [sp, #96]
  407c80:	str	x2, [x0, x1, lsl #3]
  407c84:	ldr	w0, [sp, #40]
  407c88:	add	w1, w0, #0x2
  407c8c:	ldr	x0, [sp, #24]
  407c90:	sxtw	x1, w1
  407c94:	ldr	x2, [sp, #88]
  407c98:	str	x2, [x0, x1, lsl #3]
  407c9c:	ldr	w0, [sp, #40]
  407ca0:	add	w1, w0, #0x3
  407ca4:	ldr	x0, [sp, #24]
  407ca8:	sxtw	x1, w1
  407cac:	ldr	x2, [sp, #80]
  407cb0:	str	x2, [x0, x1, lsl #3]
  407cb4:	ldr	w0, [sp, #40]
  407cb8:	add	w1, w0, #0x4
  407cbc:	ldr	x0, [sp, #24]
  407cc0:	sxtw	x1, w1
  407cc4:	ldr	x2, [sp, #72]
  407cc8:	str	x2, [x0, x1, lsl #3]
  407ccc:	ldr	w0, [sp, #40]
  407cd0:	add	w1, w0, #0x5
  407cd4:	ldr	x0, [sp, #24]
  407cd8:	sxtw	x1, w1
  407cdc:	ldr	x2, [sp, #64]
  407ce0:	str	x2, [x0, x1, lsl #3]
  407ce4:	ldr	w0, [sp, #40]
  407ce8:	add	w1, w0, #0x6
  407cec:	ldr	x0, [sp, #24]
  407cf0:	sxtw	x1, w1
  407cf4:	ldr	x2, [sp, #56]
  407cf8:	str	x2, [x0, x1, lsl #3]
  407cfc:	ldr	w0, [sp, #40]
  407d00:	add	w1, w0, #0x7
  407d04:	ldr	x0, [sp, #24]
  407d08:	sxtw	x1, w1
  407d0c:	ldr	x2, [sp, #48]
  407d10:	str	x2, [x0, x1, lsl #3]
  407d14:	ldr	w0, [sp, #40]
  407d18:	add	w0, w0, #0x8
  407d1c:	str	w0, [sp, #40]
  407d20:	ldr	w0, [sp, #40]
  407d24:	cmp	w0, #0xff
  407d28:	b.le	4079b4 <ferror@plt+0x5cd4>
  407d2c:	ldr	x0, [sp, #24]
  407d30:	str	xzr, [x0, #2064]
  407d34:	ldr	x0, [sp, #24]
  407d38:	ldr	x1, [x0, #2064]
  407d3c:	ldr	x0, [sp, #24]
  407d40:	str	x1, [x0, #2056]
  407d44:	ldr	x0, [sp, #24]
  407d48:	ldr	x1, [x0, #2056]
  407d4c:	ldr	x0, [sp, #24]
  407d50:	str	x1, [x0, #2048]
  407d54:	nop
  407d58:	ldp	x29, x30, [sp], #112
  407d5c:	ret
  407d60:	stp	x29, x30, [sp, #-240]!
  407d64:	mov	x29, sp
  407d68:	str	x0, [sp, #24]
  407d6c:	str	x1, [sp, #16]
  407d70:	str	xzr, [sp, #232]
  407d74:	mov	x0, #0x2000                	// #8192
  407d78:	str	x0, [sp, #224]
  407d7c:	ldr	x0, [sp, #24]
  407d80:	bl	401960 <fileno@plt>
  407d84:	mov	w2, w0
  407d88:	add	x0, sp, #0x20
  407d8c:	mov	x1, x0
  407d90:	mov	w0, w2
  407d94:	bl	40c518 <ferror@plt+0xa838>
  407d98:	cmp	w0, #0x0
  407d9c:	b.lt	407e18 <ferror@plt+0x6138>  // b.tstop
  407da0:	ldr	w0, [sp, #48]
  407da4:	and	w0, w0, #0xf000
  407da8:	cmp	w0, #0x8, lsl #12
  407dac:	b.ne	407e18 <ferror@plt+0x6138>  // b.any
  407db0:	ldr	x0, [sp, #24]
  407db4:	bl	401be0 <ftello@plt>
  407db8:	str	x0, [sp, #200]
  407dbc:	ldr	x0, [sp, #200]
  407dc0:	cmp	x0, #0x0
  407dc4:	b.lt	407e18 <ferror@plt+0x6138>  // b.tstop
  407dc8:	ldr	x0, [sp, #80]
  407dcc:	ldr	x1, [sp, #200]
  407dd0:	cmp	x1, x0
  407dd4:	b.ge	407e18 <ferror@plt+0x6138>  // b.tcont
  407dd8:	ldr	x1, [sp, #80]
  407ddc:	ldr	x0, [sp, #200]
  407de0:	sub	x0, x1, x0
  407de4:	str	x0, [sp, #192]
  407de8:	ldr	x0, [sp, #192]
  407dec:	cmn	x0, #0x1
  407df0:	b.ne	407e0c <ferror@plt+0x612c>  // b.any
  407df4:	bl	401ca0 <__errno_location@plt>
  407df8:	mov	x1, x0
  407dfc:	mov	w0, #0xc                   	// #12
  407e00:	str	w0, [x1]
  407e04:	mov	x0, #0x0                   	// #0
  407e08:	b	407fb4 <ferror@plt+0x62d4>
  407e0c:	ldr	x0, [sp, #192]
  407e10:	add	x0, x0, #0x1
  407e14:	str	x0, [sp, #224]
  407e18:	ldr	x0, [sp, #224]
  407e1c:	bl	4019b0 <malloc@plt>
  407e20:	str	x0, [sp, #232]
  407e24:	ldr	x0, [sp, #232]
  407e28:	cmp	x0, #0x0
  407e2c:	b.ne	407e38 <ferror@plt+0x6158>  // b.any
  407e30:	mov	x0, #0x0                   	// #0
  407e34:	b	407fb4 <ferror@plt+0x62d4>
  407e38:	str	xzr, [sp, #216]
  407e3c:	ldr	x1, [sp, #224]
  407e40:	ldr	x0, [sp, #216]
  407e44:	sub	x0, x1, x0
  407e48:	str	x0, [sp, #184]
  407e4c:	ldr	x1, [sp, #232]
  407e50:	ldr	x0, [sp, #216]
  407e54:	add	x0, x1, x0
  407e58:	ldr	x3, [sp, #24]
  407e5c:	ldr	x2, [sp, #184]
  407e60:	mov	x1, #0x1                   	// #1
  407e64:	bl	401b50 <fread@plt>
  407e68:	str	x0, [sp, #176]
  407e6c:	ldr	x1, [sp, #216]
  407e70:	ldr	x0, [sp, #176]
  407e74:	add	x0, x1, x0
  407e78:	str	x0, [sp, #216]
  407e7c:	ldr	x1, [sp, #176]
  407e80:	ldr	x0, [sp, #184]
  407e84:	cmp	x1, x0
  407e88:	b.eq	407f0c <ferror@plt+0x622c>  // b.none
  407e8c:	bl	401ca0 <__errno_location@plt>
  407e90:	ldr	w0, [x0]
  407e94:	str	w0, [sp, #212]
  407e98:	ldr	x0, [sp, #24]
  407e9c:	bl	401ce0 <ferror@plt>
  407ea0:	cmp	w0, #0x0
  407ea4:	b.ne	407f94 <ferror@plt+0x62b4>  // b.any
  407ea8:	ldr	x0, [sp, #224]
  407eac:	sub	x0, x0, #0x1
  407eb0:	ldr	x1, [sp, #216]
  407eb4:	cmp	x1, x0
  407eb8:	b.cs	407ee8 <ferror@plt+0x6208>  // b.hs, b.nlast
  407ebc:	ldr	x0, [sp, #216]
  407ec0:	add	x0, x0, #0x1
  407ec4:	mov	x1, x0
  407ec8:	ldr	x0, [sp, #232]
  407ecc:	bl	401a50 <realloc@plt>
  407ed0:	str	x0, [sp, #160]
  407ed4:	ldr	x0, [sp, #160]
  407ed8:	cmp	x0, #0x0
  407edc:	b.eq	407ee8 <ferror@plt+0x6208>  // b.none
  407ee0:	ldr	x0, [sp, #160]
  407ee4:	str	x0, [sp, #232]
  407ee8:	ldr	x1, [sp, #232]
  407eec:	ldr	x0, [sp, #216]
  407ef0:	add	x0, x1, x0
  407ef4:	strb	wzr, [x0]
  407ef8:	ldr	x0, [sp, #16]
  407efc:	ldr	x1, [sp, #216]
  407f00:	str	x1, [x0]
  407f04:	ldr	x0, [sp, #232]
  407f08:	b	407fb4 <ferror@plt+0x62d4>
  407f0c:	ldr	x0, [sp, #224]
  407f10:	cmn	x0, #0x1
  407f14:	b.ne	407f24 <ferror@plt+0x6244>  // b.any
  407f18:	mov	w0, #0xc                   	// #12
  407f1c:	str	w0, [sp, #212]
  407f20:	b	407f98 <ferror@plt+0x62b8>
  407f24:	ldr	x0, [sp, #224]
  407f28:	lsr	x0, x0, #1
  407f2c:	mvn	x0, x0
  407f30:	ldr	x1, [sp, #224]
  407f34:	cmp	x1, x0
  407f38:	b.cs	407f54 <ferror@plt+0x6274>  // b.hs, b.nlast
  407f3c:	ldr	x0, [sp, #224]
  407f40:	lsr	x0, x0, #1
  407f44:	ldr	x1, [sp, #224]
  407f48:	add	x0, x1, x0
  407f4c:	str	x0, [sp, #224]
  407f50:	b	407f5c <ferror@plt+0x627c>
  407f54:	mov	x0, #0xffffffffffffffff    	// #-1
  407f58:	str	x0, [sp, #224]
  407f5c:	ldr	x1, [sp, #224]
  407f60:	ldr	x0, [sp, #232]
  407f64:	bl	401a50 <realloc@plt>
  407f68:	str	x0, [sp, #168]
  407f6c:	ldr	x0, [sp, #168]
  407f70:	cmp	x0, #0x0
  407f74:	b.ne	407f88 <ferror@plt+0x62a8>  // b.any
  407f78:	bl	401ca0 <__errno_location@plt>
  407f7c:	ldr	w0, [x0]
  407f80:	str	w0, [sp, #212]
  407f84:	b	407f98 <ferror@plt+0x62b8>
  407f88:	ldr	x0, [sp, #168]
  407f8c:	str	x0, [sp, #232]
  407f90:	b	407e3c <ferror@plt+0x615c>
  407f94:	nop
  407f98:	ldr	x0, [sp, #232]
  407f9c:	bl	401b60 <free@plt>
  407fa0:	bl	401ca0 <__errno_location@plt>
  407fa4:	mov	x1, x0
  407fa8:	ldr	w0, [sp, #212]
  407fac:	str	w0, [x1]
  407fb0:	mov	x0, #0x0                   	// #0
  407fb4:	ldp	x29, x30, [sp], #240
  407fb8:	ret
  407fbc:	stp	x29, x30, [sp, #-80]!
  407fc0:	mov	x29, sp
  407fc4:	str	x0, [sp, #40]
  407fc8:	str	x1, [sp, #32]
  407fcc:	str	x2, [sp, #24]
  407fd0:	ldr	x1, [sp, #24]
  407fd4:	ldr	x0, [sp, #40]
  407fd8:	bl	4019a0 <fopen@plt>
  407fdc:	str	x0, [sp, #64]
  407fe0:	ldr	x0, [sp, #64]
  407fe4:	cmp	x0, #0x0
  407fe8:	b.ne	407ff4 <ferror@plt+0x6314>  // b.any
  407fec:	mov	x0, #0x0                   	// #0
  407ff0:	b	40805c <ferror@plt+0x637c>
  407ff4:	ldr	x1, [sp, #32]
  407ff8:	ldr	x0, [sp, #64]
  407ffc:	bl	407d60 <ferror@plt+0x6080>
  408000:	str	x0, [sp, #56]
  408004:	bl	401ca0 <__errno_location@plt>
  408008:	ldr	w0, [x0]
  40800c:	str	w0, [sp, #76]
  408010:	ldr	x0, [sp, #64]
  408014:	bl	409b74 <ferror@plt+0x7e94>
  408018:	cmp	w0, #0x0
  40801c:	b.eq	408058 <ferror@plt+0x6378>  // b.none
  408020:	ldr	x0, [sp, #56]
  408024:	cmp	x0, #0x0
  408028:	b.eq	408040 <ferror@plt+0x6360>  // b.none
  40802c:	bl	401ca0 <__errno_location@plt>
  408030:	ldr	w0, [x0]
  408034:	str	w0, [sp, #76]
  408038:	ldr	x0, [sp, #56]
  40803c:	bl	401b60 <free@plt>
  408040:	bl	401ca0 <__errno_location@plt>
  408044:	mov	x1, x0
  408048:	ldr	w0, [sp, #76]
  40804c:	str	w0, [x1]
  408050:	mov	x0, #0x0                   	// #0
  408054:	b	40805c <ferror@plt+0x637c>
  408058:	ldr	x0, [sp, #56]
  40805c:	ldp	x29, x30, [sp], #80
  408060:	ret
  408064:	stp	x29, x30, [sp, #-32]!
  408068:	mov	x29, sp
  40806c:	str	x0, [sp, #24]
  408070:	str	x1, [sp, #16]
  408074:	adrp	x0, 40d000 <ferror@plt+0xb320>
  408078:	add	x2, x0, #0x208
  40807c:	ldr	x1, [sp, #16]
  408080:	ldr	x0, [sp, #24]
  408084:	bl	407fbc <ferror@plt+0x62dc>
  408088:	ldp	x29, x30, [sp], #32
  40808c:	ret
  408090:	stp	x29, x30, [sp, #-32]!
  408094:	mov	x29, sp
  408098:	str	x0, [sp, #24]
  40809c:	str	x1, [sp, #16]
  4080a0:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4080a4:	add	x2, x0, #0x210
  4080a8:	ldr	x1, [sp, #16]
  4080ac:	ldr	x0, [sp, #24]
  4080b0:	bl	407fbc <ferror@plt+0x62dc>
  4080b4:	ldp	x29, x30, [sp], #32
  4080b8:	ret
  4080bc:	sub	sp, sp, #0x60
  4080c0:	stp	x29, x30, [sp, #32]
  4080c4:	add	x29, sp, #0x20
  4080c8:	str	x0, [sp, #88]
  4080cc:	str	x1, [sp, #80]
  4080d0:	str	x2, [sp, #72]
  4080d4:	str	x3, [sp, #64]
  4080d8:	str	x4, [sp, #56]
  4080dc:	str	x5, [sp, #48]
  4080e0:	ldr	x0, [sp, #80]
  4080e4:	cmp	x0, #0x0
  4080e8:	b.eq	40810c <ferror@plt+0x642c>  // b.none
  4080ec:	ldr	x4, [sp, #64]
  4080f0:	ldr	x3, [sp, #72]
  4080f4:	ldr	x2, [sp, #80]
  4080f8:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4080fc:	add	x1, x0, #0x218
  408100:	ldr	x0, [sp, #88]
  408104:	bl	401cc0 <fprintf@plt>
  408108:	b	408124 <ferror@plt+0x6444>
  40810c:	ldr	x3, [sp, #64]
  408110:	ldr	x2, [sp, #72]
  408114:	adrp	x0, 40d000 <ferror@plt+0xb320>
  408118:	add	x1, x0, #0x228
  40811c:	ldr	x0, [sp, #88]
  408120:	bl	401cc0 <fprintf@plt>
  408124:	adrp	x0, 40d000 <ferror@plt+0xb320>
  408128:	add	x0, x0, #0x230
  40812c:	bl	401cb0 <gettext@plt>
  408130:	mov	w3, #0x7e3                 	// #2019
  408134:	mov	x2, x0
  408138:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40813c:	add	x1, x0, #0x560
  408140:	ldr	x0, [sp, #88]
  408144:	bl	401cc0 <fprintf@plt>
  408148:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40814c:	add	x0, x0, #0x238
  408150:	bl	401cb0 <gettext@plt>
  408154:	ldr	x1, [sp, #88]
  408158:	bl	401c40 <fputs_unlocked@plt>
  40815c:	ldr	x0, [sp, #48]
  408160:	cmp	x0, #0x9
  408164:	b.eq	408538 <ferror@plt+0x6858>  // b.none
  408168:	ldr	x0, [sp, #48]
  40816c:	cmp	x0, #0x9
  408170:	b.hi	4085d0 <ferror@plt+0x68f0>  // b.pmore
  408174:	ldr	x0, [sp, #48]
  408178:	cmp	x0, #0x8
  40817c:	b.eq	4084b4 <ferror@plt+0x67d4>  // b.none
  408180:	ldr	x0, [sp, #48]
  408184:	cmp	x0, #0x8
  408188:	b.hi	4085d0 <ferror@plt+0x68f0>  // b.pmore
  40818c:	ldr	x0, [sp, #48]
  408190:	cmp	x0, #0x7
  408194:	b.eq	408428 <ferror@plt+0x6748>  // b.none
  408198:	ldr	x0, [sp, #48]
  40819c:	cmp	x0, #0x7
  4081a0:	b.hi	4085d0 <ferror@plt+0x68f0>  // b.pmore
  4081a4:	ldr	x0, [sp, #48]
  4081a8:	cmp	x0, #0x6
  4081ac:	b.eq	4083ac <ferror@plt+0x66cc>  // b.none
  4081b0:	ldr	x0, [sp, #48]
  4081b4:	cmp	x0, #0x6
  4081b8:	b.hi	4085d0 <ferror@plt+0x68f0>  // b.pmore
  4081bc:	ldr	x0, [sp, #48]
  4081c0:	cmp	x0, #0x5
  4081c4:	b.eq	408340 <ferror@plt+0x6660>  // b.none
  4081c8:	ldr	x0, [sp, #48]
  4081cc:	cmp	x0, #0x5
  4081d0:	b.hi	4085d0 <ferror@plt+0x68f0>  // b.pmore
  4081d4:	ldr	x0, [sp, #48]
  4081d8:	cmp	x0, #0x4
  4081dc:	b.eq	4082e4 <ferror@plt+0x6604>  // b.none
  4081e0:	ldr	x0, [sp, #48]
  4081e4:	cmp	x0, #0x4
  4081e8:	b.hi	4085d0 <ferror@plt+0x68f0>  // b.pmore
  4081ec:	ldr	x0, [sp, #48]
  4081f0:	cmp	x0, #0x3
  4081f4:	b.eq	408298 <ferror@plt+0x65b8>  // b.none
  4081f8:	ldr	x0, [sp, #48]
  4081fc:	cmp	x0, #0x3
  408200:	b.hi	4085d0 <ferror@plt+0x68f0>  // b.pmore
  408204:	ldr	x0, [sp, #48]
  408208:	cmp	x0, #0x2
  40820c:	b.eq	40825c <ferror@plt+0x657c>  // b.none
  408210:	ldr	x0, [sp, #48]
  408214:	cmp	x0, #0x2
  408218:	b.hi	4085d0 <ferror@plt+0x68f0>  // b.pmore
  40821c:	ldr	x0, [sp, #48]
  408220:	cmp	x0, #0x0
  408224:	b.eq	408668 <ferror@plt+0x6988>  // b.none
  408228:	ldr	x0, [sp, #48]
  40822c:	cmp	x0, #0x1
  408230:	b.ne	4085d0 <ferror@plt+0x68f0>  // b.any
  408234:	adrp	x0, 40d000 <ferror@plt+0xb320>
  408238:	add	x0, x0, #0x308
  40823c:	bl	401cb0 <gettext@plt>
  408240:	mov	x1, x0
  408244:	ldr	x0, [sp, #56]
  408248:	ldr	x0, [x0]
  40824c:	mov	x2, x0
  408250:	ldr	x0, [sp, #88]
  408254:	bl	401cc0 <fprintf@plt>
  408258:	b	40866c <ferror@plt+0x698c>
  40825c:	adrp	x0, 40d000 <ferror@plt+0xb320>
  408260:	add	x0, x0, #0x318
  408264:	bl	401cb0 <gettext@plt>
  408268:	mov	x4, x0
  40826c:	ldr	x0, [sp, #56]
  408270:	ldr	x1, [x0]
  408274:	ldr	x0, [sp, #56]
  408278:	add	x0, x0, #0x8
  40827c:	ldr	x0, [x0]
  408280:	mov	x3, x0
  408284:	mov	x2, x1
  408288:	mov	x1, x4
  40828c:	ldr	x0, [sp, #88]
  408290:	bl	401cc0 <fprintf@plt>
  408294:	b	40866c <ferror@plt+0x698c>
  408298:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40829c:	add	x0, x0, #0x330
  4082a0:	bl	401cb0 <gettext@plt>
  4082a4:	mov	x5, x0
  4082a8:	ldr	x0, [sp, #56]
  4082ac:	ldr	x1, [x0]
  4082b0:	ldr	x0, [sp, #56]
  4082b4:	add	x0, x0, #0x8
  4082b8:	ldr	x2, [x0]
  4082bc:	ldr	x0, [sp, #56]
  4082c0:	add	x0, x0, #0x10
  4082c4:	ldr	x0, [x0]
  4082c8:	mov	x4, x0
  4082cc:	mov	x3, x2
  4082d0:	mov	x2, x1
  4082d4:	mov	x1, x5
  4082d8:	ldr	x0, [sp, #88]
  4082dc:	bl	401cc0 <fprintf@plt>
  4082e0:	b	40866c <ferror@plt+0x698c>
  4082e4:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4082e8:	add	x0, x0, #0x350
  4082ec:	bl	401cb0 <gettext@plt>
  4082f0:	mov	x6, x0
  4082f4:	ldr	x0, [sp, #56]
  4082f8:	ldr	x1, [x0]
  4082fc:	ldr	x0, [sp, #56]
  408300:	add	x0, x0, #0x8
  408304:	ldr	x2, [x0]
  408308:	ldr	x0, [sp, #56]
  40830c:	add	x0, x0, #0x10
  408310:	ldr	x3, [x0]
  408314:	ldr	x0, [sp, #56]
  408318:	add	x0, x0, #0x18
  40831c:	ldr	x0, [x0]
  408320:	mov	x5, x0
  408324:	mov	x4, x3
  408328:	mov	x3, x2
  40832c:	mov	x2, x1
  408330:	mov	x1, x6
  408334:	ldr	x0, [sp, #88]
  408338:	bl	401cc0 <fprintf@plt>
  40833c:	b	40866c <ferror@plt+0x698c>
  408340:	adrp	x0, 40d000 <ferror@plt+0xb320>
  408344:	add	x0, x0, #0x370
  408348:	bl	401cb0 <gettext@plt>
  40834c:	mov	x7, x0
  408350:	ldr	x0, [sp, #56]
  408354:	ldr	x1, [x0]
  408358:	ldr	x0, [sp, #56]
  40835c:	add	x0, x0, #0x8
  408360:	ldr	x2, [x0]
  408364:	ldr	x0, [sp, #56]
  408368:	add	x0, x0, #0x10
  40836c:	ldr	x3, [x0]
  408370:	ldr	x0, [sp, #56]
  408374:	add	x0, x0, #0x18
  408378:	ldr	x4, [x0]
  40837c:	ldr	x0, [sp, #56]
  408380:	add	x0, x0, #0x20
  408384:	ldr	x0, [x0]
  408388:	mov	x6, x0
  40838c:	mov	x5, x4
  408390:	mov	x4, x3
  408394:	mov	x3, x2
  408398:	mov	x2, x1
  40839c:	mov	x1, x7
  4083a0:	ldr	x0, [sp, #88]
  4083a4:	bl	401cc0 <fprintf@plt>
  4083a8:	b	40866c <ferror@plt+0x698c>
  4083ac:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4083b0:	add	x0, x0, #0x398
  4083b4:	bl	401cb0 <gettext@plt>
  4083b8:	mov	x8, x0
  4083bc:	ldr	x0, [sp, #56]
  4083c0:	ldr	x1, [x0]
  4083c4:	ldr	x0, [sp, #56]
  4083c8:	add	x0, x0, #0x8
  4083cc:	ldr	x2, [x0]
  4083d0:	ldr	x0, [sp, #56]
  4083d4:	add	x0, x0, #0x10
  4083d8:	ldr	x3, [x0]
  4083dc:	ldr	x0, [sp, #56]
  4083e0:	add	x0, x0, #0x18
  4083e4:	ldr	x4, [x0]
  4083e8:	ldr	x0, [sp, #56]
  4083ec:	add	x0, x0, #0x20
  4083f0:	ldr	x5, [x0]
  4083f4:	ldr	x0, [sp, #56]
  4083f8:	add	x0, x0, #0x28
  4083fc:	ldr	x0, [x0]
  408400:	mov	x7, x0
  408404:	mov	x6, x5
  408408:	mov	x5, x4
  40840c:	mov	x4, x3
  408410:	mov	x3, x2
  408414:	mov	x2, x1
  408418:	mov	x1, x8
  40841c:	ldr	x0, [sp, #88]
  408420:	bl	401cc0 <fprintf@plt>
  408424:	b	40866c <ferror@plt+0x698c>
  408428:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40842c:	add	x0, x0, #0x3c0
  408430:	bl	401cb0 <gettext@plt>
  408434:	mov	x8, x0
  408438:	ldr	x0, [sp, #56]
  40843c:	ldr	x1, [x0]
  408440:	ldr	x0, [sp, #56]
  408444:	add	x0, x0, #0x8
  408448:	ldr	x2, [x0]
  40844c:	ldr	x0, [sp, #56]
  408450:	add	x0, x0, #0x10
  408454:	ldr	x3, [x0]
  408458:	ldr	x0, [sp, #56]
  40845c:	add	x0, x0, #0x18
  408460:	ldr	x4, [x0]
  408464:	ldr	x0, [sp, #56]
  408468:	add	x0, x0, #0x20
  40846c:	ldr	x5, [x0]
  408470:	ldr	x0, [sp, #56]
  408474:	add	x0, x0, #0x28
  408478:	ldr	x6, [x0]
  40847c:	ldr	x0, [sp, #56]
  408480:	add	x0, x0, #0x30
  408484:	ldr	x0, [x0]
  408488:	str	x0, [sp]
  40848c:	mov	x7, x6
  408490:	mov	x6, x5
  408494:	mov	x5, x4
  408498:	mov	x4, x3
  40849c:	mov	x3, x2
  4084a0:	mov	x2, x1
  4084a4:	mov	x1, x8
  4084a8:	ldr	x0, [sp, #88]
  4084ac:	bl	401cc0 <fprintf@plt>
  4084b0:	b	40866c <ferror@plt+0x698c>
  4084b4:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4084b8:	add	x0, x0, #0x3f0
  4084bc:	bl	401cb0 <gettext@plt>
  4084c0:	mov	x8, x0
  4084c4:	ldr	x0, [sp, #56]
  4084c8:	ldr	x2, [x0]
  4084cc:	ldr	x0, [sp, #56]
  4084d0:	add	x0, x0, #0x8
  4084d4:	ldr	x3, [x0]
  4084d8:	ldr	x0, [sp, #56]
  4084dc:	add	x0, x0, #0x10
  4084e0:	ldr	x4, [x0]
  4084e4:	ldr	x0, [sp, #56]
  4084e8:	add	x0, x0, #0x18
  4084ec:	ldr	x5, [x0]
  4084f0:	ldr	x0, [sp, #56]
  4084f4:	add	x0, x0, #0x20
  4084f8:	ldr	x6, [x0]
  4084fc:	ldr	x0, [sp, #56]
  408500:	add	x0, x0, #0x28
  408504:	ldr	x7, [x0]
  408508:	ldr	x0, [sp, #56]
  40850c:	add	x0, x0, #0x30
  408510:	ldr	x0, [x0]
  408514:	ldr	x1, [sp, #56]
  408518:	add	x1, x1, #0x38
  40851c:	ldr	x1, [x1]
  408520:	str	x1, [sp, #8]
  408524:	str	x0, [sp]
  408528:	mov	x1, x8
  40852c:	ldr	x0, [sp, #88]
  408530:	bl	401cc0 <fprintf@plt>
  408534:	b	40866c <ferror@plt+0x698c>
  408538:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40853c:	add	x0, x0, #0x420
  408540:	bl	401cb0 <gettext@plt>
  408544:	mov	x9, x0
  408548:	ldr	x0, [sp, #56]
  40854c:	ldr	x8, [x0]
  408550:	ldr	x0, [sp, #56]
  408554:	add	x0, x0, #0x8
  408558:	ldr	x3, [x0]
  40855c:	ldr	x0, [sp, #56]
  408560:	add	x0, x0, #0x10
  408564:	ldr	x4, [x0]
  408568:	ldr	x0, [sp, #56]
  40856c:	add	x0, x0, #0x18
  408570:	ldr	x5, [x0]
  408574:	ldr	x0, [sp, #56]
  408578:	add	x0, x0, #0x20
  40857c:	ldr	x6, [x0]
  408580:	ldr	x0, [sp, #56]
  408584:	add	x0, x0, #0x28
  408588:	ldr	x7, [x0]
  40858c:	ldr	x0, [sp, #56]
  408590:	add	x0, x0, #0x30
  408594:	ldr	x0, [x0]
  408598:	ldr	x1, [sp, #56]
  40859c:	add	x1, x1, #0x38
  4085a0:	ldr	x1, [x1]
  4085a4:	ldr	x2, [sp, #56]
  4085a8:	add	x2, x2, #0x40
  4085ac:	ldr	x2, [x2]
  4085b0:	str	x2, [sp, #16]
  4085b4:	str	x1, [sp, #8]
  4085b8:	str	x0, [sp]
  4085bc:	mov	x2, x8
  4085c0:	mov	x1, x9
  4085c4:	ldr	x0, [sp, #88]
  4085c8:	bl	401cc0 <fprintf@plt>
  4085cc:	b	40866c <ferror@plt+0x698c>
  4085d0:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4085d4:	add	x0, x0, #0x458
  4085d8:	bl	401cb0 <gettext@plt>
  4085dc:	mov	x9, x0
  4085e0:	ldr	x0, [sp, #56]
  4085e4:	ldr	x8, [x0]
  4085e8:	ldr	x0, [sp, #56]
  4085ec:	add	x0, x0, #0x8
  4085f0:	ldr	x3, [x0]
  4085f4:	ldr	x0, [sp, #56]
  4085f8:	add	x0, x0, #0x10
  4085fc:	ldr	x4, [x0]
  408600:	ldr	x0, [sp, #56]
  408604:	add	x0, x0, #0x18
  408608:	ldr	x5, [x0]
  40860c:	ldr	x0, [sp, #56]
  408610:	add	x0, x0, #0x20
  408614:	ldr	x6, [x0]
  408618:	ldr	x0, [sp, #56]
  40861c:	add	x0, x0, #0x28
  408620:	ldr	x7, [x0]
  408624:	ldr	x0, [sp, #56]
  408628:	add	x0, x0, #0x30
  40862c:	ldr	x0, [x0]
  408630:	ldr	x1, [sp, #56]
  408634:	add	x1, x1, #0x38
  408638:	ldr	x1, [x1]
  40863c:	ldr	x2, [sp, #56]
  408640:	add	x2, x2, #0x40
  408644:	ldr	x2, [x2]
  408648:	str	x2, [sp, #16]
  40864c:	str	x1, [sp, #8]
  408650:	str	x0, [sp]
  408654:	mov	x2, x8
  408658:	mov	x1, x9
  40865c:	ldr	x0, [sp, #88]
  408660:	bl	401cc0 <fprintf@plt>
  408664:	b	40866c <ferror@plt+0x698c>
  408668:	nop
  40866c:	nop
  408670:	ldp	x29, x30, [sp, #32]
  408674:	add	sp, sp, #0x60
  408678:	ret
  40867c:	stp	x29, x30, [sp, #-80]!
  408680:	mov	x29, sp
  408684:	str	x0, [sp, #56]
  408688:	str	x1, [sp, #48]
  40868c:	str	x2, [sp, #40]
  408690:	str	x3, [sp, #32]
  408694:	str	x4, [sp, #24]
  408698:	str	xzr, [sp, #72]
  40869c:	b	4086ac <ferror@plt+0x69cc>
  4086a0:	ldr	x0, [sp, #72]
  4086a4:	add	x0, x0, #0x1
  4086a8:	str	x0, [sp, #72]
  4086ac:	ldr	x0, [sp, #72]
  4086b0:	lsl	x0, x0, #3
  4086b4:	ldr	x1, [sp, #24]
  4086b8:	add	x0, x1, x0
  4086bc:	ldr	x0, [x0]
  4086c0:	cmp	x0, #0x0
  4086c4:	b.ne	4086a0 <ferror@plt+0x69c0>  // b.any
  4086c8:	ldr	x5, [sp, #72]
  4086cc:	ldr	x4, [sp, #24]
  4086d0:	ldr	x3, [sp, #32]
  4086d4:	ldr	x2, [sp, #40]
  4086d8:	ldr	x1, [sp, #48]
  4086dc:	ldr	x0, [sp, #56]
  4086e0:	bl	4080bc <ferror@plt+0x63dc>
  4086e4:	nop
  4086e8:	ldp	x29, x30, [sp], #80
  4086ec:	ret
  4086f0:	stp	x29, x30, [sp, #-160]!
  4086f4:	mov	x29, sp
  4086f8:	str	x19, [sp, #16]
  4086fc:	str	x0, [sp, #56]
  408700:	str	x1, [sp, #48]
  408704:	str	x2, [sp, #40]
  408708:	str	x3, [sp, #32]
  40870c:	mov	x19, x4
  408710:	str	xzr, [sp, #152]
  408714:	b	408724 <ferror@plt+0x6a44>
  408718:	ldr	x0, [sp, #152]
  40871c:	add	x0, x0, #0x1
  408720:	str	x0, [sp, #152]
  408724:	ldr	x0, [sp, #152]
  408728:	cmp	x0, #0x9
  40872c:	b.hi	4087ac <ferror@plt+0x6acc>  // b.pmore
  408730:	ldr	w1, [x19, #24]
  408734:	ldr	x0, [x19]
  408738:	cmp	w1, #0x0
  40873c:	b.lt	408750 <ferror@plt+0x6a70>  // b.tstop
  408740:	add	x1, x0, #0xf
  408744:	and	x1, x1, #0xfffffffffffffff8
  408748:	str	x1, [x19]
  40874c:	b	408780 <ferror@plt+0x6aa0>
  408750:	add	w2, w1, #0x8
  408754:	str	w2, [x19, #24]
  408758:	ldr	w2, [x19, #24]
  40875c:	cmp	w2, #0x0
  408760:	b.le	408774 <ferror@plt+0x6a94>
  408764:	add	x1, x0, #0xf
  408768:	and	x1, x1, #0xfffffffffffffff8
  40876c:	str	x1, [x19]
  408770:	b	408780 <ferror@plt+0x6aa0>
  408774:	ldr	x2, [x19, #8]
  408778:	sxtw	x0, w1
  40877c:	add	x0, x2, x0
  408780:	ldr	x2, [x0]
  408784:	ldr	x0, [sp, #152]
  408788:	lsl	x0, x0, #3
  40878c:	add	x1, sp, #0x48
  408790:	str	x2, [x1, x0]
  408794:	ldr	x0, [sp, #152]
  408798:	lsl	x0, x0, #3
  40879c:	add	x1, sp, #0x48
  4087a0:	ldr	x0, [x1, x0]
  4087a4:	cmp	x0, #0x0
  4087a8:	b.ne	408718 <ferror@plt+0x6a38>  // b.any
  4087ac:	add	x0, sp, #0x48
  4087b0:	ldr	x5, [sp, #152]
  4087b4:	mov	x4, x0
  4087b8:	ldr	x3, [sp, #32]
  4087bc:	ldr	x2, [sp, #40]
  4087c0:	ldr	x1, [sp, #48]
  4087c4:	ldr	x0, [sp, #56]
  4087c8:	bl	4080bc <ferror@plt+0x63dc>
  4087cc:	nop
  4087d0:	ldr	x19, [sp, #16]
  4087d4:	ldp	x29, x30, [sp], #160
  4087d8:	ret
  4087dc:	stp	x29, x30, [sp, #-272]!
  4087e0:	mov	x29, sp
  4087e4:	str	x0, [sp, #72]
  4087e8:	str	x1, [sp, #64]
  4087ec:	str	x2, [sp, #56]
  4087f0:	str	x3, [sp, #48]
  4087f4:	str	x4, [sp, #240]
  4087f8:	str	x5, [sp, #248]
  4087fc:	str	x6, [sp, #256]
  408800:	str	x7, [sp, #264]
  408804:	str	q0, [sp, #112]
  408808:	str	q1, [sp, #128]
  40880c:	str	q2, [sp, #144]
  408810:	str	q3, [sp, #160]
  408814:	str	q4, [sp, #176]
  408818:	str	q5, [sp, #192]
  40881c:	str	q6, [sp, #208]
  408820:	str	q7, [sp, #224]
  408824:	add	x0, sp, #0x110
  408828:	str	x0, [sp, #80]
  40882c:	add	x0, sp, #0x110
  408830:	str	x0, [sp, #88]
  408834:	add	x0, sp, #0xf0
  408838:	str	x0, [sp, #96]
  40883c:	mov	w0, #0xffffffe0            	// #-32
  408840:	str	w0, [sp, #104]
  408844:	mov	w0, #0xffffff80            	// #-128
  408848:	str	w0, [sp, #108]
  40884c:	add	x2, sp, #0x10
  408850:	add	x3, sp, #0x50
  408854:	ldp	x0, x1, [x3]
  408858:	stp	x0, x1, [x2]
  40885c:	ldp	x0, x1, [x3, #16]
  408860:	stp	x0, x1, [x2, #16]
  408864:	add	x0, sp, #0x10
  408868:	mov	x4, x0
  40886c:	ldr	x3, [sp, #48]
  408870:	ldr	x2, [sp, #56]
  408874:	ldr	x1, [sp, #64]
  408878:	ldr	x0, [sp, #72]
  40887c:	bl	4086f0 <ferror@plt+0x6a10>
  408880:	nop
  408884:	ldp	x29, x30, [sp], #272
  408888:	ret
  40888c:	stp	x29, x30, [sp, #-16]!
  408890:	mov	x29, sp
  408894:	adrp	x0, 40d000 <ferror@plt+0xb320>
  408898:	add	x0, x0, #0x498
  40889c:	bl	401cb0 <gettext@plt>
  4088a0:	mov	x2, x0
  4088a4:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4088a8:	add	x1, x0, #0x4b0
  4088ac:	mov	x0, x2
  4088b0:	bl	401c80 <printf@plt>
  4088b4:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4088b8:	add	x0, x0, #0x4c8
  4088bc:	bl	401cb0 <gettext@plt>
  4088c0:	mov	x3, x0
  4088c4:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4088c8:	add	x2, x0, #0x4e0
  4088cc:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4088d0:	add	x1, x0, #0x508
  4088d4:	mov	x0, x3
  4088d8:	bl	401c80 <printf@plt>
  4088dc:	adrp	x0, 40d000 <ferror@plt+0xb320>
  4088e0:	add	x0, x0, #0x518
  4088e4:	bl	401cb0 <gettext@plt>
  4088e8:	mov	x2, x0
  4088ec:	adrp	x0, 420000 <ferror@plt+0x1e320>
  4088f0:	add	x0, x0, #0x2d8
  4088f4:	ldr	x0, [x0]
  4088f8:	mov	x1, x0
  4088fc:	mov	x0, x2
  408900:	bl	401c40 <fputs_unlocked@plt>
  408904:	nop
  408908:	ldp	x29, x30, [sp], #16
  40890c:	ret
  408910:	stp	x29, x30, [sp, #-32]!
  408914:	mov	x29, sp
  408918:	str	x0, [sp, #24]
  40891c:	str	x1, [sp, #16]
  408920:	mov	x0, #0x0                   	// #0
  408924:	ldr	x6, [sp, #24]
  408928:	ldr	x1, [sp, #16]
  40892c:	mul	x7, x6, x1
  408930:	umulh	x1, x6, x1
  408934:	mov	x2, x7
  408938:	mov	x3, x1
  40893c:	mov	x4, x3
  408940:	mov	x5, #0x0                   	// #0
  408944:	cmp	x4, #0x0
  408948:	b.eq	408950 <ferror@plt+0x6c70>  // b.none
  40894c:	mov	x0, #0x1                   	// #1
  408950:	cmp	x2, #0x0
  408954:	b.ge	40895c <ferror@plt+0x6c7c>  // b.tcont
  408958:	mov	x0, #0x1                   	// #1
  40895c:	and	w0, w0, #0x1
  408960:	and	w0, w0, #0xff
  408964:	cmp	w0, #0x0
  408968:	b.eq	408970 <ferror@plt+0x6c90>  // b.none
  40896c:	bl	408d24 <ferror@plt+0x7044>
  408970:	ldr	x1, [sp, #24]
  408974:	ldr	x0, [sp, #16]
  408978:	mul	x0, x1, x0
  40897c:	bl	408b44 <ferror@plt+0x6e64>
  408980:	ldp	x29, x30, [sp], #32
  408984:	ret
  408988:	stp	x29, x30, [sp, #-48]!
  40898c:	mov	x29, sp
  408990:	str	x0, [sp, #40]
  408994:	str	x1, [sp, #32]
  408998:	str	x2, [sp, #24]
  40899c:	mov	x0, #0x0                   	// #0
  4089a0:	ldr	x2, [sp, #32]
  4089a4:	ldr	x1, [sp, #24]
  4089a8:	mul	x3, x2, x1
  4089ac:	umulh	x1, x2, x1
  4089b0:	mov	x4, x3
  4089b4:	mov	x5, x1
  4089b8:	mov	x6, x5
  4089bc:	mov	x7, #0x0                   	// #0
  4089c0:	cmp	x6, #0x0
  4089c4:	b.eq	4089cc <ferror@plt+0x6cec>  // b.none
  4089c8:	mov	x0, #0x1                   	// #1
  4089cc:	cmp	x4, #0x0
  4089d0:	b.ge	4089d8 <ferror@plt+0x6cf8>  // b.tcont
  4089d4:	mov	x0, #0x1                   	// #1
  4089d8:	and	w0, w0, #0x1
  4089dc:	and	w0, w0, #0xff
  4089e0:	cmp	w0, #0x0
  4089e4:	b.eq	4089ec <ferror@plt+0x6d0c>  // b.none
  4089e8:	bl	408d24 <ferror@plt+0x7044>
  4089ec:	ldr	x1, [sp, #32]
  4089f0:	ldr	x0, [sp, #24]
  4089f4:	mul	x0, x1, x0
  4089f8:	mov	x1, x0
  4089fc:	ldr	x0, [sp, #40]
  408a00:	bl	408b84 <ferror@plt+0x6ea4>
  408a04:	ldp	x29, x30, [sp], #48
  408a08:	ret
  408a0c:	stp	x29, x30, [sp, #-64]!
  408a10:	mov	x29, sp
  408a14:	str	x0, [sp, #40]
  408a18:	str	x1, [sp, #32]
  408a1c:	str	x2, [sp, #24]
  408a20:	ldr	x0, [sp, #32]
  408a24:	ldr	x0, [x0]
  408a28:	str	x0, [sp, #56]
  408a2c:	ldr	x0, [sp, #40]
  408a30:	cmp	x0, #0x0
  408a34:	b.ne	408ac4 <ferror@plt+0x6de4>  // b.any
  408a38:	ldr	x0, [sp, #56]
  408a3c:	cmp	x0, #0x0
  408a40:	b.ne	408a74 <ferror@plt+0x6d94>  // b.any
  408a44:	mov	x1, #0x80                  	// #128
  408a48:	ldr	x0, [sp, #24]
  408a4c:	udiv	x0, x1, x0
  408a50:	str	x0, [sp, #56]
  408a54:	ldr	x0, [sp, #56]
  408a58:	cmp	x0, #0x0
  408a5c:	cset	w0, eq  // eq = none
  408a60:	and	w0, w0, #0xff
  408a64:	and	x0, x0, #0xff
  408a68:	ldr	x1, [sp, #56]
  408a6c:	add	x0, x1, x0
  408a70:	str	x0, [sp, #56]
  408a74:	mov	x0, #0x0                   	// #0
  408a78:	ldr	x2, [sp, #56]
  408a7c:	ldr	x1, [sp, #24]
  408a80:	mul	x3, x2, x1
  408a84:	umulh	x1, x2, x1
  408a88:	mov	x4, x3
  408a8c:	mov	x5, x1
  408a90:	mov	x6, x5
  408a94:	mov	x7, #0x0                   	// #0
  408a98:	cmp	x6, #0x0
  408a9c:	b.eq	408aa4 <ferror@plt+0x6dc4>  // b.none
  408aa0:	mov	x0, #0x1                   	// #1
  408aa4:	cmp	x4, #0x0
  408aa8:	b.ge	408ab0 <ferror@plt+0x6dd0>  // b.tcont
  408aac:	mov	x0, #0x1                   	// #1
  408ab0:	and	w0, w0, #0x1
  408ab4:	and	w0, w0, #0xff
  408ab8:	cmp	w0, #0x0
  408abc:	b.eq	408afc <ferror@plt+0x6e1c>  // b.none
  408ac0:	bl	408d24 <ferror@plt+0x7044>
  408ac4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  408ac8:	movk	x1, #0x5554
  408acc:	ldr	x0, [sp, #24]
  408ad0:	udiv	x0, x1, x0
  408ad4:	ldr	x1, [sp, #56]
  408ad8:	cmp	x1, x0
  408adc:	b.cc	408ae4 <ferror@plt+0x6e04>  // b.lo, b.ul, b.last
  408ae0:	bl	408d24 <ferror@plt+0x7044>
  408ae4:	ldr	x0, [sp, #56]
  408ae8:	lsr	x1, x0, #1
  408aec:	ldr	x0, [sp, #56]
  408af0:	add	x0, x1, x0
  408af4:	add	x0, x0, #0x1
  408af8:	str	x0, [sp, #56]
  408afc:	ldr	x0, [sp, #32]
  408b00:	ldr	x1, [sp, #56]
  408b04:	str	x1, [x0]
  408b08:	ldr	x1, [sp, #56]
  408b0c:	ldr	x0, [sp, #24]
  408b10:	mul	x0, x1, x0
  408b14:	mov	x1, x0
  408b18:	ldr	x0, [sp, #40]
  408b1c:	bl	408b84 <ferror@plt+0x6ea4>
  408b20:	ldp	x29, x30, [sp], #64
  408b24:	ret
  408b28:	stp	x29, x30, [sp, #-32]!
  408b2c:	mov	x29, sp
  408b30:	str	x0, [sp, #24]
  408b34:	ldr	x0, [sp, #24]
  408b38:	bl	408b44 <ferror@plt+0x6e64>
  408b3c:	ldp	x29, x30, [sp], #32
  408b40:	ret
  408b44:	stp	x29, x30, [sp, #-48]!
  408b48:	mov	x29, sp
  408b4c:	str	x0, [sp, #24]
  408b50:	ldr	x0, [sp, #24]
  408b54:	bl	4019b0 <malloc@plt>
  408b58:	str	x0, [sp, #40]
  408b5c:	ldr	x0, [sp, #40]
  408b60:	cmp	x0, #0x0
  408b64:	b.ne	408b78 <ferror@plt+0x6e98>  // b.any
  408b68:	ldr	x0, [sp, #24]
  408b6c:	cmp	x0, #0x0
  408b70:	b.eq	408b78 <ferror@plt+0x6e98>  // b.none
  408b74:	bl	408d24 <ferror@plt+0x7044>
  408b78:	ldr	x0, [sp, #40]
  408b7c:	ldp	x29, x30, [sp], #48
  408b80:	ret
  408b84:	stp	x29, x30, [sp, #-32]!
  408b88:	mov	x29, sp
  408b8c:	str	x0, [sp, #24]
  408b90:	str	x1, [sp, #16]
  408b94:	ldr	x0, [sp, #16]
  408b98:	cmp	x0, #0x0
  408b9c:	b.ne	408bbc <ferror@plt+0x6edc>  // b.any
  408ba0:	ldr	x0, [sp, #24]
  408ba4:	cmp	x0, #0x0
  408ba8:	b.eq	408bbc <ferror@plt+0x6edc>  // b.none
  408bac:	ldr	x0, [sp, #24]
  408bb0:	bl	401b60 <free@plt>
  408bb4:	mov	x0, #0x0                   	// #0
  408bb8:	b	408bec <ferror@plt+0x6f0c>
  408bbc:	ldr	x1, [sp, #16]
  408bc0:	ldr	x0, [sp, #24]
  408bc4:	bl	401a50 <realloc@plt>
  408bc8:	str	x0, [sp, #24]
  408bcc:	ldr	x0, [sp, #24]
  408bd0:	cmp	x0, #0x0
  408bd4:	b.ne	408be8 <ferror@plt+0x6f08>  // b.any
  408bd8:	ldr	x0, [sp, #16]
  408bdc:	cmp	x0, #0x0
  408be0:	b.eq	408be8 <ferror@plt+0x6f08>  // b.none
  408be4:	bl	408d24 <ferror@plt+0x7044>
  408be8:	ldr	x0, [sp, #24]
  408bec:	ldp	x29, x30, [sp], #32
  408bf0:	ret
  408bf4:	stp	x29, x30, [sp, #-32]!
  408bf8:	mov	x29, sp
  408bfc:	str	x0, [sp, #24]
  408c00:	str	x1, [sp, #16]
  408c04:	mov	x2, #0x1                   	// #1
  408c08:	ldr	x1, [sp, #16]
  408c0c:	ldr	x0, [sp, #24]
  408c10:	bl	408a0c <ferror@plt+0x6d2c>
  408c14:	ldp	x29, x30, [sp], #32
  408c18:	ret
  408c1c:	stp	x29, x30, [sp, #-32]!
  408c20:	mov	x29, sp
  408c24:	str	x0, [sp, #24]
  408c28:	ldr	x0, [sp, #24]
  408c2c:	bl	408b44 <ferror@plt+0x6e64>
  408c30:	ldr	x2, [sp, #24]
  408c34:	mov	w1, #0x0                   	// #0
  408c38:	bl	401a10 <memset@plt>
  408c3c:	ldp	x29, x30, [sp], #32
  408c40:	ret
  408c44:	stp	x29, x30, [sp, #-48]!
  408c48:	mov	x29, sp
  408c4c:	str	x0, [sp, #24]
  408c50:	str	x1, [sp, #16]
  408c54:	mov	x0, #0x0                   	// #0
  408c58:	ldr	x6, [sp, #24]
  408c5c:	ldr	x1, [sp, #16]
  408c60:	mul	x7, x6, x1
  408c64:	umulh	x1, x6, x1
  408c68:	mov	x2, x7
  408c6c:	mov	x3, x1
  408c70:	mov	x4, x3
  408c74:	mov	x5, #0x0                   	// #0
  408c78:	cmp	x4, #0x0
  408c7c:	b.eq	408c84 <ferror@plt+0x6fa4>  // b.none
  408c80:	mov	x0, #0x1                   	// #1
  408c84:	cmp	x2, #0x0
  408c88:	b.ge	408c90 <ferror@plt+0x6fb0>  // b.tcont
  408c8c:	mov	x0, #0x1                   	// #1
  408c90:	and	w0, w0, #0x1
  408c94:	and	w0, w0, #0xff
  408c98:	cmp	w0, #0x0
  408c9c:	b.ne	408cbc <ferror@plt+0x6fdc>  // b.any
  408ca0:	ldr	x1, [sp, #16]
  408ca4:	ldr	x0, [sp, #24]
  408ca8:	bl	401a40 <calloc@plt>
  408cac:	str	x0, [sp, #40]
  408cb0:	ldr	x0, [sp, #40]
  408cb4:	cmp	x0, #0x0
  408cb8:	b.ne	408cc0 <ferror@plt+0x6fe0>  // b.any
  408cbc:	bl	408d24 <ferror@plt+0x7044>
  408cc0:	ldr	x0, [sp, #40]
  408cc4:	ldp	x29, x30, [sp], #48
  408cc8:	ret
  408ccc:	stp	x29, x30, [sp, #-32]!
  408cd0:	mov	x29, sp
  408cd4:	str	x0, [sp, #24]
  408cd8:	str	x1, [sp, #16]
  408cdc:	ldr	x0, [sp, #16]
  408ce0:	bl	408b44 <ferror@plt+0x6e64>
  408ce4:	ldr	x2, [sp, #16]
  408ce8:	ldr	x1, [sp, #24]
  408cec:	bl	401880 <memcpy@plt>
  408cf0:	ldp	x29, x30, [sp], #32
  408cf4:	ret
  408cf8:	stp	x29, x30, [sp, #-32]!
  408cfc:	mov	x29, sp
  408d00:	str	x0, [sp, #24]
  408d04:	ldr	x0, [sp, #24]
  408d08:	bl	4018c0 <strlen@plt>
  408d0c:	add	x0, x0, #0x1
  408d10:	mov	x1, x0
  408d14:	ldr	x0, [sp, #24]
  408d18:	bl	408ccc <ferror@plt+0x6fec>
  408d1c:	ldp	x29, x30, [sp], #32
  408d20:	ret
  408d24:	stp	x29, x30, [sp, #-32]!
  408d28:	mov	x29, sp
  408d2c:	str	x19, [sp, #16]
  408d30:	adrp	x0, 420000 <ferror@plt+0x1e320>
  408d34:	add	x0, x0, #0x258
  408d38:	ldr	w19, [x0]
  408d3c:	adrp	x0, 40d000 <ferror@plt+0xb320>
  408d40:	add	x0, x0, #0x590
  408d44:	bl	401cb0 <gettext@plt>
  408d48:	mov	x3, x0
  408d4c:	adrp	x0, 40d000 <ferror@plt+0xb320>
  408d50:	add	x2, x0, #0x5a8
  408d54:	mov	w1, #0x0                   	// #0
  408d58:	mov	w0, w19
  408d5c:	bl	4018e0 <error@plt>
  408d60:	bl	401ab0 <abort@plt>
  408d64:	stp	x29, x30, [sp, #-96]!
  408d68:	mov	x29, sp
  408d6c:	stp	x19, x20, [sp, #16]
  408d70:	str	x0, [sp, #72]
  408d74:	str	w1, [sp, #68]
  408d78:	str	x2, [sp, #56]
  408d7c:	str	x3, [sp, #48]
  408d80:	str	x4, [sp, #40]
  408d84:	str	x5, [sp, #32]
  408d88:	str	w6, [sp, #64]
  408d8c:	add	x0, sp, #0x50
  408d90:	ldr	x4, [sp, #40]
  408d94:	mov	x3, x0
  408d98:	ldr	w2, [sp, #68]
  408d9c:	mov	x1, #0x0                   	// #0
  408da0:	ldr	x0, [sp, #72]
  408da4:	bl	409608 <ferror@plt+0x7928>
  408da8:	str	w0, [sp, #92]
  408dac:	ldr	w0, [sp, #92]
  408db0:	cmp	w0, #0x0
  408db4:	b.ne	408e18 <ferror@plt+0x7138>  // b.any
  408db8:	ldr	x0, [sp, #80]
  408dbc:	ldr	x1, [sp, #56]
  408dc0:	cmp	x1, x0
  408dc4:	b.hi	408dd8 <ferror@plt+0x70f8>  // b.pmore
  408dc8:	ldr	x0, [sp, #80]
  408dcc:	ldr	x1, [sp, #48]
  408dd0:	cmp	x1, x0
  408dd4:	b.cs	408e4c <ferror@plt+0x716c>  // b.hs, b.nlast
  408dd8:	mov	w0, #0x1                   	// #1
  408ddc:	str	w0, [sp, #92]
  408de0:	ldr	x1, [sp, #80]
  408de4:	mov	x0, #0x3fffffff            	// #1073741823
  408de8:	cmp	x1, x0
  408dec:	b.ls	408e04 <ferror@plt+0x7124>  // b.plast
  408df0:	bl	401ca0 <__errno_location@plt>
  408df4:	mov	x1, x0
  408df8:	mov	w0, #0x4b                  	// #75
  408dfc:	str	w0, [x1]
  408e00:	b	408e4c <ferror@plt+0x716c>
  408e04:	bl	401ca0 <__errno_location@plt>
  408e08:	mov	x1, x0
  408e0c:	mov	w0, #0x22                  	// #34
  408e10:	str	w0, [x1]
  408e14:	b	408e4c <ferror@plt+0x716c>
  408e18:	ldr	w0, [sp, #92]
  408e1c:	cmp	w0, #0x1
  408e20:	b.ne	408e38 <ferror@plt+0x7158>  // b.any
  408e24:	bl	401ca0 <__errno_location@plt>
  408e28:	mov	x1, x0
  408e2c:	mov	w0, #0x4b                  	// #75
  408e30:	str	w0, [x1]
  408e34:	b	408e4c <ferror@plt+0x716c>
  408e38:	ldr	w0, [sp, #92]
  408e3c:	cmp	w0, #0x3
  408e40:	b.ne	408e4c <ferror@plt+0x716c>  // b.any
  408e44:	bl	401ca0 <__errno_location@plt>
  408e48:	str	wzr, [x0]
  408e4c:	ldr	w0, [sp, #92]
  408e50:	cmp	w0, #0x0
  408e54:	b.eq	408eb4 <ferror@plt+0x71d4>  // b.none
  408e58:	ldr	w0, [sp, #64]
  408e5c:	cmp	w0, #0x0
  408e60:	b.eq	408e6c <ferror@plt+0x718c>  // b.none
  408e64:	ldr	w19, [sp, #64]
  408e68:	b	408e70 <ferror@plt+0x7190>
  408e6c:	mov	w19, #0x1                   	// #1
  408e70:	bl	401ca0 <__errno_location@plt>
  408e74:	ldr	w0, [x0]
  408e78:	cmp	w0, #0x16
  408e7c:	b.eq	408e8c <ferror@plt+0x71ac>  // b.none
  408e80:	bl	401ca0 <__errno_location@plt>
  408e84:	ldr	w20, [x0]
  408e88:	b	408e90 <ferror@plt+0x71b0>
  408e8c:	mov	w20, #0x0                   	// #0
  408e90:	ldr	x0, [sp, #72]
  408e94:	bl	405fac <ferror@plt+0x42cc>
  408e98:	mov	x4, x0
  408e9c:	ldr	x3, [sp, #32]
  408ea0:	adrp	x0, 40d000 <ferror@plt+0xb320>
  408ea4:	add	x2, x0, #0x5b0
  408ea8:	mov	w1, w20
  408eac:	mov	w0, w19
  408eb0:	bl	4018e0 <error@plt>
  408eb4:	ldr	x0, [sp, #80]
  408eb8:	ldp	x19, x20, [sp, #16]
  408ebc:	ldp	x29, x30, [sp], #96
  408ec0:	ret
  408ec4:	stp	x29, x30, [sp, #-64]!
  408ec8:	mov	x29, sp
  408ecc:	str	x0, [sp, #56]
  408ed0:	str	x1, [sp, #48]
  408ed4:	str	x2, [sp, #40]
  408ed8:	str	x3, [sp, #32]
  408edc:	str	x4, [sp, #24]
  408ee0:	str	w5, [sp, #20]
  408ee4:	ldr	w6, [sp, #20]
  408ee8:	ldr	x5, [sp, #24]
  408eec:	ldr	x4, [sp, #32]
  408ef0:	ldr	x3, [sp, #40]
  408ef4:	ldr	x2, [sp, #48]
  408ef8:	mov	w1, #0xa                   	// #10
  408efc:	ldr	x0, [sp, #56]
  408f00:	bl	408d64 <ferror@plt+0x7084>
  408f04:	ldp	x29, x30, [sp], #64
  408f08:	ret
  408f0c:	sub	sp, sp, #0x10
  408f10:	str	x0, [sp, #8]
  408f14:	str	w1, [sp, #4]
  408f18:	ldr	x0, [sp, #8]
  408f1c:	ldr	x1, [x0]
  408f20:	ldrsw	x0, [sp, #4]
  408f24:	mov	x2, #0x0                   	// #0
  408f28:	umulh	x0, x1, x0
  408f2c:	cmp	x0, #0x0
  408f30:	b.eq	408f38 <ferror@plt+0x7258>  // b.none
  408f34:	mov	x2, #0x1                   	// #1
  408f38:	mov	x0, x2
  408f3c:	cmp	x0, #0x0
  408f40:	b.eq	408f58 <ferror@plt+0x7278>  // b.none
  408f44:	ldr	x0, [sp, #8]
  408f48:	mov	x1, #0xffffffffffffffff    	// #-1
  408f4c:	str	x1, [x0]
  408f50:	mov	w0, #0x1                   	// #1
  408f54:	b	408f74 <ferror@plt+0x7294>
  408f58:	ldr	x0, [sp, #8]
  408f5c:	ldr	x1, [x0]
  408f60:	ldrsw	x0, [sp, #4]
  408f64:	mul	x1, x1, x0
  408f68:	ldr	x0, [sp, #8]
  408f6c:	str	x1, [x0]
  408f70:	mov	w0, #0x0                   	// #0
  408f74:	add	sp, sp, #0x10
  408f78:	ret
  408f7c:	stp	x29, x30, [sp, #-48]!
  408f80:	mov	x29, sp
  408f84:	str	x0, [sp, #24]
  408f88:	str	w1, [sp, #20]
  408f8c:	str	w2, [sp, #16]
  408f90:	str	wzr, [sp, #44]
  408f94:	b	408fb4 <ferror@plt+0x72d4>
  408f98:	ldr	w1, [sp, #20]
  408f9c:	ldr	x0, [sp, #24]
  408fa0:	bl	408f0c <ferror@plt+0x722c>
  408fa4:	mov	w1, w0
  408fa8:	ldr	w0, [sp, #44]
  408fac:	orr	w0, w0, w1
  408fb0:	str	w0, [sp, #44]
  408fb4:	ldr	w0, [sp, #16]
  408fb8:	sub	w1, w0, #0x1
  408fbc:	str	w1, [sp, #16]
  408fc0:	cmp	w0, #0x0
  408fc4:	b.ne	408f98 <ferror@plt+0x72b8>  // b.any
  408fc8:	ldr	w0, [sp, #44]
  408fcc:	ldp	x29, x30, [sp], #48
  408fd0:	ret
  408fd4:	stp	x29, x30, [sp, #-128]!
  408fd8:	mov	x29, sp
  408fdc:	str	x0, [sp, #56]
  408fe0:	str	x1, [sp, #48]
  408fe4:	str	w2, [sp, #44]
  408fe8:	str	x3, [sp, #32]
  408fec:	str	x4, [sp, #24]
  408ff0:	str	wzr, [sp, #124]
  408ff4:	ldr	w0, [sp, #44]
  408ff8:	cmp	w0, #0x0
  408ffc:	b.lt	40900c <ferror@plt+0x732c>  // b.tstop
  409000:	ldr	w0, [sp, #44]
  409004:	cmp	w0, #0x24
  409008:	b.le	40902c <ferror@plt+0x734c>
  40900c:	adrp	x0, 40d000 <ferror@plt+0xb320>
  409010:	add	x3, x0, #0x5f0
  409014:	mov	w2, #0x54                  	// #84
  409018:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40901c:	add	x1, x0, #0x5b8
  409020:	adrp	x0, 40d000 <ferror@plt+0xb320>
  409024:	add	x0, x0, #0x5c8
  409028:	bl	401c90 <__assert_fail@plt>
  40902c:	ldr	x0, [sp, #48]
  409030:	cmp	x0, #0x0
  409034:	b.ne	409040 <ferror@plt+0x7360>  // b.any
  409038:	add	x0, sp, #0x50
  40903c:	b	409044 <ferror@plt+0x7364>
  409040:	ldr	x0, [sp, #48]
  409044:	str	x0, [sp, #88]
  409048:	bl	401ca0 <__errno_location@plt>
  40904c:	str	wzr, [x0]
  409050:	ldr	x0, [sp, #56]
  409054:	str	x0, [sp, #112]
  409058:	ldr	x0, [sp, #112]
  40905c:	ldrb	w0, [x0]
  409060:	strb	w0, [sp, #111]
  409064:	b	409080 <ferror@plt+0x73a0>
  409068:	ldr	x0, [sp, #112]
  40906c:	add	x0, x0, #0x1
  409070:	str	x0, [sp, #112]
  409074:	ldr	x0, [sp, #112]
  409078:	ldrb	w0, [x0]
  40907c:	strb	w0, [sp, #111]
  409080:	bl	401b30 <__ctype_b_loc@plt>
  409084:	ldr	x1, [x0]
  409088:	ldrb	w0, [sp, #111]
  40908c:	lsl	x0, x0, #1
  409090:	add	x0, x1, x0
  409094:	ldrh	w0, [x0]
  409098:	and	w0, w0, #0x2000
  40909c:	cmp	w0, #0x0
  4090a0:	b.ne	409068 <ferror@plt+0x7388>  // b.any
  4090a4:	ldrb	w0, [sp, #111]
  4090a8:	cmp	w0, #0x2d
  4090ac:	b.ne	4090b8 <ferror@plt+0x73d8>  // b.any
  4090b0:	mov	w0, #0x4                   	// #4
  4090b4:	b	409538 <ferror@plt+0x7858>
  4090b8:	ldr	w2, [sp, #44]
  4090bc:	ldr	x1, [sp, #88]
  4090c0:	ldr	x0, [sp, #56]
  4090c4:	bl	4018b0 <strtoul@plt>
  4090c8:	str	x0, [sp, #72]
  4090cc:	ldr	x0, [sp, #88]
  4090d0:	ldr	x0, [x0]
  4090d4:	ldr	x1, [sp, #56]
  4090d8:	cmp	x1, x0
  4090dc:	b.ne	409134 <ferror@plt+0x7454>  // b.any
  4090e0:	ldr	x0, [sp, #24]
  4090e4:	cmp	x0, #0x0
  4090e8:	b.eq	40912c <ferror@plt+0x744c>  // b.none
  4090ec:	ldr	x0, [sp, #88]
  4090f0:	ldr	x0, [x0]
  4090f4:	ldrb	w0, [x0]
  4090f8:	cmp	w0, #0x0
  4090fc:	b.eq	40912c <ferror@plt+0x744c>  // b.none
  409100:	ldr	x0, [sp, #88]
  409104:	ldr	x0, [x0]
  409108:	ldrb	w0, [x0]
  40910c:	mov	w1, w0
  409110:	ldr	x0, [sp, #24]
  409114:	bl	401ba0 <strchr@plt>
  409118:	cmp	x0, #0x0
  40911c:	b.eq	40912c <ferror@plt+0x744c>  // b.none
  409120:	mov	x0, #0x1                   	// #1
  409124:	str	x0, [sp, #72]
  409128:	b	409164 <ferror@plt+0x7484>
  40912c:	mov	w0, #0x4                   	// #4
  409130:	b	409538 <ferror@plt+0x7858>
  409134:	bl	401ca0 <__errno_location@plt>
  409138:	ldr	w0, [x0]
  40913c:	cmp	w0, #0x0
  409140:	b.eq	409164 <ferror@plt+0x7484>  // b.none
  409144:	bl	401ca0 <__errno_location@plt>
  409148:	ldr	w0, [x0]
  40914c:	cmp	w0, #0x22
  409150:	b.eq	40915c <ferror@plt+0x747c>  // b.none
  409154:	mov	w0, #0x4                   	// #4
  409158:	b	409538 <ferror@plt+0x7858>
  40915c:	mov	w0, #0x1                   	// #1
  409160:	str	w0, [sp, #124]
  409164:	ldr	x0, [sp, #24]
  409168:	cmp	x0, #0x0
  40916c:	b.ne	409184 <ferror@plt+0x74a4>  // b.any
  409170:	ldr	x1, [sp, #72]
  409174:	ldr	x0, [sp, #32]
  409178:	str	x1, [x0]
  40917c:	ldr	w0, [sp, #124]
  409180:	b	409538 <ferror@plt+0x7858>
  409184:	ldr	x0, [sp, #88]
  409188:	ldr	x0, [x0]
  40918c:	ldrb	w0, [x0]
  409190:	cmp	w0, #0x0
  409194:	b.eq	409528 <ferror@plt+0x7848>  // b.none
  409198:	mov	w0, #0x400                 	// #1024
  40919c:	str	w0, [sp, #104]
  4091a0:	mov	w0, #0x1                   	// #1
  4091a4:	str	w0, [sp, #100]
  4091a8:	ldr	x0, [sp, #88]
  4091ac:	ldr	x0, [x0]
  4091b0:	ldrb	w0, [x0]
  4091b4:	mov	w1, w0
  4091b8:	ldr	x0, [sp, #24]
  4091bc:	bl	401ba0 <strchr@plt>
  4091c0:	cmp	x0, #0x0
  4091c4:	b.ne	4091e0 <ferror@plt+0x7500>  // b.any
  4091c8:	ldr	x1, [sp, #72]
  4091cc:	ldr	x0, [sp, #32]
  4091d0:	str	x1, [x0]
  4091d4:	ldr	w0, [sp, #124]
  4091d8:	orr	w0, w0, #0x2
  4091dc:	b	409538 <ferror@plt+0x7858>
  4091e0:	ldr	x0, [sp, #88]
  4091e4:	ldr	x0, [x0]
  4091e8:	ldrb	w0, [x0]
  4091ec:	sub	w0, w0, #0x45
  4091f0:	cmp	w0, #0x2f
  4091f4:	cset	w1, hi  // hi = pmore
  4091f8:	and	w1, w1, #0xff
  4091fc:	cmp	w1, #0x0
  409200:	b.ne	4092c4 <ferror@plt+0x75e4>  // b.any
  409204:	mov	x1, #0x1                   	// #1
  409208:	lsl	x1, x1, x0
  40920c:	mov	x0, #0x8945                	// #35141
  409210:	movk	x0, #0x30, lsl #16
  409214:	movk	x0, #0x8144, lsl #32
  409218:	and	x0, x1, x0
  40921c:	cmp	x0, #0x0
  409220:	cset	w0, ne  // ne = any
  409224:	and	w0, w0, #0xff
  409228:	cmp	w0, #0x0
  40922c:	b.eq	4092c4 <ferror@plt+0x75e4>  // b.none
  409230:	mov	w1, #0x30                  	// #48
  409234:	ldr	x0, [sp, #24]
  409238:	bl	401ba0 <strchr@plt>
  40923c:	cmp	x0, #0x0
  409240:	b.eq	4092b8 <ferror@plt+0x75d8>  // b.none
  409244:	ldr	x0, [sp, #88]
  409248:	ldr	x0, [x0]
  40924c:	add	x0, x0, #0x1
  409250:	ldrb	w0, [x0]
  409254:	cmp	w0, #0x69
  409258:	b.eq	409278 <ferror@plt+0x7598>  // b.none
  40925c:	cmp	w0, #0x69
  409260:	b.gt	4092c4 <ferror@plt+0x75e4>
  409264:	cmp	w0, #0x42
  409268:	b.eq	4092a0 <ferror@plt+0x75c0>  // b.none
  40926c:	cmp	w0, #0x44
  409270:	b.eq	4092a0 <ferror@plt+0x75c0>  // b.none
  409274:	b	4092c4 <ferror@plt+0x75e4>
  409278:	ldr	x0, [sp, #88]
  40927c:	ldr	x0, [x0]
  409280:	add	x0, x0, #0x2
  409284:	ldrb	w0, [x0]
  409288:	cmp	w0, #0x42
  40928c:	b.ne	4092c0 <ferror@plt+0x75e0>  // b.any
  409290:	ldr	w0, [sp, #100]
  409294:	add	w0, w0, #0x2
  409298:	str	w0, [sp, #100]
  40929c:	b	4092c0 <ferror@plt+0x75e0>
  4092a0:	mov	w0, #0x3e8                 	// #1000
  4092a4:	str	w0, [sp, #104]
  4092a8:	ldr	w0, [sp, #100]
  4092ac:	add	w0, w0, #0x1
  4092b0:	str	w0, [sp, #100]
  4092b4:	b	4092c4 <ferror@plt+0x75e4>
  4092b8:	nop
  4092bc:	b	4092c4 <ferror@plt+0x75e4>
  4092c0:	nop
  4092c4:	ldr	x0, [sp, #88]
  4092c8:	ldr	x0, [x0]
  4092cc:	ldrb	w0, [x0]
  4092d0:	cmp	w0, #0x77
  4092d4:	b.eq	409484 <ferror@plt+0x77a4>  // b.none
  4092d8:	cmp	w0, #0x77
  4092dc:	b.gt	4094c8 <ferror@plt+0x77e8>
  4092e0:	cmp	w0, #0x74
  4092e4:	b.eq	40946c <ferror@plt+0x778c>  // b.none
  4092e8:	cmp	w0, #0x74
  4092ec:	b.gt	4094c8 <ferror@plt+0x77e8>
  4092f0:	cmp	w0, #0x6d
  4092f4:	b.eq	40943c <ferror@plt+0x775c>  // b.none
  4092f8:	cmp	w0, #0x6d
  4092fc:	b.gt	4094c8 <ferror@plt+0x77e8>
  409300:	cmp	w0, #0x6b
  409304:	b.eq	409424 <ferror@plt+0x7744>  // b.none
  409308:	cmp	w0, #0x6b
  40930c:	b.gt	4094c8 <ferror@plt+0x77e8>
  409310:	cmp	w0, #0x67
  409314:	b.eq	40940c <ferror@plt+0x772c>  // b.none
  409318:	cmp	w0, #0x67
  40931c:	b.gt	4094c8 <ferror@plt+0x77e8>
  409320:	cmp	w0, #0x63
  409324:	b.eq	4093ec <ferror@plt+0x770c>  // b.none
  409328:	cmp	w0, #0x63
  40932c:	b.gt	4094c8 <ferror@plt+0x77e8>
  409330:	cmp	w0, #0x62
  409334:	b.eq	4093c4 <ferror@plt+0x76e4>  // b.none
  409338:	cmp	w0, #0x62
  40933c:	b.gt	4094c8 <ferror@plt+0x77e8>
  409340:	cmp	w0, #0x5a
  409344:	b.eq	4094b0 <ferror@plt+0x77d0>  // b.none
  409348:	cmp	w0, #0x5a
  40934c:	b.gt	4094c8 <ferror@plt+0x77e8>
  409350:	cmp	w0, #0x59
  409354:	b.eq	409498 <ferror@plt+0x77b8>  // b.none
  409358:	cmp	w0, #0x59
  40935c:	b.gt	4094c8 <ferror@plt+0x77e8>
  409360:	cmp	w0, #0x54
  409364:	b.eq	40946c <ferror@plt+0x778c>  // b.none
  409368:	cmp	w0, #0x54
  40936c:	b.gt	4094c8 <ferror@plt+0x77e8>
  409370:	cmp	w0, #0x50
  409374:	b.eq	409454 <ferror@plt+0x7774>  // b.none
  409378:	cmp	w0, #0x50
  40937c:	b.gt	4094c8 <ferror@plt+0x77e8>
  409380:	cmp	w0, #0x4d
  409384:	b.eq	40943c <ferror@plt+0x775c>  // b.none
  409388:	cmp	w0, #0x4d
  40938c:	b.gt	4094c8 <ferror@plt+0x77e8>
  409390:	cmp	w0, #0x4b
  409394:	b.eq	409424 <ferror@plt+0x7744>  // b.none
  409398:	cmp	w0, #0x4b
  40939c:	b.gt	4094c8 <ferror@plt+0x77e8>
  4093a0:	cmp	w0, #0x47
  4093a4:	b.eq	40940c <ferror@plt+0x772c>  // b.none
  4093a8:	cmp	w0, #0x47
  4093ac:	b.gt	4094c8 <ferror@plt+0x77e8>
  4093b0:	cmp	w0, #0x42
  4093b4:	b.eq	4093d8 <ferror@plt+0x76f8>  // b.none
  4093b8:	cmp	w0, #0x45
  4093bc:	b.eq	4093f4 <ferror@plt+0x7714>  // b.none
  4093c0:	b	4094c8 <ferror@plt+0x77e8>
  4093c4:	add	x0, sp, #0x48
  4093c8:	mov	w1, #0x200                 	// #512
  4093cc:	bl	408f0c <ferror@plt+0x722c>
  4093d0:	str	w0, [sp, #96]
  4093d4:	b	4094e0 <ferror@plt+0x7800>
  4093d8:	add	x0, sp, #0x48
  4093dc:	mov	w1, #0x400                 	// #1024
  4093e0:	bl	408f0c <ferror@plt+0x722c>
  4093e4:	str	w0, [sp, #96]
  4093e8:	b	4094e0 <ferror@plt+0x7800>
  4093ec:	str	wzr, [sp, #96]
  4093f0:	b	4094e0 <ferror@plt+0x7800>
  4093f4:	add	x0, sp, #0x48
  4093f8:	mov	w2, #0x6                   	// #6
  4093fc:	ldr	w1, [sp, #104]
  409400:	bl	408f7c <ferror@plt+0x729c>
  409404:	str	w0, [sp, #96]
  409408:	b	4094e0 <ferror@plt+0x7800>
  40940c:	add	x0, sp, #0x48
  409410:	mov	w2, #0x3                   	// #3
  409414:	ldr	w1, [sp, #104]
  409418:	bl	408f7c <ferror@plt+0x729c>
  40941c:	str	w0, [sp, #96]
  409420:	b	4094e0 <ferror@plt+0x7800>
  409424:	add	x0, sp, #0x48
  409428:	mov	w2, #0x1                   	// #1
  40942c:	ldr	w1, [sp, #104]
  409430:	bl	408f7c <ferror@plt+0x729c>
  409434:	str	w0, [sp, #96]
  409438:	b	4094e0 <ferror@plt+0x7800>
  40943c:	add	x0, sp, #0x48
  409440:	mov	w2, #0x2                   	// #2
  409444:	ldr	w1, [sp, #104]
  409448:	bl	408f7c <ferror@plt+0x729c>
  40944c:	str	w0, [sp, #96]
  409450:	b	4094e0 <ferror@plt+0x7800>
  409454:	add	x0, sp, #0x48
  409458:	mov	w2, #0x5                   	// #5
  40945c:	ldr	w1, [sp, #104]
  409460:	bl	408f7c <ferror@plt+0x729c>
  409464:	str	w0, [sp, #96]
  409468:	b	4094e0 <ferror@plt+0x7800>
  40946c:	add	x0, sp, #0x48
  409470:	mov	w2, #0x4                   	// #4
  409474:	ldr	w1, [sp, #104]
  409478:	bl	408f7c <ferror@plt+0x729c>
  40947c:	str	w0, [sp, #96]
  409480:	b	4094e0 <ferror@plt+0x7800>
  409484:	add	x0, sp, #0x48
  409488:	mov	w1, #0x2                   	// #2
  40948c:	bl	408f0c <ferror@plt+0x722c>
  409490:	str	w0, [sp, #96]
  409494:	b	4094e0 <ferror@plt+0x7800>
  409498:	add	x0, sp, #0x48
  40949c:	mov	w2, #0x8                   	// #8
  4094a0:	ldr	w1, [sp, #104]
  4094a4:	bl	408f7c <ferror@plt+0x729c>
  4094a8:	str	w0, [sp, #96]
  4094ac:	b	4094e0 <ferror@plt+0x7800>
  4094b0:	add	x0, sp, #0x48
  4094b4:	mov	w2, #0x7                   	// #7
  4094b8:	ldr	w1, [sp, #104]
  4094bc:	bl	408f7c <ferror@plt+0x729c>
  4094c0:	str	w0, [sp, #96]
  4094c4:	b	4094e0 <ferror@plt+0x7800>
  4094c8:	ldr	x1, [sp, #72]
  4094cc:	ldr	x0, [sp, #32]
  4094d0:	str	x1, [x0]
  4094d4:	ldr	w0, [sp, #124]
  4094d8:	orr	w0, w0, #0x2
  4094dc:	b	409538 <ferror@plt+0x7858>
  4094e0:	ldr	w1, [sp, #124]
  4094e4:	ldr	w0, [sp, #96]
  4094e8:	orr	w0, w1, w0
  4094ec:	str	w0, [sp, #124]
  4094f0:	ldr	x0, [sp, #88]
  4094f4:	ldr	x1, [x0]
  4094f8:	ldrsw	x0, [sp, #100]
  4094fc:	add	x1, x1, x0
  409500:	ldr	x0, [sp, #88]
  409504:	str	x1, [x0]
  409508:	ldr	x0, [sp, #88]
  40950c:	ldr	x0, [x0]
  409510:	ldrb	w0, [x0]
  409514:	cmp	w0, #0x0
  409518:	b.eq	409528 <ferror@plt+0x7848>  // b.none
  40951c:	ldr	w0, [sp, #124]
  409520:	orr	w0, w0, #0x2
  409524:	str	w0, [sp, #124]
  409528:	ldr	x1, [sp, #72]
  40952c:	ldr	x0, [sp, #32]
  409530:	str	x1, [x0]
  409534:	ldr	w0, [sp, #124]
  409538:	ldp	x29, x30, [sp], #128
  40953c:	ret
  409540:	sub	sp, sp, #0x10
  409544:	str	x0, [sp, #8]
  409548:	str	w1, [sp, #4]
  40954c:	ldr	x0, [sp, #8]
  409550:	ldr	x1, [x0]
  409554:	ldrsw	x0, [sp, #4]
  409558:	mov	x2, #0x0                   	// #0
  40955c:	umulh	x0, x1, x0
  409560:	cmp	x0, #0x0
  409564:	b.eq	40956c <ferror@plt+0x788c>  // b.none
  409568:	mov	x2, #0x1                   	// #1
  40956c:	mov	x0, x2
  409570:	cmp	x0, #0x0
  409574:	b.eq	40958c <ferror@plt+0x78ac>  // b.none
  409578:	ldr	x0, [sp, #8]
  40957c:	mov	x1, #0xffffffffffffffff    	// #-1
  409580:	str	x1, [x0]
  409584:	mov	w0, #0x1                   	// #1
  409588:	b	4095a8 <ferror@plt+0x78c8>
  40958c:	ldr	x0, [sp, #8]
  409590:	ldr	x1, [x0]
  409594:	ldrsw	x0, [sp, #4]
  409598:	mul	x1, x1, x0
  40959c:	ldr	x0, [sp, #8]
  4095a0:	str	x1, [x0]
  4095a4:	mov	w0, #0x0                   	// #0
  4095a8:	add	sp, sp, #0x10
  4095ac:	ret
  4095b0:	stp	x29, x30, [sp, #-48]!
  4095b4:	mov	x29, sp
  4095b8:	str	x0, [sp, #24]
  4095bc:	str	w1, [sp, #20]
  4095c0:	str	w2, [sp, #16]
  4095c4:	str	wzr, [sp, #44]
  4095c8:	b	4095e8 <ferror@plt+0x7908>
  4095cc:	ldr	w1, [sp, #20]
  4095d0:	ldr	x0, [sp, #24]
  4095d4:	bl	409540 <ferror@plt+0x7860>
  4095d8:	mov	w1, w0
  4095dc:	ldr	w0, [sp, #44]
  4095e0:	orr	w0, w0, w1
  4095e4:	str	w0, [sp, #44]
  4095e8:	ldr	w0, [sp, #16]
  4095ec:	sub	w1, w0, #0x1
  4095f0:	str	w1, [sp, #16]
  4095f4:	cmp	w0, #0x0
  4095f8:	b.ne	4095cc <ferror@plt+0x78ec>  // b.any
  4095fc:	ldr	w0, [sp, #44]
  409600:	ldp	x29, x30, [sp], #48
  409604:	ret
  409608:	stp	x29, x30, [sp, #-128]!
  40960c:	mov	x29, sp
  409610:	str	x0, [sp, #56]
  409614:	str	x1, [sp, #48]
  409618:	str	w2, [sp, #44]
  40961c:	str	x3, [sp, #32]
  409620:	str	x4, [sp, #24]
  409624:	str	wzr, [sp, #124]
  409628:	ldr	w0, [sp, #44]
  40962c:	cmp	w0, #0x0
  409630:	b.lt	409640 <ferror@plt+0x7960>  // b.tstop
  409634:	ldr	w0, [sp, #44]
  409638:	cmp	w0, #0x24
  40963c:	b.le	409660 <ferror@plt+0x7980>
  409640:	adrp	x0, 40d000 <ferror@plt+0xb320>
  409644:	add	x3, x0, #0x638
  409648:	mov	w2, #0x54                  	// #84
  40964c:	adrp	x0, 40d000 <ferror@plt+0xb320>
  409650:	add	x1, x0, #0x600
  409654:	adrp	x0, 40d000 <ferror@plt+0xb320>
  409658:	add	x0, x0, #0x610
  40965c:	bl	401c90 <__assert_fail@plt>
  409660:	ldr	x0, [sp, #48]
  409664:	cmp	x0, #0x0
  409668:	b.ne	409674 <ferror@plt+0x7994>  // b.any
  40966c:	add	x0, sp, #0x50
  409670:	b	409678 <ferror@plt+0x7998>
  409674:	ldr	x0, [sp, #48]
  409678:	str	x0, [sp, #88]
  40967c:	bl	401ca0 <__errno_location@plt>
  409680:	str	wzr, [x0]
  409684:	ldr	x0, [sp, #56]
  409688:	str	x0, [sp, #112]
  40968c:	ldr	x0, [sp, #112]
  409690:	ldrb	w0, [x0]
  409694:	strb	w0, [sp, #111]
  409698:	b	4096b4 <ferror@plt+0x79d4>
  40969c:	ldr	x0, [sp, #112]
  4096a0:	add	x0, x0, #0x1
  4096a4:	str	x0, [sp, #112]
  4096a8:	ldr	x0, [sp, #112]
  4096ac:	ldrb	w0, [x0]
  4096b0:	strb	w0, [sp, #111]
  4096b4:	bl	401b30 <__ctype_b_loc@plt>
  4096b8:	ldr	x1, [x0]
  4096bc:	ldrb	w0, [sp, #111]
  4096c0:	lsl	x0, x0, #1
  4096c4:	add	x0, x1, x0
  4096c8:	ldrh	w0, [x0]
  4096cc:	and	w0, w0, #0x2000
  4096d0:	cmp	w0, #0x0
  4096d4:	b.ne	40969c <ferror@plt+0x79bc>  // b.any
  4096d8:	ldrb	w0, [sp, #111]
  4096dc:	cmp	w0, #0x2d
  4096e0:	b.ne	4096ec <ferror@plt+0x7a0c>  // b.any
  4096e4:	mov	w0, #0x4                   	// #4
  4096e8:	b	409b6c <ferror@plt+0x7e8c>
  4096ec:	ldr	w2, [sp, #44]
  4096f0:	ldr	x1, [sp, #88]
  4096f4:	ldr	x0, [sp, #56]
  4096f8:	bl	401aa0 <strtoumax@plt>
  4096fc:	str	x0, [sp, #72]
  409700:	ldr	x0, [sp, #88]
  409704:	ldr	x0, [x0]
  409708:	ldr	x1, [sp, #56]
  40970c:	cmp	x1, x0
  409710:	b.ne	409768 <ferror@plt+0x7a88>  // b.any
  409714:	ldr	x0, [sp, #24]
  409718:	cmp	x0, #0x0
  40971c:	b.eq	409760 <ferror@plt+0x7a80>  // b.none
  409720:	ldr	x0, [sp, #88]
  409724:	ldr	x0, [x0]
  409728:	ldrb	w0, [x0]
  40972c:	cmp	w0, #0x0
  409730:	b.eq	409760 <ferror@plt+0x7a80>  // b.none
  409734:	ldr	x0, [sp, #88]
  409738:	ldr	x0, [x0]
  40973c:	ldrb	w0, [x0]
  409740:	mov	w1, w0
  409744:	ldr	x0, [sp, #24]
  409748:	bl	401ba0 <strchr@plt>
  40974c:	cmp	x0, #0x0
  409750:	b.eq	409760 <ferror@plt+0x7a80>  // b.none
  409754:	mov	x0, #0x1                   	// #1
  409758:	str	x0, [sp, #72]
  40975c:	b	409798 <ferror@plt+0x7ab8>
  409760:	mov	w0, #0x4                   	// #4
  409764:	b	409b6c <ferror@plt+0x7e8c>
  409768:	bl	401ca0 <__errno_location@plt>
  40976c:	ldr	w0, [x0]
  409770:	cmp	w0, #0x0
  409774:	b.eq	409798 <ferror@plt+0x7ab8>  // b.none
  409778:	bl	401ca0 <__errno_location@plt>
  40977c:	ldr	w0, [x0]
  409780:	cmp	w0, #0x22
  409784:	b.eq	409790 <ferror@plt+0x7ab0>  // b.none
  409788:	mov	w0, #0x4                   	// #4
  40978c:	b	409b6c <ferror@plt+0x7e8c>
  409790:	mov	w0, #0x1                   	// #1
  409794:	str	w0, [sp, #124]
  409798:	ldr	x0, [sp, #24]
  40979c:	cmp	x0, #0x0
  4097a0:	b.ne	4097b8 <ferror@plt+0x7ad8>  // b.any
  4097a4:	ldr	x1, [sp, #72]
  4097a8:	ldr	x0, [sp, #32]
  4097ac:	str	x1, [x0]
  4097b0:	ldr	w0, [sp, #124]
  4097b4:	b	409b6c <ferror@plt+0x7e8c>
  4097b8:	ldr	x0, [sp, #88]
  4097bc:	ldr	x0, [x0]
  4097c0:	ldrb	w0, [x0]
  4097c4:	cmp	w0, #0x0
  4097c8:	b.eq	409b5c <ferror@plt+0x7e7c>  // b.none
  4097cc:	mov	w0, #0x400                 	// #1024
  4097d0:	str	w0, [sp, #104]
  4097d4:	mov	w0, #0x1                   	// #1
  4097d8:	str	w0, [sp, #100]
  4097dc:	ldr	x0, [sp, #88]
  4097e0:	ldr	x0, [x0]
  4097e4:	ldrb	w0, [x0]
  4097e8:	mov	w1, w0
  4097ec:	ldr	x0, [sp, #24]
  4097f0:	bl	401ba0 <strchr@plt>
  4097f4:	cmp	x0, #0x0
  4097f8:	b.ne	409814 <ferror@plt+0x7b34>  // b.any
  4097fc:	ldr	x1, [sp, #72]
  409800:	ldr	x0, [sp, #32]
  409804:	str	x1, [x0]
  409808:	ldr	w0, [sp, #124]
  40980c:	orr	w0, w0, #0x2
  409810:	b	409b6c <ferror@plt+0x7e8c>
  409814:	ldr	x0, [sp, #88]
  409818:	ldr	x0, [x0]
  40981c:	ldrb	w0, [x0]
  409820:	sub	w0, w0, #0x45
  409824:	cmp	w0, #0x2f
  409828:	cset	w1, hi  // hi = pmore
  40982c:	and	w1, w1, #0xff
  409830:	cmp	w1, #0x0
  409834:	b.ne	4098f8 <ferror@plt+0x7c18>  // b.any
  409838:	mov	x1, #0x1                   	// #1
  40983c:	lsl	x1, x1, x0
  409840:	mov	x0, #0x8945                	// #35141
  409844:	movk	x0, #0x30, lsl #16
  409848:	movk	x0, #0x8144, lsl #32
  40984c:	and	x0, x1, x0
  409850:	cmp	x0, #0x0
  409854:	cset	w0, ne  // ne = any
  409858:	and	w0, w0, #0xff
  40985c:	cmp	w0, #0x0
  409860:	b.eq	4098f8 <ferror@plt+0x7c18>  // b.none
  409864:	mov	w1, #0x30                  	// #48
  409868:	ldr	x0, [sp, #24]
  40986c:	bl	401ba0 <strchr@plt>
  409870:	cmp	x0, #0x0
  409874:	b.eq	4098ec <ferror@plt+0x7c0c>  // b.none
  409878:	ldr	x0, [sp, #88]
  40987c:	ldr	x0, [x0]
  409880:	add	x0, x0, #0x1
  409884:	ldrb	w0, [x0]
  409888:	cmp	w0, #0x69
  40988c:	b.eq	4098ac <ferror@plt+0x7bcc>  // b.none
  409890:	cmp	w0, #0x69
  409894:	b.gt	4098f8 <ferror@plt+0x7c18>
  409898:	cmp	w0, #0x42
  40989c:	b.eq	4098d4 <ferror@plt+0x7bf4>  // b.none
  4098a0:	cmp	w0, #0x44
  4098a4:	b.eq	4098d4 <ferror@plt+0x7bf4>  // b.none
  4098a8:	b	4098f8 <ferror@plt+0x7c18>
  4098ac:	ldr	x0, [sp, #88]
  4098b0:	ldr	x0, [x0]
  4098b4:	add	x0, x0, #0x2
  4098b8:	ldrb	w0, [x0]
  4098bc:	cmp	w0, #0x42
  4098c0:	b.ne	4098f4 <ferror@plt+0x7c14>  // b.any
  4098c4:	ldr	w0, [sp, #100]
  4098c8:	add	w0, w0, #0x2
  4098cc:	str	w0, [sp, #100]
  4098d0:	b	4098f4 <ferror@plt+0x7c14>
  4098d4:	mov	w0, #0x3e8                 	// #1000
  4098d8:	str	w0, [sp, #104]
  4098dc:	ldr	w0, [sp, #100]
  4098e0:	add	w0, w0, #0x1
  4098e4:	str	w0, [sp, #100]
  4098e8:	b	4098f8 <ferror@plt+0x7c18>
  4098ec:	nop
  4098f0:	b	4098f8 <ferror@plt+0x7c18>
  4098f4:	nop
  4098f8:	ldr	x0, [sp, #88]
  4098fc:	ldr	x0, [x0]
  409900:	ldrb	w0, [x0]
  409904:	cmp	w0, #0x77
  409908:	b.eq	409ab8 <ferror@plt+0x7dd8>  // b.none
  40990c:	cmp	w0, #0x77
  409910:	b.gt	409afc <ferror@plt+0x7e1c>
  409914:	cmp	w0, #0x74
  409918:	b.eq	409aa0 <ferror@plt+0x7dc0>  // b.none
  40991c:	cmp	w0, #0x74
  409920:	b.gt	409afc <ferror@plt+0x7e1c>
  409924:	cmp	w0, #0x6d
  409928:	b.eq	409a70 <ferror@plt+0x7d90>  // b.none
  40992c:	cmp	w0, #0x6d
  409930:	b.gt	409afc <ferror@plt+0x7e1c>
  409934:	cmp	w0, #0x6b
  409938:	b.eq	409a58 <ferror@plt+0x7d78>  // b.none
  40993c:	cmp	w0, #0x6b
  409940:	b.gt	409afc <ferror@plt+0x7e1c>
  409944:	cmp	w0, #0x67
  409948:	b.eq	409a40 <ferror@plt+0x7d60>  // b.none
  40994c:	cmp	w0, #0x67
  409950:	b.gt	409afc <ferror@plt+0x7e1c>
  409954:	cmp	w0, #0x63
  409958:	b.eq	409a20 <ferror@plt+0x7d40>  // b.none
  40995c:	cmp	w0, #0x63
  409960:	b.gt	409afc <ferror@plt+0x7e1c>
  409964:	cmp	w0, #0x62
  409968:	b.eq	4099f8 <ferror@plt+0x7d18>  // b.none
  40996c:	cmp	w0, #0x62
  409970:	b.gt	409afc <ferror@plt+0x7e1c>
  409974:	cmp	w0, #0x5a
  409978:	b.eq	409ae4 <ferror@plt+0x7e04>  // b.none
  40997c:	cmp	w0, #0x5a
  409980:	b.gt	409afc <ferror@plt+0x7e1c>
  409984:	cmp	w0, #0x59
  409988:	b.eq	409acc <ferror@plt+0x7dec>  // b.none
  40998c:	cmp	w0, #0x59
  409990:	b.gt	409afc <ferror@plt+0x7e1c>
  409994:	cmp	w0, #0x54
  409998:	b.eq	409aa0 <ferror@plt+0x7dc0>  // b.none
  40999c:	cmp	w0, #0x54
  4099a0:	b.gt	409afc <ferror@plt+0x7e1c>
  4099a4:	cmp	w0, #0x50
  4099a8:	b.eq	409a88 <ferror@plt+0x7da8>  // b.none
  4099ac:	cmp	w0, #0x50
  4099b0:	b.gt	409afc <ferror@plt+0x7e1c>
  4099b4:	cmp	w0, #0x4d
  4099b8:	b.eq	409a70 <ferror@plt+0x7d90>  // b.none
  4099bc:	cmp	w0, #0x4d
  4099c0:	b.gt	409afc <ferror@plt+0x7e1c>
  4099c4:	cmp	w0, #0x4b
  4099c8:	b.eq	409a58 <ferror@plt+0x7d78>  // b.none
  4099cc:	cmp	w0, #0x4b
  4099d0:	b.gt	409afc <ferror@plt+0x7e1c>
  4099d4:	cmp	w0, #0x47
  4099d8:	b.eq	409a40 <ferror@plt+0x7d60>  // b.none
  4099dc:	cmp	w0, #0x47
  4099e0:	b.gt	409afc <ferror@plt+0x7e1c>
  4099e4:	cmp	w0, #0x42
  4099e8:	b.eq	409a0c <ferror@plt+0x7d2c>  // b.none
  4099ec:	cmp	w0, #0x45
  4099f0:	b.eq	409a28 <ferror@plt+0x7d48>  // b.none
  4099f4:	b	409afc <ferror@plt+0x7e1c>
  4099f8:	add	x0, sp, #0x48
  4099fc:	mov	w1, #0x200                 	// #512
  409a00:	bl	409540 <ferror@plt+0x7860>
  409a04:	str	w0, [sp, #96]
  409a08:	b	409b14 <ferror@plt+0x7e34>
  409a0c:	add	x0, sp, #0x48
  409a10:	mov	w1, #0x400                 	// #1024
  409a14:	bl	409540 <ferror@plt+0x7860>
  409a18:	str	w0, [sp, #96]
  409a1c:	b	409b14 <ferror@plt+0x7e34>
  409a20:	str	wzr, [sp, #96]
  409a24:	b	409b14 <ferror@plt+0x7e34>
  409a28:	add	x0, sp, #0x48
  409a2c:	mov	w2, #0x6                   	// #6
  409a30:	ldr	w1, [sp, #104]
  409a34:	bl	4095b0 <ferror@plt+0x78d0>
  409a38:	str	w0, [sp, #96]
  409a3c:	b	409b14 <ferror@plt+0x7e34>
  409a40:	add	x0, sp, #0x48
  409a44:	mov	w2, #0x3                   	// #3
  409a48:	ldr	w1, [sp, #104]
  409a4c:	bl	4095b0 <ferror@plt+0x78d0>
  409a50:	str	w0, [sp, #96]
  409a54:	b	409b14 <ferror@plt+0x7e34>
  409a58:	add	x0, sp, #0x48
  409a5c:	mov	w2, #0x1                   	// #1
  409a60:	ldr	w1, [sp, #104]
  409a64:	bl	4095b0 <ferror@plt+0x78d0>
  409a68:	str	w0, [sp, #96]
  409a6c:	b	409b14 <ferror@plt+0x7e34>
  409a70:	add	x0, sp, #0x48
  409a74:	mov	w2, #0x2                   	// #2
  409a78:	ldr	w1, [sp, #104]
  409a7c:	bl	4095b0 <ferror@plt+0x78d0>
  409a80:	str	w0, [sp, #96]
  409a84:	b	409b14 <ferror@plt+0x7e34>
  409a88:	add	x0, sp, #0x48
  409a8c:	mov	w2, #0x5                   	// #5
  409a90:	ldr	w1, [sp, #104]
  409a94:	bl	4095b0 <ferror@plt+0x78d0>
  409a98:	str	w0, [sp, #96]
  409a9c:	b	409b14 <ferror@plt+0x7e34>
  409aa0:	add	x0, sp, #0x48
  409aa4:	mov	w2, #0x4                   	// #4
  409aa8:	ldr	w1, [sp, #104]
  409aac:	bl	4095b0 <ferror@plt+0x78d0>
  409ab0:	str	w0, [sp, #96]
  409ab4:	b	409b14 <ferror@plt+0x7e34>
  409ab8:	add	x0, sp, #0x48
  409abc:	mov	w1, #0x2                   	// #2
  409ac0:	bl	409540 <ferror@plt+0x7860>
  409ac4:	str	w0, [sp, #96]
  409ac8:	b	409b14 <ferror@plt+0x7e34>
  409acc:	add	x0, sp, #0x48
  409ad0:	mov	w2, #0x8                   	// #8
  409ad4:	ldr	w1, [sp, #104]
  409ad8:	bl	4095b0 <ferror@plt+0x78d0>
  409adc:	str	w0, [sp, #96]
  409ae0:	b	409b14 <ferror@plt+0x7e34>
  409ae4:	add	x0, sp, #0x48
  409ae8:	mov	w2, #0x7                   	// #7
  409aec:	ldr	w1, [sp, #104]
  409af0:	bl	4095b0 <ferror@plt+0x78d0>
  409af4:	str	w0, [sp, #96]
  409af8:	b	409b14 <ferror@plt+0x7e34>
  409afc:	ldr	x1, [sp, #72]
  409b00:	ldr	x0, [sp, #32]
  409b04:	str	x1, [x0]
  409b08:	ldr	w0, [sp, #124]
  409b0c:	orr	w0, w0, #0x2
  409b10:	b	409b6c <ferror@plt+0x7e8c>
  409b14:	ldr	w1, [sp, #124]
  409b18:	ldr	w0, [sp, #96]
  409b1c:	orr	w0, w1, w0
  409b20:	str	w0, [sp, #124]
  409b24:	ldr	x0, [sp, #88]
  409b28:	ldr	x1, [x0]
  409b2c:	ldrsw	x0, [sp, #100]
  409b30:	add	x1, x1, x0
  409b34:	ldr	x0, [sp, #88]
  409b38:	str	x1, [x0]
  409b3c:	ldr	x0, [sp, #88]
  409b40:	ldr	x0, [x0]
  409b44:	ldrb	w0, [x0]
  409b48:	cmp	w0, #0x0
  409b4c:	b.eq	409b5c <ferror@plt+0x7e7c>  // b.none
  409b50:	ldr	w0, [sp, #124]
  409b54:	orr	w0, w0, #0x2
  409b58:	str	w0, [sp, #124]
  409b5c:	ldr	x1, [sp, #72]
  409b60:	ldr	x0, [sp, #32]
  409b64:	str	x1, [x0]
  409b68:	ldr	w0, [sp, #124]
  409b6c:	ldp	x29, x30, [sp], #128
  409b70:	ret
  409b74:	stp	x29, x30, [sp, #-48]!
  409b78:	mov	x29, sp
  409b7c:	str	x0, [sp, #24]
  409b80:	str	wzr, [sp, #44]
  409b84:	str	wzr, [sp, #40]
  409b88:	ldr	x0, [sp, #24]
  409b8c:	bl	401960 <fileno@plt>
  409b90:	str	w0, [sp, #36]
  409b94:	ldr	w0, [sp, #36]
  409b98:	cmp	w0, #0x0
  409b9c:	b.ge	409bac <ferror@plt+0x7ecc>  // b.tcont
  409ba0:	ldr	x0, [sp, #24]
  409ba4:	bl	401970 <fclose@plt>
  409ba8:	b	409c28 <ferror@plt+0x7f48>
  409bac:	ldr	x0, [sp, #24]
  409bb0:	bl	401c50 <__freading@plt>
  409bb4:	cmp	w0, #0x0
  409bb8:	b.eq	409bd8 <ferror@plt+0x7ef8>  // b.none
  409bbc:	ldr	x0, [sp, #24]
  409bc0:	bl	401960 <fileno@plt>
  409bc4:	mov	w2, #0x1                   	// #1
  409bc8:	mov	x1, #0x0                   	// #0
  409bcc:	bl	401930 <lseek@plt>
  409bd0:	cmn	x0, #0x1
  409bd4:	b.eq	409bf4 <ferror@plt+0x7f14>  // b.none
  409bd8:	ldr	x0, [sp, #24]
  409bdc:	bl	409c6c <ferror@plt+0x7f8c>
  409be0:	cmp	w0, #0x0
  409be4:	b.eq	409bf4 <ferror@plt+0x7f14>  // b.none
  409be8:	bl	401ca0 <__errno_location@plt>
  409bec:	ldr	w0, [x0]
  409bf0:	str	w0, [sp, #44]
  409bf4:	ldr	x0, [sp, #24]
  409bf8:	bl	401970 <fclose@plt>
  409bfc:	str	w0, [sp, #40]
  409c00:	ldr	w0, [sp, #44]
  409c04:	cmp	w0, #0x0
  409c08:	b.eq	409c24 <ferror@plt+0x7f44>  // b.none
  409c0c:	bl	401ca0 <__errno_location@plt>
  409c10:	mov	x1, x0
  409c14:	ldr	w0, [sp, #44]
  409c18:	str	w0, [x1]
  409c1c:	mov	w0, #0xffffffff            	// #-1
  409c20:	str	w0, [sp, #40]
  409c24:	ldr	w0, [sp, #40]
  409c28:	ldp	x29, x30, [sp], #48
  409c2c:	ret
  409c30:	stp	x29, x30, [sp, #-32]!
  409c34:	mov	x29, sp
  409c38:	str	x0, [sp, #24]
  409c3c:	ldr	x0, [sp, #24]
  409c40:	ldr	w0, [x0]
  409c44:	and	w0, w0, #0x100
  409c48:	cmp	w0, #0x0
  409c4c:	b.eq	409c60 <ferror@plt+0x7f80>  // b.none
  409c50:	mov	w2, #0x1                   	// #1
  409c54:	mov	x1, #0x0                   	// #0
  409c58:	ldr	x0, [sp, #24]
  409c5c:	bl	409cb8 <ferror@plt+0x7fd8>
  409c60:	nop
  409c64:	ldp	x29, x30, [sp], #32
  409c68:	ret
  409c6c:	stp	x29, x30, [sp, #-32]!
  409c70:	mov	x29, sp
  409c74:	str	x0, [sp, #24]
  409c78:	ldr	x0, [sp, #24]
  409c7c:	cmp	x0, #0x0
  409c80:	b.eq	409c94 <ferror@plt+0x7fb4>  // b.none
  409c84:	ldr	x0, [sp, #24]
  409c88:	bl	401c50 <__freading@plt>
  409c8c:	cmp	w0, #0x0
  409c90:	b.ne	409ca0 <ferror@plt+0x7fc0>  // b.any
  409c94:	ldr	x0, [sp, #24]
  409c98:	bl	401bf0 <fflush@plt>
  409c9c:	b	409cb0 <ferror@plt+0x7fd0>
  409ca0:	ldr	x0, [sp, #24]
  409ca4:	bl	409c30 <ferror@plt+0x7f50>
  409ca8:	ldr	x0, [sp, #24]
  409cac:	bl	401bf0 <fflush@plt>
  409cb0:	ldp	x29, x30, [sp], #32
  409cb4:	ret
  409cb8:	stp	x29, x30, [sp, #-64]!
  409cbc:	mov	x29, sp
  409cc0:	str	x0, [sp, #40]
  409cc4:	str	x1, [sp, #32]
  409cc8:	str	w2, [sp, #28]
  409ccc:	ldr	x0, [sp, #40]
  409cd0:	ldr	x1, [x0, #16]
  409cd4:	ldr	x0, [sp, #40]
  409cd8:	ldr	x0, [x0, #8]
  409cdc:	cmp	x1, x0
  409ce0:	b.ne	409d60 <ferror@plt+0x8080>  // b.any
  409ce4:	ldr	x0, [sp, #40]
  409ce8:	ldr	x1, [x0, #40]
  409cec:	ldr	x0, [sp, #40]
  409cf0:	ldr	x0, [x0, #32]
  409cf4:	cmp	x1, x0
  409cf8:	b.ne	409d60 <ferror@plt+0x8080>  // b.any
  409cfc:	ldr	x0, [sp, #40]
  409d00:	ldr	x0, [x0, #72]
  409d04:	cmp	x0, #0x0
  409d08:	b.ne	409d60 <ferror@plt+0x8080>  // b.any
  409d0c:	ldr	x0, [sp, #40]
  409d10:	bl	401960 <fileno@plt>
  409d14:	ldr	w2, [sp, #28]
  409d18:	ldr	x1, [sp, #32]
  409d1c:	bl	401930 <lseek@plt>
  409d20:	str	x0, [sp, #56]
  409d24:	ldr	x0, [sp, #56]
  409d28:	cmn	x0, #0x1
  409d2c:	b.ne	409d38 <ferror@plt+0x8058>  // b.any
  409d30:	mov	w0, #0xffffffff            	// #-1
  409d34:	b	409d70 <ferror@plt+0x8090>
  409d38:	ldr	x0, [sp, #40]
  409d3c:	ldr	w0, [x0]
  409d40:	and	w1, w0, #0xffffffef
  409d44:	ldr	x0, [sp, #40]
  409d48:	str	w1, [x0]
  409d4c:	ldr	x0, [sp, #40]
  409d50:	ldr	x1, [sp, #56]
  409d54:	str	x1, [x0, #144]
  409d58:	mov	w0, #0x0                   	// #0
  409d5c:	b	409d70 <ferror@plt+0x8090>
  409d60:	ldr	w2, [sp, #28]
  409d64:	ldr	x1, [sp, #32]
  409d68:	ldr	x0, [sp, #40]
  409d6c:	bl	401b40 <fseeko@plt>
  409d70:	ldp	x29, x30, [sp], #64
  409d74:	ret
  409d78:	stp	x29, x30, [sp, #-64]!
  409d7c:	mov	x29, sp
  409d80:	str	x0, [sp, #40]
  409d84:	str	x1, [sp, #32]
  409d88:	str	x2, [sp, #24]
  409d8c:	str	x3, [sp, #16]
  409d90:	ldr	x0, [sp, #40]
  409d94:	cmp	x0, #0x0
  409d98:	b.ne	409da4 <ferror@plt+0x80c4>  // b.any
  409d9c:	add	x0, sp, #0x30
  409da0:	str	x0, [sp, #40]
  409da4:	ldr	x3, [sp, #16]
  409da8:	ldr	x2, [sp, #24]
  409dac:	ldr	x1, [sp, #32]
  409db0:	ldr	x0, [sp, #40]
  409db4:	bl	401870 <mbrtowc@plt>
  409db8:	str	x0, [sp, #56]
  409dbc:	ldr	x0, [sp, #56]
  409dc0:	cmn	x0, #0x3
  409dc4:	b.ls	409e10 <ferror@plt+0x8130>  // b.plast
  409dc8:	ldr	x0, [sp, #24]
  409dcc:	cmp	x0, #0x0
  409dd0:	b.eq	409e10 <ferror@plt+0x8130>  // b.none
  409dd4:	mov	w0, #0x0                   	// #0
  409dd8:	bl	40a048 <ferror@plt+0x8368>
  409ddc:	and	w0, w0, #0xff
  409de0:	eor	w0, w0, #0x1
  409de4:	and	w0, w0, #0xff
  409de8:	cmp	w0, #0x0
  409dec:	b.eq	409e10 <ferror@plt+0x8130>  // b.none
  409df0:	ldr	x0, [sp, #32]
  409df4:	ldrb	w0, [x0]
  409df8:	strb	w0, [sp, #55]
  409dfc:	ldrb	w1, [sp, #55]
  409e00:	ldr	x0, [sp, #40]
  409e04:	str	w1, [x0]
  409e08:	mov	x0, #0x1                   	// #1
  409e0c:	b	409e14 <ferror@plt+0x8134>
  409e10:	ldr	x0, [sp, #56]
  409e14:	ldp	x29, x30, [sp], #64
  409e18:	ret
  409e1c:	stp	x29, x30, [sp, #-64]!
  409e20:	mov	x29, sp
  409e24:	stp	x19, x20, [sp, #16]
  409e28:	str	x0, [sp, #40]
  409e2c:	str	x1, [sp, #32]
  409e30:	ldr	x20, [sp, #40]
  409e34:	ldr	x19, [sp, #32]
  409e38:	cmp	x20, x19
  409e3c:	b.ne	409e48 <ferror@plt+0x8168>  // b.any
  409e40:	mov	w0, #0x0                   	// #0
  409e44:	b	409e98 <ferror@plt+0x81b8>
  409e48:	ldrb	w0, [x20]
  409e4c:	bl	40c420 <ferror@plt+0xa740>
  409e50:	strb	w0, [sp, #63]
  409e54:	ldrb	w0, [x19]
  409e58:	bl	40c420 <ferror@plt+0xa740>
  409e5c:	strb	w0, [sp, #62]
  409e60:	ldrb	w0, [sp, #63]
  409e64:	cmp	w0, #0x0
  409e68:	b.eq	409e88 <ferror@plt+0x81a8>  // b.none
  409e6c:	add	x20, x20, #0x1
  409e70:	add	x19, x19, #0x1
  409e74:	ldrb	w1, [sp, #63]
  409e78:	ldrb	w0, [sp, #62]
  409e7c:	cmp	w1, w0
  409e80:	b.eq	409e48 <ferror@plt+0x8168>  // b.none
  409e84:	b	409e8c <ferror@plt+0x81ac>
  409e88:	nop
  409e8c:	ldrb	w1, [sp, #63]
  409e90:	ldrb	w0, [sp, #62]
  409e94:	sub	w0, w1, w0
  409e98:	ldp	x19, x20, [sp, #16]
  409e9c:	ldp	x29, x30, [sp], #64
  409ea0:	ret
  409ea4:	stp	x29, x30, [sp, #-48]!
  409ea8:	mov	x29, sp
  409eac:	str	x0, [sp, #24]
  409eb0:	ldr	x0, [sp, #24]
  409eb4:	bl	401940 <__fpending@plt>
  409eb8:	cmp	x0, #0x0
  409ebc:	cset	w0, ne  // ne = any
  409ec0:	strb	w0, [sp, #47]
  409ec4:	ldr	x0, [sp, #24]
  409ec8:	bl	4018f0 <ferror_unlocked@plt>
  409ecc:	cmp	w0, #0x0
  409ed0:	cset	w0, ne  // ne = any
  409ed4:	strb	w0, [sp, #46]
  409ed8:	ldr	x0, [sp, #24]
  409edc:	bl	409b74 <ferror@plt+0x7e94>
  409ee0:	cmp	w0, #0x0
  409ee4:	cset	w0, ne  // ne = any
  409ee8:	strb	w0, [sp, #45]
  409eec:	ldrb	w0, [sp, #46]
  409ef0:	cmp	w0, #0x0
  409ef4:	b.ne	409f20 <ferror@plt+0x8240>  // b.any
  409ef8:	ldrb	w0, [sp, #45]
  409efc:	cmp	w0, #0x0
  409f00:	b.eq	409f44 <ferror@plt+0x8264>  // b.none
  409f04:	ldrb	w0, [sp, #47]
  409f08:	cmp	w0, #0x0
  409f0c:	b.ne	409f20 <ferror@plt+0x8240>  // b.any
  409f10:	bl	401ca0 <__errno_location@plt>
  409f14:	ldr	w0, [x0]
  409f18:	cmp	w0, #0x9
  409f1c:	b.eq	409f44 <ferror@plt+0x8264>  // b.none
  409f20:	ldrb	w0, [sp, #45]
  409f24:	eor	w0, w0, #0x1
  409f28:	and	w0, w0, #0xff
  409f2c:	cmp	w0, #0x0
  409f30:	b.eq	409f3c <ferror@plt+0x825c>  // b.none
  409f34:	bl	401ca0 <__errno_location@plt>
  409f38:	str	wzr, [x0]
  409f3c:	mov	w0, #0xffffffff            	// #-1
  409f40:	b	409f48 <ferror@plt+0x8268>
  409f44:	mov	w0, #0x0                   	// #0
  409f48:	ldp	x29, x30, [sp], #48
  409f4c:	ret
  409f50:	stp	x29, x30, [sp, #-64]!
  409f54:	mov	x29, sp
  409f58:	str	x0, [sp, #24]
  409f5c:	str	x1, [sp, #16]
  409f60:	ldr	x1, [sp, #16]
  409f64:	ldr	x0, [sp, #24]
  409f68:	bl	4019a0 <fopen@plt>
  409f6c:	str	x0, [sp, #56]
  409f70:	ldr	x0, [sp, #56]
  409f74:	cmp	x0, #0x0
  409f78:	b.eq	40a03c <ferror@plt+0x835c>  // b.none
  409f7c:	ldr	x0, [sp, #56]
  409f80:	bl	401960 <fileno@plt>
  409f84:	str	w0, [sp, #52]
  409f88:	ldr	w0, [sp, #52]
  409f8c:	cmp	w0, #0x0
  409f90:	b.lt	40a03c <ferror@plt+0x835c>  // b.tstop
  409f94:	ldr	w0, [sp, #52]
  409f98:	cmp	w0, #0x2
  409f9c:	b.gt	40a03c <ferror@plt+0x835c>
  409fa0:	ldr	w0, [sp, #52]
  409fa4:	bl	40b9f4 <ferror@plt+0x9d14>
  409fa8:	str	w0, [sp, #48]
  409fac:	ldr	w0, [sp, #48]
  409fb0:	cmp	w0, #0x0
  409fb4:	b.ge	409fe4 <ferror@plt+0x8304>  // b.tcont
  409fb8:	bl	401ca0 <__errno_location@plt>
  409fbc:	ldr	w0, [x0]
  409fc0:	str	w0, [sp, #40]
  409fc4:	ldr	x0, [sp, #56]
  409fc8:	bl	409b74 <ferror@plt+0x7e94>
  409fcc:	bl	401ca0 <__errno_location@plt>
  409fd0:	mov	x1, x0
  409fd4:	ldr	w0, [sp, #40]
  409fd8:	str	w0, [x1]
  409fdc:	mov	x0, #0x0                   	// #0
  409fe0:	b	40a040 <ferror@plt+0x8360>
  409fe4:	ldr	x0, [sp, #56]
  409fe8:	bl	409b74 <ferror@plt+0x7e94>
  409fec:	cmp	w0, #0x0
  409ff0:	b.ne	40a010 <ferror@plt+0x8330>  // b.any
  409ff4:	ldr	x1, [sp, #16]
  409ff8:	ldr	w0, [sp, #48]
  409ffc:	bl	401a20 <fdopen@plt>
  40a000:	str	x0, [sp, #56]
  40a004:	ldr	x0, [sp, #56]
  40a008:	cmp	x0, #0x0
  40a00c:	b.ne	40a03c <ferror@plt+0x835c>  // b.any
  40a010:	bl	401ca0 <__errno_location@plt>
  40a014:	ldr	w0, [x0]
  40a018:	str	w0, [sp, #44]
  40a01c:	ldr	w0, [sp, #48]
  40a020:	bl	401a70 <close@plt>
  40a024:	bl	401ca0 <__errno_location@plt>
  40a028:	mov	x1, x0
  40a02c:	ldr	w0, [sp, #44]
  40a030:	str	w0, [x1]
  40a034:	mov	x0, #0x0                   	// #0
  40a038:	b	40a040 <ferror@plt+0x8360>
  40a03c:	ldr	x0, [sp, #56]
  40a040:	ldp	x29, x30, [sp], #64
  40a044:	ret
  40a048:	stp	x29, x30, [sp, #-48]!
  40a04c:	mov	x29, sp
  40a050:	str	w0, [sp, #28]
  40a054:	mov	w0, #0x1                   	// #1
  40a058:	strb	w0, [sp, #47]
  40a05c:	mov	x1, #0x0                   	// #0
  40a060:	ldr	w0, [sp, #28]
  40a064:	bl	401cd0 <setlocale@plt>
  40a068:	str	x0, [sp, #32]
  40a06c:	ldr	x0, [sp, #32]
  40a070:	cmp	x0, #0x0
  40a074:	b.eq	40a0ac <ferror@plt+0x83cc>  // b.none
  40a078:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40a07c:	add	x1, x0, #0x648
  40a080:	ldr	x0, [sp, #32]
  40a084:	bl	401b20 <strcmp@plt>
  40a088:	cmp	w0, #0x0
  40a08c:	b.eq	40a0a8 <ferror@plt+0x83c8>  // b.none
  40a090:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40a094:	add	x1, x0, #0x650
  40a098:	ldr	x0, [sp, #32]
  40a09c:	bl	401b20 <strcmp@plt>
  40a0a0:	cmp	w0, #0x0
  40a0a4:	b.ne	40a0ac <ferror@plt+0x83cc>  // b.any
  40a0a8:	strb	wzr, [sp, #47]
  40a0ac:	ldrb	w0, [sp, #47]
  40a0b0:	ldp	x29, x30, [sp], #48
  40a0b4:	ret
  40a0b8:	sub	sp, sp, #0x10
  40a0bc:	str	x0, [sp, #8]
  40a0c0:	ldr	x0, [sp, #8]
  40a0c4:	ldr	x0, [x0, #16]
  40a0c8:	add	sp, sp, #0x10
  40a0cc:	ret
  40a0d0:	sub	sp, sp, #0x10
  40a0d4:	str	x0, [sp, #8]
  40a0d8:	ldr	x0, [sp, #8]
  40a0dc:	ldr	x0, [x0, #24]
  40a0e0:	add	sp, sp, #0x10
  40a0e4:	ret
  40a0e8:	sub	sp, sp, #0x10
  40a0ec:	str	x0, [sp, #8]
  40a0f0:	ldr	x0, [sp, #8]
  40a0f4:	ldr	x0, [x0, #32]
  40a0f8:	add	sp, sp, #0x10
  40a0fc:	ret
  40a100:	sub	sp, sp, #0x30
  40a104:	str	x0, [sp, #8]
  40a108:	str	xzr, [sp, #32]
  40a10c:	ldr	x0, [sp, #8]
  40a110:	ldr	x0, [x0]
  40a114:	str	x0, [sp, #40]
  40a118:	b	40a188 <ferror@plt+0x84a8>
  40a11c:	ldr	x0, [sp, #40]
  40a120:	ldr	x0, [x0]
  40a124:	cmp	x0, #0x0
  40a128:	b.eq	40a17c <ferror@plt+0x849c>  // b.none
  40a12c:	ldr	x0, [sp, #40]
  40a130:	str	x0, [sp, #24]
  40a134:	mov	x0, #0x1                   	// #1
  40a138:	str	x0, [sp, #16]
  40a13c:	b	40a14c <ferror@plt+0x846c>
  40a140:	ldr	x0, [sp, #16]
  40a144:	add	x0, x0, #0x1
  40a148:	str	x0, [sp, #16]
  40a14c:	ldr	x0, [sp, #24]
  40a150:	ldr	x0, [x0, #8]
  40a154:	str	x0, [sp, #24]
  40a158:	ldr	x0, [sp, #24]
  40a15c:	cmp	x0, #0x0
  40a160:	b.ne	40a140 <ferror@plt+0x8460>  // b.any
  40a164:	ldr	x1, [sp, #16]
  40a168:	ldr	x0, [sp, #32]
  40a16c:	cmp	x1, x0
  40a170:	b.ls	40a17c <ferror@plt+0x849c>  // b.plast
  40a174:	ldr	x0, [sp, #16]
  40a178:	str	x0, [sp, #32]
  40a17c:	ldr	x0, [sp, #40]
  40a180:	add	x0, x0, #0x10
  40a184:	str	x0, [sp, #40]
  40a188:	ldr	x0, [sp, #8]
  40a18c:	ldr	x0, [x0, #8]
  40a190:	ldr	x1, [sp, #40]
  40a194:	cmp	x1, x0
  40a198:	b.cc	40a11c <ferror@plt+0x843c>  // b.lo, b.ul, b.last
  40a19c:	ldr	x0, [sp, #32]
  40a1a0:	add	sp, sp, #0x30
  40a1a4:	ret
  40a1a8:	sub	sp, sp, #0x30
  40a1ac:	str	x0, [sp, #8]
  40a1b0:	str	xzr, [sp, #32]
  40a1b4:	str	xzr, [sp, #24]
  40a1b8:	ldr	x0, [sp, #8]
  40a1bc:	ldr	x0, [x0]
  40a1c0:	str	x0, [sp, #40]
  40a1c4:	b	40a22c <ferror@plt+0x854c>
  40a1c8:	ldr	x0, [sp, #40]
  40a1cc:	ldr	x0, [x0]
  40a1d0:	cmp	x0, #0x0
  40a1d4:	b.eq	40a220 <ferror@plt+0x8540>  // b.none
  40a1d8:	ldr	x0, [sp, #40]
  40a1dc:	str	x0, [sp, #16]
  40a1e0:	ldr	x0, [sp, #32]
  40a1e4:	add	x0, x0, #0x1
  40a1e8:	str	x0, [sp, #32]
  40a1ec:	ldr	x0, [sp, #24]
  40a1f0:	add	x0, x0, #0x1
  40a1f4:	str	x0, [sp, #24]
  40a1f8:	b	40a208 <ferror@plt+0x8528>
  40a1fc:	ldr	x0, [sp, #24]
  40a200:	add	x0, x0, #0x1
  40a204:	str	x0, [sp, #24]
  40a208:	ldr	x0, [sp, #16]
  40a20c:	ldr	x0, [x0, #8]
  40a210:	str	x0, [sp, #16]
  40a214:	ldr	x0, [sp, #16]
  40a218:	cmp	x0, #0x0
  40a21c:	b.ne	40a1fc <ferror@plt+0x851c>  // b.any
  40a220:	ldr	x0, [sp, #40]
  40a224:	add	x0, x0, #0x10
  40a228:	str	x0, [sp, #40]
  40a22c:	ldr	x0, [sp, #8]
  40a230:	ldr	x0, [x0, #8]
  40a234:	ldr	x1, [sp, #40]
  40a238:	cmp	x1, x0
  40a23c:	b.cc	40a1c8 <ferror@plt+0x84e8>  // b.lo, b.ul, b.last
  40a240:	ldr	x0, [sp, #8]
  40a244:	ldr	x0, [x0, #24]
  40a248:	ldr	x1, [sp, #32]
  40a24c:	cmp	x1, x0
  40a250:	b.ne	40a270 <ferror@plt+0x8590>  // b.any
  40a254:	ldr	x0, [sp, #8]
  40a258:	ldr	x0, [x0, #32]
  40a25c:	ldr	x1, [sp, #24]
  40a260:	cmp	x1, x0
  40a264:	b.ne	40a270 <ferror@plt+0x8590>  // b.any
  40a268:	mov	w0, #0x1                   	// #1
  40a26c:	b	40a274 <ferror@plt+0x8594>
  40a270:	mov	w0, #0x0                   	// #0
  40a274:	add	sp, sp, #0x30
  40a278:	ret
  40a27c:	stp	x29, x30, [sp, #-64]!
  40a280:	mov	x29, sp
  40a284:	str	x0, [sp, #24]
  40a288:	str	x1, [sp, #16]
  40a28c:	ldr	x0, [sp, #24]
  40a290:	bl	40a0e8 <ferror@plt+0x8408>
  40a294:	str	x0, [sp, #56]
  40a298:	ldr	x0, [sp, #24]
  40a29c:	bl	40a0b8 <ferror@plt+0x83d8>
  40a2a0:	str	x0, [sp, #48]
  40a2a4:	ldr	x0, [sp, #24]
  40a2a8:	bl	40a0d0 <ferror@plt+0x83f0>
  40a2ac:	str	x0, [sp, #40]
  40a2b0:	ldr	x0, [sp, #24]
  40a2b4:	bl	40a100 <ferror@plt+0x8420>
  40a2b8:	str	x0, [sp, #32]
  40a2bc:	ldr	x2, [sp, #56]
  40a2c0:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40a2c4:	add	x1, x0, #0x670
  40a2c8:	ldr	x0, [sp, #16]
  40a2cc:	bl	401cc0 <fprintf@plt>
  40a2d0:	ldr	x2, [sp, #48]
  40a2d4:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40a2d8:	add	x1, x0, #0x688
  40a2dc:	ldr	x0, [sp, #16]
  40a2e0:	bl	401cc0 <fprintf@plt>
  40a2e4:	ldr	d0, [sp, #40]
  40a2e8:	ucvtf	d0, d0
  40a2ec:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40a2f0:	fmov	d1, x0
  40a2f4:	fmul	d1, d0, d1
  40a2f8:	ldr	d0, [sp, #48]
  40a2fc:	ucvtf	d0, d0
  40a300:	fdiv	d0, d1, d0
  40a304:	ldr	x2, [sp, #40]
  40a308:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40a30c:	add	x1, x0, #0x6a0
  40a310:	ldr	x0, [sp, #16]
  40a314:	bl	401cc0 <fprintf@plt>
  40a318:	ldr	x2, [sp, #32]
  40a31c:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40a320:	add	x1, x0, #0x6c8
  40a324:	ldr	x0, [sp, #16]
  40a328:	bl	401cc0 <fprintf@plt>
  40a32c:	nop
  40a330:	ldp	x29, x30, [sp], #64
  40a334:	ret
  40a338:	stp	x29, x30, [sp, #-48]!
  40a33c:	mov	x29, sp
  40a340:	str	x0, [sp, #24]
  40a344:	str	x1, [sp, #16]
  40a348:	ldr	x0, [sp, #24]
  40a34c:	ldr	x2, [x0, #48]
  40a350:	ldr	x0, [sp, #24]
  40a354:	ldr	x0, [x0, #16]
  40a358:	mov	x1, x0
  40a35c:	ldr	x0, [sp, #16]
  40a360:	blr	x2
  40a364:	str	x0, [sp, #40]
  40a368:	ldr	x0, [sp, #24]
  40a36c:	ldr	x0, [x0, #16]
  40a370:	ldr	x1, [sp, #40]
  40a374:	cmp	x1, x0
  40a378:	b.cc	40a380 <ferror@plt+0x86a0>  // b.lo, b.ul, b.last
  40a37c:	bl	401ab0 <abort@plt>
  40a380:	ldr	x0, [sp, #24]
  40a384:	ldr	x1, [x0]
  40a388:	ldr	x0, [sp, #40]
  40a38c:	lsl	x0, x0, #4
  40a390:	add	x0, x1, x0
  40a394:	ldp	x29, x30, [sp], #48
  40a398:	ret
  40a39c:	stp	x29, x30, [sp, #-48]!
  40a3a0:	mov	x29, sp
  40a3a4:	str	x0, [sp, #24]
  40a3a8:	str	x1, [sp, #16]
  40a3ac:	ldr	x1, [sp, #16]
  40a3b0:	ldr	x0, [sp, #24]
  40a3b4:	bl	40a338 <ferror@plt+0x8658>
  40a3b8:	str	x0, [sp, #32]
  40a3bc:	ldr	x0, [sp, #32]
  40a3c0:	ldr	x0, [x0]
  40a3c4:	cmp	x0, #0x0
  40a3c8:	b.ne	40a3d4 <ferror@plt+0x86f4>  // b.any
  40a3cc:	mov	x0, #0x0                   	// #0
  40a3d0:	b	40a444 <ferror@plt+0x8764>
  40a3d4:	ldr	x0, [sp, #32]
  40a3d8:	str	x0, [sp, #40]
  40a3dc:	b	40a434 <ferror@plt+0x8754>
  40a3e0:	ldr	x0, [sp, #40]
  40a3e4:	ldr	x0, [x0]
  40a3e8:	ldr	x1, [sp, #16]
  40a3ec:	cmp	x1, x0
  40a3f0:	b.eq	40a41c <ferror@plt+0x873c>  // b.none
  40a3f4:	ldr	x0, [sp, #24]
  40a3f8:	ldr	x2, [x0, #56]
  40a3fc:	ldr	x0, [sp, #40]
  40a400:	ldr	x0, [x0]
  40a404:	mov	x1, x0
  40a408:	ldr	x0, [sp, #16]
  40a40c:	blr	x2
  40a410:	and	w0, w0, #0xff
  40a414:	cmp	w0, #0x0
  40a418:	b.eq	40a428 <ferror@plt+0x8748>  // b.none
  40a41c:	ldr	x0, [sp, #40]
  40a420:	ldr	x0, [x0]
  40a424:	b	40a444 <ferror@plt+0x8764>
  40a428:	ldr	x0, [sp, #40]
  40a42c:	ldr	x0, [x0, #8]
  40a430:	str	x0, [sp, #40]
  40a434:	ldr	x0, [sp, #40]
  40a438:	cmp	x0, #0x0
  40a43c:	b.ne	40a3e0 <ferror@plt+0x8700>  // b.any
  40a440:	mov	x0, #0x0                   	// #0
  40a444:	ldp	x29, x30, [sp], #48
  40a448:	ret
  40a44c:	stp	x29, x30, [sp, #-48]!
  40a450:	mov	x29, sp
  40a454:	str	x0, [sp, #24]
  40a458:	ldr	x0, [sp, #24]
  40a45c:	ldr	x0, [x0, #32]
  40a460:	cmp	x0, #0x0
  40a464:	b.ne	40a470 <ferror@plt+0x8790>  // b.any
  40a468:	mov	x0, #0x0                   	// #0
  40a46c:	b	40a4c0 <ferror@plt+0x87e0>
  40a470:	ldr	x0, [sp, #24]
  40a474:	ldr	x0, [x0]
  40a478:	str	x0, [sp, #40]
  40a47c:	ldr	x0, [sp, #24]
  40a480:	ldr	x0, [x0, #8]
  40a484:	ldr	x1, [sp, #40]
  40a488:	cmp	x1, x0
  40a48c:	b.cc	40a494 <ferror@plt+0x87b4>  // b.lo, b.ul, b.last
  40a490:	bl	401ab0 <abort@plt>
  40a494:	ldr	x0, [sp, #40]
  40a498:	ldr	x0, [x0]
  40a49c:	cmp	x0, #0x0
  40a4a0:	b.eq	40a4b0 <ferror@plt+0x87d0>  // b.none
  40a4a4:	ldr	x0, [sp, #40]
  40a4a8:	ldr	x0, [x0]
  40a4ac:	b	40a4c0 <ferror@plt+0x87e0>
  40a4b0:	ldr	x0, [sp, #40]
  40a4b4:	add	x0, x0, #0x10
  40a4b8:	str	x0, [sp, #40]
  40a4bc:	b	40a47c <ferror@plt+0x879c>
  40a4c0:	ldp	x29, x30, [sp], #48
  40a4c4:	ret
  40a4c8:	stp	x29, x30, [sp, #-48]!
  40a4cc:	mov	x29, sp
  40a4d0:	str	x0, [sp, #24]
  40a4d4:	str	x1, [sp, #16]
  40a4d8:	ldr	x1, [sp, #16]
  40a4dc:	ldr	x0, [sp, #24]
  40a4e0:	bl	40a338 <ferror@plt+0x8658>
  40a4e4:	str	x0, [sp, #40]
  40a4e8:	ldr	x0, [sp, #40]
  40a4ec:	str	x0, [sp, #32]
  40a4f0:	ldr	x0, [sp, #32]
  40a4f4:	ldr	x0, [x0]
  40a4f8:	ldr	x1, [sp, #16]
  40a4fc:	cmp	x1, x0
  40a500:	b.ne	40a524 <ferror@plt+0x8844>  // b.any
  40a504:	ldr	x0, [sp, #32]
  40a508:	ldr	x0, [x0, #8]
  40a50c:	cmp	x0, #0x0
  40a510:	b.eq	40a524 <ferror@plt+0x8844>  // b.none
  40a514:	ldr	x0, [sp, #32]
  40a518:	ldr	x0, [x0, #8]
  40a51c:	ldr	x0, [x0]
  40a520:	b	40a580 <ferror@plt+0x88a0>
  40a524:	ldr	x0, [sp, #32]
  40a528:	ldr	x0, [x0, #8]
  40a52c:	str	x0, [sp, #32]
  40a530:	ldr	x0, [sp, #32]
  40a534:	cmp	x0, #0x0
  40a538:	b.ne	40a4f0 <ferror@plt+0x8810>  // b.any
  40a53c:	b	40a55c <ferror@plt+0x887c>
  40a540:	ldr	x0, [sp, #40]
  40a544:	ldr	x0, [x0]
  40a548:	cmp	x0, #0x0
  40a54c:	b.eq	40a55c <ferror@plt+0x887c>  // b.none
  40a550:	ldr	x0, [sp, #40]
  40a554:	ldr	x0, [x0]
  40a558:	b	40a580 <ferror@plt+0x88a0>
  40a55c:	ldr	x0, [sp, #40]
  40a560:	add	x0, x0, #0x10
  40a564:	str	x0, [sp, #40]
  40a568:	ldr	x0, [sp, #24]
  40a56c:	ldr	x0, [x0, #8]
  40a570:	ldr	x1, [sp, #40]
  40a574:	cmp	x1, x0
  40a578:	b.cc	40a540 <ferror@plt+0x8860>  // b.lo, b.ul, b.last
  40a57c:	mov	x0, #0x0                   	// #0
  40a580:	ldp	x29, x30, [sp], #48
  40a584:	ret
  40a588:	sub	sp, sp, #0x40
  40a58c:	str	x0, [sp, #24]
  40a590:	str	x1, [sp, #16]
  40a594:	str	x2, [sp, #8]
  40a598:	str	xzr, [sp, #56]
  40a59c:	ldr	x0, [sp, #24]
  40a5a0:	ldr	x0, [x0]
  40a5a4:	str	x0, [sp, #48]
  40a5a8:	b	40a628 <ferror@plt+0x8948>
  40a5ac:	ldr	x0, [sp, #48]
  40a5b0:	ldr	x0, [x0]
  40a5b4:	cmp	x0, #0x0
  40a5b8:	b.eq	40a61c <ferror@plt+0x893c>  // b.none
  40a5bc:	ldr	x0, [sp, #48]
  40a5c0:	str	x0, [sp, #40]
  40a5c4:	b	40a610 <ferror@plt+0x8930>
  40a5c8:	ldr	x1, [sp, #56]
  40a5cc:	ldr	x0, [sp, #8]
  40a5d0:	cmp	x1, x0
  40a5d4:	b.cc	40a5e0 <ferror@plt+0x8900>  // b.lo, b.ul, b.last
  40a5d8:	ldr	x0, [sp, #56]
  40a5dc:	b	40a640 <ferror@plt+0x8960>
  40a5e0:	ldr	x0, [sp, #56]
  40a5e4:	add	x1, x0, #0x1
  40a5e8:	str	x1, [sp, #56]
  40a5ec:	lsl	x0, x0, #3
  40a5f0:	ldr	x1, [sp, #16]
  40a5f4:	add	x0, x1, x0
  40a5f8:	ldr	x1, [sp, #40]
  40a5fc:	ldr	x1, [x1]
  40a600:	str	x1, [x0]
  40a604:	ldr	x0, [sp, #40]
  40a608:	ldr	x0, [x0, #8]
  40a60c:	str	x0, [sp, #40]
  40a610:	ldr	x0, [sp, #40]
  40a614:	cmp	x0, #0x0
  40a618:	b.ne	40a5c8 <ferror@plt+0x88e8>  // b.any
  40a61c:	ldr	x0, [sp, #48]
  40a620:	add	x0, x0, #0x10
  40a624:	str	x0, [sp, #48]
  40a628:	ldr	x0, [sp, #24]
  40a62c:	ldr	x0, [x0, #8]
  40a630:	ldr	x1, [sp, #48]
  40a634:	cmp	x1, x0
  40a638:	b.cc	40a5ac <ferror@plt+0x88cc>  // b.lo, b.ul, b.last
  40a63c:	ldr	x0, [sp, #56]
  40a640:	add	sp, sp, #0x40
  40a644:	ret
  40a648:	stp	x29, x30, [sp, #-80]!
  40a64c:	mov	x29, sp
  40a650:	str	x0, [sp, #40]
  40a654:	str	x1, [sp, #32]
  40a658:	str	x2, [sp, #24]
  40a65c:	str	xzr, [sp, #72]
  40a660:	ldr	x0, [sp, #40]
  40a664:	ldr	x0, [x0]
  40a668:	str	x0, [sp, #64]
  40a66c:	b	40a6ec <ferror@plt+0x8a0c>
  40a670:	ldr	x0, [sp, #64]
  40a674:	ldr	x0, [x0]
  40a678:	cmp	x0, #0x0
  40a67c:	b.eq	40a6e0 <ferror@plt+0x8a00>  // b.none
  40a680:	ldr	x0, [sp, #64]
  40a684:	str	x0, [sp, #56]
  40a688:	b	40a6d4 <ferror@plt+0x89f4>
  40a68c:	ldr	x0, [sp, #56]
  40a690:	ldr	x0, [x0]
  40a694:	ldr	x2, [sp, #32]
  40a698:	ldr	x1, [sp, #24]
  40a69c:	blr	x2
  40a6a0:	and	w0, w0, #0xff
  40a6a4:	eor	w0, w0, #0x1
  40a6a8:	and	w0, w0, #0xff
  40a6ac:	cmp	w0, #0x0
  40a6b0:	b.eq	40a6bc <ferror@plt+0x89dc>  // b.none
  40a6b4:	ldr	x0, [sp, #72]
  40a6b8:	b	40a704 <ferror@plt+0x8a24>
  40a6bc:	ldr	x0, [sp, #72]
  40a6c0:	add	x0, x0, #0x1
  40a6c4:	str	x0, [sp, #72]
  40a6c8:	ldr	x0, [sp, #56]
  40a6cc:	ldr	x0, [x0, #8]
  40a6d0:	str	x0, [sp, #56]
  40a6d4:	ldr	x0, [sp, #56]
  40a6d8:	cmp	x0, #0x0
  40a6dc:	b.ne	40a68c <ferror@plt+0x89ac>  // b.any
  40a6e0:	ldr	x0, [sp, #64]
  40a6e4:	add	x0, x0, #0x10
  40a6e8:	str	x0, [sp, #64]
  40a6ec:	ldr	x0, [sp, #40]
  40a6f0:	ldr	x0, [x0, #8]
  40a6f4:	ldr	x1, [sp, #64]
  40a6f8:	cmp	x1, x0
  40a6fc:	b.cc	40a670 <ferror@plt+0x8990>  // b.lo, b.ul, b.last
  40a700:	ldr	x0, [sp, #72]
  40a704:	ldp	x29, x30, [sp], #80
  40a708:	ret
  40a70c:	sub	sp, sp, #0x20
  40a710:	str	x0, [sp, #8]
  40a714:	str	x1, [sp]
  40a718:	str	xzr, [sp, #24]
  40a71c:	b	40a75c <ferror@plt+0x8a7c>
  40a720:	ldr	x1, [sp, #24]
  40a724:	mov	x0, x1
  40a728:	lsl	x0, x0, #5
  40a72c:	sub	x1, x0, x1
  40a730:	ldrb	w0, [sp, #23]
  40a734:	add	x0, x1, x0
  40a738:	ldr	x1, [sp]
  40a73c:	udiv	x2, x0, x1
  40a740:	ldr	x1, [sp]
  40a744:	mul	x1, x2, x1
  40a748:	sub	x0, x0, x1
  40a74c:	str	x0, [sp, #24]
  40a750:	ldr	x0, [sp, #8]
  40a754:	add	x0, x0, #0x1
  40a758:	str	x0, [sp, #8]
  40a75c:	ldr	x0, [sp, #8]
  40a760:	ldrb	w0, [x0]
  40a764:	strb	w0, [sp, #23]
  40a768:	ldrb	w0, [sp, #23]
  40a76c:	cmp	w0, #0x0
  40a770:	b.ne	40a720 <ferror@plt+0x8a40>  // b.any
  40a774:	ldr	x0, [sp, #24]
  40a778:	add	sp, sp, #0x20
  40a77c:	ret
  40a780:	sub	sp, sp, #0x20
  40a784:	str	x0, [sp, #8]
  40a788:	mov	x0, #0x3                   	// #3
  40a78c:	str	x0, [sp, #24]
  40a790:	ldr	x0, [sp, #24]
  40a794:	mul	x0, x0, x0
  40a798:	str	x0, [sp, #16]
  40a79c:	b	40a7cc <ferror@plt+0x8aec>
  40a7a0:	ldr	x0, [sp, #24]
  40a7a4:	add	x0, x0, #0x1
  40a7a8:	str	x0, [sp, #24]
  40a7ac:	ldr	x0, [sp, #24]
  40a7b0:	lsl	x0, x0, #2
  40a7b4:	ldr	x1, [sp, #16]
  40a7b8:	add	x0, x1, x0
  40a7bc:	str	x0, [sp, #16]
  40a7c0:	ldr	x0, [sp, #24]
  40a7c4:	add	x0, x0, #0x1
  40a7c8:	str	x0, [sp, #24]
  40a7cc:	ldr	x1, [sp, #16]
  40a7d0:	ldr	x0, [sp, #8]
  40a7d4:	cmp	x1, x0
  40a7d8:	b.cs	40a7fc <ferror@plt+0x8b1c>  // b.hs, b.nlast
  40a7dc:	ldr	x0, [sp, #8]
  40a7e0:	ldr	x1, [sp, #24]
  40a7e4:	udiv	x2, x0, x1
  40a7e8:	ldr	x1, [sp, #24]
  40a7ec:	mul	x1, x2, x1
  40a7f0:	sub	x0, x0, x1
  40a7f4:	cmp	x0, #0x0
  40a7f8:	b.ne	40a7a0 <ferror@plt+0x8ac0>  // b.any
  40a7fc:	ldr	x0, [sp, #8]
  40a800:	ldr	x1, [sp, #24]
  40a804:	udiv	x2, x0, x1
  40a808:	ldr	x1, [sp, #24]
  40a80c:	mul	x1, x2, x1
  40a810:	sub	x0, x0, x1
  40a814:	cmp	x0, #0x0
  40a818:	cset	w0, ne  // ne = any
  40a81c:	and	w0, w0, #0xff
  40a820:	add	sp, sp, #0x20
  40a824:	ret
  40a828:	stp	x29, x30, [sp, #-32]!
  40a82c:	mov	x29, sp
  40a830:	str	x0, [sp, #24]
  40a834:	ldr	x0, [sp, #24]
  40a838:	cmp	x0, #0x9
  40a83c:	b.hi	40a848 <ferror@plt+0x8b68>  // b.pmore
  40a840:	mov	x0, #0xa                   	// #10
  40a844:	str	x0, [sp, #24]
  40a848:	ldr	x0, [sp, #24]
  40a84c:	orr	x0, x0, #0x1
  40a850:	str	x0, [sp, #24]
  40a854:	b	40a864 <ferror@plt+0x8b84>
  40a858:	ldr	x0, [sp, #24]
  40a85c:	add	x0, x0, #0x2
  40a860:	str	x0, [sp, #24]
  40a864:	ldr	x0, [sp, #24]
  40a868:	cmn	x0, #0x1
  40a86c:	b.eq	40a88c <ferror@plt+0x8bac>  // b.none
  40a870:	ldr	x0, [sp, #24]
  40a874:	bl	40a780 <ferror@plt+0x8aa0>
  40a878:	and	w0, w0, #0xff
  40a87c:	eor	w0, w0, #0x1
  40a880:	and	w0, w0, #0xff
  40a884:	cmp	w0, #0x0
  40a888:	b.ne	40a858 <ferror@plt+0x8b78>  // b.any
  40a88c:	ldr	x0, [sp, #24]
  40a890:	ldp	x29, x30, [sp], #32
  40a894:	ret
  40a898:	sub	sp, sp, #0x10
  40a89c:	str	x0, [sp, #8]
  40a8a0:	ldr	x1, [sp, #8]
  40a8a4:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40a8a8:	add	x0, x0, #0x658
  40a8ac:	mov	x2, x1
  40a8b0:	mov	x3, x0
  40a8b4:	ldp	x0, x1, [x3]
  40a8b8:	stp	x0, x1, [x2]
  40a8bc:	ldr	w0, [x3, #16]
  40a8c0:	str	w0, [x2, #16]
  40a8c4:	nop
  40a8c8:	add	sp, sp, #0x10
  40a8cc:	ret
  40a8d0:	stp	x29, x30, [sp, #-48]!
  40a8d4:	mov	x29, sp
  40a8d8:	str	x0, [sp, #24]
  40a8dc:	str	x1, [sp, #16]
  40a8e0:	ldr	x0, [sp, #24]
  40a8e4:	mov	w1, #0x3                   	// #3
  40a8e8:	bl	40bf80 <ferror@plt+0xa2a0>
  40a8ec:	str	x0, [sp, #40]
  40a8f0:	ldr	x0, [sp, #40]
  40a8f4:	ldr	x1, [sp, #16]
  40a8f8:	udiv	x2, x0, x1
  40a8fc:	ldr	x1, [sp, #16]
  40a900:	mul	x1, x2, x1
  40a904:	sub	x0, x0, x1
  40a908:	ldp	x29, x30, [sp], #48
  40a90c:	ret
  40a910:	sub	sp, sp, #0x10
  40a914:	str	x0, [sp, #8]
  40a918:	str	x1, [sp]
  40a91c:	ldr	x1, [sp, #8]
  40a920:	ldr	x0, [sp]
  40a924:	cmp	x1, x0
  40a928:	cset	w0, eq  // eq = none
  40a92c:	and	w0, w0, #0xff
  40a930:	add	sp, sp, #0x10
  40a934:	ret
  40a938:	sub	sp, sp, #0x20
  40a93c:	str	x0, [sp, #8]
  40a940:	ldr	x0, [sp, #8]
  40a944:	ldr	x0, [x0, #40]
  40a948:	str	x0, [sp, #24]
  40a94c:	ldr	x1, [sp, #24]
  40a950:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40a954:	add	x0, x0, #0x658
  40a958:	cmp	x1, x0
  40a95c:	b.ne	40a968 <ferror@plt+0x8c88>  // b.any
  40a960:	mov	w0, #0x1                   	// #1
  40a964:	b	40aa44 <ferror@plt+0x8d64>
  40a968:	mov	w0, #0xcccd                	// #52429
  40a96c:	movk	w0, #0x3dcc, lsl #16
  40a970:	fmov	s0, w0
  40a974:	str	s0, [sp, #20]
  40a978:	ldr	x0, [sp, #24]
  40a97c:	ldr	s0, [x0, #8]
  40a980:	ldr	s1, [sp, #20]
  40a984:	fcmpe	s1, s0
  40a988:	b.pl	40aa30 <ferror@plt+0x8d50>  // b.nfrst
  40a98c:	ldr	x0, [sp, #24]
  40a990:	ldr	s1, [x0, #8]
  40a994:	fmov	s2, #1.000000000000000000e+00
  40a998:	ldr	s0, [sp, #20]
  40a99c:	fsub	s0, s2, s0
  40a9a0:	fcmpe	s1, s0
  40a9a4:	b.pl	40aa30 <ferror@plt+0x8d50>  // b.nfrst
  40a9a8:	ldr	s1, [sp, #20]
  40a9ac:	fmov	s0, #1.000000000000000000e+00
  40a9b0:	fadd	s1, s1, s0
  40a9b4:	ldr	x0, [sp, #24]
  40a9b8:	ldr	s0, [x0, #12]
  40a9bc:	fcmpe	s1, s0
  40a9c0:	b.pl	40aa30 <ferror@plt+0x8d50>  // b.nfrst
  40a9c4:	ldr	x0, [sp, #24]
  40a9c8:	ldr	s0, [x0]
  40a9cc:	fcmpe	s0, #0.0
  40a9d0:	b.lt	40aa30 <ferror@plt+0x8d50>  // b.tstop
  40a9d4:	ldr	x0, [sp, #24]
  40a9d8:	ldr	s1, [x0]
  40a9dc:	ldr	s0, [sp, #20]
  40a9e0:	fadd	s1, s1, s0
  40a9e4:	ldr	x0, [sp, #24]
  40a9e8:	ldr	s0, [x0, #4]
  40a9ec:	fcmpe	s1, s0
  40a9f0:	b.pl	40aa30 <ferror@plt+0x8d50>  // b.nfrst
  40a9f4:	ldr	x0, [sp, #24]
  40a9f8:	ldr	s1, [x0, #4]
  40a9fc:	fmov	s0, #1.000000000000000000e+00
  40aa00:	fcmpe	s1, s0
  40aa04:	b.hi	40aa30 <ferror@plt+0x8d50>  // b.pmore
  40aa08:	ldr	x0, [sp, #24]
  40aa0c:	ldr	s1, [x0]
  40aa10:	ldr	s0, [sp, #20]
  40aa14:	fadd	s1, s1, s0
  40aa18:	ldr	x0, [sp, #24]
  40aa1c:	ldr	s0, [x0, #8]
  40aa20:	fcmpe	s1, s0
  40aa24:	b.pl	40aa30 <ferror@plt+0x8d50>  // b.nfrst
  40aa28:	mov	w0, #0x1                   	// #1
  40aa2c:	b	40aa44 <ferror@plt+0x8d64>
  40aa30:	ldr	x0, [sp, #8]
  40aa34:	adrp	x1, 40d000 <ferror@plt+0xb320>
  40aa38:	add	x1, x1, #0x658
  40aa3c:	str	x1, [x0, #40]
  40aa40:	mov	w0, #0x0                   	// #0
  40aa44:	add	sp, sp, #0x20
  40aa48:	ret
  40aa4c:	stp	x29, x30, [sp, #-48]!
  40aa50:	mov	x29, sp
  40aa54:	str	x0, [sp, #24]
  40aa58:	str	x1, [sp, #16]
  40aa5c:	ldr	x0, [sp, #16]
  40aa60:	ldrb	w0, [x0, #16]
  40aa64:	eor	w0, w0, #0x1
  40aa68:	and	w0, w0, #0xff
  40aa6c:	cmp	w0, #0x0
  40aa70:	b.eq	40aab4 <ferror@plt+0x8dd4>  // b.none
  40aa74:	ldr	x0, [sp, #24]
  40aa78:	ucvtf	s1, x0
  40aa7c:	ldr	x0, [sp, #16]
  40aa80:	ldr	s0, [x0, #8]
  40aa84:	fdiv	s0, s1, s0
  40aa88:	str	s0, [sp, #44]
  40aa8c:	ldr	s0, [sp, #44]
  40aa90:	mov	w0, #0x5f800000            	// #1602224128
  40aa94:	fmov	s1, w0
  40aa98:	fcmpe	s0, s1
  40aa9c:	b.lt	40aaa8 <ferror@plt+0x8dc8>  // b.tstop
  40aaa0:	mov	x0, #0x0                   	// #0
  40aaa4:	b	40ab08 <ferror@plt+0x8e28>
  40aaa8:	ldr	s0, [sp, #44]
  40aaac:	fcvtzu	x0, s0
  40aab0:	str	x0, [sp, #24]
  40aab4:	ldr	x0, [sp, #24]
  40aab8:	bl	40a828 <ferror@plt+0x8b48>
  40aabc:	str	x0, [sp, #24]
  40aac0:	mov	x0, #0x0                   	// #0
  40aac4:	ldr	x1, [sp, #24]
  40aac8:	lsl	x1, x1, #3
  40aacc:	ldr	x2, [sp, #24]
  40aad0:	lsr	x2, x2, #61
  40aad4:	cmp	x2, #0x0
  40aad8:	b.eq	40aae0 <ferror@plt+0x8e00>  // b.none
  40aadc:	mov	x0, #0x1                   	// #1
  40aae0:	cmp	x1, #0x0
  40aae4:	b.ge	40aaec <ferror@plt+0x8e0c>  // b.tcont
  40aae8:	mov	x0, #0x1                   	// #1
  40aaec:	and	w0, w0, #0x1
  40aaf0:	and	w0, w0, #0xff
  40aaf4:	cmp	w0, #0x0
  40aaf8:	b.eq	40ab04 <ferror@plt+0x8e24>  // b.none
  40aafc:	mov	x0, #0x0                   	// #0
  40ab00:	b	40ab08 <ferror@plt+0x8e28>
  40ab04:	ldr	x0, [sp, #24]
  40ab08:	ldp	x29, x30, [sp], #48
  40ab0c:	ret
  40ab10:	stp	x29, x30, [sp, #-80]!
  40ab14:	mov	x29, sp
  40ab18:	str	x0, [sp, #56]
  40ab1c:	str	x1, [sp, #48]
  40ab20:	str	x2, [sp, #40]
  40ab24:	str	x3, [sp, #32]
  40ab28:	str	x4, [sp, #24]
  40ab2c:	ldr	x0, [sp, #40]
  40ab30:	cmp	x0, #0x0
  40ab34:	b.ne	40ab44 <ferror@plt+0x8e64>  // b.any
  40ab38:	adrp	x0, 40a000 <ferror@plt+0x8320>
  40ab3c:	add	x0, x0, #0x8d0
  40ab40:	str	x0, [sp, #40]
  40ab44:	ldr	x0, [sp, #32]
  40ab48:	cmp	x0, #0x0
  40ab4c:	b.ne	40ab5c <ferror@plt+0x8e7c>  // b.any
  40ab50:	adrp	x0, 40a000 <ferror@plt+0x8320>
  40ab54:	add	x0, x0, #0x910
  40ab58:	str	x0, [sp, #32]
  40ab5c:	mov	x0, #0x50                  	// #80
  40ab60:	bl	4019b0 <malloc@plt>
  40ab64:	str	x0, [sp, #72]
  40ab68:	ldr	x0, [sp, #72]
  40ab6c:	cmp	x0, #0x0
  40ab70:	b.ne	40ab7c <ferror@plt+0x8e9c>  // b.any
  40ab74:	mov	x0, #0x0                   	// #0
  40ab78:	b	40ac94 <ferror@plt+0x8fb4>
  40ab7c:	ldr	x0, [sp, #48]
  40ab80:	cmp	x0, #0x0
  40ab84:	b.ne	40ab94 <ferror@plt+0x8eb4>  // b.any
  40ab88:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40ab8c:	add	x0, x0, #0x658
  40ab90:	str	x0, [sp, #48]
  40ab94:	ldr	x0, [sp, #72]
  40ab98:	ldr	x1, [sp, #48]
  40ab9c:	str	x1, [x0, #40]
  40aba0:	ldr	x0, [sp, #72]
  40aba4:	bl	40a938 <ferror@plt+0x8c58>
  40aba8:	and	w0, w0, #0xff
  40abac:	eor	w0, w0, #0x1
  40abb0:	and	w0, w0, #0xff
  40abb4:	cmp	w0, #0x0
  40abb8:	b.ne	40ac74 <ferror@plt+0x8f94>  // b.any
  40abbc:	ldr	x1, [sp, #48]
  40abc0:	ldr	x0, [sp, #56]
  40abc4:	bl	40aa4c <ferror@plt+0x8d6c>
  40abc8:	mov	x1, x0
  40abcc:	ldr	x0, [sp, #72]
  40abd0:	str	x1, [x0, #16]
  40abd4:	ldr	x0, [sp, #72]
  40abd8:	ldr	x0, [x0, #16]
  40abdc:	cmp	x0, #0x0
  40abe0:	b.eq	40ac7c <ferror@plt+0x8f9c>  // b.none
  40abe4:	ldr	x0, [sp, #72]
  40abe8:	ldr	x0, [x0, #16]
  40abec:	mov	x1, #0x10                  	// #16
  40abf0:	bl	401a40 <calloc@plt>
  40abf4:	mov	x1, x0
  40abf8:	ldr	x0, [sp, #72]
  40abfc:	str	x1, [x0]
  40ac00:	ldr	x0, [sp, #72]
  40ac04:	ldr	x0, [x0]
  40ac08:	cmp	x0, #0x0
  40ac0c:	b.eq	40ac84 <ferror@plt+0x8fa4>  // b.none
  40ac10:	ldr	x0, [sp, #72]
  40ac14:	ldr	x1, [x0]
  40ac18:	ldr	x0, [sp, #72]
  40ac1c:	ldr	x0, [x0, #16]
  40ac20:	lsl	x0, x0, #4
  40ac24:	add	x1, x1, x0
  40ac28:	ldr	x0, [sp, #72]
  40ac2c:	str	x1, [x0, #8]
  40ac30:	ldr	x0, [sp, #72]
  40ac34:	str	xzr, [x0, #24]
  40ac38:	ldr	x0, [sp, #72]
  40ac3c:	str	xzr, [x0, #32]
  40ac40:	ldr	x0, [sp, #72]
  40ac44:	ldr	x1, [sp, #40]
  40ac48:	str	x1, [x0, #48]
  40ac4c:	ldr	x0, [sp, #72]
  40ac50:	ldr	x1, [sp, #32]
  40ac54:	str	x1, [x0, #56]
  40ac58:	ldr	x0, [sp, #72]
  40ac5c:	ldr	x1, [sp, #24]
  40ac60:	str	x1, [x0, #64]
  40ac64:	ldr	x0, [sp, #72]
  40ac68:	str	xzr, [x0, #72]
  40ac6c:	ldr	x0, [sp, #72]
  40ac70:	b	40ac94 <ferror@plt+0x8fb4>
  40ac74:	nop
  40ac78:	b	40ac88 <ferror@plt+0x8fa8>
  40ac7c:	nop
  40ac80:	b	40ac88 <ferror@plt+0x8fa8>
  40ac84:	nop
  40ac88:	ldr	x0, [sp, #72]
  40ac8c:	bl	401b60 <free@plt>
  40ac90:	mov	x0, #0x0                   	// #0
  40ac94:	ldp	x29, x30, [sp], #80
  40ac98:	ret
  40ac9c:	stp	x29, x30, [sp, #-64]!
  40aca0:	mov	x29, sp
  40aca4:	str	x0, [sp, #24]
  40aca8:	ldr	x0, [sp, #24]
  40acac:	ldr	x0, [x0]
  40acb0:	str	x0, [sp, #56]
  40acb4:	b	40ad80 <ferror@plt+0x90a0>
  40acb8:	ldr	x0, [sp, #56]
  40acbc:	ldr	x0, [x0]
  40acc0:	cmp	x0, #0x0
  40acc4:	b.eq	40ad74 <ferror@plt+0x9094>  // b.none
  40acc8:	ldr	x0, [sp, #56]
  40accc:	ldr	x0, [x0, #8]
  40acd0:	str	x0, [sp, #48]
  40acd4:	b	40ad34 <ferror@plt+0x9054>
  40acd8:	ldr	x0, [sp, #24]
  40acdc:	ldr	x0, [x0, #64]
  40ace0:	cmp	x0, #0x0
  40ace4:	b.eq	40acfc <ferror@plt+0x901c>  // b.none
  40ace8:	ldr	x0, [sp, #24]
  40acec:	ldr	x1, [x0, #64]
  40acf0:	ldr	x0, [sp, #48]
  40acf4:	ldr	x0, [x0]
  40acf8:	blr	x1
  40acfc:	ldr	x0, [sp, #48]
  40ad00:	str	xzr, [x0]
  40ad04:	ldr	x0, [sp, #48]
  40ad08:	ldr	x0, [x0, #8]
  40ad0c:	str	x0, [sp, #40]
  40ad10:	ldr	x0, [sp, #24]
  40ad14:	ldr	x1, [x0, #72]
  40ad18:	ldr	x0, [sp, #48]
  40ad1c:	str	x1, [x0, #8]
  40ad20:	ldr	x0, [sp, #24]
  40ad24:	ldr	x1, [sp, #48]
  40ad28:	str	x1, [x0, #72]
  40ad2c:	ldr	x0, [sp, #40]
  40ad30:	str	x0, [sp, #48]
  40ad34:	ldr	x0, [sp, #48]
  40ad38:	cmp	x0, #0x0
  40ad3c:	b.ne	40acd8 <ferror@plt+0x8ff8>  // b.any
  40ad40:	ldr	x0, [sp, #24]
  40ad44:	ldr	x0, [x0, #64]
  40ad48:	cmp	x0, #0x0
  40ad4c:	b.eq	40ad64 <ferror@plt+0x9084>  // b.none
  40ad50:	ldr	x0, [sp, #24]
  40ad54:	ldr	x1, [x0, #64]
  40ad58:	ldr	x0, [sp, #56]
  40ad5c:	ldr	x0, [x0]
  40ad60:	blr	x1
  40ad64:	ldr	x0, [sp, #56]
  40ad68:	str	xzr, [x0]
  40ad6c:	ldr	x0, [sp, #56]
  40ad70:	str	xzr, [x0, #8]
  40ad74:	ldr	x0, [sp, #56]
  40ad78:	add	x0, x0, #0x10
  40ad7c:	str	x0, [sp, #56]
  40ad80:	ldr	x0, [sp, #24]
  40ad84:	ldr	x0, [x0, #8]
  40ad88:	ldr	x1, [sp, #56]
  40ad8c:	cmp	x1, x0
  40ad90:	b.cc	40acb8 <ferror@plt+0x8fd8>  // b.lo, b.ul, b.last
  40ad94:	ldr	x0, [sp, #24]
  40ad98:	str	xzr, [x0, #24]
  40ad9c:	ldr	x0, [sp, #24]
  40ada0:	str	xzr, [x0, #32]
  40ada4:	nop
  40ada8:	ldp	x29, x30, [sp], #64
  40adac:	ret
  40adb0:	stp	x29, x30, [sp, #-64]!
  40adb4:	mov	x29, sp
  40adb8:	str	x0, [sp, #24]
  40adbc:	ldr	x0, [sp, #24]
  40adc0:	ldr	x0, [x0, #64]
  40adc4:	cmp	x0, #0x0
  40adc8:	b.eq	40ae54 <ferror@plt+0x9174>  // b.none
  40adcc:	ldr	x0, [sp, #24]
  40add0:	ldr	x0, [x0, #32]
  40add4:	cmp	x0, #0x0
  40add8:	b.eq	40ae54 <ferror@plt+0x9174>  // b.none
  40addc:	ldr	x0, [sp, #24]
  40ade0:	ldr	x0, [x0]
  40ade4:	str	x0, [sp, #56]
  40ade8:	b	40ae40 <ferror@plt+0x9160>
  40adec:	ldr	x0, [sp, #56]
  40adf0:	ldr	x0, [x0]
  40adf4:	cmp	x0, #0x0
  40adf8:	b.eq	40ae34 <ferror@plt+0x9154>  // b.none
  40adfc:	ldr	x0, [sp, #56]
  40ae00:	str	x0, [sp, #48]
  40ae04:	b	40ae28 <ferror@plt+0x9148>
  40ae08:	ldr	x0, [sp, #24]
  40ae0c:	ldr	x1, [x0, #64]
  40ae10:	ldr	x0, [sp, #48]
  40ae14:	ldr	x0, [x0]
  40ae18:	blr	x1
  40ae1c:	ldr	x0, [sp, #48]
  40ae20:	ldr	x0, [x0, #8]
  40ae24:	str	x0, [sp, #48]
  40ae28:	ldr	x0, [sp, #48]
  40ae2c:	cmp	x0, #0x0
  40ae30:	b.ne	40ae08 <ferror@plt+0x9128>  // b.any
  40ae34:	ldr	x0, [sp, #56]
  40ae38:	add	x0, x0, #0x10
  40ae3c:	str	x0, [sp, #56]
  40ae40:	ldr	x0, [sp, #24]
  40ae44:	ldr	x0, [x0, #8]
  40ae48:	ldr	x1, [sp, #56]
  40ae4c:	cmp	x1, x0
  40ae50:	b.cc	40adec <ferror@plt+0x910c>  // b.lo, b.ul, b.last
  40ae54:	ldr	x0, [sp, #24]
  40ae58:	ldr	x0, [x0]
  40ae5c:	str	x0, [sp, #56]
  40ae60:	b	40aea8 <ferror@plt+0x91c8>
  40ae64:	ldr	x0, [sp, #56]
  40ae68:	ldr	x0, [x0, #8]
  40ae6c:	str	x0, [sp, #48]
  40ae70:	b	40ae90 <ferror@plt+0x91b0>
  40ae74:	ldr	x0, [sp, #48]
  40ae78:	ldr	x0, [x0, #8]
  40ae7c:	str	x0, [sp, #40]
  40ae80:	ldr	x0, [sp, #48]
  40ae84:	bl	401b60 <free@plt>
  40ae88:	ldr	x0, [sp, #40]
  40ae8c:	str	x0, [sp, #48]
  40ae90:	ldr	x0, [sp, #48]
  40ae94:	cmp	x0, #0x0
  40ae98:	b.ne	40ae74 <ferror@plt+0x9194>  // b.any
  40ae9c:	ldr	x0, [sp, #56]
  40aea0:	add	x0, x0, #0x10
  40aea4:	str	x0, [sp, #56]
  40aea8:	ldr	x0, [sp, #24]
  40aeac:	ldr	x0, [x0, #8]
  40aeb0:	ldr	x1, [sp, #56]
  40aeb4:	cmp	x1, x0
  40aeb8:	b.cc	40ae64 <ferror@plt+0x9184>  // b.lo, b.ul, b.last
  40aebc:	ldr	x0, [sp, #24]
  40aec0:	ldr	x0, [x0, #72]
  40aec4:	str	x0, [sp, #48]
  40aec8:	b	40aee8 <ferror@plt+0x9208>
  40aecc:	ldr	x0, [sp, #48]
  40aed0:	ldr	x0, [x0, #8]
  40aed4:	str	x0, [sp, #40]
  40aed8:	ldr	x0, [sp, #48]
  40aedc:	bl	401b60 <free@plt>
  40aee0:	ldr	x0, [sp, #40]
  40aee4:	str	x0, [sp, #48]
  40aee8:	ldr	x0, [sp, #48]
  40aeec:	cmp	x0, #0x0
  40aef0:	b.ne	40aecc <ferror@plt+0x91ec>  // b.any
  40aef4:	ldr	x0, [sp, #24]
  40aef8:	ldr	x0, [x0]
  40aefc:	bl	401b60 <free@plt>
  40af00:	ldr	x0, [sp, #24]
  40af04:	bl	401b60 <free@plt>
  40af08:	nop
  40af0c:	ldp	x29, x30, [sp], #64
  40af10:	ret
  40af14:	stp	x29, x30, [sp, #-48]!
  40af18:	mov	x29, sp
  40af1c:	str	x0, [sp, #24]
  40af20:	ldr	x0, [sp, #24]
  40af24:	ldr	x0, [x0, #72]
  40af28:	cmp	x0, #0x0
  40af2c:	b.eq	40af50 <ferror@plt+0x9270>  // b.none
  40af30:	ldr	x0, [sp, #24]
  40af34:	ldr	x0, [x0, #72]
  40af38:	str	x0, [sp, #40]
  40af3c:	ldr	x0, [sp, #40]
  40af40:	ldr	x1, [x0, #8]
  40af44:	ldr	x0, [sp, #24]
  40af48:	str	x1, [x0, #72]
  40af4c:	b	40af5c <ferror@plt+0x927c>
  40af50:	mov	x0, #0x10                  	// #16
  40af54:	bl	4019b0 <malloc@plt>
  40af58:	str	x0, [sp, #40]
  40af5c:	ldr	x0, [sp, #40]
  40af60:	ldp	x29, x30, [sp], #48
  40af64:	ret
  40af68:	sub	sp, sp, #0x10
  40af6c:	str	x0, [sp, #8]
  40af70:	str	x1, [sp]
  40af74:	ldr	x0, [sp]
  40af78:	str	xzr, [x0]
  40af7c:	ldr	x0, [sp, #8]
  40af80:	ldr	x1, [x0, #72]
  40af84:	ldr	x0, [sp]
  40af88:	str	x1, [x0, #8]
  40af8c:	ldr	x0, [sp, #8]
  40af90:	ldr	x1, [sp]
  40af94:	str	x1, [x0, #72]
  40af98:	nop
  40af9c:	add	sp, sp, #0x10
  40afa0:	ret
  40afa4:	stp	x29, x30, [sp, #-96]!
  40afa8:	mov	x29, sp
  40afac:	str	x0, [sp, #40]
  40afb0:	str	x1, [sp, #32]
  40afb4:	str	x2, [sp, #24]
  40afb8:	strb	w3, [sp, #23]
  40afbc:	ldr	x1, [sp, #32]
  40afc0:	ldr	x0, [sp, #40]
  40afc4:	bl	40a338 <ferror@plt+0x8658>
  40afc8:	str	x0, [sp, #80]
  40afcc:	ldr	x0, [sp, #24]
  40afd0:	ldr	x1, [sp, #80]
  40afd4:	str	x1, [x0]
  40afd8:	ldr	x0, [sp, #80]
  40afdc:	ldr	x0, [x0]
  40afe0:	cmp	x0, #0x0
  40afe4:	b.ne	40aff0 <ferror@plt+0x9310>  // b.any
  40afe8:	mov	x0, #0x0                   	// #0
  40afec:	b	40b14c <ferror@plt+0x946c>
  40aff0:	ldr	x0, [sp, #80]
  40aff4:	ldr	x0, [x0]
  40aff8:	ldr	x1, [sp, #32]
  40affc:	cmp	x1, x0
  40b000:	b.eq	40b02c <ferror@plt+0x934c>  // b.none
  40b004:	ldr	x0, [sp, #40]
  40b008:	ldr	x2, [x0, #56]
  40b00c:	ldr	x0, [sp, #80]
  40b010:	ldr	x0, [x0]
  40b014:	mov	x1, x0
  40b018:	ldr	x0, [sp, #32]
  40b01c:	blr	x2
  40b020:	and	w0, w0, #0xff
  40b024:	cmp	w0, #0x0
  40b028:	b.eq	40b090 <ferror@plt+0x93b0>  // b.none
  40b02c:	ldr	x0, [sp, #80]
  40b030:	ldr	x0, [x0]
  40b034:	str	x0, [sp, #56]
  40b038:	ldrb	w0, [sp, #23]
  40b03c:	cmp	w0, #0x0
  40b040:	b.eq	40b088 <ferror@plt+0x93a8>  // b.none
  40b044:	ldr	x0, [sp, #80]
  40b048:	ldr	x0, [x0, #8]
  40b04c:	cmp	x0, #0x0
  40b050:	b.eq	40b080 <ferror@plt+0x93a0>  // b.none
  40b054:	ldr	x0, [sp, #80]
  40b058:	ldr	x0, [x0, #8]
  40b05c:	str	x0, [sp, #48]
  40b060:	ldr	x2, [sp, #80]
  40b064:	ldr	x0, [sp, #48]
  40b068:	ldp	x0, x1, [x0]
  40b06c:	stp	x0, x1, [x2]
  40b070:	ldr	x1, [sp, #48]
  40b074:	ldr	x0, [sp, #40]
  40b078:	bl	40af68 <ferror@plt+0x9288>
  40b07c:	b	40b088 <ferror@plt+0x93a8>
  40b080:	ldr	x0, [sp, #80]
  40b084:	str	xzr, [x0]
  40b088:	ldr	x0, [sp, #56]
  40b08c:	b	40b14c <ferror@plt+0x946c>
  40b090:	ldr	x0, [sp, #80]
  40b094:	str	x0, [sp, #88]
  40b098:	b	40b138 <ferror@plt+0x9458>
  40b09c:	ldr	x0, [sp, #88]
  40b0a0:	ldr	x0, [x0, #8]
  40b0a4:	ldr	x0, [x0]
  40b0a8:	ldr	x1, [sp, #32]
  40b0ac:	cmp	x1, x0
  40b0b0:	b.eq	40b0e0 <ferror@plt+0x9400>  // b.none
  40b0b4:	ldr	x0, [sp, #40]
  40b0b8:	ldr	x2, [x0, #56]
  40b0bc:	ldr	x0, [sp, #88]
  40b0c0:	ldr	x0, [x0, #8]
  40b0c4:	ldr	x0, [x0]
  40b0c8:	mov	x1, x0
  40b0cc:	ldr	x0, [sp, #32]
  40b0d0:	blr	x2
  40b0d4:	and	w0, w0, #0xff
  40b0d8:	cmp	w0, #0x0
  40b0dc:	b.eq	40b12c <ferror@plt+0x944c>  // b.none
  40b0e0:	ldr	x0, [sp, #88]
  40b0e4:	ldr	x0, [x0, #8]
  40b0e8:	ldr	x0, [x0]
  40b0ec:	str	x0, [sp, #72]
  40b0f0:	ldrb	w0, [sp, #23]
  40b0f4:	cmp	w0, #0x0
  40b0f8:	b.eq	40b124 <ferror@plt+0x9444>  // b.none
  40b0fc:	ldr	x0, [sp, #88]
  40b100:	ldr	x0, [x0, #8]
  40b104:	str	x0, [sp, #64]
  40b108:	ldr	x0, [sp, #64]
  40b10c:	ldr	x1, [x0, #8]
  40b110:	ldr	x0, [sp, #88]
  40b114:	str	x1, [x0, #8]
  40b118:	ldr	x1, [sp, #64]
  40b11c:	ldr	x0, [sp, #40]
  40b120:	bl	40af68 <ferror@plt+0x9288>
  40b124:	ldr	x0, [sp, #72]
  40b128:	b	40b14c <ferror@plt+0x946c>
  40b12c:	ldr	x0, [sp, #88]
  40b130:	ldr	x0, [x0, #8]
  40b134:	str	x0, [sp, #88]
  40b138:	ldr	x0, [sp, #88]
  40b13c:	ldr	x0, [x0, #8]
  40b140:	cmp	x0, #0x0
  40b144:	b.ne	40b09c <ferror@plt+0x93bc>  // b.any
  40b148:	mov	x0, #0x0                   	// #0
  40b14c:	ldp	x29, x30, [sp], #96
  40b150:	ret
  40b154:	stp	x29, x30, [sp, #-96]!
  40b158:	mov	x29, sp
  40b15c:	str	x0, [sp, #40]
  40b160:	str	x1, [sp, #32]
  40b164:	strb	w2, [sp, #31]
  40b168:	ldr	x0, [sp, #32]
  40b16c:	ldr	x0, [x0]
  40b170:	str	x0, [sp, #88]
  40b174:	b	40b30c <ferror@plt+0x962c>
  40b178:	ldr	x0, [sp, #88]
  40b17c:	ldr	x0, [x0]
  40b180:	cmp	x0, #0x0
  40b184:	b.eq	40b300 <ferror@plt+0x9620>  // b.none
  40b188:	ldr	x0, [sp, #88]
  40b18c:	ldr	x0, [x0, #8]
  40b190:	str	x0, [sp, #80]
  40b194:	b	40b224 <ferror@plt+0x9544>
  40b198:	ldr	x0, [sp, #80]
  40b19c:	ldr	x0, [x0]
  40b1a0:	str	x0, [sp, #72]
  40b1a4:	ldr	x1, [sp, #72]
  40b1a8:	ldr	x0, [sp, #40]
  40b1ac:	bl	40a338 <ferror@plt+0x8658>
  40b1b0:	str	x0, [sp, #64]
  40b1b4:	ldr	x0, [sp, #80]
  40b1b8:	ldr	x0, [x0, #8]
  40b1bc:	str	x0, [sp, #48]
  40b1c0:	ldr	x0, [sp, #64]
  40b1c4:	ldr	x0, [x0]
  40b1c8:	cmp	x0, #0x0
  40b1cc:	b.eq	40b1f0 <ferror@plt+0x9510>  // b.none
  40b1d0:	ldr	x0, [sp, #64]
  40b1d4:	ldr	x1, [x0, #8]
  40b1d8:	ldr	x0, [sp, #80]
  40b1dc:	str	x1, [x0, #8]
  40b1e0:	ldr	x0, [sp, #64]
  40b1e4:	ldr	x1, [sp, #80]
  40b1e8:	str	x1, [x0, #8]
  40b1ec:	b	40b21c <ferror@plt+0x953c>
  40b1f0:	ldr	x0, [sp, #64]
  40b1f4:	ldr	x1, [sp, #72]
  40b1f8:	str	x1, [x0]
  40b1fc:	ldr	x0, [sp, #40]
  40b200:	ldr	x0, [x0, #24]
  40b204:	add	x1, x0, #0x1
  40b208:	ldr	x0, [sp, #40]
  40b20c:	str	x1, [x0, #24]
  40b210:	ldr	x1, [sp, #80]
  40b214:	ldr	x0, [sp, #40]
  40b218:	bl	40af68 <ferror@plt+0x9288>
  40b21c:	ldr	x0, [sp, #48]
  40b220:	str	x0, [sp, #80]
  40b224:	ldr	x0, [sp, #80]
  40b228:	cmp	x0, #0x0
  40b22c:	b.ne	40b198 <ferror@plt+0x94b8>  // b.any
  40b230:	ldr	x0, [sp, #88]
  40b234:	ldr	x0, [x0]
  40b238:	str	x0, [sp, #72]
  40b23c:	ldr	x0, [sp, #88]
  40b240:	str	xzr, [x0, #8]
  40b244:	ldrb	w0, [sp, #31]
  40b248:	cmp	w0, #0x0
  40b24c:	b.ne	40b2fc <ferror@plt+0x961c>  // b.any
  40b250:	ldr	x1, [sp, #72]
  40b254:	ldr	x0, [sp, #40]
  40b258:	bl	40a338 <ferror@plt+0x8658>
  40b25c:	str	x0, [sp, #64]
  40b260:	ldr	x0, [sp, #64]
  40b264:	ldr	x0, [x0]
  40b268:	cmp	x0, #0x0
  40b26c:	b.eq	40b2bc <ferror@plt+0x95dc>  // b.none
  40b270:	ldr	x0, [sp, #40]
  40b274:	bl	40af14 <ferror@plt+0x9234>
  40b278:	str	x0, [sp, #56]
  40b27c:	ldr	x0, [sp, #56]
  40b280:	cmp	x0, #0x0
  40b284:	b.ne	40b290 <ferror@plt+0x95b0>  // b.any
  40b288:	mov	w0, #0x0                   	// #0
  40b28c:	b	40b324 <ferror@plt+0x9644>
  40b290:	ldr	x0, [sp, #56]
  40b294:	ldr	x1, [sp, #72]
  40b298:	str	x1, [x0]
  40b29c:	ldr	x0, [sp, #64]
  40b2a0:	ldr	x1, [x0, #8]
  40b2a4:	ldr	x0, [sp, #56]
  40b2a8:	str	x1, [x0, #8]
  40b2ac:	ldr	x0, [sp, #64]
  40b2b0:	ldr	x1, [sp, #56]
  40b2b4:	str	x1, [x0, #8]
  40b2b8:	b	40b2dc <ferror@plt+0x95fc>
  40b2bc:	ldr	x0, [sp, #64]
  40b2c0:	ldr	x1, [sp, #72]
  40b2c4:	str	x1, [x0]
  40b2c8:	ldr	x0, [sp, #40]
  40b2cc:	ldr	x0, [x0, #24]
  40b2d0:	add	x1, x0, #0x1
  40b2d4:	ldr	x0, [sp, #40]
  40b2d8:	str	x1, [x0, #24]
  40b2dc:	ldr	x0, [sp, #88]
  40b2e0:	str	xzr, [x0]
  40b2e4:	ldr	x0, [sp, #32]
  40b2e8:	ldr	x0, [x0, #24]
  40b2ec:	sub	x1, x0, #0x1
  40b2f0:	ldr	x0, [sp, #32]
  40b2f4:	str	x1, [x0, #24]
  40b2f8:	b	40b300 <ferror@plt+0x9620>
  40b2fc:	nop
  40b300:	ldr	x0, [sp, #88]
  40b304:	add	x0, x0, #0x10
  40b308:	str	x0, [sp, #88]
  40b30c:	ldr	x0, [sp, #32]
  40b310:	ldr	x0, [x0, #8]
  40b314:	ldr	x1, [sp, #88]
  40b318:	cmp	x1, x0
  40b31c:	b.cc	40b178 <ferror@plt+0x9498>  // b.lo, b.ul, b.last
  40b320:	mov	w0, #0x1                   	// #1
  40b324:	ldp	x29, x30, [sp], #96
  40b328:	ret
  40b32c:	stp	x29, x30, [sp, #-128]!
  40b330:	mov	x29, sp
  40b334:	str	x0, [sp, #24]
  40b338:	str	x1, [sp, #16]
  40b33c:	ldr	x0, [sp, #24]
  40b340:	ldr	x0, [x0, #40]
  40b344:	mov	x1, x0
  40b348:	ldr	x0, [sp, #16]
  40b34c:	bl	40aa4c <ferror@plt+0x8d6c>
  40b350:	str	x0, [sp, #120]
  40b354:	ldr	x0, [sp, #120]
  40b358:	cmp	x0, #0x0
  40b35c:	b.ne	40b368 <ferror@plt+0x9688>  // b.any
  40b360:	mov	w0, #0x0                   	// #0
  40b364:	b	40b530 <ferror@plt+0x9850>
  40b368:	ldr	x0, [sp, #24]
  40b36c:	ldr	x0, [x0, #16]
  40b370:	ldr	x1, [sp, #120]
  40b374:	cmp	x1, x0
  40b378:	b.ne	40b384 <ferror@plt+0x96a4>  // b.any
  40b37c:	mov	w0, #0x1                   	// #1
  40b380:	b	40b530 <ferror@plt+0x9850>
  40b384:	add	x0, sp, #0x20
  40b388:	str	x0, [sp, #112]
  40b38c:	mov	x1, #0x10                  	// #16
  40b390:	ldr	x0, [sp, #120]
  40b394:	bl	401a40 <calloc@plt>
  40b398:	mov	x1, x0
  40b39c:	ldr	x0, [sp, #112]
  40b3a0:	str	x1, [x0]
  40b3a4:	ldr	x0, [sp, #112]
  40b3a8:	ldr	x0, [x0]
  40b3ac:	cmp	x0, #0x0
  40b3b0:	b.ne	40b3bc <ferror@plt+0x96dc>  // b.any
  40b3b4:	mov	w0, #0x0                   	// #0
  40b3b8:	b	40b530 <ferror@plt+0x9850>
  40b3bc:	ldr	x0, [sp, #112]
  40b3c0:	ldr	x1, [sp, #120]
  40b3c4:	str	x1, [x0, #16]
  40b3c8:	ldr	x0, [sp, #112]
  40b3cc:	ldr	x1, [x0]
  40b3d0:	ldr	x0, [sp, #120]
  40b3d4:	lsl	x0, x0, #4
  40b3d8:	add	x1, x1, x0
  40b3dc:	ldr	x0, [sp, #112]
  40b3e0:	str	x1, [x0, #8]
  40b3e4:	ldr	x0, [sp, #112]
  40b3e8:	str	xzr, [x0, #24]
  40b3ec:	ldr	x0, [sp, #112]
  40b3f0:	str	xzr, [x0, #32]
  40b3f4:	ldr	x0, [sp, #24]
  40b3f8:	ldr	x1, [x0, #40]
  40b3fc:	ldr	x0, [sp, #112]
  40b400:	str	x1, [x0, #40]
  40b404:	ldr	x0, [sp, #24]
  40b408:	ldr	x1, [x0, #48]
  40b40c:	ldr	x0, [sp, #112]
  40b410:	str	x1, [x0, #48]
  40b414:	ldr	x0, [sp, #24]
  40b418:	ldr	x1, [x0, #56]
  40b41c:	ldr	x0, [sp, #112]
  40b420:	str	x1, [x0, #56]
  40b424:	ldr	x0, [sp, #24]
  40b428:	ldr	x1, [x0, #64]
  40b42c:	ldr	x0, [sp, #112]
  40b430:	str	x1, [x0, #64]
  40b434:	ldr	x0, [sp, #24]
  40b438:	ldr	x1, [x0, #72]
  40b43c:	ldr	x0, [sp, #112]
  40b440:	str	x1, [x0, #72]
  40b444:	mov	w2, #0x0                   	// #0
  40b448:	ldr	x1, [sp, #24]
  40b44c:	ldr	x0, [sp, #112]
  40b450:	bl	40b154 <ferror@plt+0x9474>
  40b454:	and	w0, w0, #0xff
  40b458:	cmp	w0, #0x0
  40b45c:	b.eq	40b4c4 <ferror@plt+0x97e4>  // b.none
  40b460:	ldr	x0, [sp, #24]
  40b464:	ldr	x0, [x0]
  40b468:	bl	401b60 <free@plt>
  40b46c:	ldr	x0, [sp, #112]
  40b470:	ldr	x1, [x0]
  40b474:	ldr	x0, [sp, #24]
  40b478:	str	x1, [x0]
  40b47c:	ldr	x0, [sp, #112]
  40b480:	ldr	x1, [x0, #8]
  40b484:	ldr	x0, [sp, #24]
  40b488:	str	x1, [x0, #8]
  40b48c:	ldr	x0, [sp, #112]
  40b490:	ldr	x1, [x0, #16]
  40b494:	ldr	x0, [sp, #24]
  40b498:	str	x1, [x0, #16]
  40b49c:	ldr	x0, [sp, #112]
  40b4a0:	ldr	x1, [x0, #24]
  40b4a4:	ldr	x0, [sp, #24]
  40b4a8:	str	x1, [x0, #24]
  40b4ac:	ldr	x0, [sp, #112]
  40b4b0:	ldr	x1, [x0, #72]
  40b4b4:	ldr	x0, [sp, #24]
  40b4b8:	str	x1, [x0, #72]
  40b4bc:	mov	w0, #0x1                   	// #1
  40b4c0:	b	40b530 <ferror@plt+0x9850>
  40b4c4:	ldr	x0, [sp, #112]
  40b4c8:	ldr	x1, [x0, #72]
  40b4cc:	ldr	x0, [sp, #24]
  40b4d0:	str	x1, [x0, #72]
  40b4d4:	mov	w2, #0x1                   	// #1
  40b4d8:	ldr	x1, [sp, #112]
  40b4dc:	ldr	x0, [sp, #24]
  40b4e0:	bl	40b154 <ferror@plt+0x9474>
  40b4e4:	and	w0, w0, #0xff
  40b4e8:	eor	w0, w0, #0x1
  40b4ec:	and	w0, w0, #0xff
  40b4f0:	cmp	w0, #0x0
  40b4f4:	b.ne	40b51c <ferror@plt+0x983c>  // b.any
  40b4f8:	mov	w2, #0x0                   	// #0
  40b4fc:	ldr	x1, [sp, #112]
  40b500:	ldr	x0, [sp, #24]
  40b504:	bl	40b154 <ferror@plt+0x9474>
  40b508:	and	w0, w0, #0xff
  40b50c:	eor	w0, w0, #0x1
  40b510:	and	w0, w0, #0xff
  40b514:	cmp	w0, #0x0
  40b518:	b.eq	40b520 <ferror@plt+0x9840>  // b.none
  40b51c:	bl	401ab0 <abort@plt>
  40b520:	ldr	x0, [sp, #112]
  40b524:	ldr	x0, [x0]
  40b528:	bl	401b60 <free@plt>
  40b52c:	mov	w0, #0x0                   	// #0
  40b530:	ldp	x29, x30, [sp], #128
  40b534:	ret
  40b538:	stp	x29, x30, [sp, #-96]!
  40b53c:	mov	x29, sp
  40b540:	str	x0, [sp, #40]
  40b544:	str	x1, [sp, #32]
  40b548:	str	x2, [sp, #24]
  40b54c:	ldr	x0, [sp, #32]
  40b550:	cmp	x0, #0x0
  40b554:	b.ne	40b55c <ferror@plt+0x987c>  // b.any
  40b558:	bl	401ab0 <abort@plt>
  40b55c:	add	x0, sp, #0x38
  40b560:	mov	w3, #0x0                   	// #0
  40b564:	mov	x2, x0
  40b568:	ldr	x1, [sp, #32]
  40b56c:	ldr	x0, [sp, #40]
  40b570:	bl	40afa4 <ferror@plt+0x92c4>
  40b574:	str	x0, [sp, #88]
  40b578:	ldr	x0, [sp, #88]
  40b57c:	cmp	x0, #0x0
  40b580:	b.eq	40b5a4 <ferror@plt+0x98c4>  // b.none
  40b584:	ldr	x0, [sp, #24]
  40b588:	cmp	x0, #0x0
  40b58c:	b.eq	40b59c <ferror@plt+0x98bc>  // b.none
  40b590:	ldr	x0, [sp, #24]
  40b594:	ldr	x1, [sp, #88]
  40b598:	str	x1, [x0]
  40b59c:	mov	w0, #0x0                   	// #0
  40b5a0:	b	40b788 <ferror@plt+0x9aa8>
  40b5a4:	ldr	x0, [sp, #40]
  40b5a8:	ldr	x0, [x0, #24]
  40b5ac:	ucvtf	s1, x0
  40b5b0:	ldr	x0, [sp, #40]
  40b5b4:	ldr	x0, [x0, #40]
  40b5b8:	ldr	s2, [x0, #8]
  40b5bc:	ldr	x0, [sp, #40]
  40b5c0:	ldr	x0, [x0, #16]
  40b5c4:	ucvtf	s0, x0
  40b5c8:	fmul	s0, s2, s0
  40b5cc:	fcmpe	s1, s0
  40b5d0:	b.le	40b6dc <ferror@plt+0x99fc>
  40b5d4:	ldr	x0, [sp, #40]
  40b5d8:	bl	40a938 <ferror@plt+0x8c58>
  40b5dc:	ldr	x0, [sp, #40]
  40b5e0:	ldr	x0, [x0, #24]
  40b5e4:	ucvtf	s1, x0
  40b5e8:	ldr	x0, [sp, #40]
  40b5ec:	ldr	x0, [x0, #40]
  40b5f0:	ldr	s2, [x0, #8]
  40b5f4:	ldr	x0, [sp, #40]
  40b5f8:	ldr	x0, [x0, #16]
  40b5fc:	ucvtf	s0, x0
  40b600:	fmul	s0, s2, s0
  40b604:	fcmpe	s1, s0
  40b608:	b.le	40b6dc <ferror@plt+0x99fc>
  40b60c:	ldr	x0, [sp, #40]
  40b610:	ldr	x0, [x0, #40]
  40b614:	str	x0, [sp, #80]
  40b618:	ldr	x0, [sp, #80]
  40b61c:	ldrb	w0, [x0, #16]
  40b620:	cmp	w0, #0x0
  40b624:	b.eq	40b644 <ferror@plt+0x9964>  // b.none
  40b628:	ldr	x0, [sp, #40]
  40b62c:	ldr	x0, [x0, #16]
  40b630:	ucvtf	s1, x0
  40b634:	ldr	x0, [sp, #80]
  40b638:	ldr	s0, [x0, #12]
  40b63c:	fmul	s0, s1, s0
  40b640:	b	40b668 <ferror@plt+0x9988>
  40b644:	ldr	x0, [sp, #40]
  40b648:	ldr	x0, [x0, #16]
  40b64c:	ucvtf	s1, x0
  40b650:	ldr	x0, [sp, #80]
  40b654:	ldr	s0, [x0, #12]
  40b658:	fmul	s1, s1, s0
  40b65c:	ldr	x0, [sp, #80]
  40b660:	ldr	s0, [x0, #8]
  40b664:	fmul	s0, s1, s0
  40b668:	str	s0, [sp, #76]
  40b66c:	ldr	s0, [sp, #76]
  40b670:	mov	w0, #0x5f800000            	// #1602224128
  40b674:	fmov	s1, w0
  40b678:	fcmpe	s0, s1
  40b67c:	b.lt	40b688 <ferror@plt+0x99a8>  // b.tstop
  40b680:	mov	w0, #0xffffffff            	// #-1
  40b684:	b	40b788 <ferror@plt+0x9aa8>
  40b688:	ldr	s0, [sp, #76]
  40b68c:	fcvtzu	x0, s0
  40b690:	mov	x1, x0
  40b694:	ldr	x0, [sp, #40]
  40b698:	bl	40b32c <ferror@plt+0x964c>
  40b69c:	and	w0, w0, #0xff
  40b6a0:	eor	w0, w0, #0x1
  40b6a4:	and	w0, w0, #0xff
  40b6a8:	cmp	w0, #0x0
  40b6ac:	b.eq	40b6b8 <ferror@plt+0x99d8>  // b.none
  40b6b0:	mov	w0, #0xffffffff            	// #-1
  40b6b4:	b	40b788 <ferror@plt+0x9aa8>
  40b6b8:	add	x0, sp, #0x38
  40b6bc:	mov	w3, #0x0                   	// #0
  40b6c0:	mov	x2, x0
  40b6c4:	ldr	x1, [sp, #32]
  40b6c8:	ldr	x0, [sp, #40]
  40b6cc:	bl	40afa4 <ferror@plt+0x92c4>
  40b6d0:	cmp	x0, #0x0
  40b6d4:	b.eq	40b6dc <ferror@plt+0x99fc>  // b.none
  40b6d8:	bl	401ab0 <abort@plt>
  40b6dc:	ldr	x0, [sp, #56]
  40b6e0:	ldr	x0, [x0]
  40b6e4:	cmp	x0, #0x0
  40b6e8:	b.eq	40b750 <ferror@plt+0x9a70>  // b.none
  40b6ec:	ldr	x0, [sp, #40]
  40b6f0:	bl	40af14 <ferror@plt+0x9234>
  40b6f4:	str	x0, [sp, #64]
  40b6f8:	ldr	x0, [sp, #64]
  40b6fc:	cmp	x0, #0x0
  40b700:	b.ne	40b70c <ferror@plt+0x9a2c>  // b.any
  40b704:	mov	w0, #0xffffffff            	// #-1
  40b708:	b	40b788 <ferror@plt+0x9aa8>
  40b70c:	ldr	x0, [sp, #64]
  40b710:	ldr	x1, [sp, #32]
  40b714:	str	x1, [x0]
  40b718:	ldr	x0, [sp, #56]
  40b71c:	ldr	x1, [x0, #8]
  40b720:	ldr	x0, [sp, #64]
  40b724:	str	x1, [x0, #8]
  40b728:	ldr	x0, [sp, #56]
  40b72c:	ldr	x1, [sp, #64]
  40b730:	str	x1, [x0, #8]
  40b734:	ldr	x0, [sp, #40]
  40b738:	ldr	x0, [x0, #32]
  40b73c:	add	x1, x0, #0x1
  40b740:	ldr	x0, [sp, #40]
  40b744:	str	x1, [x0, #32]
  40b748:	mov	w0, #0x1                   	// #1
  40b74c:	b	40b788 <ferror@plt+0x9aa8>
  40b750:	ldr	x0, [sp, #56]
  40b754:	ldr	x1, [sp, #32]
  40b758:	str	x1, [x0]
  40b75c:	ldr	x0, [sp, #40]
  40b760:	ldr	x0, [x0, #32]
  40b764:	add	x1, x0, #0x1
  40b768:	ldr	x0, [sp, #40]
  40b76c:	str	x1, [x0, #32]
  40b770:	ldr	x0, [sp, #40]
  40b774:	ldr	x0, [x0, #24]
  40b778:	add	x1, x0, #0x1
  40b77c:	ldr	x0, [sp, #40]
  40b780:	str	x1, [x0, #24]
  40b784:	mov	w0, #0x1                   	// #1
  40b788:	ldp	x29, x30, [sp], #96
  40b78c:	ret
  40b790:	stp	x29, x30, [sp, #-48]!
  40b794:	mov	x29, sp
  40b798:	str	x0, [sp, #24]
  40b79c:	str	x1, [sp, #16]
  40b7a0:	add	x0, sp, #0x20
  40b7a4:	mov	x2, x0
  40b7a8:	ldr	x1, [sp, #16]
  40b7ac:	ldr	x0, [sp, #24]
  40b7b0:	bl	40b538 <ferror@plt+0x9858>
  40b7b4:	str	w0, [sp, #44]
  40b7b8:	ldr	w0, [sp, #44]
  40b7bc:	cmn	w0, #0x1
  40b7c0:	b.eq	40b7e0 <ferror@plt+0x9b00>  // b.none
  40b7c4:	ldr	w0, [sp, #44]
  40b7c8:	cmp	w0, #0x0
  40b7cc:	b.ne	40b7d8 <ferror@plt+0x9af8>  // b.any
  40b7d0:	ldr	x0, [sp, #32]
  40b7d4:	b	40b7e4 <ferror@plt+0x9b04>
  40b7d8:	ldr	x0, [sp, #16]
  40b7dc:	b	40b7e4 <ferror@plt+0x9b04>
  40b7e0:	mov	x0, #0x0                   	// #0
  40b7e4:	ldp	x29, x30, [sp], #48
  40b7e8:	ret
  40b7ec:	stp	x29, x30, [sp, #-80]!
  40b7f0:	mov	x29, sp
  40b7f4:	str	x0, [sp, #24]
  40b7f8:	str	x1, [sp, #16]
  40b7fc:	add	x0, sp, #0x20
  40b800:	mov	w3, #0x1                   	// #1
  40b804:	mov	x2, x0
  40b808:	ldr	x1, [sp, #16]
  40b80c:	ldr	x0, [sp, #24]
  40b810:	bl	40afa4 <ferror@plt+0x92c4>
  40b814:	str	x0, [sp, #64]
  40b818:	ldr	x0, [sp, #64]
  40b81c:	cmp	x0, #0x0
  40b820:	b.ne	40b82c <ferror@plt+0x9b4c>  // b.any
  40b824:	mov	x0, #0x0                   	// #0
  40b828:	b	40b998 <ferror@plt+0x9cb8>
  40b82c:	ldr	x0, [sp, #24]
  40b830:	ldr	x0, [x0, #32]
  40b834:	sub	x1, x0, #0x1
  40b838:	ldr	x0, [sp, #24]
  40b83c:	str	x1, [x0, #32]
  40b840:	ldr	x0, [sp, #32]
  40b844:	ldr	x0, [x0]
  40b848:	cmp	x0, #0x0
  40b84c:	b.ne	40b994 <ferror@plt+0x9cb4>  // b.any
  40b850:	ldr	x0, [sp, #24]
  40b854:	ldr	x0, [x0, #24]
  40b858:	sub	x1, x0, #0x1
  40b85c:	ldr	x0, [sp, #24]
  40b860:	str	x1, [x0, #24]
  40b864:	ldr	x0, [sp, #24]
  40b868:	ldr	x0, [x0, #24]
  40b86c:	ucvtf	s1, x0
  40b870:	ldr	x0, [sp, #24]
  40b874:	ldr	x0, [x0, #40]
  40b878:	ldr	s2, [x0]
  40b87c:	ldr	x0, [sp, #24]
  40b880:	ldr	x0, [x0, #16]
  40b884:	ucvtf	s0, x0
  40b888:	fmul	s0, s2, s0
  40b88c:	fcmpe	s1, s0
  40b890:	b.pl	40b994 <ferror@plt+0x9cb4>  // b.nfrst
  40b894:	ldr	x0, [sp, #24]
  40b898:	bl	40a938 <ferror@plt+0x8c58>
  40b89c:	ldr	x0, [sp, #24]
  40b8a0:	ldr	x0, [x0, #24]
  40b8a4:	ucvtf	s1, x0
  40b8a8:	ldr	x0, [sp, #24]
  40b8ac:	ldr	x0, [x0, #40]
  40b8b0:	ldr	s2, [x0]
  40b8b4:	ldr	x0, [sp, #24]
  40b8b8:	ldr	x0, [x0, #16]
  40b8bc:	ucvtf	s0, x0
  40b8c0:	fmul	s0, s2, s0
  40b8c4:	fcmpe	s1, s0
  40b8c8:	b.pl	40b994 <ferror@plt+0x9cb4>  // b.nfrst
  40b8cc:	ldr	x0, [sp, #24]
  40b8d0:	ldr	x0, [x0, #40]
  40b8d4:	str	x0, [sp, #56]
  40b8d8:	ldr	x0, [sp, #56]
  40b8dc:	ldrb	w0, [x0, #16]
  40b8e0:	cmp	w0, #0x0
  40b8e4:	b.eq	40b908 <ferror@plt+0x9c28>  // b.none
  40b8e8:	ldr	x0, [sp, #24]
  40b8ec:	ldr	x0, [x0, #16]
  40b8f0:	ucvtf	s1, x0
  40b8f4:	ldr	x0, [sp, #56]
  40b8f8:	ldr	s0, [x0, #4]
  40b8fc:	fmul	s0, s1, s0
  40b900:	fcvtzu	x0, s0
  40b904:	b	40b930 <ferror@plt+0x9c50>
  40b908:	ldr	x0, [sp, #24]
  40b90c:	ldr	x0, [x0, #16]
  40b910:	ucvtf	s1, x0
  40b914:	ldr	x0, [sp, #56]
  40b918:	ldr	s0, [x0, #4]
  40b91c:	fmul	s1, s1, s0
  40b920:	ldr	x0, [sp, #56]
  40b924:	ldr	s0, [x0, #8]
  40b928:	fmul	s0, s1, s0
  40b92c:	fcvtzu	x0, s0
  40b930:	str	x0, [sp, #48]
  40b934:	ldr	x1, [sp, #48]
  40b938:	ldr	x0, [sp, #24]
  40b93c:	bl	40b32c <ferror@plt+0x964c>
  40b940:	and	w0, w0, #0xff
  40b944:	eor	w0, w0, #0x1
  40b948:	and	w0, w0, #0xff
  40b94c:	cmp	w0, #0x0
  40b950:	b.eq	40b994 <ferror@plt+0x9cb4>  // b.none
  40b954:	ldr	x0, [sp, #24]
  40b958:	ldr	x0, [x0, #72]
  40b95c:	str	x0, [sp, #72]
  40b960:	b	40b980 <ferror@plt+0x9ca0>
  40b964:	ldr	x0, [sp, #72]
  40b968:	ldr	x0, [x0, #8]
  40b96c:	str	x0, [sp, #40]
  40b970:	ldr	x0, [sp, #72]
  40b974:	bl	401b60 <free@plt>
  40b978:	ldr	x0, [sp, #40]
  40b97c:	str	x0, [sp, #72]
  40b980:	ldr	x0, [sp, #72]
  40b984:	cmp	x0, #0x0
  40b988:	b.ne	40b964 <ferror@plt+0x9c84>  // b.any
  40b98c:	ldr	x0, [sp, #24]
  40b990:	str	xzr, [x0, #72]
  40b994:	ldr	x0, [sp, #64]
  40b998:	ldp	x29, x30, [sp], #80
  40b99c:	ret
  40b9a0:	stp	x29, x30, [sp, #-32]!
  40b9a4:	mov	x29, sp
  40b9a8:	mov	w0, #0xe                   	// #14
  40b9ac:	bl	401990 <nl_langinfo@plt>
  40b9b0:	str	x0, [sp, #24]
  40b9b4:	ldr	x0, [sp, #24]
  40b9b8:	cmp	x0, #0x0
  40b9bc:	b.ne	40b9cc <ferror@plt+0x9cec>  // b.any
  40b9c0:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40b9c4:	add	x0, x0, #0x6e0
  40b9c8:	str	x0, [sp, #24]
  40b9cc:	ldr	x0, [sp, #24]
  40b9d0:	ldrb	w0, [x0]
  40b9d4:	cmp	w0, #0x0
  40b9d8:	b.ne	40b9e8 <ferror@plt+0x9d08>  // b.any
  40b9dc:	adrp	x0, 40d000 <ferror@plt+0xb320>
  40b9e0:	add	x0, x0, #0x6e8
  40b9e4:	str	x0, [sp, #24]
  40b9e8:	ldr	x0, [sp, #24]
  40b9ec:	ldp	x29, x30, [sp], #32
  40b9f0:	ret
  40b9f4:	stp	x29, x30, [sp, #-32]!
  40b9f8:	mov	x29, sp
  40b9fc:	str	w0, [sp, #28]
  40ba00:	mov	w2, #0x3                   	// #3
  40ba04:	mov	w1, #0x0                   	// #0
  40ba08:	ldr	w0, [sp, #28]
  40ba0c:	bl	40ba18 <ferror@plt+0x9d38>
  40ba10:	ldp	x29, x30, [sp], #32
  40ba14:	ret
  40ba18:	stp	x29, x30, [sp, #-272]!
  40ba1c:	mov	x29, sp
  40ba20:	str	w0, [sp, #28]
  40ba24:	str	w1, [sp, #24]
  40ba28:	str	x2, [sp, #224]
  40ba2c:	str	x3, [sp, #232]
  40ba30:	str	x4, [sp, #240]
  40ba34:	str	x5, [sp, #248]
  40ba38:	str	x6, [sp, #256]
  40ba3c:	str	x7, [sp, #264]
  40ba40:	str	q0, [sp, #96]
  40ba44:	str	q1, [sp, #112]
  40ba48:	str	q2, [sp, #128]
  40ba4c:	str	q3, [sp, #144]
  40ba50:	str	q4, [sp, #160]
  40ba54:	str	q5, [sp, #176]
  40ba58:	str	q6, [sp, #192]
  40ba5c:	str	q7, [sp, #208]
  40ba60:	mov	w0, #0xffffffff            	// #-1
  40ba64:	str	w0, [sp, #92]
  40ba68:	add	x0, sp, #0x110
  40ba6c:	str	x0, [sp, #40]
  40ba70:	add	x0, sp, #0x110
  40ba74:	str	x0, [sp, #48]
  40ba78:	add	x0, sp, #0xe0
  40ba7c:	str	x0, [sp, #56]
  40ba80:	mov	w0, #0xffffffd0            	// #-48
  40ba84:	str	w0, [sp, #64]
  40ba88:	mov	w0, #0xffffff80            	// #-128
  40ba8c:	str	w0, [sp, #68]
  40ba90:	ldr	w0, [sp, #24]
  40ba94:	cmp	w0, #0x0
  40ba98:	b.eq	40baac <ferror@plt+0x9dcc>  // b.none
  40ba9c:	ldr	w0, [sp, #24]
  40baa0:	cmp	w0, #0x406
  40baa4:	b.eq	40bb18 <ferror@plt+0x9e38>  // b.none
  40baa8:	b	40bb84 <ferror@plt+0x9ea4>
  40baac:	ldr	w1, [sp, #64]
  40bab0:	ldr	x0, [sp, #40]
  40bab4:	cmp	w1, #0x0
  40bab8:	b.lt	40bacc <ferror@plt+0x9dec>  // b.tstop
  40babc:	add	x1, x0, #0xb
  40bac0:	and	x1, x1, #0xfffffffffffffff8
  40bac4:	str	x1, [sp, #40]
  40bac8:	b	40bafc <ferror@plt+0x9e1c>
  40bacc:	add	w2, w1, #0x8
  40bad0:	str	w2, [sp, #64]
  40bad4:	ldr	w2, [sp, #64]
  40bad8:	cmp	w2, #0x0
  40badc:	b.le	40baf0 <ferror@plt+0x9e10>
  40bae0:	add	x1, x0, #0xb
  40bae4:	and	x1, x1, #0xfffffffffffffff8
  40bae8:	str	x1, [sp, #40]
  40baec:	b	40bafc <ferror@plt+0x9e1c>
  40baf0:	ldr	x2, [sp, #48]
  40baf4:	sxtw	x0, w1
  40baf8:	add	x0, x2, x0
  40bafc:	ldr	w0, [x0]
  40bb00:	str	w0, [sp, #84]
  40bb04:	ldr	w1, [sp, #84]
  40bb08:	ldr	w0, [sp, #28]
  40bb0c:	bl	40bd54 <ferror@plt+0xa074>
  40bb10:	str	w0, [sp, #92]
  40bb14:	b	40bd48 <ferror@plt+0xa068>
  40bb18:	ldr	w1, [sp, #64]
  40bb1c:	ldr	x0, [sp, #40]
  40bb20:	cmp	w1, #0x0
  40bb24:	b.lt	40bb38 <ferror@plt+0x9e58>  // b.tstop
  40bb28:	add	x1, x0, #0xb
  40bb2c:	and	x1, x1, #0xfffffffffffffff8
  40bb30:	str	x1, [sp, #40]
  40bb34:	b	40bb68 <ferror@plt+0x9e88>
  40bb38:	add	w2, w1, #0x8
  40bb3c:	str	w2, [sp, #64]
  40bb40:	ldr	w2, [sp, #64]
  40bb44:	cmp	w2, #0x0
  40bb48:	b.le	40bb5c <ferror@plt+0x9e7c>
  40bb4c:	add	x1, x0, #0xb
  40bb50:	and	x1, x1, #0xfffffffffffffff8
  40bb54:	str	x1, [sp, #40]
  40bb58:	b	40bb68 <ferror@plt+0x9e88>
  40bb5c:	ldr	x2, [sp, #48]
  40bb60:	sxtw	x0, w1
  40bb64:	add	x0, x2, x0
  40bb68:	ldr	w0, [x0]
  40bb6c:	str	w0, [sp, #88]
  40bb70:	ldr	w1, [sp, #88]
  40bb74:	ldr	w0, [sp, #28]
  40bb78:	bl	40bd84 <ferror@plt+0xa0a4>
  40bb7c:	str	w0, [sp, #92]
  40bb80:	b	40bd48 <ferror@plt+0xa068>
  40bb84:	ldr	w0, [sp, #24]
  40bb88:	cmp	w0, #0xb
  40bb8c:	b.gt	40bc34 <ferror@plt+0x9f54>
  40bb90:	ldr	w0, [sp, #24]
  40bb94:	cmp	w0, #0x0
  40bb98:	b.ge	40bbec <ferror@plt+0x9f0c>  // b.tcont
  40bb9c:	b	40bcd4 <ferror@plt+0x9ff4>
  40bba0:	ldr	w0, [sp, #24]
  40bba4:	sub	w0, w0, #0x400
  40bba8:	mov	x1, #0x1                   	// #1
  40bbac:	lsl	x0, x1, x0
  40bbb0:	mov	x1, #0x2c5                 	// #709
  40bbb4:	and	x1, x0, x1
  40bbb8:	cmp	x1, #0x0
  40bbbc:	cset	w1, ne  // ne = any
  40bbc0:	and	w1, w1, #0xff
  40bbc4:	cmp	w1, #0x0
  40bbc8:	b.ne	40bc64 <ferror@plt+0x9f84>  // b.any
  40bbcc:	mov	x1, #0x502                 	// #1282
  40bbd0:	and	x0, x0, x1
  40bbd4:	cmp	x0, #0x0
  40bbd8:	cset	w0, ne  // ne = any
  40bbdc:	and	w0, w0, #0xff
  40bbe0:	cmp	w0, #0x0
  40bbe4:	b.ne	40bc50 <ferror@plt+0x9f70>  // b.any
  40bbe8:	b	40bcd4 <ferror@plt+0x9ff4>
  40bbec:	ldr	w0, [sp, #24]
  40bbf0:	mov	x1, #0x1                   	// #1
  40bbf4:	lsl	x0, x1, x0
  40bbf8:	mov	x1, #0x515                 	// #1301
  40bbfc:	and	x1, x0, x1
  40bc00:	cmp	x1, #0x0
  40bc04:	cset	w1, ne  // ne = any
  40bc08:	and	w1, w1, #0xff
  40bc0c:	cmp	w1, #0x0
  40bc10:	b.ne	40bc64 <ferror@plt+0x9f84>  // b.any
  40bc14:	mov	x1, #0xa0a                 	// #2570
  40bc18:	and	x0, x0, x1
  40bc1c:	cmp	x0, #0x0
  40bc20:	cset	w0, ne  // ne = any
  40bc24:	and	w0, w0, #0xff
  40bc28:	cmp	w0, #0x0
  40bc2c:	b.ne	40bc50 <ferror@plt+0x9f70>  // b.any
  40bc30:	b	40bcd4 <ferror@plt+0x9ff4>
  40bc34:	ldr	w0, [sp, #24]
  40bc38:	cmp	w0, #0x40a
  40bc3c:	b.gt	40bcd4 <ferror@plt+0x9ff4>
  40bc40:	ldr	w0, [sp, #24]
  40bc44:	cmp	w0, #0x400
  40bc48:	b.ge	40bba0 <ferror@plt+0x9ec0>  // b.tcont
  40bc4c:	b	40bcd4 <ferror@plt+0x9ff4>
  40bc50:	ldr	w1, [sp, #24]
  40bc54:	ldr	w0, [sp, #28]
  40bc58:	bl	401bd0 <fcntl@plt>
  40bc5c:	str	w0, [sp, #92]
  40bc60:	b	40bd44 <ferror@plt+0xa064>
  40bc64:	ldr	w1, [sp, #64]
  40bc68:	ldr	x0, [sp, #40]
  40bc6c:	cmp	w1, #0x0
  40bc70:	b.lt	40bc84 <ferror@plt+0x9fa4>  // b.tstop
  40bc74:	add	x1, x0, #0xb
  40bc78:	and	x1, x1, #0xfffffffffffffff8
  40bc7c:	str	x1, [sp, #40]
  40bc80:	b	40bcb4 <ferror@plt+0x9fd4>
  40bc84:	add	w2, w1, #0x8
  40bc88:	str	w2, [sp, #64]
  40bc8c:	ldr	w2, [sp, #64]
  40bc90:	cmp	w2, #0x0
  40bc94:	b.le	40bca8 <ferror@plt+0x9fc8>
  40bc98:	add	x1, x0, #0xb
  40bc9c:	and	x1, x1, #0xfffffffffffffff8
  40bca0:	str	x1, [sp, #40]
  40bca4:	b	40bcb4 <ferror@plt+0x9fd4>
  40bca8:	ldr	x2, [sp, #48]
  40bcac:	sxtw	x0, w1
  40bcb0:	add	x0, x2, x0
  40bcb4:	ldr	w0, [x0]
  40bcb8:	str	w0, [sp, #80]
  40bcbc:	ldr	w2, [sp, #80]
  40bcc0:	ldr	w1, [sp, #24]
  40bcc4:	ldr	w0, [sp, #28]
  40bcc8:	bl	401bd0 <fcntl@plt>
  40bccc:	str	w0, [sp, #92]
  40bcd0:	b	40bd44 <ferror@plt+0xa064>
  40bcd4:	ldr	w1, [sp, #64]
  40bcd8:	ldr	x0, [sp, #40]
  40bcdc:	cmp	w1, #0x0
  40bce0:	b.lt	40bcf4 <ferror@plt+0xa014>  // b.tstop
  40bce4:	add	x1, x0, #0xf
  40bce8:	and	x1, x1, #0xfffffffffffffff8
  40bcec:	str	x1, [sp, #40]
  40bcf0:	b	40bd24 <ferror@plt+0xa044>
  40bcf4:	add	w2, w1, #0x8
  40bcf8:	str	w2, [sp, #64]
  40bcfc:	ldr	w2, [sp, #64]
  40bd00:	cmp	w2, #0x0
  40bd04:	b.le	40bd18 <ferror@plt+0xa038>
  40bd08:	add	x1, x0, #0xf
  40bd0c:	and	x1, x1, #0xfffffffffffffff8
  40bd10:	str	x1, [sp, #40]
  40bd14:	b	40bd24 <ferror@plt+0xa044>
  40bd18:	ldr	x2, [sp, #48]
  40bd1c:	sxtw	x0, w1
  40bd20:	add	x0, x2, x0
  40bd24:	ldr	x0, [x0]
  40bd28:	str	x0, [sp, #72]
  40bd2c:	ldr	x2, [sp, #72]
  40bd30:	ldr	w1, [sp, #24]
  40bd34:	ldr	w0, [sp, #28]
  40bd38:	bl	401bd0 <fcntl@plt>
  40bd3c:	str	w0, [sp, #92]
  40bd40:	nop
  40bd44:	nop
  40bd48:	ldr	w0, [sp, #92]
  40bd4c:	ldp	x29, x30, [sp], #272
  40bd50:	ret
  40bd54:	stp	x29, x30, [sp, #-48]!
  40bd58:	mov	x29, sp
  40bd5c:	str	w0, [sp, #28]
  40bd60:	str	w1, [sp, #24]
  40bd64:	ldr	w2, [sp, #24]
  40bd68:	mov	w1, #0x0                   	// #0
  40bd6c:	ldr	w0, [sp, #28]
  40bd70:	bl	401bd0 <fcntl@plt>
  40bd74:	str	w0, [sp, #44]
  40bd78:	ldr	w0, [sp, #44]
  40bd7c:	ldp	x29, x30, [sp], #48
  40bd80:	ret
  40bd84:	stp	x29, x30, [sp, #-48]!
  40bd88:	mov	x29, sp
  40bd8c:	str	w0, [sp, #28]
  40bd90:	str	w1, [sp, #24]
  40bd94:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40bd98:	add	x0, x0, #0x448
  40bd9c:	ldr	w0, [x0]
  40bda0:	cmp	w0, #0x0
  40bda4:	b.lt	40be1c <ferror@plt+0xa13c>  // b.tstop
  40bda8:	ldr	w2, [sp, #24]
  40bdac:	mov	w1, #0x406                 	// #1030
  40bdb0:	ldr	w0, [sp, #28]
  40bdb4:	bl	401bd0 <fcntl@plt>
  40bdb8:	str	w0, [sp, #44]
  40bdbc:	ldr	w0, [sp, #44]
  40bdc0:	cmp	w0, #0x0
  40bdc4:	b.ge	40bdd8 <ferror@plt+0xa0f8>  // b.tcont
  40bdc8:	bl	401ca0 <__errno_location@plt>
  40bdcc:	ldr	w0, [x0]
  40bdd0:	cmp	w0, #0x16
  40bdd4:	b.eq	40bdec <ferror@plt+0xa10c>  // b.none
  40bdd8:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40bddc:	add	x0, x0, #0x448
  40bde0:	mov	w1, #0x1                   	// #1
  40bde4:	str	w1, [x0]
  40bde8:	b	40be2c <ferror@plt+0xa14c>
  40bdec:	ldr	w1, [sp, #24]
  40bdf0:	ldr	w0, [sp, #28]
  40bdf4:	bl	40bd54 <ferror@plt+0xa074>
  40bdf8:	str	w0, [sp, #44]
  40bdfc:	ldr	w0, [sp, #44]
  40be00:	cmp	w0, #0x0
  40be04:	b.lt	40be2c <ferror@plt+0xa14c>  // b.tstop
  40be08:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40be0c:	add	x0, x0, #0x448
  40be10:	mov	w1, #0xffffffff            	// #-1
  40be14:	str	w1, [x0]
  40be18:	b	40be2c <ferror@plt+0xa14c>
  40be1c:	ldr	w1, [sp, #24]
  40be20:	ldr	w0, [sp, #28]
  40be24:	bl	40bd54 <ferror@plt+0xa074>
  40be28:	str	w0, [sp, #44]
  40be2c:	ldr	w0, [sp, #44]
  40be30:	cmp	w0, #0x0
  40be34:	b.lt	40beb4 <ferror@plt+0xa1d4>  // b.tstop
  40be38:	adrp	x0, 420000 <ferror@plt+0x1e320>
  40be3c:	add	x0, x0, #0x448
  40be40:	ldr	w0, [x0]
  40be44:	cmn	w0, #0x1
  40be48:	b.ne	40beb4 <ferror@plt+0xa1d4>  // b.any
  40be4c:	mov	w1, #0x1                   	// #1
  40be50:	ldr	w0, [sp, #44]
  40be54:	bl	401bd0 <fcntl@plt>
  40be58:	str	w0, [sp, #40]
  40be5c:	ldr	w0, [sp, #40]
  40be60:	cmp	w0, #0x0
  40be64:	b.lt	40be88 <ferror@plt+0xa1a8>  // b.tstop
  40be68:	ldr	w0, [sp, #40]
  40be6c:	orr	w0, w0, #0x1
  40be70:	mov	w2, w0
  40be74:	mov	w1, #0x2                   	// #2
  40be78:	ldr	w0, [sp, #44]
  40be7c:	bl	401bd0 <fcntl@plt>
  40be80:	cmn	w0, #0x1
  40be84:	b.ne	40beb4 <ferror@plt+0xa1d4>  // b.any
  40be88:	bl	401ca0 <__errno_location@plt>
  40be8c:	ldr	w0, [x0]
  40be90:	str	w0, [sp, #36]
  40be94:	ldr	w0, [sp, #44]
  40be98:	bl	401a70 <close@plt>
  40be9c:	bl	401ca0 <__errno_location@plt>
  40bea0:	mov	x1, x0
  40bea4:	ldr	w0, [sp, #36]
  40bea8:	str	w0, [x1]
  40beac:	mov	w0, #0xffffffff            	// #-1
  40beb0:	str	w0, [sp, #44]
  40beb4:	ldr	w0, [sp, #44]
  40beb8:	ldp	x29, x30, [sp], #48
  40bebc:	ret
  40bec0:	sub	sp, sp, #0x10
  40bec4:	str	x0, [sp, #8]
  40bec8:	str	w1, [sp, #4]
  40becc:	ldr	w0, [sp, #4]
  40bed0:	ldr	x1, [sp, #8]
  40bed4:	neg	w0, w0
  40bed8:	ror	x0, x1, x0
  40bedc:	add	sp, sp, #0x10
  40bee0:	ret
  40bee4:	sub	sp, sp, #0x10
  40bee8:	str	x0, [sp, #8]
  40beec:	str	w1, [sp, #4]
  40bef0:	ldr	w0, [sp, #4]
  40bef4:	ldr	x1, [sp, #8]
  40bef8:	ror	x0, x1, x0
  40befc:	add	sp, sp, #0x10
  40bf00:	ret
  40bf04:	sub	sp, sp, #0x10
  40bf08:	str	w0, [sp, #12]
  40bf0c:	str	w1, [sp, #8]
  40bf10:	ldr	w0, [sp, #8]
  40bf14:	ldr	w1, [sp, #12]
  40bf18:	neg	w0, w0
  40bf1c:	ror	w0, w1, w0
  40bf20:	add	sp, sp, #0x10
  40bf24:	ret
  40bf28:	sub	sp, sp, #0x10
  40bf2c:	str	w0, [sp, #12]
  40bf30:	str	w1, [sp, #8]
  40bf34:	ldr	w0, [sp, #8]
  40bf38:	ldr	w1, [sp, #12]
  40bf3c:	ror	w0, w1, w0
  40bf40:	add	sp, sp, #0x10
  40bf44:	ret
  40bf48:	sub	sp, sp, #0x10
  40bf4c:	str	x0, [sp, #8]
  40bf50:	str	w1, [sp, #4]
  40bf54:	ldr	w0, [sp, #4]
  40bf58:	ldr	x1, [sp, #8]
  40bf5c:	lsl	x1, x1, x0
  40bf60:	ldr	w0, [sp, #4]
  40bf64:	mov	w2, #0x40                  	// #64
  40bf68:	sub	w0, w2, w0
  40bf6c:	ldr	x2, [sp, #8]
  40bf70:	lsr	x0, x2, x0
  40bf74:	orr	x0, x1, x0
  40bf78:	add	sp, sp, #0x10
  40bf7c:	ret
  40bf80:	sub	sp, sp, #0x10
  40bf84:	str	x0, [sp, #8]
  40bf88:	str	w1, [sp, #4]
  40bf8c:	ldr	w0, [sp, #4]
  40bf90:	ldr	x1, [sp, #8]
  40bf94:	lsr	x1, x1, x0
  40bf98:	ldr	w0, [sp, #4]
  40bf9c:	mov	w2, #0x40                  	// #64
  40bfa0:	sub	w0, w2, w0
  40bfa4:	ldr	x2, [sp, #8]
  40bfa8:	lsl	x0, x2, x0
  40bfac:	orr	x0, x1, x0
  40bfb0:	add	sp, sp, #0x10
  40bfb4:	ret
  40bfb8:	sub	sp, sp, #0x10
  40bfbc:	strh	w0, [sp, #14]
  40bfc0:	str	w1, [sp, #8]
  40bfc4:	ldrh	w1, [sp, #14]
  40bfc8:	ldr	w0, [sp, #8]
  40bfcc:	lsl	w0, w1, w0
  40bfd0:	sxth	w1, w0
  40bfd4:	ldrh	w2, [sp, #14]
  40bfd8:	mov	w3, #0x10                  	// #16
  40bfdc:	ldr	w0, [sp, #8]
  40bfe0:	sub	w0, w3, w0
  40bfe4:	asr	w0, w2, w0
  40bfe8:	sxth	w0, w0
  40bfec:	orr	w0, w1, w0
  40bff0:	sxth	w0, w0
  40bff4:	and	w0, w0, #0xffff
  40bff8:	add	sp, sp, #0x10
  40bffc:	ret
  40c000:	sub	sp, sp, #0x10
  40c004:	strh	w0, [sp, #14]
  40c008:	str	w1, [sp, #8]
  40c00c:	ldrh	w1, [sp, #14]
  40c010:	ldr	w0, [sp, #8]
  40c014:	asr	w0, w1, w0
  40c018:	sxth	w1, w0
  40c01c:	ldrh	w2, [sp, #14]
  40c020:	mov	w3, #0x10                  	// #16
  40c024:	ldr	w0, [sp, #8]
  40c028:	sub	w0, w3, w0
  40c02c:	lsl	w0, w2, w0
  40c030:	sxth	w0, w0
  40c034:	orr	w0, w1, w0
  40c038:	sxth	w0, w0
  40c03c:	and	w0, w0, #0xffff
  40c040:	add	sp, sp, #0x10
  40c044:	ret
  40c048:	sub	sp, sp, #0x10
  40c04c:	strb	w0, [sp, #15]
  40c050:	str	w1, [sp, #8]
  40c054:	ldrb	w1, [sp, #15]
  40c058:	ldr	w0, [sp, #8]
  40c05c:	lsl	w0, w1, w0
  40c060:	sxtb	w1, w0
  40c064:	ldrb	w2, [sp, #15]
  40c068:	mov	w3, #0x8                   	// #8
  40c06c:	ldr	w0, [sp, #8]
  40c070:	sub	w0, w3, w0
  40c074:	asr	w0, w2, w0
  40c078:	sxtb	w0, w0
  40c07c:	orr	w0, w1, w0
  40c080:	sxtb	w0, w0
  40c084:	and	w0, w0, #0xff
  40c088:	add	sp, sp, #0x10
  40c08c:	ret
  40c090:	sub	sp, sp, #0x10
  40c094:	strb	w0, [sp, #15]
  40c098:	str	w1, [sp, #8]
  40c09c:	ldrb	w1, [sp, #15]
  40c0a0:	ldr	w0, [sp, #8]
  40c0a4:	asr	w0, w1, w0
  40c0a8:	sxtb	w1, w0
  40c0ac:	ldrb	w2, [sp, #15]
  40c0b0:	mov	w3, #0x8                   	// #8
  40c0b4:	ldr	w0, [sp, #8]
  40c0b8:	sub	w0, w3, w0
  40c0bc:	lsl	w0, w2, w0
  40c0c0:	sxtb	w0, w0
  40c0c4:	orr	w0, w1, w0
  40c0c8:	sxtb	w0, w0
  40c0cc:	and	w0, w0, #0xff
  40c0d0:	add	sp, sp, #0x10
  40c0d4:	ret
  40c0d8:	sub	sp, sp, #0x10
  40c0dc:	str	w0, [sp, #12]
  40c0e0:	ldr	w0, [sp, #12]
  40c0e4:	cmp	w0, #0x7a
  40c0e8:	b.gt	40c12c <ferror@plt+0xa44c>
  40c0ec:	ldr	w0, [sp, #12]
  40c0f0:	cmp	w0, #0x61
  40c0f4:	b.ge	40c124 <ferror@plt+0xa444>  // b.tcont
  40c0f8:	ldr	w0, [sp, #12]
  40c0fc:	cmp	w0, #0x39
  40c100:	b.gt	40c114 <ferror@plt+0xa434>
  40c104:	ldr	w0, [sp, #12]
  40c108:	cmp	w0, #0x30
  40c10c:	b.ge	40c124 <ferror@plt+0xa444>  // b.tcont
  40c110:	b	40c12c <ferror@plt+0xa44c>
  40c114:	ldr	w0, [sp, #12]
  40c118:	sub	w0, w0, #0x41
  40c11c:	cmp	w0, #0x19
  40c120:	b.hi	40c12c <ferror@plt+0xa44c>  // b.pmore
  40c124:	mov	w0, #0x1                   	// #1
  40c128:	b	40c130 <ferror@plt+0xa450>
  40c12c:	mov	w0, #0x0                   	// #0
  40c130:	add	sp, sp, #0x10
  40c134:	ret
  40c138:	sub	sp, sp, #0x10
  40c13c:	str	w0, [sp, #12]
  40c140:	ldr	w0, [sp, #12]
  40c144:	cmp	w0, #0x5a
  40c148:	b.gt	40c15c <ferror@plt+0xa47c>
  40c14c:	ldr	w0, [sp, #12]
  40c150:	cmp	w0, #0x41
  40c154:	b.ge	40c16c <ferror@plt+0xa48c>  // b.tcont
  40c158:	b	40c174 <ferror@plt+0xa494>
  40c15c:	ldr	w0, [sp, #12]
  40c160:	sub	w0, w0, #0x61
  40c164:	cmp	w0, #0x19
  40c168:	b.hi	40c174 <ferror@plt+0xa494>  // b.pmore
  40c16c:	mov	w0, #0x1                   	// #1
  40c170:	b	40c178 <ferror@plt+0xa498>
  40c174:	mov	w0, #0x0                   	// #0
  40c178:	add	sp, sp, #0x10
  40c17c:	ret
  40c180:	sub	sp, sp, #0x10
  40c184:	str	w0, [sp, #12]
  40c188:	ldr	w0, [sp, #12]
  40c18c:	cmp	w0, #0x7f
  40c190:	b.hi	40c19c <ferror@plt+0xa4bc>  // b.pmore
  40c194:	mov	w0, #0x1                   	// #1
  40c198:	b	40c1a0 <ferror@plt+0xa4c0>
  40c19c:	mov	w0, #0x0                   	// #0
  40c1a0:	add	sp, sp, #0x10
  40c1a4:	ret
  40c1a8:	sub	sp, sp, #0x10
  40c1ac:	str	w0, [sp, #12]
  40c1b0:	ldr	w0, [sp, #12]
  40c1b4:	cmp	w0, #0x20
  40c1b8:	b.eq	40c1c8 <ferror@plt+0xa4e8>  // b.none
  40c1bc:	ldr	w0, [sp, #12]
  40c1c0:	cmp	w0, #0x9
  40c1c4:	b.ne	40c1d0 <ferror@plt+0xa4f0>  // b.any
  40c1c8:	mov	w0, #0x1                   	// #1
  40c1cc:	b	40c1d4 <ferror@plt+0xa4f4>
  40c1d0:	mov	w0, #0x0                   	// #0
  40c1d4:	and	w0, w0, #0x1
  40c1d8:	and	w0, w0, #0xff
  40c1dc:	add	sp, sp, #0x10
  40c1e0:	ret
  40c1e4:	sub	sp, sp, #0x10
  40c1e8:	str	w0, [sp, #12]
  40c1ec:	ldr	w0, [sp, #12]
  40c1f0:	cmp	w0, #0x1f
  40c1f4:	b.gt	40c208 <ferror@plt+0xa528>
  40c1f8:	ldr	w0, [sp, #12]
  40c1fc:	cmp	w0, #0x0
  40c200:	b.ge	40c214 <ferror@plt+0xa534>  // b.tcont
  40c204:	b	40c21c <ferror@plt+0xa53c>
  40c208:	ldr	w0, [sp, #12]
  40c20c:	cmp	w0, #0x7f
  40c210:	b.ne	40c21c <ferror@plt+0xa53c>  // b.any
  40c214:	mov	w0, #0x1                   	// #1
  40c218:	b	40c220 <ferror@plt+0xa540>
  40c21c:	mov	w0, #0x0                   	// #0
  40c220:	add	sp, sp, #0x10
  40c224:	ret
  40c228:	sub	sp, sp, #0x10
  40c22c:	str	w0, [sp, #12]
  40c230:	ldr	w0, [sp, #12]
  40c234:	sub	w0, w0, #0x30
  40c238:	cmp	w0, #0x9
  40c23c:	b.hi	40c248 <ferror@plt+0xa568>  // b.pmore
  40c240:	mov	w0, #0x1                   	// #1
  40c244:	b	40c24c <ferror@plt+0xa56c>
  40c248:	mov	w0, #0x0                   	// #0
  40c24c:	add	sp, sp, #0x10
  40c250:	ret
  40c254:	sub	sp, sp, #0x10
  40c258:	str	w0, [sp, #12]
  40c25c:	ldr	w0, [sp, #12]
  40c260:	sub	w0, w0, #0x21
  40c264:	cmp	w0, #0x5d
  40c268:	b.hi	40c274 <ferror@plt+0xa594>  // b.pmore
  40c26c:	mov	w0, #0x1                   	// #1
  40c270:	b	40c278 <ferror@plt+0xa598>
  40c274:	mov	w0, #0x0                   	// #0
  40c278:	add	sp, sp, #0x10
  40c27c:	ret
  40c280:	sub	sp, sp, #0x10
  40c284:	str	w0, [sp, #12]
  40c288:	ldr	w0, [sp, #12]
  40c28c:	sub	w0, w0, #0x61
  40c290:	cmp	w0, #0x19
  40c294:	b.hi	40c2a0 <ferror@plt+0xa5c0>  // b.pmore
  40c298:	mov	w0, #0x1                   	// #1
  40c29c:	b	40c2a4 <ferror@plt+0xa5c4>
  40c2a0:	mov	w0, #0x0                   	// #0
  40c2a4:	add	sp, sp, #0x10
  40c2a8:	ret
  40c2ac:	sub	sp, sp, #0x10
  40c2b0:	str	w0, [sp, #12]
  40c2b4:	ldr	w0, [sp, #12]
  40c2b8:	sub	w0, w0, #0x20
  40c2bc:	cmp	w0, #0x5e
  40c2c0:	b.hi	40c2cc <ferror@plt+0xa5ec>  // b.pmore
  40c2c4:	mov	w0, #0x1                   	// #1
  40c2c8:	b	40c2d0 <ferror@plt+0xa5f0>
  40c2cc:	mov	w0, #0x0                   	// #0
  40c2d0:	add	sp, sp, #0x10
  40c2d4:	ret
  40c2d8:	sub	sp, sp, #0x10
  40c2dc:	str	w0, [sp, #12]
  40c2e0:	ldr	w0, [sp, #12]
  40c2e4:	cmp	w0, #0x7e
  40c2e8:	b.gt	40c344 <ferror@plt+0xa664>
  40c2ec:	ldr	w0, [sp, #12]
  40c2f0:	cmp	w0, #0x7b
  40c2f4:	b.ge	40c33c <ferror@plt+0xa65c>  // b.tcont
  40c2f8:	ldr	w0, [sp, #12]
  40c2fc:	cmp	w0, #0x60
  40c300:	b.gt	40c344 <ferror@plt+0xa664>
  40c304:	ldr	w0, [sp, #12]
  40c308:	cmp	w0, #0x5b
  40c30c:	b.ge	40c33c <ferror@plt+0xa65c>  // b.tcont
  40c310:	ldr	w0, [sp, #12]
  40c314:	cmp	w0, #0x2f
  40c318:	b.gt	40c32c <ferror@plt+0xa64c>
  40c31c:	ldr	w0, [sp, #12]
  40c320:	cmp	w0, #0x21
  40c324:	b.ge	40c33c <ferror@plt+0xa65c>  // b.tcont
  40c328:	b	40c344 <ferror@plt+0xa664>
  40c32c:	ldr	w0, [sp, #12]
  40c330:	sub	w0, w0, #0x3a
  40c334:	cmp	w0, #0x6
  40c338:	b.hi	40c344 <ferror@plt+0xa664>  // b.pmore
  40c33c:	mov	w0, #0x1                   	// #1
  40c340:	b	40c348 <ferror@plt+0xa668>
  40c344:	mov	w0, #0x0                   	// #0
  40c348:	add	sp, sp, #0x10
  40c34c:	ret
  40c350:	sub	sp, sp, #0x10
  40c354:	str	w0, [sp, #12]
  40c358:	ldr	w0, [sp, #12]
  40c35c:	cmp	w0, #0xd
  40c360:	b.gt	40c374 <ferror@plt+0xa694>
  40c364:	ldr	w0, [sp, #12]
  40c368:	cmp	w0, #0x9
  40c36c:	b.ge	40c380 <ferror@plt+0xa6a0>  // b.tcont
  40c370:	b	40c388 <ferror@plt+0xa6a8>
  40c374:	ldr	w0, [sp, #12]
  40c378:	cmp	w0, #0x20
  40c37c:	b.ne	40c388 <ferror@plt+0xa6a8>  // b.any
  40c380:	mov	w0, #0x1                   	// #1
  40c384:	b	40c38c <ferror@plt+0xa6ac>
  40c388:	mov	w0, #0x0                   	// #0
  40c38c:	add	sp, sp, #0x10
  40c390:	ret
  40c394:	sub	sp, sp, #0x10
  40c398:	str	w0, [sp, #12]
  40c39c:	ldr	w0, [sp, #12]
  40c3a0:	sub	w0, w0, #0x41
  40c3a4:	cmp	w0, #0x19
  40c3a8:	b.hi	40c3b4 <ferror@plt+0xa6d4>  // b.pmore
  40c3ac:	mov	w0, #0x1                   	// #1
  40c3b0:	b	40c3b8 <ferror@plt+0xa6d8>
  40c3b4:	mov	w0, #0x0                   	// #0
  40c3b8:	add	sp, sp, #0x10
  40c3bc:	ret
  40c3c0:	sub	sp, sp, #0x10
  40c3c4:	str	w0, [sp, #12]
  40c3c8:	ldr	w0, [sp, #12]
  40c3cc:	sub	w0, w0, #0x30
  40c3d0:	cmp	w0, #0x36
  40c3d4:	cset	w1, hi  // hi = pmore
  40c3d8:	and	w1, w1, #0xff
  40c3dc:	cmp	w1, #0x0
  40c3e0:	b.ne	40c414 <ferror@plt+0xa734>  // b.any
  40c3e4:	mov	x1, #0x1                   	// #1
  40c3e8:	lsl	x1, x1, x0
  40c3ec:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  40c3f0:	movk	x0, #0x3ff
  40c3f4:	and	x0, x1, x0
  40c3f8:	cmp	x0, #0x0
  40c3fc:	cset	w0, ne  // ne = any
  40c400:	and	w0, w0, #0xff
  40c404:	cmp	w0, #0x0
  40c408:	b.eq	40c414 <ferror@plt+0xa734>  // b.none
  40c40c:	mov	w0, #0x1                   	// #1
  40c410:	b	40c418 <ferror@plt+0xa738>
  40c414:	mov	w0, #0x0                   	// #0
  40c418:	add	sp, sp, #0x10
  40c41c:	ret
  40c420:	sub	sp, sp, #0x10
  40c424:	str	w0, [sp, #12]
  40c428:	ldr	w0, [sp, #12]
  40c42c:	sub	w0, w0, #0x41
  40c430:	cmp	w0, #0x19
  40c434:	b.hi	40c444 <ferror@plt+0xa764>  // b.pmore
  40c438:	ldr	w0, [sp, #12]
  40c43c:	add	w0, w0, #0x20
  40c440:	b	40c448 <ferror@plt+0xa768>
  40c444:	ldr	w0, [sp, #12]
  40c448:	add	sp, sp, #0x10
  40c44c:	ret
  40c450:	sub	sp, sp, #0x10
  40c454:	str	w0, [sp, #12]
  40c458:	ldr	w0, [sp, #12]
  40c45c:	sub	w0, w0, #0x61
  40c460:	cmp	w0, #0x19
  40c464:	b.hi	40c474 <ferror@plt+0xa794>  // b.pmore
  40c468:	ldr	w0, [sp, #12]
  40c46c:	sub	w0, w0, #0x20
  40c470:	b	40c478 <ferror@plt+0xa798>
  40c474:	ldr	w0, [sp, #12]
  40c478:	add	sp, sp, #0x10
  40c47c:	ret
  40c480:	stp	x29, x30, [sp, #-64]!
  40c484:	mov	x29, sp
  40c488:	stp	x19, x20, [sp, #16]
  40c48c:	adrp	x20, 41f000 <ferror@plt+0x1d320>
  40c490:	add	x20, x20, #0xdf0
  40c494:	stp	x21, x22, [sp, #32]
  40c498:	adrp	x21, 41f000 <ferror@plt+0x1d320>
  40c49c:	add	x21, x21, #0xde8
  40c4a0:	sub	x20, x20, x21
  40c4a4:	mov	w22, w0
  40c4a8:	stp	x23, x24, [sp, #48]
  40c4ac:	mov	x23, x1
  40c4b0:	mov	x24, x2
  40c4b4:	bl	401838 <mbrtowc@plt-0x38>
  40c4b8:	cmp	xzr, x20, asr #3
  40c4bc:	b.eq	40c4e8 <ferror@plt+0xa808>  // b.none
  40c4c0:	asr	x20, x20, #3
  40c4c4:	mov	x19, #0x0                   	// #0
  40c4c8:	ldr	x3, [x21, x19, lsl #3]
  40c4cc:	mov	x2, x24
  40c4d0:	add	x19, x19, #0x1
  40c4d4:	mov	x1, x23
  40c4d8:	mov	w0, w22
  40c4dc:	blr	x3
  40c4e0:	cmp	x20, x19
  40c4e4:	b.ne	40c4c8 <ferror@plt+0xa7e8>  // b.any
  40c4e8:	ldp	x19, x20, [sp, #16]
  40c4ec:	ldp	x21, x22, [sp, #32]
  40c4f0:	ldp	x23, x24, [sp, #48]
  40c4f4:	ldp	x29, x30, [sp], #64
  40c4f8:	ret
  40c4fc:	nop
  40c500:	ret
  40c504:	nop
  40c508:	adrp	x2, 420000 <ferror@plt+0x1e320>
  40c50c:	mov	x1, #0x0                   	// #0
  40c510:	ldr	x2, [x2, #584]
  40c514:	b	401910 <__cxa_atexit@plt>
  40c518:	mov	x2, x1
  40c51c:	mov	w1, w0
  40c520:	mov	w0, #0x0                   	// #0
  40c524:	b	401c20 <__fxstat@plt>

Disassembly of section .fini:

000000000040c528 <.fini>:
  40c528:	stp	x29, x30, [sp, #-16]!
  40c52c:	mov	x29, sp
  40c530:	ldp	x29, x30, [sp], #16
  40c534:	ret
