SPI_MasterInit:	; Set MOSI and SCK output, SS* also as output, all others input 
	ldi r17,(1<<DDB2)|(1<<DDB1)|(1<<DDB0)	
	out DDRB, r17	
	; Enable SPI, Master, set clock rate fck/16 
	ldi r17, (1<<SPE)|(1<<MSTR)|(1<<SPR0)	
	out SPCR, r17	
	ret 

SPI_MasterTransmit:	; Start transmission of data (held in r16) 
	out SPDR, r16 
Wait_Transmit:	; Wait for transmission to complete 
	sbis SPSR, SPIF	
	rjmp Wait_Transmit	
	ret 
		