# FP_MAC
Floating_Point Multiply-Accumulate in Verilog.

This project evaulates the MAC of 2 sets of 12-input floating point signals (16-bit per input singal).
The project is developed using Vivado2020.2.

FP_MAC.v is the source file.
FP_MAC_tb.v is a simple testbench.
