set_min_delay 4.0 -rise -rise_from core_clock -fall_from ff* -rise_through {net1, net2} -fall_through [get_pins flop_Q] -to [get_ports {clk0}] -fall_to [get_ports clk*] -ignore_clock_latency -probe -reset_path
