#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 23:40:49 2021
# Process ID: 19276
# Current directory: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22176 C:\Users\ezzie\Desktop\final_presentation_repo\complete_system\complete_system.xpr
# Log file: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/vivado.log
# Journal file: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ezzie/Desktop/final presentation repo/complete_system' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1154.000 ; gain = 10.555
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa
make_wrapper -files [get_files C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  4 23:54:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/synth_1/runme.log
[Tue May  4 23:54:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_sw/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_sw/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_sw/design_1_wrapper.xsa
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/sources_1/imports/imports/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/sources_1/imports/imports/design_1_wrapper.vhd
write_hw_platform -fixed -include_bit -force -file C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa
open_project C:/Users/ezzie/Desktop/microblaze_aes_mihai/microblaze_aes_mihai.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3039.320 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ezzie/Desktop/microblaze_aes_mihai/microblaze_aes_mihai.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/ezzie/Desktop/microblaze_aes_mihai/microblaze_aes_mihai.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:AesCryptoCore_v1_0_S_AXI_INTR:1.0 - AesCryptoCore_v1_0_S_0
Successfully read diagram <design_1> from block design file <C:/Users/ezzie/Desktop/microblaze_aes_mihai/microblaze_aes_mihai.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3122.395 ; gain = 50.082
save_project_as updated_mihai_testing C:/Users/ezzie/Desktop/updated_mihai_testing -force
Wrote  : <C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_project_as: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3245.848 ; gain = 49.016
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AesCryptoCore_v1_0_S_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AesCryptoCore_v1_0_S_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_cells AesCryptoCore_v1_0_S_0]
save_bd_design
Wrote  : <C:\Users\ezzie\Desktop\updated_mihai_testing\updated_mihai_testing.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_project complete_system
open_bd_design {C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:AesCryptoCore:1.0 - AesCryptoCore_0
Successfully read diagram <design_1> from block design file <C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3485.109 ; gain = 58.074
current_project updated_mihai_testing
current_project complete_system
current_project updated_mihai_testing
close_project
open_project C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3603.535 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from block design file <C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3621.051 ; gain = 17.516
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/aes_function_g.v] -no_script -reset -force -quiet
remove_files  C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/aes_function_g.v
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/aes_mix_columns_mul.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_sub_byte.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_include.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_inv_2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_inv_4.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_s_box.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/aes_round_constants.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_AlreadyComputed.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_BaseUnit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_Core.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_Include.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_class_MixColumn.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_env.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/aes_mix_columns_mul.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_sub_byte.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_include.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_inv_2.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_inv_4.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_s_box.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/aes_round_constants.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_AlreadyComputed.sv C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_BaseUnit.sv C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_Core.sv C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_Include.sv C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_class_MixColumn.sv C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_env.sv}
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_top_mix_column.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_inv_8.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_mult_2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_mult_4.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_scl_2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_scl_4.v] -no_script -reset -force -quiet
remove_files  {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_top.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_top_mix_column.sv C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_inv_8.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_mult_2.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_mult_4.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_scl_2.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/tb/tb_gf_scl_4.v}
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_sbox128.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_mix_columns.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_scl_4.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_key_schedule.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_shift_rows.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_scl_2.v] -no_script -reset -force -quiet
remove_files  {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_sbox128.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_mix_columns.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_scl_4.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_key_schedule.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_shift_rows.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_scl_2.v}
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_s_box.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_sq_scl_2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/x_time_square.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/x_times.v] -no_script -reset -force -quiet
remove_files  {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/aes_s_box.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_sq_scl_2.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/x_time_square.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/x_times.v}
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/select_not_8.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_inv_8.v] -no_script -reset -force -quiet
remove_files  {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/select_not_8.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_inv_8.v}
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_types.sv] -no_script -reset -force -quiet
remove_files  C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/ve_AES_types.sv
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/test_program.sv] -no_script -reset -force -quiet
remove_files  C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/VE_sv/test_program.sv
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/aes_types.v] -no_script -reset -force -quiet
remove_files  C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/aes_types.v
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_inv_4.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_mul_4.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/mux2_1.v] -no_script -reset -force -quiet
remove_files  {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_inv_4.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_mul_4.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/utils/mux2_1.v}
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_inv_2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_mul_2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_mul_scl_2.v] -no_script -reset -force -quiet
remove_files  {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_inv_2.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_mul_2.v C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/imports/src/gf_s_box/gf_mul_scl_2.v}
set_property  ip_repo_paths  {c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo C:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0} [current_project]
current_project complete_system
current_project updated_mihai_testing
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0'.
current_project complete_system
current_project updated_mihai_testing
open_bd_design {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AesCryptoCore:1.0 AesCryptoCore_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/AesCryptoCore_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins AesCryptoCore_0/S00_AXI]
Slave segment '/AesCryptoCore_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/microblaze_0/Data' at <0x44A0_0000 [ 64K ]>.
save_bd_design
Wrote  : <C:\Users\ezzie\Desktop\updated_mihai_testing\updated_mihai_testing.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\ezzie\Desktop\updated_mihai_testing\updated_mihai_testing.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AesCryptoCore_0 .
Exporting to file c:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed May  5 00:45:09 2021] Launched design_1_xbar_0_synth_1, design_1_AesCryptoCore_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.runs/design_1_xbar_0_synth_1/runme.log
design_1_AesCryptoCore_0_0_synth_1: C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.runs/design_1_AesCryptoCore_0_0_synth_1/runme.log
synth_1: C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.runs/synth_1/runme.log
[Wed May  5 00:45:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3855.602 ; gain = 103.637
write_hw_platform -fixed -include_bit -force -file C:/Users/ezzie/Desktop/updated_mihai_testing/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ezzie/Desktop/updated_mihai_testing/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ezzie/Desktop/updated_mihai_testing/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
current_project complete_system
set_property  ip_repo_paths  {c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0 C:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo} [current_project]
current_project updated_mihai_testing
current_project complete_system
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo'.
current_project updated_mihai_testing
open_bd_design {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_cells AesCryptoCore_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AesCryptoCore:1.0 AesCryptoCore_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/sys_clock (12 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/AesCryptoCore_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins AesCryptoCore_0/S00_AXI]
Slave segment '/AesCryptoCore_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/microblaze_0/Data' at <0x44A0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_sys_clock_12M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_sys_clock_12M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_sys_clock_12M]
INFO: [BoardRule 102-15] connect_bd_net /reset /rst_sys_clock_12M/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
save_bd_design
Wrote  : <C:\Users\ezzie\Desktop\updated_mihai_testing\updated_mihai_testing.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
CRITICAL WARNING: [BD 41-1363] The clock pins '/microblaze_0_axi_periph/M03_ACLK' (interface '/microblaze_0_axi_periph/M03_AXI') and '/AesCryptoCore_0/s00_axi_aclk' (interface '/AesCryptoCore_0/S00_AXI') must be connected to the same source 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /AesCryptoCore_0/S00_AXI(12000000) and /microblaze_0_axi_periph/xbar/M03_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /AesCryptoCore_0/S00_AXI(design_1_sys_clock) and /microblaze_0_axi_periph/xbar/M03_AXI(/clk_wiz_1_clk_out1)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/design_1.bd 
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_AesCryptoCore_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_sys_clock_12M_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_nets rst_sys_clock_12M_peripheral_aresetn] [get_bd_cells rst_sys_clock_12M]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_cells AesCryptoCore_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AesCryptoCore:1.0 AesCryptoCore_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/AesCryptoCore_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins AesCryptoCore_0/S00_AXI]
Slave segment '/AesCryptoCore_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/microblaze_0/Data' at <0x44A0_0000 [ 64K ]>.
current_project complete_system
make_wrapper -files [get_files C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/sources_1/bd/design_1/design_1.bd] -top
export_ip_user_files -of_objects  [get_files C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc
add_files -fileset constrs_1 -norecurse {{C:/Users/ezzie/Google Drive/EE.3/Project/Technical Development/Environment files/digilent-xdc-master/Arty-S7-50-Master.xdc}}
import_files -fileset constrs_1 -force {{C:/Users/ezzie/Google Drive/EE.3/Project/Technical Development/Environment files/digilent-xdc-master/Arty-S7-50-Master.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May  5 01:51:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/synth_1/runme.log
[Wed May  5 01:51:55 2021] Launched impl_1...
Run output will be captured here: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4348.047 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352AD6E9CA
set_property PROGRAM.FILE {C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project updated_mihai_testing
save_bd_design
Wrote  : <C:\Users\ezzie\Desktop\updated_mihai_testing\updated_mihai_testing.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_project
make_wrapper -files [get_files C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/sources_1/bd/design_1/design_1.bd] -top
write_hw_platform -fixed -include_bit -force -file C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
set_property  ip_repo_paths  {c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0 c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo C:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/digiLent_test/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/digiLent_test/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AesCryptoCore:1.0'. The one found in IP location 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0' will take precedence over the same IP in location c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/digiLent_test/ip_repo/AesCryptoCore_1.0
open_project C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4348.047 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:AesCryptoCore:1.0 - AesCryptoCore_0
Successfully read diagram <design_1> from block design file <C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4348.047 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_cells AesCryptoCore_0]
set_property  ip_repo_paths  {c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0 C:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/digiLent_test/ip_repo} [current_project]
current_project complete_system
current_project updated_mihai_testing
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/digiLent_test/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AesCryptoCore:1.0'. The one found in IP location 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0' will take precedence over the same IP in location c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/digiLent_test/ip_repo/AesCryptoCore_1.0
open_bd_design {C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
Wrote  : <C:\Users\ezzie\Desktop\updated_mihai_testing\updated_mihai_testing.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ezzie/Desktop/updated_mihai_testing/updated_mihai_testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_project
make_wrapper -files [get_files C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May  5 03:07:21 2021] Launched synth_1...
Run output will be captured here: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/synth_1/runme.log
[Wed May  5 03:07:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/ezzie/Desktop/final_presentation_repo/final_sw/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/final_sw/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ezzie/Desktop/final_presentation_repo/final_sw/design_1_wrapper.xsa
open_bd_design {C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/sources_1/bd/design_1/design_1.bd}
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  5 03:45:53 2021...
