Warning (10273): Verilog HDL warning at extendSign.sv(11): extended using "x" or "z" File: C:/Users/Usuario/OneDrive/Documentos/GitHub/ASIP_Vectorial/Processor/extendSign.sv Line: 11
