<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck24-ubva530-2LV-c</Part>
        <TopModelName>kernel_2mm</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1012</Best-caseLatency>
            <Average-caseLatency>1012</Average-caseLatency>
            <Worst-caseLatency>1012</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.060 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>5.060 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.060 us</Worst-caseRealTimeLatency>
            <Interval-min>1013</Interval-min>
            <Interval-max>1013</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>42</DSP>
            <FF>1308</FF>
            <LUT>2203</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>alpha</name>
            <Object>alpha</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>beta</name>
            <Object>beta</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_address0</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_ce0</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_we0</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_d0</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_q0</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_address1</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_ce1</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_q1</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_address0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_ce0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_we0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_d0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_q0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel_2mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_52</InstName>
                    <ModuleName>kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>52</ID>
                    <BindInstances>add_ln11_10_fu_438_p2 add_ln7_9_fu_450_p2 add_ln7_fu_459_p2 add_ln11_11_fu_499_p2 add_ln7_1_fu_598_p2 add_ln7_2_fu_608_p2 add_ln7_3_fu_643_p2 add_ln7_4_fu_560_p2 add_ln7_5_fu_570_p2 add_ln7_6_fu_653_p2 add_ln7_7_fu_688_p2 add_ln7_8_fu_698_p2 add_ln11_12_fu_587_p2 add_ln11_13_fu_621_p2 add_ln11_14_fu_632_p2 add_ln11_15_fu_663_p2 add_ln11_16_fu_533_p2 add_ln11_17_fu_544_p2 add_ln11_18_fu_673_p2 add_ln11_19_fu_720_p2 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U5 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U6 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U3 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U4 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U5 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U3 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U4 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U6 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U3 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U4 add_ln11_fu_785_p2 add_ln11_4_fu_730_p2 add_ln8_fu_736_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5_fu_64</InstName>
                    <ModuleName>kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>64</ID>
                    <BindInstances>add_ln19_10_fu_381_p2 add_ln15_9_fu_393_p2 add_ln15_fu_402_p2 add_ln19_11_fu_442_p2 add_ln15_1_fu_591_p2 add_ln15_2_fu_601_p2 add_ln15_3_fu_640_p2 add_ln15_4_fu_553_p2 add_ln15_5_fu_563_p2 add_ln15_6_fu_650_p2 add_ln15_7_fu_696_p2 add_ln15_8_fu_706_p2 add_ln19_12_fu_580_p2 add_ln19_13_fu_614_p2 add_ln19_14_fu_625_p2 add_ln19_15_fu_660_p2 add_ln19_16_fu_510_p2 add_ln19_17_fu_521_p2 add_ln19_18_fu_670_p2 add_ln19_19_fu_728_p2 mul_32s_32s_32_1_1_U14 mul_32s_32s_32_1_1_U15 mul_32s_32s_32_1_1_U18 mul_32s_32s_32_1_1_U12 mul_32s_32s_32_1_1_U19 mul_32s_32s_32_1_1_U12 mul_32s_32s_32_1_1_U16 mul_32s_32s_32_1_1_U17 mul_32s_32s_32_1_1_U13 mul_32s_32s_32_1_1_U12 mul_32s_32s_32_1_1_U13 add_ln19_fu_749_p2 add_ln19_4_fu_753_p2 add_ln16_fu_757_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_2mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2</Name>
            <Loops>
                <VITIS_LOOP_7_1_VITIS_LOOP_8_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>505</Best-caseLatency>
                    <Average-caseLatency>505</Average-caseLatency>
                    <Worst-caseLatency>505</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.525 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.525 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.525 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>505</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1_VITIS_LOOP_8_2>
                        <Name>VITIS_LOOP_7_1_VITIS_LOOP_8_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>503</Latency>
                        <AbsoluteTimeLatency>2.515 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1_VITIS_LOOP_8_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>542</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1009</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_10_fu_438_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_9_fu_450_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7" URAM="0" VARIABLE="add_ln7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_459_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_11_fu_499_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_1_fu_598_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7" URAM="0" VARIABLE="add_ln7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_2_fu_608_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7" URAM="0" VARIABLE="add_ln7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_3_fu_643_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7" URAM="0" VARIABLE="add_ln7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_4_fu_560_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7" URAM="0" VARIABLE="add_ln7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_5_fu_570_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7" URAM="0" VARIABLE="add_ln7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_6_fu_653_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7" URAM="0" VARIABLE="add_ln7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_7_fu_688_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7" URAM="0" VARIABLE="add_ln7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_8_fu_698_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:7" URAM="0" VARIABLE="add_ln7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_12_fu_587_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_13_fu_621_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_14_fu_632_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_15_fu_663_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_16_fu_533_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_17_fu_544_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_18_fu_673_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_19_fu_720_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="mul_ln11_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_785_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_4_fu_730_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:11" URAM="0" VARIABLE="add_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_736_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5</Name>
            <Loops>
                <VITIS_LOOP_15_4_VITIS_LOOP_16_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>504</Best-caseLatency>
                    <Average-caseLatency>504</Average-caseLatency>
                    <Worst-caseLatency>504</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>504</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_4_VITIS_LOOP_16_5>
                        <Name>VITIS_LOOP_15_4_VITIS_LOOP_16_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>502</Latency>
                        <AbsoluteTimeLatency>2.510 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_15_4_VITIS_LOOP_16_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>760</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1122</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_10_fu_381_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_9_fu_393_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15" URAM="0" VARIABLE="add_ln15_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_402_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_11_fu_442_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_591_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15" URAM="0" VARIABLE="add_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_601_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15" URAM="0" VARIABLE="add_ln15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_3_fu_640_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15" URAM="0" VARIABLE="add_ln15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_4_fu_553_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15" URAM="0" VARIABLE="add_ln15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_5_fu_563_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15" URAM="0" VARIABLE="add_ln15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_6_fu_650_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15" URAM="0" VARIABLE="add_ln15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_7_fu_696_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15" URAM="0" VARIABLE="add_ln15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_8_fu_706_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:15" URAM="0" VARIABLE="add_ln15_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_12_fu_580_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_13_fu_614_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_14_fu_625_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_15_fu_660_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_16_fu_510_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_17_fu_521_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_18_fu_670_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_19_fu_728_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U14" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:17" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U15" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="mul_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U18" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="mul_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="mul_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U19" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="mul_ln19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="mul_ln19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U16" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="mul_ln19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U17" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="mul_ln19_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U13" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="mul_ln19_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="mul_ln19_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U13" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="mul_ln19_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_749_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_4_fu_753_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:19" URAM="0" VARIABLE="add_ln19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4_VITIS_LOOP_16_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_757_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/kernel_2mm.cpp:16" URAM="0" VARIABLE="add_ln16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1012</Best-caseLatency>
                    <Average-caseLatency>1012</Average-caseLatency>
                    <Worst-caseLatency>1012</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>42</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>1308</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2203</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="alpha" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="beta" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmp" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="tmp_address0" name="tmp_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="tmp_ce0" name="tmp_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="tmp_we0" name="tmp_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="tmp_d0" name="tmp_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="tmp_q0" name="tmp_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="tmp_address1" name="tmp_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="tmp_ce1" name="tmp_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="tmp_q1" name="tmp_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="4" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_address0" name="B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce0" name="B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q0" name="B_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="B_address1" name="B_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce1" name="B_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q1" name="B_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="5" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q0" name="C_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q1" name="C_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="6" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="D_address0" name="D_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="D_ce0" name="D_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="D_we0" name="D_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="D_d0" name="D_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="D_q0" name="D_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="alpha" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="alpha">DATA</portMap>
            </portMaps>
            <ports>
                <port>alpha</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="alpha"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="beta" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="beta">DATA</portMap>
            </portMaps>
            <ports>
                <port>beta</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="beta"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tmp_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="tmp_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmp_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="tmp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tmp_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="tmp_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmp_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="tmp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tmp_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="tmp_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmp_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="tmp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tmp_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="tmp_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmp_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="tmp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tmp_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="tmp_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmp_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="tmp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="B_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="D_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="D_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="D_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">7, , </column>
                    <column name="A_address1">7, , </column>
                    <column name="A_q0">32, , </column>
                    <column name="A_q1">32, , </column>
                    <column name="B_address0">7, , </column>
                    <column name="B_address1">7, , </column>
                    <column name="B_q0">32, , </column>
                    <column name="B_q1">32, , </column>
                    <column name="C_address0">7, , </column>
                    <column name="C_address1">7, , </column>
                    <column name="C_q0">32, , </column>
                    <column name="C_q1">32, , </column>
                    <column name="D_address0">7, , </column>
                    <column name="D_d0">32, , </column>
                    <column name="D_q0">32, , </column>
                    <column name="tmp_address0">7, , </column>
                    <column name="tmp_address1">7, , </column>
                    <column name="tmp_d0">32, , </column>
                    <column name="tmp_q0">32, , </column>
                    <column name="tmp_q1">32, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="alpha">ap_none, 32, , </column>
                    <column name="ap_return">, 32, , </column>
                    <column name="beta">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, int</column>
                    <column name="beta">in, int</column>
                    <column name="tmp">inout, int*</column>
                    <column name="A">in, int*</column>
                    <column name="B">in, int*</column>
                    <column name="C">in, int*</column>
                    <column name="D">inout, int*</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="alpha">alpha, port, , </column>
                    <column name="beta">beta, port, , </column>
                    <column name="tmp">tmp_address0, port, offset, </column>
                    <column name="tmp">tmp_ce0, port, , </column>
                    <column name="tmp">tmp_we0, port, , </column>
                    <column name="tmp">tmp_d0, port, , </column>
                    <column name="tmp">tmp_q0, port, , </column>
                    <column name="tmp">tmp_address1, port, offset, </column>
                    <column name="tmp">tmp_ce1, port, , </column>
                    <column name="tmp">tmp_q1, port, , </column>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="A">A_address1, port, offset, </column>
                    <column name="A">A_ce1, port, , </column>
                    <column name="A">A_q1, port, , </column>
                    <column name="B">B_address0, port, offset, </column>
                    <column name="B">B_ce0, port, , </column>
                    <column name="B">B_q0, port, , </column>
                    <column name="B">B_address1, port, offset, </column>
                    <column name="B">B_ce1, port, , </column>
                    <column name="B">B_q1, port, , </column>
                    <column name="C">C_address0, port, offset, </column>
                    <column name="C">C_ce0, port, , </column>
                    <column name="C">C_q0, port, , </column>
                    <column name="C">C_address1, port, offset, </column>
                    <column name="C">C_ce1, port, , </column>
                    <column name="C">C_q1, port, , </column>
                    <column name="D">D_address0, port, offset, </column>
                    <column name="D">D_ce0, port, , </column>
                    <column name="D">D_we0, port, , </column>
                    <column name="D">D_d0, port, , </column>
                    <column name="D">D_q0, port, , </column>
                    <column name="return">ap_return, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

