module shift_register
  ( input         clk
  , input         load
  , input  [3:0]  data_in
  , output [3:0]  data_out
  );

  reg [3:0] shift_reg;

  always @(posedge clk)
  begin
    if (load)
      shift_reg <= data_in;
    else
      shift_reg <= {shift_reg[2:0], 1'b0};
  end

  assign data_out = shift_reg;

endmodule