#ifndef UART_H
#define UART_H

#include "MKL25Z4.h"
#include "pin_config.h"

/*
 * UART2 polling driver for Step 1 (byte-level connectivity).
 *
 * Bus clock assumed ~20.97 MHz (default FEI mode on FRDM-KL25Z).
 * Will be replaced by ISR + ring-buffer in Step 2.
 */

#define BUS_CLOCK_HZ  20971520u   /* Default FEI bus clock */

static inline void uart2_init(void)
{
    uint16_t sbr;

    /* Clock gating already enabled by pin_config_init() */

    /* Disable TX/RX while configuring */
    COMM_UART->C2 = 0;

    /* Baud rate: SBR = BusClock / (16 * baud) */
    sbr = (uint16_t)(BUS_CLOCK_HZ / (16u * COMM_BAUD_RATE));
    COMM_UART->BDH = (uint8_t)((sbr >> 8) & 0x1F);
    COMM_UART->BDL = (uint8_t)(sbr & 0xFF);

    /* 8-N-1, no parity */
    COMM_UART->C1 = 0;

    /* Enable transmitter and receiver */
    COMM_UART->C2 = UART_C2_TE_MASK | UART_C2_RE_MASK;
}

/* Blocking send one byte */
static inline void uart2_putchar(uint8_t c)
{
    while (!(COMM_UART->S1 & UART_S1_TDRE_MASK))
        ;
    COMM_UART->D = c;
}

/* Blocking send a string */
static inline void uart2_puts(const char *s)
{
    while (*s)
        uart2_putchar((uint8_t)*s++);
}

/* Non-blocking receive: returns 1 if byte available, 0 otherwise */
static inline int uart2_getchar(uint8_t *out)
{
    if (COMM_UART->S1 & UART_S1_RDRF_MASK) {
        *out = COMM_UART->D;
        return 1;
    }
    return 0;
}

#endif /* UART_H */
