/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [33:0] celloutsig_0_11z;
  reg [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [10:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [31:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [5:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_5z ? celloutsig_0_0z[0] : celloutsig_0_2z;
  assign celloutsig_0_14z = ~((celloutsig_0_7z | celloutsig_0_4z[5]) & (celloutsig_0_2z | in_data[16]));
  assign celloutsig_0_2z = ~((in_data[50] | celloutsig_0_0z[4]) & (celloutsig_0_0z[0] | in_data[44]));
  assign celloutsig_1_0z = ~((in_data[98] | in_data[120]) & (in_data[107] | in_data[108]));
  assign celloutsig_1_6z = celloutsig_1_2z === celloutsig_1_1z[18:16];
  assign celloutsig_0_23z = { celloutsig_0_12z[4:0], celloutsig_0_6z } === { celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_10z = { celloutsig_0_3z[3:0], celloutsig_0_4z, celloutsig_0_5z } && { celloutsig_0_4z[8:5], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_11z = celloutsig_1_6z & ~(in_data[119]);
  assign celloutsig_0_13z = in_data[69] & ~(celloutsig_0_10z);
  assign celloutsig_0_21z = celloutsig_0_18z & ~(celloutsig_0_9z[3]);
  assign celloutsig_1_5z = { celloutsig_1_1z[11:9], celloutsig_1_2z } != { celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_8z[3], celloutsig_1_11z, celloutsig_1_3z } != celloutsig_1_7z[4:0];
  assign celloutsig_0_7z = { celloutsig_0_3z[9:4], celloutsig_0_5z } != { celloutsig_0_1z[7:2], celloutsig_0_2z };
  assign celloutsig_0_17z = celloutsig_0_4z[8:5] != { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_3z = - celloutsig_1_1z[6:4];
  assign celloutsig_1_8z = - { in_data[174:171], celloutsig_1_0z };
  assign celloutsig_0_20z = - celloutsig_0_9z[17:15];
  assign celloutsig_0_29z = - { celloutsig_0_11z[25], celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_1_1z = - in_data[166:144];
  assign celloutsig_0_3z = ~ in_data[20:11];
  assign celloutsig_0_11z = ~ { celloutsig_0_9z[28:2], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_30z = ~ { celloutsig_0_25z[5:1], celloutsig_0_23z };
  assign celloutsig_0_5z = & { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = & { celloutsig_0_3z[8:0], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_18z = & celloutsig_0_1z[6:3];
  assign celloutsig_0_24z = & { celloutsig_0_9z[9:4], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[55:51] >> in_data[79:75];
  assign celloutsig_1_18z = { 1'h0, celloutsig_1_3z } <<< { celloutsig_1_7z[4:2], celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[63], celloutsig_0_0z, celloutsig_0_0z } <<< { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_20z[1], celloutsig_0_20z, celloutsig_0_20z } <<< { celloutsig_0_3z[1:0], celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_1_2z = in_data[188:186] >>> { celloutsig_1_1z[17:16], celloutsig_1_0z };
  assign celloutsig_0_9z = { in_data[94:75], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z } ^ { celloutsig_0_4z[8:3], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_1z[18], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_12z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_0z[3:0], celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_1z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[58:48];
  assign { out_data[131:128], out_data[96], out_data[34:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
