# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RowColumnDecoder.srcs/sources_1/imports/new/RowColumnDecoder.sv" \
"../../../../RowColumnDecoder.srcs/sim_1/imports/new/RowColumnDecoderTestBench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
