INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/lab1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'full_adder' [D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/full_adder.v:23]
INFO: [VRFC 10-311] analyzing module lab1_2
INFO: [VRFC 10-2458] undeclared symbol C_OUT_2, assumed default net type wire [D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/lab1_2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sim_1/new/lab1_2_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_2_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
