# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Multiplicador_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Multiplicador.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:54 on May 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Multiplicador.vo 
# -- Compiling module Multiplicador
# -- Compiling module hard_block
# 
# Top level modules:
# 	Multiplicador
# End time: 20:57:54 on May 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Multiplicador {D:/Multiplicador/Multiplicador_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:54 on May 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Multiplicador" D:/Multiplicador/Multiplicador_TB.v 
# -- Compiling module Multiplicador_TB
# 
# Top level modules:
# 	Multiplicador_TB
# End time: 20:57:55 on May 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  Multiplicador_TB
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" Multiplicador_TB 
# Start time: 20:57:55 on May 23,2022
# Loading work.Multiplicador_TB
# Loading work.Multiplicador
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) Multiplicador.vo(1308): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB/DUT/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) Multiplicador.vo(1308): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) Multiplicador.vo(1331): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplicador_TB/DUT/\~QUARTUS_CREATED_ADC2~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) Multiplicador.vo(1331): [TFMPC] - Missing connection for port 'clk_dft'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Note: $stop    : D:/Multiplicador/Multiplicador_TB.v(49)
#    Time: 2400 ns  Iteration: 0  Instance: /Multiplicador_TB
# Break in Module Multiplicador_TB at D:/Multiplicador/Multiplicador_TB.v line 49
# End time: 20:58:57 on May 23,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 4
