Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Mar 28 14:02:43 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file linebuffer_test_wrapper_timing_summary_routed.rpt -rpx linebuffer_test_wrapper_timing_summary_routed.rpx
| Design       : linebuffer_test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 194 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.572        0.000                      0                21286        0.037        0.000                      0                21286        2.000        0.000                       0                  8186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk                                       {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0    {0.000 19.862}       39.724          25.174          
  clkfbout_linebuffer_test_clk_wiz_0_0    {0.000 28.000}       56.000          17.857          
clk_fpga_0                                {0.000 5.000}        10.000          100.000         
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0_1  {0.000 19.862}       39.724          25.174          
  clkfbout_linebuffer_test_clk_wiz_0_0_1  {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_linebuffer_test_clk_wiz_0_0         32.655        0.000                      0                  599        0.182        0.000                      0                  599       19.362        0.000                       0                   196  
  clkfbout_linebuffer_test_clk_wiz_0_0                                                                                                                                                     44.000        0.000                       0                     3  
clk_fpga_0                                      0.572        0.000                      0                20243        0.038        0.000                      0                20243        3.750        0.000                       0                  7986  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_linebuffer_test_clk_wiz_0_0_1       32.656        0.000                      0                  599        0.182        0.000                      0                  599       19.362        0.000                       0                   196  
  clkfbout_linebuffer_test_clk_wiz_0_0_1                                                                                                                                                   44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_linebuffer_test_clk_wiz_0_0_1  clk_out1_linebuffer_test_clk_wiz_0_0         32.655        0.000                      0                  599        0.037        0.000                      0                  599  
clk_out1_linebuffer_test_clk_wiz_0_0    clk_out1_linebuffer_test_clk_wiz_0_0_1       32.655        0.000                      0                  599        0.037        0.000                      0                  599  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.496        0.000                      0                  444        0.204        0.000                      0                  444  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.710ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.952ns (15.098%)  route 5.353ns (84.902%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.431 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=3, routed)           1.097     0.854    linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]
    SLICE_X34Y54         LUT5 (Prop_lut5_I1_O)        0.124     0.978 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.962     1.940    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     2.064 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.326     2.390    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     2.514 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          2.273     4.787    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X26Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.911 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.696     5.607    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.540    38.431    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.905    
                         clock uncertainty           -0.145    38.760    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.317    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.317    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                 32.710    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.806ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.875ns (29.082%)  route 4.572ns (70.918%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.001     5.749    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y45         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y45         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y45         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 32.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.378%)  route 0.128ns (47.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/Q
                         net (fo=2, routed)           0.128    -0.227    linebuffer_test_i/i_buf_controller/inst/o_data[15]
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/C
                         clock pessimism              0.250    -0.480    
    SLICE_X26Y4          FDRE (Hold_fdre_C_D)         0.071    -0.409    linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.562    -0.499    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/Q
                         net (fo=2, routed)           0.125    -0.233    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/C
                         clock pessimism              0.250    -0.482    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.064    -0.418    linebuffer_test_i/i_buf_controller/inst/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=2, routed)           0.132    -0.222    linebuffer_test_i/i_buf_controller/inst/o_data[2]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.070    -0.412    linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.392%)  route 0.133ns (48.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.221    linebuffer_test_i/i_buf_controller/inst/o_data[6]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.070    -0.412    linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.849%)  route 0.126ns (47.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.228    linebuffer_test_i/i_buf_controller/inst/o_data[10]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.072    -0.423    linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.388%)  route 0.133ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.133    -0.220    linebuffer_test_i/i_buf_controller/inst/o_data[4]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.066    -0.416    linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.236    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.247    -0.485    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.053    -0.432    linebuffer_test_i/i_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.218    linebuffer_test_i/i_buf_controller/inst/o_data[5]
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X26Y3          FDRE (Hold_fdre_C_D)         0.075    -0.421    linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.223    linebuffer_test_i/i_buf_controller/inst/o_data[8]
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
                         clock pessimism              0.247    -0.483    
    SLICE_X26Y3          FDRE (Hold_fdre_C_D)         0.047    -0.436    linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.606%)  route 0.137ns (42.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X23Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.220    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]
    SLICE_X22Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.175 r  linebuffer_test_i/test_pattern_generator_0/inst/vde_i_1/O
                         net (fo=1, routed)           0.000    -0.175    linebuffer_test_i/test_pattern_generator_0/inst/vde0
    SLICE_X22Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X22Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/C
                         clock pessimism              0.250    -0.482    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.091    -0.391    linebuffer_test_i/test_pattern_generator_0/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y0      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y43     linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y43     linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y43     linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y43     linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y42     linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y42     linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y42     linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y42     linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   linebuffer_test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 2.163ns (24.209%)  route 6.772ns (75.791%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y36         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          1.127     4.603    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.325     4.928 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=2, routed)           1.015     5.943    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.348     6.291 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.451     6.742    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.866 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.741     7.607    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.731 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.876     8.607    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.731 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5/O
                         net (fo=18, routed)          0.594     9.326    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/rd_adv_buf23_out
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4/O
                         net (fo=1, routed)           0.422     9.872    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.653    10.648    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.119    10.767 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.281    11.049    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.332    11.381 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.611    11.992    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X35Y46         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X35Y46         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X35Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.564    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 2.163ns (24.209%)  route 6.772ns (75.791%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y36         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          1.127     4.603    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.325     4.928 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=2, routed)           1.015     5.943    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.348     6.291 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.451     6.742    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.866 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.741     7.607    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.731 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.876     8.607    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.731 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5/O
                         net (fo=18, routed)          0.594     9.326    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/rd_adv_buf23_out
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4/O
                         net (fo=1, routed)           0.422     9.872    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.653    10.648    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.119    10.767 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.281    11.049    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.332    11.381 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.611    11.992    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X35Y46         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X35Y46         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X35Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.564    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 2.156ns (23.572%)  route 6.991ns (76.428%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y36         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          1.127     4.603    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.325     4.928 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=2, routed)           1.015     5.943    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.348     6.291 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.451     6.742    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.866 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.741     7.607    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.731 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.876     8.607    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.731 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5/O
                         net (fo=18, routed)          0.594     9.326    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/rd_adv_buf23_out
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4/O
                         net (fo=1, routed)           0.422     9.872    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.803    10.799    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en_mod1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.118    10.917 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_10/O
                         net (fo=10, routed)          0.961    11.878    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326    12.204 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[3]_i_1/O
                         net (fo=1, routed)           0.000    12.204    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL_n_40
    SLICE_X35Y46         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X35Y46         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    12.798    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 2.163ns (24.209%)  route 6.772ns (75.791%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y36         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          1.127     4.603    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.325     4.928 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=2, routed)           1.015     5.943    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.348     6.291 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.451     6.742    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.866 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.741     7.607    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.731 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.876     8.607    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.731 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5/O
                         net (fo=18, routed)          0.594     9.326    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/rd_adv_buf23_out
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4/O
                         net (fo=1, routed)           0.422     9.872    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.653    10.648    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.119    10.767 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.281    11.049    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.332    11.381 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.611    11.992    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X34Y46         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X34Y46         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169    12.600    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 2.163ns (24.271%)  route 6.749ns (75.729%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y36         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          1.127     4.603    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.325     4.928 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=2, routed)           1.015     5.943    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.348     6.291 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.451     6.742    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.866 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.741     7.607    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.731 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.876     8.607    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.731 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5/O
                         net (fo=18, routed)          0.594     9.326    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/rd_adv_buf23_out
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4/O
                         net (fo=1, routed)           0.422     9.872    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.653    10.648    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.119    10.767 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.281    11.049    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.332    11.381 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.588    11.969    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X34Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X34Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X34Y45         FDRE (Setup_fdre_C_CE)      -0.169    12.600    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 2.163ns (24.271%)  route 6.749ns (75.729%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y36         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          1.127     4.603    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.325     4.928 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=2, routed)           1.015     5.943    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.348     6.291 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.451     6.742    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.866 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.741     7.607    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.731 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.876     8.607    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.731 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5/O
                         net (fo=18, routed)          0.594     9.326    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/rd_adv_buf23_out
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4/O
                         net (fo=1, routed)           0.422     9.872    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.653    10.648    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.119    10.767 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.281    11.049    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.332    11.381 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.588    11.969    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X34Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X34Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X34Y45         FDRE (Setup_fdre_C_CE)      -0.169    12.600    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.163ns (24.197%)  route 6.776ns (75.803%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y36         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          1.127     4.603    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.325     4.928 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=2, routed)           1.015     5.943    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.348     6.291 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.451     6.742    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.866 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.741     7.607    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.731 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.876     8.607    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.731 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5/O
                         net (fo=18, routed)          0.594     9.326    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/rd_adv_buf23_out
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4/O
                         net (fo=1, routed)           0.422     9.872    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.653    10.648    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.119    10.767 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.281    11.049    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.332    11.381 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.616    11.996    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X36Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.575    12.767    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X36Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                         clock pessimism              0.230    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.639    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.163ns (24.197%)  route 6.776ns (75.803%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y36         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          1.127     4.603    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.325     4.928 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=2, routed)           1.015     5.943    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.348     6.291 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.451     6.742    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.866 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.741     7.607    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.731 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.876     8.607    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.731 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5/O
                         net (fo=18, routed)          0.594     9.326    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/rd_adv_buf23_out
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4/O
                         net (fo=1, routed)           0.422     9.872    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.653    10.648    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.119    10.767 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.281    11.049    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.332    11.381 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.616    11.996    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X36Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.575    12.767    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X36Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                         clock pessimism              0.230    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.639    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.163ns (24.197%)  route 6.776ns (75.803%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y36         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          1.127     4.603    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.325     4.928 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=2, routed)           1.015     5.943    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.348     6.291 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.451     6.742    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.866 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.741     7.607    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.731 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.876     8.607    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.731 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5/O
                         net (fo=18, routed)          0.594     9.326    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/rd_adv_buf23_out
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4/O
                         net (fo=1, routed)           0.422     9.872    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.653    10.648    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.119    10.767 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.281    11.049    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.332    11.381 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.616    11.996    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X36Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.575    12.767    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X36Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
                         clock pessimism              0.230    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X36Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.639    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 2.156ns (23.688%)  route 6.946ns (76.312%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y36         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          1.127     4.603    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.325     4.928 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=2, routed)           1.015     5.943    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.348     6.291 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.451     6.742    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X41Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.866 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.741     7.607    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.731 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.876     8.607    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124     8.731 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5/O
                         net (fo=18, routed)          0.594     9.326    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/rd_adv_buf23_out
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4/O
                         net (fo=1, routed)           0.422     9.872    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.803    10.799    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en_mod1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.118    10.917 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_10/O
                         net (fo=10, routed)          0.916    11.833    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.326    12.159 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[5]_i_1/O
                         net (fo=1, routed)           0.000    12.159    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL_n_43
    SLICE_X34Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X34Y45         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.077    12.846    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  0.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.466%)  route 0.226ns (61.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X21Y40         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/Q
                         net (fo=2, routed)           0.226     1.266    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[42]
    SLICE_X23Y38         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.826     1.196    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_aclk
    SLICE_X23Y38         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[17]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.066     1.228    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.492%)  route 0.235ns (62.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X25Y11         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[30]/Q
                         net (fo=1, routed)           0.235     1.275    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[29]
    SLICE_X15Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.829     1.199    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X15Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.070     1.235    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.288%)  route 0.227ns (61.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.559     0.900    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X23Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg[18]/Q
                         net (fo=4, routed)           0.227     1.268    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[18]
    SLICE_X16Y7          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X16Y7          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[18]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y7          FDRE (Hold_fdre_C_D)         0.059     1.225    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.982%)  route 0.230ns (62.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.560     0.901    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X21Y45         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[13]/Q
                         net (fo=2, routed)           0.230     1.272    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][37]
    SLICE_X24Y44         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.828     1.198    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X24Y44         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y44         FDRE (Hold_fdre_C_D)         0.063     1.227    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.108%)  route 0.249ns (63.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.556     0.897    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X23Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[23]/Q
                         net (fo=1, routed)           0.249     1.287    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[22]
    SLICE_X15Y11         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.829     1.199    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X15Y11         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.076     1.241    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.867%)  route 0.194ns (54.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.553     0.894    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X24Y18         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[0]/Q
                         net (fo=1, routed)           0.194     1.251    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[0]
    SLICE_X21Y17         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.822     1.192    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X21Y17         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.046     1.204    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.166%)  route 0.217ns (53.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.558     0.899    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X21Y53         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid_reg/Q
                         net (fo=3, routed)           0.217     1.256    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid
    SLICE_X23Y53         LUT3 (Prop_lut3_I0_O)        0.045     1.301 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_i_2/O
                         net (fo=1, routed)           0.000     1.301    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_i_2_n_0
    SLICE_X23Y53         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.827     1.197    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X23Y53         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y53         FDRE (Hold_fdre_C_D)         0.091     1.254    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.210ns (50.180%)  route 0.208ns (49.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.559     0.900    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aclk
    SLICE_X20Y8          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[66]/Q
                         net (fo=1, routed)           0.208     1.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg_n_0_[66]
    SLICE_X22Y8          LUT3 (Prop_lut3_I2_O)        0.046     1.318 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[66]_i_2__1/O
                         net (fo=1, routed)           0.000     1.318    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[66]_i_2__1_n_0
    SLICE_X22Y8          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.827     1.197    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aclk
    SLICE_X22Y8          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[66]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y8          FDRE (Hold_fdre_C_D)         0.107     1.270    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.014%)  route 0.177ns (57.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X21Y42         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[3]/Q
                         net (fo=2, routed)           0.177     1.204    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][27]
    SLICE_X22Y42         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.827     1.197    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y42         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)        -0.007     1.156    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/wvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.300%)  route 0.185ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/s_axi_lite_aclk
    SLICE_X22Y52         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg/Q
                         net (fo=29, routed)          0.185     1.225    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/sig_rst2lite_bside_reset
    SLICE_X20Y52         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/wvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.830     1.200    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X20Y52         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/wvalid_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y52         FDRE (Hold_fdre_C_R)         0.009     1.175    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/wvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y48  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y48  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y48  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y48  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y48  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y48  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y48  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y48  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y47  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y47  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y37  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y37  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y37  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.656ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.144    38.724    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.555    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.656    

Slack (MET) :             32.656ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.144    38.724    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.555    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.656    

Slack (MET) :             32.656ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.144    38.724    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.555    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.656    

Slack (MET) :             32.656ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.144    38.724    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.555    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.656    

Slack (MET) :             32.712ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.952ns (15.098%)  route 5.353ns (84.902%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.431 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=3, routed)           1.097     0.854    linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]
    SLICE_X34Y54         LUT5 (Prop_lut5_I1_O)        0.124     0.978 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.962     1.940    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     2.064 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.326     2.390    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     2.514 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          2.273     4.787    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X26Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.911 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.696     5.607    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.540    38.431    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.905    
                         clock uncertainty           -0.144    38.761    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.318    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                 32.712    

Slack (MET) :             32.797ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.144    38.725    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.556    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.797    

Slack (MET) :             32.797ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.144    38.725    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.556    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.797    

Slack (MET) :             32.797ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.144    38.725    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.556    linebuffer_test_i/o_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.797    

Slack (MET) :             32.797ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.144    38.725    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.556    linebuffer_test_i/o_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.797    

Slack (MET) :             32.807ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.875ns (29.082%)  route 4.572ns (70.918%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.001     5.749    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y45         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y45         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.144    38.725    
    SLICE_X32Y45         FDRE (Setup_fdre_C_CE)      -0.169    38.556    linebuffer_test_i/o_buf_controller/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 32.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.378%)  route 0.128ns (47.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/Q
                         net (fo=2, routed)           0.128    -0.227    linebuffer_test_i/i_buf_controller/inst/o_data[15]
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/C
                         clock pessimism              0.250    -0.480    
    SLICE_X26Y4          FDRE (Hold_fdre_C_D)         0.071    -0.409    linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.562    -0.499    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/Q
                         net (fo=2, routed)           0.125    -0.233    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/C
                         clock pessimism              0.250    -0.482    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.064    -0.418    linebuffer_test_i/i_buf_controller/inst/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=2, routed)           0.132    -0.222    linebuffer_test_i/i_buf_controller/inst/o_data[2]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.070    -0.412    linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.392%)  route 0.133ns (48.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.221    linebuffer_test_i/i_buf_controller/inst/o_data[6]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.070    -0.412    linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.849%)  route 0.126ns (47.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.228    linebuffer_test_i/i_buf_controller/inst/o_data[10]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.072    -0.423    linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.388%)  route 0.133ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.133    -0.220    linebuffer_test_i/i_buf_controller/inst/o_data[4]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.066    -0.416    linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.236    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.247    -0.485    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.053    -0.432    linebuffer_test_i/i_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.218    linebuffer_test_i/i_buf_controller/inst/o_data[5]
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X26Y3          FDRE (Hold_fdre_C_D)         0.075    -0.421    linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.223    linebuffer_test_i/i_buf_controller/inst/o_data[8]
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
                         clock pessimism              0.247    -0.483    
    SLICE_X26Y3          FDRE (Hold_fdre_C_D)         0.047    -0.436    linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.606%)  route 0.137ns (42.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X23Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.220    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]
    SLICE_X22Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.175 r  linebuffer_test_i/test_pattern_generator_0/inst/vde_i_1/O
                         net (fo=1, routed)           0.000    -0.175    linebuffer_test_i/test_pattern_generator_0/inst/vde0
    SLICE_X22Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X22Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/C
                         clock pessimism              0.250    -0.482    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.091    -0.391    linebuffer_test_i/test_pattern_generator_0/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X2Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X1Y0      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y43     linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y43     linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y43     linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y43     linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y42     linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y44     linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y45     linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y42     linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y42     linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X32Y42     linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   linebuffer_test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.710ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.952ns (15.098%)  route 5.353ns (84.902%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.431 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=3, routed)           1.097     0.854    linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]
    SLICE_X34Y54         LUT5 (Prop_lut5_I1_O)        0.124     0.978 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.962     1.940    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     2.064 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.326     2.390    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     2.514 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          2.273     4.787    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X26Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.911 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.696     5.607    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.540    38.431    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.905    
                         clock uncertainty           -0.145    38.760    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.317    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.317    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                 32.710    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.806ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.875ns (29.082%)  route 4.572ns (70.918%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.001     5.749    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y45         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y45         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y45         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 32.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.378%)  route 0.128ns (47.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/Q
                         net (fo=2, routed)           0.128    -0.227    linebuffer_test_i/i_buf_controller/inst/o_data[15]
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/C
                         clock pessimism              0.250    -0.480    
                         clock uncertainty            0.145    -0.335    
    SLICE_X26Y4          FDRE (Hold_fdre_C_D)         0.071    -0.264    linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.562    -0.499    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/Q
                         net (fo=2, routed)           0.125    -0.233    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/C
                         clock pessimism              0.250    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.064    -0.273    linebuffer_test_i/i_buf_controller/inst/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=2, routed)           0.132    -0.222    linebuffer_test_i/i_buf_controller/inst/o_data[2]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.070    -0.267    linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.392%)  route 0.133ns (48.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.221    linebuffer_test_i/i_buf_controller/inst/o_data[6]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.070    -0.267    linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.849%)  route 0.126ns (47.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.228    linebuffer_test_i/i_buf_controller/inst/o_data[10]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.145    -0.350    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.072    -0.278    linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.388%)  route 0.133ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.133    -0.220    linebuffer_test_i/i_buf_controller/inst/o_data[4]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.066    -0.271    linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.236    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.247    -0.485    
                         clock uncertainty            0.145    -0.340    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.053    -0.287    linebuffer_test_i/i_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.218    linebuffer_test_i/i_buf_controller/inst/o_data[5]
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.145    -0.351    
    SLICE_X26Y3          FDRE (Hold_fdre_C_D)         0.075    -0.276    linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.223    linebuffer_test_i/i_buf_controller/inst/o_data[8]
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
                         clock pessimism              0.247    -0.483    
                         clock uncertainty            0.145    -0.338    
    SLICE_X26Y3          FDRE (Hold_fdre_C_D)         0.047    -0.291    linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.606%)  route 0.137ns (42.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X23Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.220    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]
    SLICE_X22Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.175 r  linebuffer_test_i/test_pattern_generator_0/inst/vde_i_1/O
                         net (fo=1, routed)           0.000    -0.175    linebuffer_test_i/test_pattern_generator_0/inst/vde0
    SLICE_X22Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X22Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/C
                         clock pessimism              0.250    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.091    -0.246    linebuffer_test_i/test_pattern_generator_0/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.875ns (28.422%)  route 4.722ns (71.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.394 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.151     5.898    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.502    38.394    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.867    
                         clock uncertainty           -0.145    38.722    
    SLICE_X32Y42         FDRE (Setup_fdre_C_CE)      -0.169    38.553    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.710ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.952ns (15.098%)  route 5.353ns (84.902%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.431 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]/Q
                         net (fo=3, routed)           1.097     0.854    linebuffer_test_i/o_buf_controller/inst/h_count_reg[3]
    SLICE_X34Y54         LUT5 (Prop_lut5_I1_O)        0.124     0.978 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13/O
                         net (fo=2, routed)           0.962     1.940    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_13_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     2.064 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=3, routed)           0.326     2.390    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     2.514 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=37, routed)          2.273     4.787    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X26Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.911 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.696     5.607    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.540    38.431    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.905    
                         clock uncertainty           -0.145    38.760    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.317    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.317    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                 32.710    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.875ns (29.038%)  route 4.582ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.011     5.758    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y43         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.806ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.875ns (29.082%)  route 4.572ns (70.918%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.395 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=7, routed)           0.955     0.712    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.369 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.369    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.588 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/O[0]
                         net (fo=1, routed)           0.818     2.406    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_7
    SLICE_X34Y55         LUT4 (Prop_lut4_I0_O)        0.295     2.701 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.821     3.522    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.646 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.978     4.623    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.747 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          1.001     5.749    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X32Y45         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.503    38.395    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y45         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                         clock pessimism              0.473    38.868    
                         clock uncertainty           -0.145    38.723    
    SLICE_X32Y45         FDRE (Setup_fdre_C_CE)      -0.169    38.554    linebuffer_test_i/o_buf_controller/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 32.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.378%)  route 0.128ns (47.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[15]/Q
                         net (fo=2, routed)           0.128    -0.227    linebuffer_test_i/i_buf_controller/inst/o_data[15]
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/C
                         clock pessimism              0.250    -0.480    
                         clock uncertainty            0.145    -0.335    
    SLICE_X26Y4          FDRE (Hold_fdre_C_D)         0.071    -0.264    linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.562    -0.499    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/Q
                         net (fo=2, routed)           0.125    -0.233    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[9]/C
                         clock pessimism              0.250    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.064    -0.273    linebuffer_test_i/i_buf_controller/inst/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=2, routed)           0.132    -0.222    linebuffer_test_i/i_buf_controller/inst/o_data[2]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.070    -0.267    linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.392%)  route 0.133ns (48.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.221    linebuffer_test_i/i_buf_controller/inst/o_data[6]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.070    -0.267    linebuffer_test_i/i_buf_controller/inst/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.849%)  route 0.126ns (47.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.228    linebuffer_test_i/i_buf_controller/inst/o_data[10]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.145    -0.350    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.072    -0.278    linebuffer_test_i/i_buf_controller/inst/o_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.388%)  route 0.133ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.566    -0.495    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.133    -0.220    linebuffer_test_i/i_buf_controller/inst/o_data[4]
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.834    -0.729    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y0          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X27Y0          FDRE (Hold_fdre_C_D)         0.066    -0.271    linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X25Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.236    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[7]
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X24Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.247    -0.485    
                         clock uncertainty            0.145    -0.340    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.053    -0.287    linebuffer_test_i/i_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.218    linebuffer_test_i/i_buf_controller/inst/o_data[5]
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.145    -0.351    
    SLICE_X26Y3          FDRE (Hold_fdre_C_D)         0.075    -0.276    linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X27Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.223    linebuffer_test_i/i_buf_controller/inst/o_data[8]
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
                         clock pessimism              0.247    -0.483    
                         clock uncertainty            0.145    -0.338    
    SLICE_X26Y3          FDRE (Hold_fdre_C_D)         0.047    -0.291    linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.606%)  route 0.137ns (42.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.563    -0.498    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X23Y2          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.220    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[10]
    SLICE_X22Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.175 r  linebuffer_test_i/test_pattern_generator_0/inst/vde_i_1/O
                         net (fo=1, routed)           0.000    -0.175    linebuffer_test_i/test_pattern_generator_0/inst/vde0
    SLICE_X22Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.732    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X22Y1          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vde_reg/C
                         clock pessimism              0.250    -0.482    
                         clock uncertainty            0.145    -0.337    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.091    -0.246    linebuffer_test_i/test_pattern_generator_0/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 0.642ns (9.517%)  route 6.104ns (90.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.744     3.052    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.102     7.672    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y12         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.002     9.798    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y15         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y15         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X10Y15         FDPE (Recov_fdpe_C_PRE)     -0.361    12.294    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 0.642ns (9.517%)  route 6.104ns (90.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.744     3.052    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.102     7.672    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y12         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.002     9.798    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y15         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y15         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X10Y15         FDPE (Recov_fdpe_C_PRE)     -0.319    12.336    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 0.642ns (10.133%)  route 5.694ns (89.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.744     3.052    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.288     6.858    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y29          LUT1 (Prop_lut1_I0_O)        0.124     6.982 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.406     9.388    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y17         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.493    12.685    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y17         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X15Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    12.288    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 0.642ns (10.133%)  route 5.694ns (89.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.744     3.052    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.288     6.858    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y29          LUT1 (Prop_lut1_I0_O)        0.124     6.982 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.406     9.388    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y17         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.493    12.685    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y17         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X15Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    12.288    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.642ns (10.403%)  route 5.529ns (89.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.744     3.052    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.288     6.858    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y29          LUT1 (Prop_lut1_I0_O)        0.124     6.982 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.241     9.223    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X18Y20         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.489    12.681    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X18Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    12.284    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.642ns (10.403%)  route 5.529ns (89.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.744     3.052    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.288     6.858    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y29          LUT1 (Prop_lut1_I0_O)        0.124     6.982 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.241     9.223    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X18Y20         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.489    12.681    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X18Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    12.284    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.642ns (10.755%)  route 5.327ns (89.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.744     3.052    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.102     7.672    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y12         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.225     9.021    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y9          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.498    12.690    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y9          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X33Y9          FDPE (Recov_fdpe_C_PRE)     -0.359    12.293    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.642ns (10.755%)  route 5.327ns (89.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.744     3.052    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.102     7.672    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y12         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.225     9.021    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y9          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.498    12.690    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y9          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X33Y9          FDPE (Recov_fdpe_C_PRE)     -0.359    12.293    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.642ns (10.755%)  route 5.327ns (89.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.744     3.052    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.102     7.672    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y12         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.225     9.021    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y9          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.498    12.690    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y9          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X33Y9          FDPE (Recov_fdpe_C_PRE)     -0.359    12.293    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.642ns (10.755%)  route 5.327ns (89.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.744     3.052    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.102     7.672    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X25Y12         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.225     9.021    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y9          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.498    12.690    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y9          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X33Y9          FDPE (Recov_fdpe_C_PRE)     -0.359    12.293    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  3.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.209%)  route 0.179ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.591     0.932    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y50         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDPE (Prop_fdpe_C_Q)         0.148     1.080 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.179     1.259    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X43Y49         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.862     1.232    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y49         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.029     1.203    
    SLICE_X43Y49         FDPE (Remov_fdpe_C_PRE)     -0.148     1.055    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.837%)  route 0.238ns (59.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.593     0.934    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y49         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.098 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.238     1.335    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X41Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.861     1.231    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.837%)  route 0.238ns (59.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.593     0.934    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y49         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.098 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.238     1.335    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X41Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.861     1.231    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.837%)  route 0.238ns (59.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.593     0.934    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y49         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.098 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.238     1.335    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X41Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.861     1.231    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.837%)  route 0.238ns (59.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.593     0.934    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y49         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.098 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.238     1.335    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X41Y50         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.861     1.231    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y50         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.107    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.399%)  route 0.242ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.593     0.934    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y49         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.098 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.339    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.861     1.231    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.399%)  route 0.242ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.593     0.934    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y49         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.098 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.339    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.861     1.231    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.399%)  route 0.242ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.593     0.934    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y49         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.098 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.339    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.861     1.231    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.399%)  route 0.242ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.593     0.934    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y49         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.098 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.339    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.861     1.231    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.399%)  route 0.242ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.593     0.934    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y49         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.098 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.339    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X40Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.861     1.231    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.230    





