

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Sun Jun  2 15:38:27 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Col_puf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  484001|  484001|  484001|  484001|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop  |  484000|  484000|       250|          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop          |     242|     242|        75|         72|          1|     3|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 72, depth = 75


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 1
  Pipeline-0 : II = 72, D = 75, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 78 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 3 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i11 [ 0, %0 ], [ %add_ln8, %Filter2_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 88 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln35_1, %Filter2_Loop_end ]" [conv/conv.cpp:35]   --->   Operation 89 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i9 [ 0, %0 ], [ %select_ln11, %Filter2_Loop_end ]" [conv/conv.cpp:11]   --->   Operation 90 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln35_3, %Filter2_Loop_end ]" [conv/conv.cpp:35]   --->   Operation 91 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 92 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten33, -112" [conv/conv.cpp:8]   --->   Operation 93 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten33, 1" [conv/conv.cpp:8]   --->   Operation 94 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter2_Loop_begin" [conv/conv.cpp:8]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 96 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 97 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936) nounwind"   --->   Operation 98 'speclooptripcount' 'empty_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.66ns)   --->   "%icmp_ln11 = icmp eq i9 %indvar_flatten19, 176" [conv/conv.cpp:11]   --->   Operation 99 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.02ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i4 0, i4 %c_0" [conv/conv.cpp:35]   --->   Operation 100 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.02ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i4 %r, i4 %r_0" [conv/conv.cpp:35]   --->   Operation 101 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln35_1 to i8" [conv/conv.cpp:35]   --->   Operation 102 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 %zext_ln35, 11" [conv/conv.cpp:35]   --->   Operation 103 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv/conv.cpp:35]   --->   Operation 104 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [conv/conv.cpp:14]   --->   Operation 105 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv/conv.cpp:35]   --->   Operation 106 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln35, 1" [conv/conv.cpp:11]   --->   Operation 107 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 108 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_2)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv/conv.cpp:35]   --->   Operation 109 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_2 = select i1 %or_ln35, i5 0, i5 %f_0" [conv/conv.cpp:35]   --->   Operation 110 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.02ns)   --->   "%select_ln35_3 = select i1 %and_ln35, i4 %c, i4 %select_ln35" [conv/conv.cpp:35]   --->   Operation 111 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %select_ln35_3 to i8" [conv/conv.cpp:35]   --->   Operation 112 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %zext_ln35_1, %mul_ln35" [conv/conv.cpp:35]   --->   Operation 113 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln35, i4 0)" [conv/conv.cpp:11]   --->   Operation 114 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 115 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 116 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln35_2 to i64" [conv/conv.cpp:26]   --->   Operation 117 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_2 to i9" [conv/conv.cpp:35]   --->   Operation 118 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %select_ln35_2 to i12" [conv/conv.cpp:35]   --->   Operation 119 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.54ns)   --->   "%add_ln35_1 = add i12 %zext_ln35_3, %tmp_2_cast" [conv/conv.cpp:35]   --->   Operation 120 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i12 %add_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 121 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv.cpp:35]   --->   Operation 122 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:18]   --->   Operation 123 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 124 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 13.0>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i2 [ 0, %Filter2_Loop_begin ], [ %add_ln18, %.reset ]" [conv/conv.cpp:18]   --->   Operation 125 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln18, %.reset ]" [conv/conv.cpp:18]   --->   Operation 126 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln21, %.reset ]" [conv/conv.cpp:21]   --->   Operation 127 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [conv/conv.cpp:18]   --->   Operation 128 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %wr_0 to i5" [conv/conv.cpp:26]   --->   Operation 129 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv/conv.cpp:26]   --->   Operation 130 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_4 to i5" [conv/conv.cpp:26]   --->   Operation 131 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln26_1" [conv/conv.cpp:26]   --->   Operation 132 'sub' 'sub_ln26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %select_ln35_1, %zext_ln18" [conv/conv.cpp:26]   --->   Operation 133 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %add_ln26 to i8" [conv/conv.cpp:26]   --->   Operation 134 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (3.36ns) (grouped into DSP with root node add_ln26_5)   --->   "%mul_ln26 = mul i8 %zext_ln26_3, 13" [conv/conv.cpp:26]   --->   Operation 135 'mul' 'mul_ln26' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %wc_0_0 to i4" [conv/conv.cpp:22]   --->   Operation 136 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %wc_0_0 to i5" [conv/conv.cpp:26]   --->   Operation 137 'zext' 'zext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln26_3 = add i5 %zext_ln26_4, %sub_ln26" [conv/conv.cpp:26]   --->   Operation 138 'add' 'add_ln26_3' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_7_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln26_3, i4 0)" [conv/conv.cpp:26]   --->   Operation 139 'bitconcatenate' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.82ns)   --->   "%add_ln26_4 = add i9 %zext_ln35_2, %tmp_7_cast" [conv/conv.cpp:26]   --->   Operation 140 'add' 'add_ln26_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i9 %add_ln26_4 to i64" [conv/conv.cpp:26]   --->   Operation 141 'zext' 'zext_ln26_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [144 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 142 'getelementptr' 'conv_weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [144 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 143 'getelementptr' 'conv_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [144 x float]* @conv_weights_2, i64 0, i64 %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 144 'getelementptr' 'conv_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%conv_weights_3_addr = getelementptr [144 x float]* @conv_weights_3, i64 0, i64 %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 145 'getelementptr' 'conv_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%conv_weights_4_addr = getelementptr [144 x float]* @conv_weights_4, i64 0, i64 %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 146 'getelementptr' 'conv_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%conv_weights_5_addr = getelementptr [144 x float]* @conv_weights_5, i64 0, i64 %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 147 'getelementptr' 'conv_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %select_ln35_3, %zext_ln22" [conv/conv.cpp:26]   --->   Operation 148 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i4 %add_ln26_1 to i8" [conv/conv.cpp:26]   --->   Operation 149 'zext' 'zext_ln26_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln26_5 = add i8 %zext_ln26_7, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 150 'add' 'add_ln26_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_5, i3 0)" [conv/conv.cpp:26]   --->   Operation 151 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_5, i1 false)" [conv/conv.cpp:26]   --->   Operation 152 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i9 %tmp_1 to i11" [conv/conv.cpp:26]   --->   Operation 153 'zext' 'zext_ln26_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.63ns)   --->   "%sub_ln26_1 = sub i11 %p_shl_cast, %zext_ln26_8" [conv/conv.cpp:26]   --->   Operation 154 'sub' 'sub_ln26_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i11 %sub_ln26_1 to i64" [conv/conv.cpp:26]   --->   Operation 155 'zext' 'zext_ln26_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_9" [conv/conv.cpp:26]   --->   Operation 156 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln26 = or i11 %sub_ln26_1, 1" [conv/conv.cpp:26]   --->   Operation 157 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i11 %or_ln26 to i64" [conv/conv.cpp:26]   --->   Operation 158 'zext' 'zext_ln26_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_10" [conv/conv.cpp:26]   --->   Operation 159 'getelementptr' 'input_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [2/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:26]   --->   Operation 160 'load' 'conv_weights_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 161 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 161 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 162 [2/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 162 'load' 'conv_weights_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 163 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 163 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 164 [2/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:26]   --->   Operation 164 'load' 'conv_weights_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 165 [2/2] (3.25ns)   --->   "%conv_weights_3_load = load float* %conv_weights_3_addr, align 4" [conv/conv.cpp:26]   --->   Operation 165 'load' 'conv_weights_3_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 166 [2/2] (3.25ns)   --->   "%conv_weights_4_load = load float* %conv_weights_4_addr, align 4" [conv/conv.cpp:26]   --->   Operation 166 'load' 'conv_weights_4_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 167 [2/2] (3.25ns)   --->   "%conv_weights_5_load = load float* %conv_weights_5_addr, align 4" [conv/conv.cpp:26]   --->   Operation 167 'load' 'conv_weights_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln21 = or i2 %wc_0_0, 1" [conv/conv.cpp:21]   --->   Operation 168 'or' 'or_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %or_ln21, -1" [conv/conv.cpp:21]   --->   Operation 169 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %indvar_flatten, -1" [conv/conv.cpp:18]   --->   Operation 170 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%xor_ln21 = xor i2 %wc_0_0, -2" [conv/conv.cpp:21]   --->   Operation 171 'xor' 'xor_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %icmp_ln21, i2 -2, i2 %xor_ln21" [conv/conv.cpp:21]   --->   Operation 172 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 173 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i11 %sub_ln26_1, 2" [conv/conv.cpp:26]   --->   Operation 173 'add' 'add_ln26_6' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i11 %add_ln26_6 to i64" [conv/conv.cpp:26]   --->   Operation 174 'zext' 'zext_ln26_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_11" [conv/conv.cpp:26]   --->   Operation 175 'getelementptr' 'input_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i11 %sub_ln26_1, 3" [conv/conv.cpp:26]   --->   Operation 176 'add' 'add_ln26_7' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i11 %add_ln26_7 to i64" [conv/conv.cpp:26]   --->   Operation 177 'zext' 'zext_ln26_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_12" [conv/conv.cpp:26]   --->   Operation 178 'getelementptr' 'input_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:26]   --->   Operation 179 'load' 'conv_weights_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 180 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 180 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 181 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 181 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 182 'load' 'conv_weights_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 183 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 183 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 184 [1/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:26]   --->   Operation 184 'load' 'conv_weights_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 185 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 185 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 186 [1/2] (3.25ns)   --->   "%conv_weights_3_load = load float* %conv_weights_3_addr, align 4" [conv/conv.cpp:26]   --->   Operation 186 'load' 'conv_weights_3_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 187 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 187 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 188 [1/2] (3.25ns)   --->   "%conv_weights_4_load = load float* %conv_weights_4_addr, align 4" [conv/conv.cpp:26]   --->   Operation 188 'load' 'conv_weights_4_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 189 [1/2] (3.25ns)   --->   "%conv_weights_5_load = load float* %conv_weights_5_addr, align 4" [conv/conv.cpp:26]   --->   Operation 189 'load' 'conv_weights_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 190 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:18]   --->   Operation 190 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %wr to i4" [conv/conv.cpp:18]   --->   Operation 191 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (1.73ns)   --->   "%add_ln26_10 = add i4 %select_ln35_1, %zext_ln18_1" [conv/conv.cpp:26]   --->   Operation 192 'add' 'add_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i4 %add_ln26_10 to i8" [conv/conv.cpp:26]   --->   Operation 193 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (3.36ns) (grouped into DSP with root node add_ln26_12)   --->   "%mul_ln26_1 = mul i8 %zext_ln26_17, 13" [conv/conv.cpp:26]   --->   Operation 194 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 195 [1/1] (1.02ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i4 %add_ln26_10, i4 %add_ln26" [conv/conv.cpp:18]   --->   Operation 195 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %wr, i6 0)" [conv/conv.cpp:26]   --->   Operation 196 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i8 %tmp_5 to i9" [conv/conv.cpp:26]   --->   Operation 197 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %wr, i4 0)" [conv/conv.cpp:26]   --->   Operation 198 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i6 %tmp_7 to i9" [conv/conv.cpp:26]   --->   Operation 199 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_3 = sub i9 %zext_ln26_19, %zext_ln26_20" [conv/conv.cpp:26]   --->   Operation 200 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 201 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln26_11 = add i9 %zext_ln35_2, %sub_ln26_3" [conv/conv.cpp:26]   --->   Operation 201 'add' 'add_ln26_11' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i9 %add_ln26_11 to i64" [conv/conv.cpp:26]   --->   Operation 202 'sext' 'sext_ln26' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%conv_weights_0_addr_2 = getelementptr [144 x float]* @conv_weights_0, i64 0, i64 %sext_ln26" [conv/conv.cpp:26]   --->   Operation 203 'getelementptr' 'conv_weights_0_addr_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%conv_weights_1_addr_2 = getelementptr [144 x float]* @conv_weights_1, i64 0, i64 %sext_ln26" [conv/conv.cpp:26]   --->   Operation 204 'getelementptr' 'conv_weights_1_addr_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%conv_weights_2_addr_2 = getelementptr [144 x float]* @conv_weights_2, i64 0, i64 %sext_ln26" [conv/conv.cpp:26]   --->   Operation 205 'getelementptr' 'conv_weights_2_addr_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%conv_weights_3_addr_2 = getelementptr [144 x float]* @conv_weights_3, i64 0, i64 %sext_ln26" [conv/conv.cpp:26]   --->   Operation 206 'getelementptr' 'conv_weights_3_addr_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%conv_weights_4_addr_2 = getelementptr [144 x float]* @conv_weights_4, i64 0, i64 %sext_ln26" [conv/conv.cpp:26]   --->   Operation 207 'getelementptr' 'conv_weights_4_addr_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%conv_weights_5_addr_2 = getelementptr [144 x float]* @conv_weights_5, i64 0, i64 %sext_ln26" [conv/conv.cpp:26]   --->   Operation 208 'getelementptr' 'conv_weights_5_addr_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln26_12 = add i8 %zext_ln35_1, %mul_ln26_1" [conv/conv.cpp:26]   --->   Operation 209 'add' 'add_ln26_12' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [2/2] (3.25ns)   --->   "%conv_weights_0_load_2 = load float* %conv_weights_0_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 210 'load' 'conv_weights_0_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 211 [2/2] (3.25ns)   --->   "%conv_weights_1_load_2 = load float* %conv_weights_1_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 211 'load' 'conv_weights_1_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 212 [2/2] (3.25ns)   --->   "%conv_weights_2_load_2 = load float* %conv_weights_2_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 212 'load' 'conv_weights_2_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 213 [2/2] (3.25ns)   --->   "%conv_weights_3_load_2 = load float* %conv_weights_3_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 213 'load' 'conv_weights_3_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 214 [2/2] (3.25ns)   --->   "%conv_weights_4_load_2 = load float* %conv_weights_4_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 214 'load' 'conv_weights_4_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 215 [2/2] (3.25ns)   --->   "%conv_weights_5_load_2 = load float* %conv_weights_5_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 215 'load' 'conv_weights_5_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 216 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i11 %sub_ln26_1, 4" [conv/conv.cpp:26]   --->   Operation 216 'add' 'add_ln26_8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i11 %add_ln26_8 to i64" [conv/conv.cpp:26]   --->   Operation 217 'zext' 'zext_ln26_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_13" [conv/conv.cpp:26]   --->   Operation 218 'getelementptr' 'input_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (1.63ns)   --->   "%add_ln26_9 = add i11 %sub_ln26_1, 5" [conv/conv.cpp:26]   --->   Operation 219 'add' 'add_ln26_9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i11 %add_ln26_9 to i64" [conv/conv.cpp:26]   --->   Operation 220 'zext' 'zext_ln26_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_14" [conv/conv.cpp:26]   --->   Operation 221 'getelementptr' 'input_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 222 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 223 'fmul' 'tmp_1_0_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 224 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 225 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 225 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 226 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 226 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 227 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 227 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 228 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [conv/conv.cpp:18]   --->   Operation 228 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i2 %select_ln18 to i5" [conv/conv.cpp:26]   --->   Operation 229 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18, i2 0)" [conv/conv.cpp:26]   --->   Operation 230 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i4 %tmp_2 to i5" [conv/conv.cpp:26]   --->   Operation 231 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_2 = sub i5 %zext_ln26_16, %zext_ln26_15" [conv/conv.cpp:26]   --->   Operation 232 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i4 %select_ln18_1 to i8" [conv/conv.cpp:26]   --->   Operation 233 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (3.36ns) (grouped into DSP with root node add_ln26_19)   --->   "%mul_ln26_2 = mul i8 %zext_ln26_18, 13" [conv/conv.cpp:26]   --->   Operation 234 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/2] (3.25ns)   --->   "%conv_weights_0_load_2 = load float* %conv_weights_0_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 235 'load' 'conv_weights_0_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 236 [1/2] (3.25ns)   --->   "%conv_weights_1_load_2 = load float* %conv_weights_1_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 236 'load' 'conv_weights_1_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 237 [1/2] (3.25ns)   --->   "%conv_weights_2_load_2 = load float* %conv_weights_2_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 237 'load' 'conv_weights_2_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 238 [1/2] (3.25ns)   --->   "%conv_weights_3_load_2 = load float* %conv_weights_3_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 238 'load' 'conv_weights_3_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 239 [1/2] (3.25ns)   --->   "%conv_weights_4_load_2 = load float* %conv_weights_4_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 239 'load' 'conv_weights_4_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 240 [1/2] (3.25ns)   --->   "%conv_weights_5_load_2 = load float* %conv_weights_5_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 240 'load' 'conv_weights_5_load_2' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 241 [1/1] (0.99ns)   --->   "%select_ln18_3 = select i1 %icmp_ln21, i2 1, i2 %or_ln21" [conv/conv.cpp:18]   --->   Operation 241 'select' 'select_ln18_3' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %select_ln18_3 to i4" [conv/conv.cpp:21]   --->   Operation 242 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i2 %select_ln18_3 to i5" [conv/conv.cpp:26]   --->   Operation 243 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln26_17 = add i5 %zext_ln26_5, %sub_ln26_2" [conv/conv.cpp:26]   --->   Operation 244 'add' 'add_ln26_17' <Predicate = (!icmp_ln18)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_16_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln26_17, i4 0)" [conv/conv.cpp:26]   --->   Operation 245 'bitconcatenate' 'tmp_16_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.82ns)   --->   "%add_ln26_18 = add i9 %zext_ln35_2, %tmp_16_cast" [conv/conv.cpp:26]   --->   Operation 246 'add' 'add_ln26_18' <Predicate = (!icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i9 %add_ln26_18 to i64" [conv/conv.cpp:26]   --->   Operation 247 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%conv_weights_0_addr_1 = getelementptr [144 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_28" [conv/conv.cpp:26]   --->   Operation 248 'getelementptr' 'conv_weights_0_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%conv_weights_1_addr_1 = getelementptr [144 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_28" [conv/conv.cpp:26]   --->   Operation 249 'getelementptr' 'conv_weights_1_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%conv_weights_2_addr_1 = getelementptr [144 x float]* @conv_weights_2, i64 0, i64 %zext_ln26_28" [conv/conv.cpp:26]   --->   Operation 250 'getelementptr' 'conv_weights_2_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%conv_weights_3_addr_1 = getelementptr [144 x float]* @conv_weights_3, i64 0, i64 %zext_ln26_28" [conv/conv.cpp:26]   --->   Operation 251 'getelementptr' 'conv_weights_3_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%conv_weights_4_addr_1 = getelementptr [144 x float]* @conv_weights_4, i64 0, i64 %zext_ln26_28" [conv/conv.cpp:26]   --->   Operation 252 'getelementptr' 'conv_weights_4_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%conv_weights_5_addr_1 = getelementptr [144 x float]* @conv_weights_5, i64 0, i64 %zext_ln26_28" [conv/conv.cpp:26]   --->   Operation 253 'getelementptr' 'conv_weights_5_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %select_ln35_3, %zext_ln21" [conv/conv.cpp:26]   --->   Operation 254 'add' 'add_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i4 %add_ln26_2 to i8" [conv/conv.cpp:26]   --->   Operation 255 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln26_19 = add i8 %zext_ln26_29, %mul_ln26_2" [conv/conv.cpp:26]   --->   Operation 256 'add' 'add_ln26_19' <Predicate = (!icmp_ln18)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 257 [2/2] (3.25ns)   --->   "%conv_weights_0_load_1 = load float* %conv_weights_0_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 257 'load' 'conv_weights_0_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 258 [2/2] (3.25ns)   --->   "%conv_weights_1_load_1 = load float* %conv_weights_1_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 258 'load' 'conv_weights_1_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 259 [2/2] (3.25ns)   --->   "%conv_weights_2_load_1 = load float* %conv_weights_2_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 259 'load' 'conv_weights_2_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 260 [2/2] (3.25ns)   --->   "%conv_weights_3_load_1 = load float* %conv_weights_3_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 260 'load' 'conv_weights_3_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 261 [2/2] (3.25ns)   --->   "%conv_weights_4_load_1 = load float* %conv_weights_4_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 261 'load' 'conv_weights_4_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 262 [2/2] (3.25ns)   --->   "%conv_weights_5_load_1 = load float* %conv_weights_5_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 262 'load' 'conv_weights_5_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3_1_5, %.reset ]" [conv/conv.cpp:26]   --->   Operation 263 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 264 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 265 'fmul' 'tmp_1_0_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 266 'fmul' 'tmp_1_0_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 267 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 268 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 268 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_12, i3 0)" [conv/conv.cpp:26]   --->   Operation 269 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_12, i1 false)" [conv/conv.cpp:26]   --->   Operation 270 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i9 %tmp_8 to i11" [conv/conv.cpp:26]   --->   Operation 271 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (1.63ns)   --->   "%sub_ln26_4 = sub i11 %p_shl5_cast, %zext_ln26_21" [conv/conv.cpp:26]   --->   Operation 272 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i11 %sub_ln26_4 to i64" [conv/conv.cpp:26]   --->   Operation 273 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_22" [conv/conv.cpp:26]   --->   Operation 274 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln26_1 = or i11 %sub_ln26_4, 1" [conv/conv.cpp:26]   --->   Operation 275 'or' 'or_ln26_1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i11 %or_ln26_1 to i64" [conv/conv.cpp:26]   --->   Operation 276 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_23" [conv/conv.cpp:26]   --->   Operation 277 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 278 [2/2] (3.25ns)   --->   "%input_load_12 = load float* %input_addr_12, align 4" [conv/conv.cpp:26]   --->   Operation 278 'load' 'input_load_12' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 279 [2/2] (3.25ns)   --->   "%input_load_13 = load float* %input_addr_13, align 4" [conv/conv.cpp:26]   --->   Operation 279 'load' 'input_load_13' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 280 [1/2] (3.25ns)   --->   "%conv_weights_0_load_1 = load float* %conv_weights_0_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 280 'load' 'conv_weights_0_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 281 [1/2] (3.25ns)   --->   "%conv_weights_1_load_1 = load float* %conv_weights_1_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 281 'load' 'conv_weights_1_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 282 [1/2] (3.25ns)   --->   "%conv_weights_2_load_1 = load float* %conv_weights_2_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 282 'load' 'conv_weights_2_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 283 [1/2] (3.25ns)   --->   "%conv_weights_3_load_1 = load float* %conv_weights_3_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 283 'load' 'conv_weights_3_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 284 [1/2] (3.25ns)   --->   "%conv_weights_4_load_1 = load float* %conv_weights_4_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 284 'load' 'conv_weights_4_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 285 [1/2] (3.25ns)   --->   "%conv_weights_5_load_1 = load float* %conv_weights_5_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 285 'load' 'conv_weights_5_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 286 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 286 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 287 'fmul' 'tmp_1_0_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [2/2] (12.3ns)   --->   "%tmp_1_0_3 = fmul float %conv_weights_3_load, %input_load_3" [conv/conv.cpp:26]   --->   Operation 288 'fmul' 'tmp_1_0_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/1] (1.63ns)   --->   "%add_ln26_13 = add i11 %sub_ln26_4, 2" [conv/conv.cpp:26]   --->   Operation 289 'add' 'add_ln26_13' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i11 %add_ln26_13 to i64" [conv/conv.cpp:26]   --->   Operation 290 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_24" [conv/conv.cpp:26]   --->   Operation 291 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (1.63ns)   --->   "%add_ln26_14 = add i11 %sub_ln26_4, 3" [conv/conv.cpp:26]   --->   Operation 292 'add' 'add_ln26_14' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i11 %add_ln26_14 to i64" [conv/conv.cpp:26]   --->   Operation 293 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_25" [conv/conv.cpp:26]   --->   Operation 294 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 295 [1/2] (3.25ns)   --->   "%input_load_12 = load float* %input_addr_12, align 4" [conv/conv.cpp:26]   --->   Operation 295 'load' 'input_load_12' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 296 [1/2] (3.25ns)   --->   "%input_load_13 = load float* %input_addr_13, align 4" [conv/conv.cpp:26]   --->   Operation 296 'load' 'input_load_13' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 297 [2/2] (3.25ns)   --->   "%input_load_14 = load float* %input_addr_14, align 4" [conv/conv.cpp:26]   --->   Operation 297 'load' 'input_load_14' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 298 [2/2] (3.25ns)   --->   "%input_load_15 = load float* %input_addr_15, align 4" [conv/conv.cpp:26]   --->   Operation 298 'load' 'input_load_15' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 299 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 299 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/2] (12.3ns)   --->   "%tmp_1_0_3 = fmul float %conv_weights_3_load, %input_load_3" [conv/conv.cpp:26]   --->   Operation 300 'fmul' 'tmp_1_0_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [2/2] (12.3ns)   --->   "%tmp_1_0_4 = fmul float %conv_weights_4_load, %input_load_4" [conv/conv.cpp:26]   --->   Operation 301 'fmul' 'tmp_1_0_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/1] (1.63ns)   --->   "%add_ln26_15 = add i11 %sub_ln26_4, 4" [conv/conv.cpp:26]   --->   Operation 302 'add' 'add_ln26_15' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i11 %add_ln26_15 to i64" [conv/conv.cpp:26]   --->   Operation 303 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_26" [conv/conv.cpp:26]   --->   Operation 304 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (1.63ns)   --->   "%add_ln26_16 = add i11 %sub_ln26_4, 5" [conv/conv.cpp:26]   --->   Operation 305 'add' 'add_ln26_16' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i11 %add_ln26_16 to i64" [conv/conv.cpp:26]   --->   Operation 306 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_27" [conv/conv.cpp:26]   --->   Operation 307 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 308 [1/2] (3.25ns)   --->   "%input_load_14 = load float* %input_addr_14, align 4" [conv/conv.cpp:26]   --->   Operation 308 'load' 'input_load_14' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 309 [1/2] (3.25ns)   --->   "%input_load_15 = load float* %input_addr_15, align 4" [conv/conv.cpp:26]   --->   Operation 309 'load' 'input_load_15' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 310 [2/2] (3.25ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [conv/conv.cpp:26]   --->   Operation 310 'load' 'input_load_16' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 311 [2/2] (3.25ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [conv/conv.cpp:26]   --->   Operation 311 'load' 'input_load_17' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 312 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1_0, %tmp_s" [conv/conv.cpp:26]   --->   Operation 312 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/2] (12.3ns)   --->   "%tmp_1_0_4 = fmul float %conv_weights_4_load, %input_load_4" [conv/conv.cpp:26]   --->   Operation 313 'fmul' 'tmp_1_0_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [2/2] (12.3ns)   --->   "%tmp_1_0_5 = fmul float %conv_weights_5_load, %input_load_5" [conv/conv.cpp:26]   --->   Operation 314 'fmul' 'tmp_1_0_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/2] (3.25ns)   --->   "%input_load_16 = load float* %input_addr_16, align 4" [conv/conv.cpp:26]   --->   Operation 315 'load' 'input_load_16' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 316 [1/2] (3.25ns)   --->   "%input_load_17 = load float* %input_addr_17, align 4" [conv/conv.cpp:26]   --->   Operation 316 'load' 'input_load_17' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_19, i3 0)" [conv/conv.cpp:26]   --->   Operation 317 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_19, i1 false)" [conv/conv.cpp:26]   --->   Operation 318 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i9 %tmp_9 to i11" [conv/conv.cpp:26]   --->   Operation 319 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (1.63ns)   --->   "%sub_ln26_5 = sub i11 %p_shl3_cast, %zext_ln26_30" [conv/conv.cpp:26]   --->   Operation 320 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i11 %sub_ln26_5 to i64" [conv/conv.cpp:26]   --->   Operation 321 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_31" [conv/conv.cpp:26]   --->   Operation 322 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln26_2 = or i11 %sub_ln26_5, 1" [conv/conv.cpp:26]   --->   Operation 323 'or' 'or_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i11 %or_ln26_2 to i64" [conv/conv.cpp:26]   --->   Operation 324 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_32" [conv/conv.cpp:26]   --->   Operation 325 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 326 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 326 'load' 'input_load_6' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 327 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 327 'load' 'input_load_7' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 328 [4/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 328 'fadd' 'w_sum_3_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [1/2] (12.3ns)   --->   "%tmp_1_0_5 = fmul float %conv_weights_5_load, %input_load_5" [conv/conv.cpp:26]   --->   Operation 329 'fmul' 'tmp_1_0_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [2/2] (12.3ns)   --->   "%tmp_mid1 = fmul float %conv_weights_0_load_2, %input_load_12" [conv/conv.cpp:26]   --->   Operation 330 'fmul' 'tmp_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [1/1] (1.63ns)   --->   "%add_ln26_20 = add i11 %sub_ln26_5, 2" [conv/conv.cpp:26]   --->   Operation 331 'add' 'add_ln26_20' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i11 %add_ln26_20 to i64" [conv/conv.cpp:26]   --->   Operation 332 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_33" [conv/conv.cpp:26]   --->   Operation 333 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (1.63ns)   --->   "%add_ln26_21 = add i11 %sub_ln26_5, 3" [conv/conv.cpp:26]   --->   Operation 334 'add' 'add_ln26_21' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i11 %add_ln26_21 to i64" [conv/conv.cpp:26]   --->   Operation 335 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_34" [conv/conv.cpp:26]   --->   Operation 336 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 337 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 337 'load' 'input_load_6' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 338 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 338 'load' 'input_load_7' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 339 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 339 'load' 'input_load_8' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 340 [2/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 340 'load' 'input_load_9' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 341 [3/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 341 'fadd' 'w_sum_3_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 342 [1/2] (12.3ns)   --->   "%tmp_mid1 = fmul float %conv_weights_0_load_2, %input_load_12" [conv/conv.cpp:26]   --->   Operation 342 'fmul' 'tmp_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 343 [2/2] (12.3ns)   --->   "%tmp_1_0_1_mid1 = fmul float %conv_weights_1_load_2, %input_load_13" [conv/conv.cpp:26]   --->   Operation 343 'fmul' 'tmp_1_0_1_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 344 [1/1] (1.63ns)   --->   "%add_ln26_22 = add i11 %sub_ln26_5, 4" [conv/conv.cpp:26]   --->   Operation 344 'add' 'add_ln26_22' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i11 %add_ln26_22 to i64" [conv/conv.cpp:26]   --->   Operation 345 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_35" [conv/conv.cpp:26]   --->   Operation 346 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (1.63ns)   --->   "%add_ln26_23 = add i11 %sub_ln26_5, 5" [conv/conv.cpp:26]   --->   Operation 347 'add' 'add_ln26_23' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i11 %add_ln26_23 to i64" [conv/conv.cpp:26]   --->   Operation 348 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_36" [conv/conv.cpp:26]   --->   Operation 349 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 350 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 350 'load' 'input_load_8' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 351 [1/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 351 'load' 'input_load_9' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 352 [2/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 352 'load' 'input_load_10' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 353 [2/2] (3.25ns)   --->   "%input_load_11 = load float* %input_addr_11, align 4" [conv/conv.cpp:26]   --->   Operation 353 'load' 'input_load_11' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 354 [2/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 354 'fadd' 'w_sum_3_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/2] (12.3ns)   --->   "%tmp_1_0_1_mid1 = fmul float %conv_weights_1_load_2, %input_load_13" [conv/conv.cpp:26]   --->   Operation 355 'fmul' 'tmp_1_0_1_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [2/2] (12.3ns)   --->   "%tmp_1_0_2_mid1 = fmul float %conv_weights_2_load_2, %input_load_14" [conv/conv.cpp:26]   --->   Operation 356 'fmul' 'tmp_1_0_2_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 357 'load' 'input_load_10' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_12 : Operation 358 [1/2] (3.25ns)   --->   "%input_load_11 = load float* %input_addr_11, align 4" [conv/conv.cpp:26]   --->   Operation 358 'load' 'input_load_11' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 359 [1/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:26]   --->   Operation 359 'fadd' 'w_sum_3_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/2] (12.3ns)   --->   "%tmp_1_0_2_mid1 = fmul float %conv_weights_2_load_2, %input_load_14" [conv/conv.cpp:26]   --->   Operation 360 'fmul' 'tmp_1_0_2_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 361 [2/2] (12.3ns)   --->   "%tmp_1_0_3_mid1 = fmul float %conv_weights_3_load_2, %input_load_15" [conv/conv.cpp:26]   --->   Operation 361 'fmul' 'tmp_1_0_3_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 362 [4/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 362 'fadd' 'w_sum_3_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 363 [1/2] (12.3ns)   --->   "%tmp_1_0_3_mid1 = fmul float %conv_weights_3_load_2, %input_load_15" [conv/conv.cpp:26]   --->   Operation 363 'fmul' 'tmp_1_0_3_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [2/2] (12.3ns)   --->   "%tmp_1_0_4_mid1 = fmul float %conv_weights_4_load_2, %input_load_16" [conv/conv.cpp:26]   --->   Operation 364 'fmul' 'tmp_1_0_4_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 365 [3/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 365 'fadd' 'w_sum_3_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 366 [1/2] (12.3ns)   --->   "%tmp_1_0_4_mid1 = fmul float %conv_weights_4_load_2, %input_load_16" [conv/conv.cpp:26]   --->   Operation 366 'fmul' 'tmp_1_0_4_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 367 [2/2] (12.3ns)   --->   "%tmp_1_0_5_mid1 = fmul float %conv_weights_5_load_2, %input_load_17" [conv/conv.cpp:26]   --->   Operation 367 'fmul' 'tmp_1_0_5_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 368 [2/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 368 'fadd' 'w_sum_3_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/2] (12.3ns)   --->   "%tmp_1_0_5_mid1 = fmul float %conv_weights_5_load_2, %input_load_17" [conv/conv.cpp:26]   --->   Operation 369 'fmul' 'tmp_1_0_5_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 370 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_0_load_1, %input_load_6" [conv/conv.cpp:26]   --->   Operation 370 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 371 [1/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:26]   --->   Operation 371 'fadd' 'w_sum_3_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 372 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_0_load_1, %input_load_6" [conv/conv.cpp:26]   --->   Operation 372 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 373 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_load_1, %input_load_7" [conv/conv.cpp:26]   --->   Operation 373 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 374 [4/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 374 'fadd' 'w_sum_3_0_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 375 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_load_1, %input_load_7" [conv/conv.cpp:26]   --->   Operation 375 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 376 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_weights_2_load_1, %input_load_8" [conv/conv.cpp:26]   --->   Operation 376 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 377 [3/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 377 'fadd' 'w_sum_3_0_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 378 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_weights_2_load_1, %input_load_8" [conv/conv.cpp:26]   --->   Operation 378 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 379 [2/2] (12.3ns)   --->   "%tmp_1_1_3 = fmul float %conv_weights_3_load_1, %input_load_9" [conv/conv.cpp:26]   --->   Operation 379 'fmul' 'tmp_1_1_3' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 380 [2/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 380 'fadd' 'w_sum_3_0_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 381 [1/2] (12.3ns)   --->   "%tmp_1_1_3 = fmul float %conv_weights_3_load_1, %input_load_9" [conv/conv.cpp:26]   --->   Operation 381 'fmul' 'tmp_1_1_3' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 382 [2/2] (12.3ns)   --->   "%tmp_1_1_4 = fmul float %conv_weights_4_load_1, %input_load_10" [conv/conv.cpp:26]   --->   Operation 382 'fmul' 'tmp_1_1_4' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 383 [1/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:26]   --->   Operation 383 'fadd' 'w_sum_3_0_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 384 [1/2] (12.3ns)   --->   "%tmp_1_1_4 = fmul float %conv_weights_4_load_1, %input_load_10" [conv/conv.cpp:26]   --->   Operation 384 'fmul' 'tmp_1_1_4' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 385 [2/2] (12.3ns)   --->   "%tmp_1_1_5 = fmul float %conv_weights_5_load_1, %input_load_11" [conv/conv.cpp:26]   --->   Operation 385 'fmul' 'tmp_1_1_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 386 [4/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 386 'fadd' 'w_sum_3_0_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 387 [1/2] (12.3ns)   --->   "%tmp_1_1_5 = fmul float %conv_weights_5_load_1, %input_load_11" [conv/conv.cpp:26]   --->   Operation 387 'fmul' 'tmp_1_1_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 388 [3/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 388 'fadd' 'w_sum_3_0_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 389 [2/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 389 'fadd' 'w_sum_3_0_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 390 [1/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:26]   --->   Operation 390 'fadd' 'w_sum_3_0_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 391 [4/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 391 'fadd' 'w_sum_3_0_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 392 [3/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 392 'fadd' 'w_sum_3_0_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 393 [2/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 393 'fadd' 'w_sum_3_0_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %select_ln18_4, %.reset ]" [conv/conv.cpp:18]   --->   Operation 394 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [conv/conv.cpp:23]   --->   Operation 395 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:26]   --->   Operation 396 'fadd' 'w_sum_3_0_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %indvar_flatten, 1" [conv/conv.cpp:18]   --->   Operation 397 'add' 'add_ln18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %.reset" [conv/conv.cpp:18]   --->   Operation 398 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 399 [4/4] (10.5ns)   --->   "%w_sum_3_mid1 = fadd float %w_sum_3_0_5, %tmp_mid1" [conv/conv.cpp:26]   --->   Operation 399 'fadd' 'w_sum_3_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 400 [3/4] (10.5ns)   --->   "%w_sum_3_mid1 = fadd float %w_sum_3_0_5, %tmp_mid1" [conv/conv.cpp:26]   --->   Operation 400 'fadd' 'w_sum_3_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 401 [1/1] (0.69ns)   --->   "%select_ln18_4 = select i1 %icmp_ln21, float %w_sum_3_0_5, float %w_sum_0" [conv/conv.cpp:18]   --->   Operation 401 'select' 'select_ln18_4' <Predicate = (!icmp_ln18)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 402 [2/4] (10.5ns)   --->   "%w_sum_3_mid1 = fadd float %w_sum_3_0_5, %tmp_mid1" [conv/conv.cpp:26]   --->   Operation 402 'fadd' 'w_sum_3_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 403 [1/4] (10.5ns)   --->   "%w_sum_3_mid1 = fadd float %w_sum_3_0_5, %tmp_mid1" [conv/conv.cpp:26]   --->   Operation 403 'fadd' 'w_sum_3_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 404 [4/4] (10.5ns)   --->   "%w_sum_3_0_1_mid1 = fadd float %w_sum_3_mid1, %tmp_1_0_1_mid1" [conv/conv.cpp:26]   --->   Operation 404 'fadd' 'w_sum_3_0_1_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 405 [3/4] (10.5ns)   --->   "%w_sum_3_0_1_mid1 = fadd float %w_sum_3_mid1, %tmp_1_0_1_mid1" [conv/conv.cpp:26]   --->   Operation 405 'fadd' 'w_sum_3_0_1_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 406 [2/4] (10.5ns)   --->   "%w_sum_3_0_1_mid1 = fadd float %w_sum_3_mid1, %tmp_1_0_1_mid1" [conv/conv.cpp:26]   --->   Operation 406 'fadd' 'w_sum_3_0_1_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 407 [1/4] (10.5ns)   --->   "%w_sum_3_0_1_mid1 = fadd float %w_sum_3_mid1, %tmp_1_0_1_mid1" [conv/conv.cpp:26]   --->   Operation 407 'fadd' 'w_sum_3_0_1_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 408 [4/4] (10.5ns)   --->   "%w_sum_3_0_2_mid1 = fadd float %w_sum_3_0_1_mid1, %tmp_1_0_2_mid1" [conv/conv.cpp:26]   --->   Operation 408 'fadd' 'w_sum_3_0_2_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 409 [3/4] (10.5ns)   --->   "%w_sum_3_0_2_mid1 = fadd float %w_sum_3_0_1_mid1, %tmp_1_0_2_mid1" [conv/conv.cpp:26]   --->   Operation 409 'fadd' 'w_sum_3_0_2_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 410 [2/4] (10.5ns)   --->   "%w_sum_3_0_2_mid1 = fadd float %w_sum_3_0_1_mid1, %tmp_1_0_2_mid1" [conv/conv.cpp:26]   --->   Operation 410 'fadd' 'w_sum_3_0_2_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 411 [1/4] (10.5ns)   --->   "%w_sum_3_0_2_mid1 = fadd float %w_sum_3_0_1_mid1, %tmp_1_0_2_mid1" [conv/conv.cpp:26]   --->   Operation 411 'fadd' 'w_sum_3_0_2_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 412 [4/4] (10.5ns)   --->   "%w_sum_3_0_3_mid1 = fadd float %w_sum_3_0_2_mid1, %tmp_1_0_3_mid1" [conv/conv.cpp:26]   --->   Operation 412 'fadd' 'w_sum_3_0_3_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 413 [3/4] (10.5ns)   --->   "%w_sum_3_0_3_mid1 = fadd float %w_sum_3_0_2_mid1, %tmp_1_0_3_mid1" [conv/conv.cpp:26]   --->   Operation 413 'fadd' 'w_sum_3_0_3_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 414 [2/4] (10.5ns)   --->   "%w_sum_3_0_3_mid1 = fadd float %w_sum_3_0_2_mid1, %tmp_1_0_3_mid1" [conv/conv.cpp:26]   --->   Operation 414 'fadd' 'w_sum_3_0_3_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 415 [1/4] (10.5ns)   --->   "%w_sum_3_0_3_mid1 = fadd float %w_sum_3_0_2_mid1, %tmp_1_0_3_mid1" [conv/conv.cpp:26]   --->   Operation 415 'fadd' 'w_sum_3_0_3_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 416 [4/4] (10.5ns)   --->   "%w_sum_3_0_4_mid1 = fadd float %w_sum_3_0_3_mid1, %tmp_1_0_4_mid1" [conv/conv.cpp:26]   --->   Operation 416 'fadd' 'w_sum_3_0_4_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 417 [3/4] (10.5ns)   --->   "%w_sum_3_0_4_mid1 = fadd float %w_sum_3_0_3_mid1, %tmp_1_0_4_mid1" [conv/conv.cpp:26]   --->   Operation 417 'fadd' 'w_sum_3_0_4_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 418 [2/4] (10.5ns)   --->   "%w_sum_3_0_4_mid1 = fadd float %w_sum_3_0_3_mid1, %tmp_1_0_4_mid1" [conv/conv.cpp:26]   --->   Operation 418 'fadd' 'w_sum_3_0_4_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 419 [1/4] (10.5ns)   --->   "%w_sum_3_0_4_mid1 = fadd float %w_sum_3_0_3_mid1, %tmp_1_0_4_mid1" [conv/conv.cpp:26]   --->   Operation 419 'fadd' 'w_sum_3_0_4_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 420 [4/4] (10.5ns)   --->   "%w_sum_3_0_5_mid1 = fadd float %w_sum_3_0_4_mid1, %tmp_1_0_5_mid1" [conv/conv.cpp:26]   --->   Operation 420 'fadd' 'w_sum_3_0_5_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.5>
ST_51 : Operation 421 [3/4] (10.5ns)   --->   "%w_sum_3_0_5_mid1 = fadd float %w_sum_3_0_4_mid1, %tmp_1_0_5_mid1" [conv/conv.cpp:26]   --->   Operation 421 'fadd' 'w_sum_3_0_5_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 422 [2/4] (10.5ns)   --->   "%w_sum_3_0_5_mid1 = fadd float %w_sum_3_0_4_mid1, %tmp_1_0_5_mid1" [conv/conv.cpp:26]   --->   Operation 422 'fadd' 'w_sum_3_0_5_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 11.2>
ST_53 : Operation 423 [1/4] (10.5ns)   --->   "%w_sum_3_0_5_mid1 = fadd float %w_sum_3_0_4_mid1, %tmp_1_0_5_mid1" [conv/conv.cpp:26]   --->   Operation 423 'fadd' 'w_sum_3_0_5_mid1' <Predicate = (!icmp_ln18 & icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 424 [1/1] (0.69ns)   --->   "%select_ln18_2 = select i1 %icmp_ln21, float %w_sum_3_0_5_mid1, float %w_sum_3_0_5" [conv/conv.cpp:18]   --->   Operation 424 'select' 'select_ln18_2' <Predicate = (!icmp_ln18)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 425 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %select_ln18_2, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 425 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.5>
ST_55 : Operation 426 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %select_ln18_2, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 426 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 427 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %select_ln18_2, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 427 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.5>
ST_57 : Operation 428 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %select_ln18_2, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 428 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 10.5>
ST_58 : Operation 429 [4/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 429 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 10.5>
ST_59 : Operation 430 [3/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 430 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.5>
ST_60 : Operation 431 [2/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 431 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 432 [1/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:26]   --->   Operation 432 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 433 [4/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 433 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.5>
ST_63 : Operation 434 [3/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 434 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.5>
ST_64 : Operation 435 [2/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 435 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 436 [1/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:26]   --->   Operation 436 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 437 [4/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 437 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 10.5>
ST_67 : Operation 438 [3/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 438 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 10.5>
ST_68 : Operation 439 [2/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 439 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 440 [1/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:26]   --->   Operation 440 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 441 [4/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 441 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 10.5>
ST_71 : Operation 442 [3/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 442 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 10.5>
ST_72 : Operation 443 [2/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 443 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 444 [1/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:26]   --->   Operation 444 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 445 [4/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 445 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 10.5>
ST_75 : Operation 446 [3/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 446 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 10.5>
ST_76 : Operation 447 [2/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 447 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 448 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 448 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 449 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 449 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [conv/conv.cpp:23]   --->   Operation 450 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_77 : Operation 451 [1/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:26]   --->   Operation 451 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 452 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:21]   --->   Operation 452 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 78 <SV = 29> <Delay = 3.25>
ST_78 : Operation 453 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26" [conv/conv.cpp:31]   --->   Operation 453 'getelementptr' 'conv_bias_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 454 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 454 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_78 : Operation 455 [1/1] (1.78ns)   --->   "%f = add i5 1, %select_ln35_2" [conv/conv.cpp:14]   --->   Operation 455 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 456 [1/1] (1.82ns)   --->   "%add_ln11_1 = add i9 1, %indvar_flatten19" [conv/conv.cpp:11]   --->   Operation 456 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 457 [1/1] (0.96ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i9 1, i9 %add_ln11_1" [conv/conv.cpp:11]   --->   Operation 457 'select' 'select_ln11' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 79 <SV = 30> <Delay = 13.7>
ST_79 : Operation 458 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 458 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_79 : Operation 459 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 459 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 31> <Delay = 10.5>
ST_80 : Operation 460 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 460 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 32> <Delay = 10.5>
ST_81 : Operation 461 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 461 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 33> <Delay = 15.9>
ST_82 : Operation 462 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 462 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 463 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 463 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 34> <Delay = 9.66>
ST_83 : Operation 464 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv.cpp:34]   --->   Operation 464 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 465 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 465 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 466 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 467 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv.cpp:34]   --->   Operation 467 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 468 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 468 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 469 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 470 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 470 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_6" [conv/conv.cpp:34]   --->   Operation 471 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 472 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 472 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 473 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 473 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_83 : Operation 474 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv/conv.cpp:38]   --->   Operation 474 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 475 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:14]   --->   Operation 475 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten33', conv/conv.cpp:8) with incoming values : ('add_ln8', conv/conv.cpp:8) [15]  (1.77 ns)

 <State 2>: 10.7ns
The critical path consists of the following:
	'phi' operation ('r_0', conv/conv.cpp:35) with incoming values : ('select_ln35_1', conv/conv.cpp:35) [16]  (0 ns)
	'add' operation ('r', conv/conv.cpp:8) [24]  (1.74 ns)
	'select' operation ('select_ln35_1', conv/conv.cpp:35) [29]  (1.02 ns)
	'mul' operation of DSP[41] ('mul_ln35', conv/conv.cpp:35) [31]  (3.36 ns)
	'add' operation of DSP[41] ('add_ln35', conv/conv.cpp:35) [41]  (3.02 ns)
	'add' operation ('add_ln35_1', conv/conv.cpp:35) [48]  (1.55 ns)

 <State 3>: 13ns
The critical path consists of the following:
	'phi' operation ('wr_0', conv/conv.cpp:18) with incoming values : ('select_ln18', conv/conv.cpp:18) [54]  (0 ns)
	'add' operation ('add_ln26', conv/conv.cpp:26) [63]  (1.74 ns)
	'mul' operation of DSP[81] ('mul_ln26', conv/conv.cpp:26) [65]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln26_5', conv/conv.cpp:26) [81]  (3.02 ns)
	'sub' operation ('sub_ln26_1', conv/conv.cpp:26) [85]  (1.64 ns)
	'getelementptr' operation ('input_addr', conv/conv.cpp:26) [87]  (0 ns)
	'load' operation ('input_load', conv/conv.cpp:26) on array 'input_r' [104]  (3.25 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_0_load', conv/conv.cpp:26) on array 'conv_weights_0' [103]  (3.25 ns)
	'fmul' operation ('tmp_s', conv/conv.cpp:26) [105]  (12.4 ns)

 <State 5>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv/conv.cpp:26) [105]  (12.4 ns)

 <State 6>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_1', conv/conv.cpp:26) [109]  (12.4 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_2', conv/conv.cpp:26) [113]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_3', conv/conv.cpp:26) [117]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_4', conv/conv.cpp:26) [121]  (12.4 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_5', conv/conv.cpp:26) [125]  (12.4 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_mid1', conv/conv.cpp:26) [186]  (12.4 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_1_mid1', conv/conv.cpp:26) [190]  (12.4 ns)

 <State 13>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_2_mid1', conv/conv.cpp:26) [194]  (12.4 ns)

 <State 14>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_3_mid1', conv/conv.cpp:26) [198]  (12.4 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_4_mid1', conv/conv.cpp:26) [202]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_5_mid1', conv/conv.cpp:26) [206]  (12.4 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [249]  (12.4 ns)

 <State 18>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_1', conv/conv.cpp:26) [253]  (12.4 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_2', conv/conv.cpp:26) [257]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_3', conv/conv.cpp:26) [261]  (12.4 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_4', conv/conv.cpp:26) [265]  (12.4 ns)

 <State 22>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_5', conv/conv.cpp:26) [269]  (12.4 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:26) [122]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:26) [122]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:26) [122]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [126]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [126]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [126]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:26) [126]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_mid1', conv/conv.cpp:26) [187]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_mid1', conv/conv.cpp:26) [187]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_mid1', conv/conv.cpp:26) [187]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_mid1', conv/conv.cpp:26) [187]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_mid1', conv/conv.cpp:26) [191]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_mid1', conv/conv.cpp:26) [191]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_mid1', conv/conv.cpp:26) [191]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_mid1', conv/conv.cpp:26) [191]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_mid1', conv/conv.cpp:26) [195]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_mid1', conv/conv.cpp:26) [195]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_mid1', conv/conv.cpp:26) [195]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_mid1', conv/conv.cpp:26) [195]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_3_mid1', conv/conv.cpp:26) [199]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_3_mid1', conv/conv.cpp:26) [199]  (10.5 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_3_mid1', conv/conv.cpp:26) [199]  (10.5 ns)

 <State 45>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_3_mid1', conv/conv.cpp:26) [199]  (10.5 ns)

 <State 46>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4_mid1', conv/conv.cpp:26) [203]  (10.5 ns)

 <State 47>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4_mid1', conv/conv.cpp:26) [203]  (10.5 ns)

 <State 48>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4_mid1', conv/conv.cpp:26) [203]  (10.5 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4_mid1', conv/conv.cpp:26) [203]  (10.5 ns)

 <State 50>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5_mid1', conv/conv.cpp:26) [207]  (10.5 ns)

 <State 51>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5_mid1', conv/conv.cpp:26) [207]  (10.5 ns)

 <State 52>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5_mid1', conv/conv.cpp:26) [207]  (10.5 ns)

 <State 53>: 11.2ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5_mid1', conv/conv.cpp:26) [207]  (10.5 ns)
	'select' operation ('select_ln18_2', conv/conv.cpp:18) [208]  (0.698 ns)

 <State 54>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [250]  (10.5 ns)

 <State 55>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [250]  (10.5 ns)

 <State 56>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [250]  (10.5 ns)

 <State 57>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [250]  (10.5 ns)

 <State 58>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [254]  (10.5 ns)

 <State 59>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [254]  (10.5 ns)

 <State 60>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [254]  (10.5 ns)

 <State 61>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:26) [254]  (10.5 ns)

 <State 62>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [258]  (10.5 ns)

 <State 63>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [258]  (10.5 ns)

 <State 64>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [258]  (10.5 ns)

 <State 65>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:26) [258]  (10.5 ns)

 <State 66>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [262]  (10.5 ns)

 <State 67>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [262]  (10.5 ns)

 <State 68>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [262]  (10.5 ns)

 <State 69>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:26) [262]  (10.5 ns)

 <State 70>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [266]  (10.5 ns)

 <State 71>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [266]  (10.5 ns)

 <State 72>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [266]  (10.5 ns)

 <State 73>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:26) [266]  (10.5 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [270]  (10.5 ns)

 <State 75>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [270]  (10.5 ns)

 <State 76>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [270]  (10.5 ns)

 <State 77>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:26) [270]  (10.5 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_bias_addr', conv/conv.cpp:31) [275]  (0 ns)
	'load' operation ('conv_bias_load', conv/conv.cpp:31) on array 'conv_bias' [276]  (3.25 ns)

 <State 79>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load', conv/conv.cpp:31) on array 'conv_bias' [276]  (3.25 ns)
	'fadd' operation ('w_sum', conv/conv.cpp:31) [277]  (10.5 ns)

 <State 80>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [277]  (10.5 ns)

 <State 81>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [277]  (10.5 ns)

 <State 82>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:31) [277]  (10.5 ns)
	'fcmp' operation ('tmp_6', conv/conv.cpp:34) [284]  (5.43 ns)

 <State 83>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', conv/conv.cpp:34) [284]  (5.43 ns)
	'and' operation ('and_ln34', conv/conv.cpp:34) [285]  (0 ns)
	'select' operation ('w_sum', conv/conv.cpp:34) [286]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'w_sum', conv/conv.cpp:34 on array 'conv_out' [287]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
