# valid-ready-pipeline
Beginner level SystemVerilog implementation of a single-stage valid/ready pipeline register using a standard valid/ready handshake
