ARM GAS  /tmp/ccvdmeJv.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_ll_fsmc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.FSMC_NORSRAM_Init,"ax",%progbits
  16              		.align	1
  17              		.global	FSMC_NORSRAM_Init
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	FSMC_NORSRAM_Init:
  24              	.LFB66:
  25              		.file 1 "Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c"
   1:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @file    stm32f1xx_ll_fsmc.c
   4:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief   FSMC Low Layer HAL module driver.
   6:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
   7:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *          This file provides firmware functions to manage the following
   8:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *          functionalities of the Flexible Static Memory Controller (FSMC) peripheral memories:
   9:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *           + Initialization/de-initialization functions
  10:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *           + Peripheral Control functions
  11:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *           + Peripheral State functions
  12:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
  13:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   @verbatim
  14:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   =============================================================================
  15:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                         ##### FSMC peripheral features #####
  16:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   =============================================================================
  17:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     [..] The Flexible static memory controller (FSMC) includes following memory controllers:
  18:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****          (+) The NOR/PSRAM memory controller
  19:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****          (+) The PC Card memory controller
  20:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****          (+) The NAND memory controller
  21:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (PC Card and NAND controllers available only on STM32F101xE, STM32F103xE, STM32F101xG 
  22:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
  23:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     [..] The FSMC functional block makes the interface with synchronous and asynchronous static
  24:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****          memories and 16-bit PC memory cards. Its main purposes are:
  25:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****          (+) to translate AHB transactions into the appropriate external device protocol.
  26:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****          (+) to meet the access time requirements of the external memory devices.
  27:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
  28:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     [..] All external memories share the addresses, data and control signals with the controller.
  29:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****          Each external device is accessed by means of a unique Chip Select. The FSMC performs
  30:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****          only one access at a time to an external device.
  31:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****          The main features of the FSMC controller are the following:
  32:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****           (+) Interface with static-memory mapped devices including:
  33:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (++) Static random access memory (SRAM).
ARM GAS  /tmp/ccvdmeJv.s 			page 2


  34:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (++) NOR Flash memory.
  35:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (++) PSRAM (4 memory banks).
  36:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (++) 16-bit PC Card compatible devices.
  37:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  38:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                   data.
  39:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****           (+) Independent Chip Select control for each memory bank.
  40:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****           (+) Independent configuration for each memory bank.
  41:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****         
  42:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   @endverbatim
  43:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ******************************************************************************
  44:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @attention
  45:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
  46:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  47:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
  48:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  49:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * are permitted provided that the following conditions are met:
  50:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  51:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *      this list of conditions and the following disclaimer.
  52:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  53:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *      this list of conditions and the following disclaimer in the documentation
  54:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *      and/or other materials provided with the distribution.
  55:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  56:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *      may be used to endorse or promote products derived from this software
  57:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *      without specific prior written permission.
  58:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
  59:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  60:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  61:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  62:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  63:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  64:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  65:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  66:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  67:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  68:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  69:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
  70:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ******************************************************************************
  71:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
  72:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
  73:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  74:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** #include "stm32f1xx_hal.h"
  75:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
  76:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @addtogroup STM32F1xx_HAL_Driver
  77:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
  78:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
  79:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
  80:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** #if defined(FSMC_BANK1)
  81:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
  82:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** #if defined(HAL_SRAM_MODULE_ENABLED) || defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_PCCARD_MODUL
  83:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
  84:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @defgroup FSMC_LL FSMC Low Layer
  85:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief FSMC driver modules
  86:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
  87:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
  88:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
  89:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /* Private typedef -----------------------------------------------------------*/
  90:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccvdmeJv.s 			page 3


  91:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /* Private macro -------------------------------------------------------------*/
  92:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /* Private variables ---------------------------------------------------------*/
  93:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /* Private function prototypes -----------------------------------------------*/
  94:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /* Exported functions --------------------------------------------------------*/
  95:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
  96:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @defgroup FSMC_LL_Exported_Functions FSMC Low Layer Exported Functions
  97:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
  98:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
  99:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @defgroup FSMC_NORSRAM FSMC NORSRAM Controller functions
 101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief    NORSRAM Controller functions
 102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
 103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   @verbatim
 104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                    ##### How to use NORSRAM device driver #####
 106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   [..]
 109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     This driver contains a set of APIs to interface with the FSMC NORSRAM banks in order
 110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     to run the NORSRAM external devices.
 111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank reset using the function FSMC_NORSRAM_DeInit()
 113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank control configuration using the function FSMC_NORSRAM_Init()
 114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank timing configuration using the function FSMC_NORSRAM_Timing_Init()
 115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank extended timing configuration using the function
 116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****         FSMC_NORSRAM_Extended_Timing_Init()
 117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NORSRAM bank enable/disable write operation using the functions
 118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****         FSMC_NORSRAM_WriteOperation_Enable()/FSMC_NORSRAM_WriteOperation_Disable()
 119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @endverbatim
 121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
 122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****        
 124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @addtogroup FSMC_LL_NORSRAM_Private_Functions_Group1
 125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief    Initialization and Configuration functions 
 126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
 127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   @verbatim
 128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               ##### Initialization and de_initialization functions #####
 130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   [..]
 132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     This section provides functions allowing to:
 133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) Initialize and configure the FSMC NORSRAM interface
 134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) De-initialize the FSMC NORSRAM interface
 135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) Configure the FSMC clock and associated GPIOs
 136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @endverbatim
 138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
 139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Initialize the FSMC_NORSRAM device according to the specified
 143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *         control parameters in the FSMC_NORSRAM_InitTypeDef
 144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Init: Pointer to NORSRAM Initialization structure
 146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
ARM GAS  /tmp/ccvdmeJv.s 			page 4


 148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
 149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
  26              		.loc 1 149 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31              	.LVL0:
  32 0000 30B4     		push	{r4, r5}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 5, -4
 150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Init->NSBank));
 153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_MUX(Init->DataAddressMux));
 154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_MEMORY(Init->MemoryType));
 155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
 156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(Init->BurstAccessMode));
 157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(Init->WaitSignalPolarity));
 158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(Init->WrapMode));
 159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
 160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(Init->WriteOperation));
 161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(Init->WaitSignal));
 162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
 163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
 164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
 165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Disable NORSRAM Device */
 167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
  37              		.loc 1 167 0
  38 0002 0A68     		ldr	r2, [r1]
  39 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
  40 0008 23F00103 		bic	r3, r3, #1
  41 000c 40F82230 		str	r3, [r0, r2, lsl #2]
 168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Set NORSRAM device control parameters */
 170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
  42              		.loc 1 170 0
  43 0010 8B68     		ldr	r3, [r1, #8]
  44 0012 082B     		cmp	r3, #8
  45 0014 20D0     		beq	.L5
 171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENA
 173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->DataAddressMux
 174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->MemoryType
 175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->MemoryDataWidth
 176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->BurstAccessMode
 177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WaitSignalPolarity
 178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WrapMode
 179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WaitSignalActive
 180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WriteOperation
 181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WaitSignal
 182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->ExtendedMode
 183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->AsynchronousWait
 184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WriteBurst
ARM GAS  /tmp/ccvdmeJv.s 			page 5


 185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                                      )
 186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               );
 187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   else
 189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DIS
  46              		.loc 1 190 0
  47 0016 0C68     		ldr	r4, [r1]
  48 0018 50F82450 		ldr	r5, [r0, r4, lsl #2]
  49 001c 1F4A     		ldr	r2, .L6
  50 001e 2A40     		ands	r2, r2, r5
  51 0020 4D68     		ldr	r5, [r1, #4]
  52 0022 2B43     		orrs	r3, r3, r5
  53 0024 CD68     		ldr	r5, [r1, #12]
  54 0026 2B43     		orrs	r3, r3, r5
  55 0028 0D69     		ldr	r5, [r1, #16]
  56 002a 2B43     		orrs	r3, r3, r5
  57 002c 4D69     		ldr	r5, [r1, #20]
  58 002e 2B43     		orrs	r3, r3, r5
  59 0030 8D69     		ldr	r5, [r1, #24]
  60 0032 2B43     		orrs	r3, r3, r5
  61 0034 CD69     		ldr	r5, [r1, #28]
  62 0036 2B43     		orrs	r3, r3, r5
  63 0038 0D6A     		ldr	r5, [r1, #32]
  64 003a 2B43     		orrs	r3, r3, r5
  65 003c 4D6A     		ldr	r5, [r1, #36]
  66 003e 2B43     		orrs	r3, r3, r5
  67 0040 8D6A     		ldr	r5, [r1, #40]
  68 0042 2B43     		orrs	r3, r3, r5
  69 0044 CD6A     		ldr	r5, [r1, #44]
  70 0046 2B43     		orrs	r3, r3, r5
  71 0048 096B     		ldr	r1, [r1, #48]
  72              	.LVL1:
  73 004a 0B43     		orrs	r3, r3, r1
  74 004c 1343     		orrs	r3, r3, r2
  75 004e 40F82430 		str	r3, [r0, r4, lsl #2]
  76              	.L3:
 191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->DataAddressMux
 192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->MemoryType
 193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->MemoryDataWidth
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->BurstAccessMode
 195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WaitSignalPolarity
 196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WrapMode
 197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WaitSignalActive
 198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WriteOperation
 199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WaitSignal
 200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->ExtendedMode
 201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->AsynchronousWait
 202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->WriteBurst
 203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                                      )
 204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               );
 205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
  77              		.loc 1 208 0
  78 0052 0020     		movs	r0, #0
ARM GAS  /tmp/ccvdmeJv.s 			page 6


  79              	.LVL2:
  80 0054 30BC     		pop	{r4, r5}
  81              	.LCFI1:
  82              		.cfi_remember_state
  83              		.cfi_restore 5
  84              		.cfi_restore 4
  85              		.cfi_def_cfa_offset 0
  86 0056 7047     		bx	lr
  87              	.LVL3:
  88              	.L5:
  89              	.LCFI2:
  90              		.cfi_restore_state
 172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                | Init->DataAddressMux
  91              		.loc 1 172 0
  92 0058 0C68     		ldr	r4, [r1]
  93 005a 50F82450 		ldr	r5, [r0, r4, lsl #2]
  94 005e 0F4A     		ldr	r2, .L6
  95 0060 2A40     		ands	r2, r2, r5
  96 0062 4D68     		ldr	r5, [r1, #4]
  97 0064 2B43     		orrs	r3, r3, r5
  98 0066 CD68     		ldr	r5, [r1, #12]
  99 0068 2B43     		orrs	r3, r3, r5
 100 006a 0D69     		ldr	r5, [r1, #16]
 101 006c 2B43     		orrs	r3, r3, r5
 102 006e 4D69     		ldr	r5, [r1, #20]
 103 0070 2B43     		orrs	r3, r3, r5
 104 0072 8D69     		ldr	r5, [r1, #24]
 105 0074 2B43     		orrs	r3, r3, r5
 106 0076 CD69     		ldr	r5, [r1, #28]
 107 0078 2B43     		orrs	r3, r3, r5
 108 007a 0D6A     		ldr	r5, [r1, #32]
 109 007c 2B43     		orrs	r3, r3, r5
 110 007e 4D6A     		ldr	r5, [r1, #36]
 111 0080 2B43     		orrs	r3, r3, r5
 112 0082 8D6A     		ldr	r5, [r1, #40]
 113 0084 2B43     		orrs	r3, r3, r5
 114 0086 CD6A     		ldr	r5, [r1, #44]
 115 0088 2B43     		orrs	r3, r3, r5
 116 008a 096B     		ldr	r1, [r1, #48]
 117              	.LVL4:
 118 008c 0B43     		orrs	r3, r3, r1
 119 008e 1343     		orrs	r3, r3, r2
 120 0090 43F04003 		orr	r3, r3, #64
 121 0094 40F82430 		str	r3, [r0, r4, lsl #2]
 122 0098 DBE7     		b	.L3
 123              	.L7:
 124 009a 00BF     		.align	2
 125              	.L6:
 126 009c 8100F7FF 		.word	-589695
 127              		.cfi_endproc
 128              	.LFE66:
 130              		.section	.text.FSMC_NORSRAM_DeInit,"ax",%progbits
 131              		.align	1
 132              		.global	FSMC_NORSRAM_DeInit
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
ARM GAS  /tmp/ccvdmeJv.s 			page 7


 136              		.fpu softvfp
 138              	FSMC_NORSRAM_DeInit:
 139              	.LFB67:
 209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  DeInitialize the FSMC_NORSRAM peripheral 
 212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  ExDevice: Pointer to NORSRAM extended mode device instance
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NORSRAM bank number  
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_DeInit(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_EXTENDED_TypeDef *
 218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 140              		.loc 1 218 0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 145              	.LVL5:
 146 0000 10B4     		push	{r4}
 147              	.LCFI3:
 148              		.cfi_def_cfa_offset 4
 149              		.cfi_offset 4, -4
 219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Disable the FSMC_NORSRAM device */
 225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   __FSMC_NORSRAM_DISABLE(Device, Bank);
 150              		.loc 1 225 0
 151 0002 50F82230 		ldr	r3, [r0, r2, lsl #2]
 152 0006 23F00103 		bic	r3, r3, #1
 153 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* De-initialize the FSMC_NORSRAM device */
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* FSMC_NORSRAM_BANK1 */
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   if(Bank == FSMC_NORSRAM_BANK1)
 154              		.loc 1 229 0
 155 000e 6AB1     		cbz	r2, .L12
 230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     Device->BTCR[Bank] = 0x000030DBU;
 232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* FSMC_NORSRAM_BANK2, FSMC_NORSRAM_BANK3 or FSMC_NORSRAM_BANK4 */
 234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   else
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {   
 236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     Device->BTCR[Bank] = 0x000030D2U; 
 156              		.loc 1 236 0
 157 0010 43F2D203 		movw	r3, #12498
 158 0014 40F82230 		str	r3, [r0, r2, lsl #2]
 159              	.L10:
 237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   
 239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 160              		.loc 1 239 0
 161 0018 541C     		adds	r4, r2, #1
 162 001a 6FF07043 		mvn	r3, #-268435456
ARM GAS  /tmp/ccvdmeJv.s 			page 8


 163 001e 40F82430 		str	r3, [r0, r4, lsl #2]
 240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ExDevice->BWTR[Bank]    = 0x0FFFFFFFU;
 164              		.loc 1 240 0
 165 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****    
 242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 166              		.loc 1 243 0
 167 0026 0020     		movs	r0, #0
 168              	.LVL6:
 169 0028 10BC     		pop	{r4}
 170              	.LCFI4:
 171              		.cfi_remember_state
 172              		.cfi_restore 4
 173              		.cfi_def_cfa_offset 0
 174 002a 7047     		bx	lr
 175              	.LVL7:
 176              	.L12:
 177              	.LCFI5:
 178              		.cfi_restore_state
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 179              		.loc 1 231 0
 180 002c 43F2DB03 		movw	r3, #12507
 181 0030 40F82230 		str	r3, [r0, r2, lsl #2]
 182 0034 F0E7     		b	.L10
 183              		.cfi_endproc
 184              	.LFE67:
 186              		.section	.text.FSMC_NORSRAM_Timing_Init,"ax",%progbits
 187              		.align	1
 188              		.global	FSMC_NORSRAM_Timing_Init
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 192              		.fpu softvfp
 194              	FSMC_NORSRAM_Timing_Init:
 195              	.LFB68:
 244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Initialize the FSMC_NORSRAM Timing according to the specified
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *         parameters in the FSMC_NORSRAM_TimingTypeDef
 249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Timing: Pointer to NORSRAM Timing structure
 251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NORSRAM bank number
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef
 255:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 196              		.loc 1 255 0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		@ link register save eliminated.
 201              	.LVL8:
 202 0000 30B4     		push	{r4, r5}
 203              	.LCFI6:
 204              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccvdmeJv.s 			page 9


 205              		.cfi_offset 4, -8
 206              		.cfi_offset 5, -4
 256:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 259:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 260:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(Timing->DataSetupTime));
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 262:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(Timing->CLKDivision));
 263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
 265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Set FSMC_NORSRAM device timing parameters */
 268:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 207              		.loc 1 268 0
 208 0002 0132     		adds	r2, r2, #1
 209              	.LVL9:
 210 0004 50F82240 		ldr	r4, [r0, r2, lsl #2]
 211 0008 04F04044 		and	r4, r4, #-1073741824
 212 000c 0B68     		ldr	r3, [r1]
 213 000e 4D68     		ldr	r5, [r1, #4]
 214 0010 43EA0513 		orr	r3, r3, r5, lsl #4
 215 0014 8D68     		ldr	r5, [r1, #8]
 216 0016 43EA0523 		orr	r3, r3, r5, lsl #8
 217 001a CD68     		ldr	r5, [r1, #12]
 218 001c 43EA0543 		orr	r3, r3, r5, lsl #16
 219 0020 0D69     		ldr	r5, [r1, #16]
 220 0022 013D     		subs	r5, r5, #1
 221 0024 43EA0553 		orr	r3, r3, r5, lsl #20
 222 0028 4D69     		ldr	r5, [r1, #20]
 223 002a 023D     		subs	r5, r5, #2
 224 002c 43EA0563 		orr	r3, r3, r5, lsl #24
 225 0030 8969     		ldr	r1, [r1, #24]
 226              	.LVL10:
 227 0032 0B43     		orrs	r3, r3, r1
 228 0034 2343     		orrs	r3, r3, r4
 229 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              BTR_CLEAR_MASK,                                                                \
 270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (uint32_t)(Timing->AddressSetupTime                                          | \
 271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                         ((Timing->AddressHoldTime)        << FSMC_BTRx_ADDHLD_Pos)        | \
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                         ((Timing->DataSetupTime)          << FSMC_BTRx_DATAST_Pos)        | \
 273:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                         ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
 274:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                         (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
 275:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                         (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
 276:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                         (Timing->AccessMode)));
 277:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 278:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 279:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 230              		.loc 1 279 0
 231 003a 0020     		movs	r0, #0
 232              	.LVL11:
 233 003c 30BC     		pop	{r4, r5}
 234              	.LCFI7:
 235              		.cfi_restore 5
 236              		.cfi_restore 4
 237              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccvdmeJv.s 			page 10


 238 003e 7047     		bx	lr
 239              		.cfi_endproc
 240              	.LFE68:
 242              		.section	.text.FSMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 243              		.align	1
 244              		.global	FSMC_NORSRAM_Extended_Timing_Init
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 248              		.fpu softvfp
 250              	FSMC_NORSRAM_Extended_Timing_Init:
 251              	.LFB69:
 280:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 281:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Initialize the FSMC_NORSRAM Extended mode Timing according to the specified
 283:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *         parameters in the FSMC_NORSRAM_TimingTypeDef
 284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 285:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Timing: Pointer to NORSRAM Timing structure
 286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NORSRAM bank number
 287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  ExtendedMode FSMC Extended Mode
 288:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *          This parameter can be one of the following values:
 289:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *            @arg FSMC_EXTENDED_MODE_DISABLE
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *            @arg FSMC_EXTENDED_MODE_ENABLE
 291:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NO
 294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 252              		.loc 1 294 0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              		@ link register save eliminated.
 257              	.LVL12:
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 296:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));
 297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 299:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 258              		.loc 1 299 0
 259 0000 B3F5804F 		cmp	r3, #16384
 260 0004 05D0     		beq	.L22
 300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* Check the parameters */
 302:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     assert_param(IS_FSMC_NORSRAM_EXTENDED_DEVICE(Device));
 303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 304:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 305:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(Timing->DataSetupTime));
 306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** #if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** #else
 309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(Timing->CLKDivision));
 310:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** #endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
 312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
 313:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 314:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* Set NORSRAM device timing register for write configuration, if extended mode is used */
ARM GAS  /tmp/ccvdmeJv.s 			page 11


 316:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** #if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
 317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     MODIFY_REG(Device->BWTR[Bank],                                                      \
 318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                BWTR_CLEAR_MASK,                                                         \
 319:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                (uint32_t)(Timing->AddressSetupTime                                    | \
 320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                           ((Timing->AddressHoldTime)        << FSMC_BWTRx_ADDHLD_Pos) | \
 321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                           ((Timing->DataSetupTime)          << FSMC_BWTRx_DATAST_Pos) | \
 322:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                           Timing->AccessMode                                          | \
 323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                           ((Timing->BusTurnAroundDuration)  << FSMC_BWTRx_BUSTURN_Pos)));
 324:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** #else
 325:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     MODIFY_REG(Device->BWTR[Bank],                                                      \
 326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                BWTR_CLEAR_MASK,                                                         \
 327:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                (uint32_t)(Timing->AddressSetupTime                                    | \
 328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                           ((Timing->AddressHoldTime)  << FSMC_BWTRx_ADDHLD_Pos)       | \
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                           ((Timing->DataSetupTime)    << FSMC_BWTRx_DATAST_Pos)       | \
 330:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                           Timing->AccessMode                                          | \
 331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                           (((Timing->CLKDivision) - 1U)  << FSMC_BTRx_CLKDIV_Pos)     | \
 332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                           (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
 333:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** #endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
 334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   else
 336:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
 261              		.loc 1 337 0
 262 0006 6FF07043 		mvn	r3, #-268435456
 263              	.LVL13:
 264 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 339:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 265              		.loc 1 341 0
 266 000e 0020     		movs	r0, #0
 267              	.LVL14:
 268 0010 7047     		bx	lr
 269              	.LVL15:
 270              	.L22:
 294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 271              		.loc 1 294 0
 272 0012 30B4     		push	{r4, r5}
 273              	.LCFI8:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 4, -8
 276              		.cfi_offset 5, -4
 317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                BWTR_CLEAR_MASK,                                                         \
 277              		.loc 1 317 0
 278 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 279              	.LVL16:
 280 0018 094C     		ldr	r4, .L23
 281 001a 1C40     		ands	r4, r4, r3
 282 001c 0B68     		ldr	r3, [r1]
 283 001e 4D68     		ldr	r5, [r1, #4]
 284 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 285 0024 8D68     		ldr	r5, [r1, #8]
 286 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 287 002a 8D69     		ldr	r5, [r1, #24]
 288 002c 2B43     		orrs	r3, r3, r5
 289 002e C968     		ldr	r1, [r1, #12]
ARM GAS  /tmp/ccvdmeJv.s 			page 12


 290              	.LVL17:
 291 0030 43EA0143 		orr	r3, r3, r1, lsl #16
 292 0034 2343     		orrs	r3, r3, r4
 293 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 294              		.loc 1 341 0
 295 003a 0020     		movs	r0, #0
 296              	.LVL18:
 297 003c 30BC     		pop	{r4, r5}
 298              	.LCFI9:
 299              		.cfi_restore 5
 300              		.cfi_restore 4
 301              		.cfi_def_cfa_offset 0
 302 003e 7047     		bx	lr
 303              	.L24:
 304              		.align	2
 305              	.L23:
 306 0040 0000F0CF 		.word	-806354944
 307              		.cfi_endproc
 308              	.LFE69:
 310              		.section	.text.FSMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 311              		.align	1
 312              		.global	FSMC_NORSRAM_WriteOperation_Enable
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 316              		.fpu softvfp
 318              	FSMC_NORSRAM_WriteOperation_Enable:
 319              	.LFB70:
 342:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 343:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @}
 344:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 345:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 346:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @defgroup FSMC_NORSRAM_Group2 Control functions
 347:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *  @brief   management functions
 348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
 349:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @verbatim
 350:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                       ##### FSMC_NORSRAM Control functions #####
 352:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   [..]
 354:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     This subsection provides a set of functions allowing to control dynamically
 355:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     the FSMC NORSRAM interface.
 356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 357:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @endverbatim
 358:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
 359:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 361:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 362:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Enables dynamically FSMC_NORSRAM write operation.
 363:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NORSRAM bank number
 365:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 367:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Enable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 368:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 320              		.loc 1 368 0
 321              		.cfi_startproc
ARM GAS  /tmp/ccvdmeJv.s 			page 13


 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324              		@ link register save eliminated.
 325              	.LVL19:
 369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 371:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 373:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Enable write operation */
 374:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   SET_BIT(Device->BTCR[Bank], FSMC_WRITE_OPERATION_ENABLE);
 326              		.loc 1 374 0
 327 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 328 0004 43F48053 		orr	r3, r3, #4096
 329 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 377:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 330              		.loc 1 377 0
 331 000c 0020     		movs	r0, #0
 332              	.LVL20:
 333 000e 7047     		bx	lr
 334              		.cfi_endproc
 335              	.LFE70:
 337              		.section	.text.FSMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 338              		.align	1
 339              		.global	FSMC_NORSRAM_WriteOperation_Disable
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 343              		.fpu softvfp
 345              	FSMC_NORSRAM_WriteOperation_Disable:
 346              	.LFB71:
 378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Disables dynamically FSMC_NORSRAM write operation.
 381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 382:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NORSRAM bank number
 383:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 385:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Disable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 386:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 347              		.loc 1 386 0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              		@ link register save eliminated.
 352              	.LVL21:
 387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 388:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
 389:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(Bank));
 390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 391:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Disable write operation */
 392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   CLEAR_BIT(Device->BTCR[Bank], FSMC_WRITE_OPERATION_ENABLE);
 353              		.loc 1 392 0
 354 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 355 0004 23F48053 		bic	r3, r3, #4096
 356 0008 40F82130 		str	r3, [r0, r1, lsl #2]
ARM GAS  /tmp/ccvdmeJv.s 			page 14


 393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 394:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 357              		.loc 1 395 0
 358 000c 0020     		movs	r0, #0
 359              	.LVL22:
 360 000e 7047     		bx	lr
 361              		.cfi_endproc
 362              	.LFE71:
 364              		.section	.text.FSMC_NAND_Init,"ax",%progbits
 365              		.align	1
 366              		.global	FSMC_NAND_Init
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
 370              		.fpu softvfp
 372              	FSMC_NAND_Init:
 373              	.LFB72:
 396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @}
 398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 399:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 400:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @}
 402:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** #if (defined (STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG))
 405:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @defgroup FSMC_NAND FSMC NAND Controller functions
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief    NAND Controller functions
 407:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
 408:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   @verbatim
 409:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                     ##### How to use NAND device driver #####
 411:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   [..]
 413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     This driver contains a set of APIs to interface with the FSMC NAND banks in order
 414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     to run the NAND external devices.
 415:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NAND bank reset using the function FSMC_NAND_DeInit()
 417:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NAND bank control configuration using the function FSMC_NAND_Init()
 418:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NAND bank common space timing configuration using the function
 419:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****         FSMC_NAND_CommonSpace_Timing_Init()
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NAND bank attribute space timing configuration using the function
 421:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****         FSMC_NAND_AttributeSpace_Timing_Init()
 422:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NAND bank enable/disable ECC correction feature using the functions
 423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****         FSMC_NAND_ECC_Enable()/FSMC_NAND_ECC_Disable()
 424:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC NAND bank get ECC correction code using the function FSMC_NAND_GetECC()
 425:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @endverbatim
 427:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
 428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 429:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 430:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @defgroup FSMC_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *  @brief    Initialization and Configuration functions
 432:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
 433:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @verbatim
 434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
ARM GAS  /tmp/ccvdmeJv.s 			page 15


 435:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               ##### Initialization and de_initialization functions #####
 436:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 437:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   [..]
 438:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     This section provides functions allowing to:
 439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) Initialize and configure the FSMC NAND interface
 440:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) De-initialize the FSMC NAND interface
 441:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) Configure the FSMC clock and associated GPIOs
 442:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 443:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @endverbatim
 444:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
 445:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 447:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_NAND device according to the specified
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *         control parameters in the FSMC_NAND_HandleTypeDef
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NAND device instance
 451:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Init: Pointer to NAND Initialization structure
 452:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 454:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)
 455:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 374              		.loc 1 455 0
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 0
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 378              		@ link register save eliminated.
 379              	.LVL23:
 380 0000 10B4     		push	{r4}
 381              	.LCFI10:
 382              		.cfi_def_cfa_offset 4
 383              		.cfi_offset 4, -4
 456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 457:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 458:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Init->NandBank));
 459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(Init->Waitfeature));
 460:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 461:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_ECC_STATE(Init->EccComputation));
 462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
 463:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
 464:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));
 465:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 466:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Set NAND device control parameters */
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   if (Init->NandBank == FSMC_NAND_BANK2)
 384              		.loc 1 467 0
 385 0002 0B68     		ldr	r3, [r1]
 386 0004 102B     		cmp	r3, #16
 387 0006 16D0     		beq	.L31
 468:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 469:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* NAND bank 2 registers configuration */
 470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     MODIFY_REG(Device->PCR2, PCR_CLEAR_MASK, (Init->Waitfeature                             |
 471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               FSMC_PCR_MEMORY_TYPE_NAND                     |
 472:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               Init->MemoryDataWidth                         |
 473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               Init->EccComputation                          |
 474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               Init->ECCPageSize                             |
 475:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               ((Init->TCLRSetupTime) << FSMC_PCRx_TCLR_Pos) |
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               ((Init->TARSetupTime)  << FSMC_PCRx_TAR_Pos)));
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
ARM GAS  /tmp/ccvdmeJv.s 			page 16


 478:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   else
 479:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 480:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* NAND bank 3 registers configuration */
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     MODIFY_REG(Device->PCR3, PCR_CLEAR_MASK, (Init->Waitfeature                             |
 388              		.loc 1 481 0
 389 0008 036A     		ldr	r3, [r0, #32]
 390 000a 154A     		ldr	r2, .L32
 391 000c 1A40     		ands	r2, r2, r3
 392 000e 4B68     		ldr	r3, [r1, #4]
 393 0010 8C68     		ldr	r4, [r1, #8]
 394 0012 2343     		orrs	r3, r3, r4
 395 0014 CC68     		ldr	r4, [r1, #12]
 396 0016 2343     		orrs	r3, r3, r4
 397 0018 0C69     		ldr	r4, [r1, #16]
 398 001a 2343     		orrs	r3, r3, r4
 399 001c 4C69     		ldr	r4, [r1, #20]
 400 001e 43EA4423 		orr	r3, r3, r4, lsl #9
 401 0022 8969     		ldr	r1, [r1, #24]
 402              	.LVL24:
 403 0024 43EA4133 		orr	r3, r3, r1, lsl #13
 404 0028 1343     		orrs	r3, r3, r2
 405 002a 43F00803 		orr	r3, r3, #8
 406 002e 0362     		str	r3, [r0, #32]
 407              	.L29:
 482:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               FSMC_PCR_MEMORY_TYPE_NAND                     |
 483:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               Init->MemoryDataWidth                         |
 484:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               Init->EccComputation                          |
 485:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               Init->ECCPageSize                             |
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               ((Init->TCLRSetupTime) << FSMC_PCRx_TCLR_Pos) |
 487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               ((Init->TARSetupTime)  << FSMC_PCRx_TAR_Pos)));
 488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 490:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 491:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 408              		.loc 1 491 0
 409 0030 0020     		movs	r0, #0
 410              	.LVL25:
 411 0032 10BC     		pop	{r4}
 412              	.LCFI11:
 413              		.cfi_remember_state
 414              		.cfi_restore 4
 415              		.cfi_def_cfa_offset 0
 416 0034 7047     		bx	lr
 417              	.LVL26:
 418              	.L31:
 419              	.LCFI12:
 420              		.cfi_restore_state
 470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                               FSMC_PCR_MEMORY_TYPE_NAND                     |
 421              		.loc 1 470 0
 422 0036 0368     		ldr	r3, [r0]
 423 0038 094A     		ldr	r2, .L32
 424 003a 1A40     		ands	r2, r2, r3
 425 003c 4B68     		ldr	r3, [r1, #4]
 426 003e 8C68     		ldr	r4, [r1, #8]
 427 0040 2343     		orrs	r3, r3, r4
 428 0042 CC68     		ldr	r4, [r1, #12]
 429 0044 2343     		orrs	r3, r3, r4
ARM GAS  /tmp/ccvdmeJv.s 			page 17


 430 0046 0C69     		ldr	r4, [r1, #16]
 431 0048 2343     		orrs	r3, r3, r4
 432 004a 4C69     		ldr	r4, [r1, #20]
 433 004c 43EA4423 		orr	r3, r3, r4, lsl #9
 434 0050 8969     		ldr	r1, [r1, #24]
 435              	.LVL27:
 436 0052 43EA4133 		orr	r3, r3, r1, lsl #13
 437 0056 1343     		orrs	r3, r3, r2
 438 0058 43F00803 		orr	r3, r3, #8
 439 005c 0360     		str	r3, [r0]
 440 005e E7E7     		b	.L29
 441              	.L33:
 442              		.align	2
 443              	.L32:
 444 0060 8101F0FF 		.word	-1048191
 445              		.cfi_endproc
 446              	.LFE72:
 448              		.section	.text.FSMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 449              		.align	1
 450              		.global	FSMC_NAND_CommonSpace_Timing_Init
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 454              		.fpu softvfp
 456              	FSMC_NAND_CommonSpace_Timing_Init:
 457              	.LFB73:
 492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 493:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 494:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_NAND Common space Timing according to the specified
 495:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *         parameters in the FSMC_NAND_PCC_TimingTypeDef
 496:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NAND device instance
 497:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Timing: Pointer to NAND timing structure
 498:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NAND bank number
 499:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 500:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 501:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_Timing
 502:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 458              		.loc 1 502 0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 463              	.LVL28:
 503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 504:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 505:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
 507:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
 508:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
 509:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 511:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Set FMC_NAND device timing parameters */
 512:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   if(Bank == FSMC_NAND_BANK2)
 464              		.loc 1 512 0
 465 0000 102A     		cmp	r2, #16
 466 0002 0DD0     		beq	.L37
 513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
ARM GAS  /tmp/ccvdmeJv.s 			page 18


 514:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* NAND bank 2 registers configuration */
 515:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     MODIFY_REG(Device->PMEM2, PMEM_CLEAR_MASK, (Timing->SetupTime                                  
 516:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->WaitSetupTime) << FSMC_PMEMx_MEMWAITx_Pos
 517:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->HoldSetupTime) << FSMC_PMEMx_MEMHOLDx_Pos
 518:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->HiZSetupTime)  << FSMC_PMEMx_MEMHIZx_Pos)
 519:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 520:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   else
 521:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* NAND bank 3 registers configuration */
 523:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     MODIFY_REG(Device->PMEM3, PMEM_CLEAR_MASK, (Timing->SetupTime                                  
 467              		.loc 1 523 0
 468 0004 836A     		ldr	r3, [r0, #40]
 469 0006 0B68     		ldr	r3, [r1]
 470 0008 4A68     		ldr	r2, [r1, #4]
 471              	.LVL29:
 472 000a 43EA0223 		orr	r3, r3, r2, lsl #8
 473 000e 8A68     		ldr	r2, [r1, #8]
 474 0010 43EA0243 		orr	r3, r3, r2, lsl #16
 475 0014 CA68     		ldr	r2, [r1, #12]
 476 0016 43EA0263 		orr	r3, r3, r2, lsl #24
 477 001a 8362     		str	r3, [r0, #40]
 478              	.L36:
 524:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->WaitSetupTime) << FSMC_PMEMx_MEMWAITx_Pos
 525:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->HoldSetupTime) << FSMC_PMEMx_MEMHOLDx_Pos
 526:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->HiZSetupTime)  << FSMC_PMEMx_MEMHIZx_Pos)
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 528:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 529:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 479              		.loc 1 530 0
 480 001c 0020     		movs	r0, #0
 481              	.LVL30:
 482 001e 7047     		bx	lr
 483              	.LVL31:
 484              	.L37:
 515:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->WaitSetupTime) << FSMC_PMEMx_MEMWAITx_Pos
 485              		.loc 1 515 0
 486 0020 8368     		ldr	r3, [r0, #8]
 487 0022 0B68     		ldr	r3, [r1]
 488 0024 4A68     		ldr	r2, [r1, #4]
 489              	.LVL32:
 490 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 491 002a 8A68     		ldr	r2, [r1, #8]
 492 002c 43EA0243 		orr	r3, r3, r2, lsl #16
 493 0030 CA68     		ldr	r2, [r1, #12]
 494 0032 43EA0263 		orr	r3, r3, r2, lsl #24
 495 0036 8360     		str	r3, [r0, #8]
 496 0038 F0E7     		b	.L36
 497              		.cfi_endproc
 498              	.LFE73:
 500              		.section	.text.FSMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 501              		.align	1
 502              		.global	FSMC_NAND_AttributeSpace_Timing_Init
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 506              		.fpu softvfp
ARM GAS  /tmp/ccvdmeJv.s 			page 19


 508              	FSMC_NAND_AttributeSpace_Timing_Init:
 509              	.LFB74:
 531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 532:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_NAND Attribute space Timing according to the specified
 534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *         parameters in the FSMC_NAND_PCC_TimingTypeDef
 535:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NAND device instance
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Timing: Pointer to NAND timing structure
 537:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NAND bank number
 538:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 540:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_Tim
 541:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 510              		.loc 1 541 0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 515              	.LVL33:
 542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 543:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 544:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
 546:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
 548:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Set FMC_NAND device timing parameters */
 551:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   if(Bank == FSMC_NAND_BANK2)
 516              		.loc 1 551 0
 517 0000 102A     		cmp	r2, #16
 518 0002 0DD0     		beq	.L41
 552:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* NAND bank 2 registers configuration */
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     MODIFY_REG(Device->PATT2, PATT_CLEAR_MASK, (Timing->SetupTime                                  
 555:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->WaitSetupTime) << FSMC_PATTx_ATTWAITx_Pos
 556:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->HoldSetupTime) << FSMC_PATTx_ATTHOLDx_Pos
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->HiZSetupTime)  << FSMC_PATTx_ATTHIZx_Pos)
 558:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 559:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   else
 560:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 561:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* NAND bank 3 registers configuration */
 562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     MODIFY_REG(Device->PATT3, PATT_CLEAR_MASK, (Timing->SetupTime                                  
 519              		.loc 1 562 0
 520 0004 C36A     		ldr	r3, [r0, #44]
 521 0006 0B68     		ldr	r3, [r1]
 522 0008 4A68     		ldr	r2, [r1, #4]
 523              	.LVL34:
 524 000a 43EA0223 		orr	r3, r3, r2, lsl #8
 525 000e 8A68     		ldr	r2, [r1, #8]
 526 0010 43EA0243 		orr	r3, r3, r2, lsl #16
 527 0014 CA68     		ldr	r2, [r1, #12]
 528 0016 43EA0263 		orr	r3, r3, r2, lsl #24
 529 001a C362     		str	r3, [r0, #44]
 530              	.L40:
 563:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->WaitSetupTime) << FSMC_PATTx_ATTWAITx_Pos
 564:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->HoldSetupTime) << FSMC_PATTx_ATTHOLDx_Pos
ARM GAS  /tmp/ccvdmeJv.s 			page 20


 565:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->HiZSetupTime)  << FSMC_PATTx_ATTHIZx_Pos)
 566:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 568:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 569:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 531              		.loc 1 569 0
 532 001c 0020     		movs	r0, #0
 533              	.LVL35:
 534 001e 7047     		bx	lr
 535              	.LVL36:
 536              	.L41:
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                                                 ((Timing->WaitSetupTime) << FSMC_PATTx_ATTWAITx_Pos
 537              		.loc 1 554 0
 538 0020 C368     		ldr	r3, [r0, #12]
 539 0022 0B68     		ldr	r3, [r1]
 540 0024 4A68     		ldr	r2, [r1, #4]
 541              	.LVL37:
 542 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 543 002a 8A68     		ldr	r2, [r1, #8]
 544 002c 43EA0243 		orr	r3, r3, r2, lsl #16
 545 0030 CA68     		ldr	r2, [r1, #12]
 546 0032 43EA0263 		orr	r3, r3, r2, lsl #24
 547 0036 C360     		str	r3, [r0, #12]
 548 0038 F0E7     		b	.L40
 549              		.cfi_endproc
 550              	.LFE74:
 552              		.section	.text.FSMC_NAND_DeInit,"ax",%progbits
 553              		.align	1
 554              		.global	FSMC_NAND_DeInit
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 558              		.fpu softvfp
 560              	FSMC_NAND_DeInit:
 561              	.LFB75:
 570:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 571:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 572:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 573:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  DeInitializes the FSMC_NAND device 
 574:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NAND device instance
 575:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NAND bank number
 576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 577:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 578:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_DeInit(FSMC_NAND_TypeDef *Device, uint32_t Bank)
 579:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 562              		.loc 1 579 0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 567              	.LVL38:
 580:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 581:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 582:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 583:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 584:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Disable the NAND Bank */
 585:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   __FSMC_NAND_DISABLE(Device, Bank);
ARM GAS  /tmp/ccvdmeJv.s 			page 21


 568              		.loc 1 585 0
 569 0000 1029     		cmp	r1, #16
 570 0002 0FD0     		beq	.L47
 571              		.loc 1 585 0 is_stmt 0 discriminator 2
 572 0004 036A     		ldr	r3, [r0, #32]
 573 0006 23F00403 		bic	r3, r3, #4
 574 000a 0362     		str	r3, [r0, #32]
 575              	.L44:
 586:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 587:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* De-initialize the NAND Bank */
 588:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   if(Bank == FSMC_NAND_BANK2)
 576              		.loc 1 588 0 is_stmt 1
 577 000c 1029     		cmp	r1, #16
 578 000e 0ED0     		beq	.L48
 589:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 590:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* Set the FSMC_NAND_BANK2 registers to their reset values */
 591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->PCR2,  0x00000018U);
 592:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->SR2,   0x00000040U);
 593:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->PMEM2, 0xFCFCFCFCU);
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->PATT2, 0xFCFCFCFCU);
 595:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 596:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* FSMC_Bank3_NAND */
 597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   else
 598:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 599:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* Set the FSMC_NAND_BANK3 registers to their reset values */
 600:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->PCR3,  0x00000018U);
 579              		.loc 1 600 0
 580 0010 1823     		movs	r3, #24
 581 0012 0362     		str	r3, [r0, #32]
 601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->SR3,   0x00000040U);
 582              		.loc 1 601 0
 583 0014 4023     		movs	r3, #64
 584 0016 4362     		str	r3, [r0, #36]
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->PMEM3, 0xFCFCFCFCU);
 585              		.loc 1 602 0
 586 0018 4FF0FC33 		mov	r3, #-50529028
 587 001c 8362     		str	r3, [r0, #40]
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->PATT3, 0xFCFCFCFCU);
 588              		.loc 1 603 0
 589 001e C362     		str	r3, [r0, #44]
 590              	.L46:
 604:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 605:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 607:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 591              		.loc 1 607 0
 592 0020 0020     		movs	r0, #0
 593              	.LVL39:
 594 0022 7047     		bx	lr
 595              	.LVL40:
 596              	.L47:
 585:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 597              		.loc 1 585 0 discriminator 1
 598 0024 0368     		ldr	r3, [r0]
 599 0026 23F00403 		bic	r3, r3, #4
 600 002a 0360     		str	r3, [r0]
 601 002c EEE7     		b	.L44
ARM GAS  /tmp/ccvdmeJv.s 			page 22


 602              	.L48:
 591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->SR2,   0x00000040U);
 603              		.loc 1 591 0
 604 002e 1823     		movs	r3, #24
 605 0030 0360     		str	r3, [r0]
 592:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->PMEM2, 0xFCFCFCFCU);
 606              		.loc 1 592 0
 607 0032 4023     		movs	r3, #64
 608 0034 4360     		str	r3, [r0, #4]
 593:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     WRITE_REG(Device->PATT2, 0xFCFCFCFCU);
 609              		.loc 1 593 0
 610 0036 4FF0FC33 		mov	r3, #-50529028
 611 003a 8360     		str	r3, [r0, #8]
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 612              		.loc 1 594 0
 613 003c C360     		str	r3, [r0, #12]
 614 003e EFE7     		b	.L46
 615              		.cfi_endproc
 616              	.LFE75:
 618              		.section	.text.FSMC_NAND_ECC_Enable,"ax",%progbits
 619              		.align	1
 620              		.global	FSMC_NAND_ECC_Enable
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 624              		.fpu softvfp
 626              	FSMC_NAND_ECC_Enable:
 627              	.LFB76:
 608:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 609:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 610:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @}
 611:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 613:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 614:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @defgroup FSMC_NAND_Exported_Functions_Group2 Peripheral Control functions
 615:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *  @brief   management functions
 616:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
 617:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @verbatim
 618:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 619:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                        ##### FSMC_NAND Control functions #####
 620:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 621:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   [..]
 622:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     This subsection provides a set of functions allowing to control dynamically
 623:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     the FSMC NAND interface.
 624:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 625:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @endverbatim
 626:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
 627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 628:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 629:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 630:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Enables dynamically FSMC_NAND ECC feature.
 631:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NAND device instance
 632:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NAND bank number
 633:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 634:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 635:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_ECC_Enable(FSMC_NAND_TypeDef *Device, uint32_t Bank)
 636:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
ARM GAS  /tmp/ccvdmeJv.s 			page 23


 628              		.loc 1 636 0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 0
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632              		@ link register save eliminated.
 633              	.LVL41:
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 638:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 639:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 640:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 641:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Enable ECC feature */
 642:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   if(Bank == FSMC_NAND_BANK2)
 634              		.loc 1 642 0
 635 0000 1029     		cmp	r1, #16
 636 0002 05D0     		beq	.L52
 643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 644:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     SET_BIT(Device->PCR2, FSMC_PCRx_ECCEN);
 645:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   else
 647:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 648:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     SET_BIT(Device->PCR3, FSMC_PCRx_ECCEN);
 637              		.loc 1 648 0
 638 0004 036A     		ldr	r3, [r0, #32]
 639 0006 43F04003 		orr	r3, r3, #64
 640 000a 0362     		str	r3, [r0, #32]
 641              	.L51:
 649:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 650:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 651:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 652:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 642              		.loc 1 652 0
 643 000c 0020     		movs	r0, #0
 644              	.LVL42:
 645 000e 7047     		bx	lr
 646              	.LVL43:
 647              	.L52:
 644:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 648              		.loc 1 644 0
 649 0010 0368     		ldr	r3, [r0]
 650 0012 43F04003 		orr	r3, r3, #64
 651 0016 0360     		str	r3, [r0]
 652 0018 F8E7     		b	.L51
 653              		.cfi_endproc
 654              	.LFE76:
 656              		.section	.text.FSMC_NAND_ECC_Disable,"ax",%progbits
 657              		.align	1
 658              		.global	FSMC_NAND_ECC_Disable
 659              		.syntax unified
 660              		.thumb
 661              		.thumb_func
 662              		.fpu softvfp
 664              	FSMC_NAND_ECC_Disable:
 665              	.LFB77:
 653:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 655:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Disables dynamically FSMC_NAND ECC feature.
 656:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NAND device instance
ARM GAS  /tmp/ccvdmeJv.s 			page 24


 657:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NAND bank number
 658:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 659:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 660:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_ECC_Disable(FSMC_NAND_TypeDef *Device, uint32_t Bank)
 661:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 666              		.loc 1 661 0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 0, uses_anonymous_args = 0
 670              		@ link register save eliminated.
 671              	.LVL44:
 662:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 663:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 665:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 666:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Disable ECC feature */
 667:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   if(Bank == FSMC_NAND_BANK2)
 672              		.loc 1 667 0
 673 0000 1029     		cmp	r1, #16
 674 0002 05D0     		beq	.L56
 668:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 669:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     CLEAR_BIT(Device->PCR2, FSMC_PCRx_ECCEN);
 670:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 671:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   else
 672:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 673:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     CLEAR_BIT(Device->PCR3, FSMC_PCRx_ECCEN);
 675              		.loc 1 673 0
 676 0004 036A     		ldr	r3, [r0, #32]
 677 0006 23F04003 		bic	r3, r3, #64
 678 000a 0362     		str	r3, [r0, #32]
 679              	.L55:
 674:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 675:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 676:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 677:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 680              		.loc 1 677 0
 681 000c 0020     		movs	r0, #0
 682              	.LVL45:
 683 000e 7047     		bx	lr
 684              	.LVL46:
 685              	.L56:
 669:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 686              		.loc 1 669 0
 687 0010 0368     		ldr	r3, [r0]
 688 0012 23F04003 		bic	r3, r3, #64
 689 0016 0360     		str	r3, [r0]
 690 0018 F8E7     		b	.L55
 691              		.cfi_endproc
 692              	.LFE77:
 694              		.section	.text.FSMC_NAND_GetECC,"ax",%progbits
 695              		.align	1
 696              		.global	FSMC_NAND_GetECC
 697              		.syntax unified
 698              		.thumb
 699              		.thumb_func
 700              		.fpu softvfp
 702              	FSMC_NAND_GetECC:
ARM GAS  /tmp/ccvdmeJv.s 			page 25


 703              	.LFB78:
 678:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 679:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 680:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Disables dynamically FSMC_NAND ECC feature.
 681:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to NAND device instance
 682:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  ECCval: Pointer to ECC value
 683:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Bank: NAND bank number
 684:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Timeout: Timeout wait value  
 685:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 686:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 687:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_NAND_GetECC(FSMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint
 688:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 704              		.loc 1 688 0
 705              		.cfi_startproc
 706              		@ args = 0, pretend = 0, frame = 0
 707              		@ frame_needed = 0, uses_anonymous_args = 0
 708              	.LVL47:
 709 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 710              	.LCFI13:
 711              		.cfi_def_cfa_offset 24
 712              		.cfi_offset 4, -24
 713              		.cfi_offset 5, -20
 714              		.cfi_offset 6, -16
 715              		.cfi_offset 7, -12
 716              		.cfi_offset 8, -8
 717              		.cfi_offset 14, -4
 718 0004 0546     		mov	r5, r0
 719 0006 0F46     		mov	r7, r1
 720 0008 1446     		mov	r4, r2
 721 000a 1E46     		mov	r6, r3
 722              	.LVL48:
 689:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   uint32_t tickstart = 0U;
 690:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   
 691:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 692:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_DEVICE(Device));
 693:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(Bank));
 694:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 695:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Get tick */
 696:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   tickstart = HAL_GetTick();
 723              		.loc 1 696 0
 724 000c FFF7FEFF 		bl	HAL_GetTick
 725              	.LVL49:
 726 0010 8046     		mov	r8, r0
 727              	.LVL50:
 697:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 698:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Wait until FIFO is empty */
 699:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   while(__FSMC_NAND_GET_FLAG(Device, Bank, FSMC_FLAG_FEMPT) == RESET)
 728              		.loc 1 699 0
 729 0012 12E0     		b	.L59
 730              	.LVL51:
 731              	.L69:
 700:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 701:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* Check for the Timeout */
 702:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     if(Timeout != HAL_MAX_DELAY)
 703:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     {
 704:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****       if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 732              		.loc 1 704 0
ARM GAS  /tmp/ccvdmeJv.s 			page 26


 733 0014 2EB3     		cbz	r6, .L65
 734              		.loc 1 704 0 is_stmt 0 discriminator 1
 735 0016 FFF7FEFF 		bl	HAL_GetTick
 736              	.LVL52:
 737 001a A0EB0800 		sub	r0, r0, r8
 738 001e B042     		cmp	r0, r6
 739 0020 0BD9     		bls	.L59
 705:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****       {
 706:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****         return HAL_TIMEOUT;
 740              		.loc 1 706 0 is_stmt 1
 741 0022 0320     		movs	r0, #3
 742 0024 17E0     		b	.L60
 743              	.L70:
 699:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 744              		.loc 1 699 0 discriminator 1
 745 0026 6B68     		ldr	r3, [r5, #4]
 746 0028 13F0400F 		tst	r3, #64
 747 002c 0CBF     		ite	eq
 748 002e 0123     		moveq	r3, #1
 749 0030 0023     		movne	r3, #0
 750              	.L62:
 699:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 751              		.loc 1 699 0 is_stmt 0 discriminator 4
 752 0032 5BB1     		cbz	r3, .L68
 702:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     {
 753              		.loc 1 702 0 is_stmt 1
 754 0034 B6F1FF3F 		cmp	r6, #-1
 755 0038 ECD1     		bne	.L69
 756              	.L59:
 699:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 757              		.loc 1 699 0
 758 003a 102C     		cmp	r4, #16
 759 003c F3D0     		beq	.L70
 699:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 760              		.loc 1 699 0 is_stmt 0 discriminator 2
 761 003e 6B6A     		ldr	r3, [r5, #36]
 762 0040 13F0400F 		tst	r3, #64
 763 0044 0CBF     		ite	eq
 764 0046 0123     		moveq	r3, #1
 765 0048 0023     		movne	r3, #0
 766 004a F2E7     		b	.L62
 767              	.L68:
 707:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****       }
 708:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     }
 709:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 710:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 711:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   if(Bank == FSMC_NAND_BANK2)
 768              		.loc 1 711 0 is_stmt 1
 769 004c 102C     		cmp	r4, #16
 770 004e 04D0     		beq	.L71
 712:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 713:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* Get the ECCR2 register value */
 714:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     *ECCval = (uint32_t)Device->ECCR2;
 715:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 716:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   else
 717:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   {
 718:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     /* Get the ECCR3 register value */
ARM GAS  /tmp/ccvdmeJv.s 			page 27


 719:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     *ECCval = (uint32_t)Device->ECCR3;
 771              		.loc 1 719 0
 772 0050 6B6B     		ldr	r3, [r5, #52]
 773 0052 3B60     		str	r3, [r7]
 720:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 721:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 722:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 774              		.loc 1 722 0
 775 0054 0020     		movs	r0, #0
 776              	.L60:
 723:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 777              		.loc 1 723 0
 778 0056 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 779              	.LVL53:
 780              	.L71:
 714:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   }
 781              		.loc 1 714 0
 782 005a 6B69     		ldr	r3, [r5, #20]
 783 005c 3B60     		str	r3, [r7]
 722:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 784              		.loc 1 722 0
 785 005e 0020     		movs	r0, #0
 786 0060 F9E7     		b	.L60
 787              	.L65:
 706:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****       }
 788              		.loc 1 706 0
 789 0062 0320     		movs	r0, #3
 790 0064 F7E7     		b	.L60
 791              		.cfi_endproc
 792              	.LFE78:
 794              		.section	.text.FSMC_PCCARD_Init,"ax",%progbits
 795              		.align	1
 796              		.global	FSMC_PCCARD_Init
 797              		.syntax unified
 798              		.thumb
 799              		.thumb_func
 800              		.fpu softvfp
 802              	FSMC_PCCARD_Init:
 803              	.LFB79:
 724:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 725:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 726:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @}
 727:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 728:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 729:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 730:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @}
 731:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 732:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 733:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @defgroup FSMC_PCCARD FSMC PCCARD Controller functions
 734:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief    PCCARD Controller functions
 735:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
 736:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   @verbatim
 737:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 738:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****                     ##### How to use PCCARD device driver #####
 739:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 740:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   [..]
 741:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     This driver contains a set of APIs to interface with the FSMC PCCARD bank in order
ARM GAS  /tmp/ccvdmeJv.s 			page 28


 742:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     to run the PCCARD/compact flash external devices.
 743:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 744:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC PCCARD bank reset using the function FSMC_PCCARD_DeInit()
 745:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC PCCARD bank control configuration using the function FSMC_PCCARD_Init()
 746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC PCCARD bank common space timing configuration using the function
 747:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****         FSMC_PCCARD_CommonSpace_Timing_Init()
 748:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC PCCARD bank attribute space timing configuration using the function
 749:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****         FSMC_PCCARD_AttributeSpace_Timing_Init()
 750:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) FSMC PCCARD bank IO space timing configuration using the function
 751:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****         FSMC_PCCARD_IOSpace_Timing_Init()
 752:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 753:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @endverbatim
 754:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
 755:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 756:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 757:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /** @defgroup FSMC_PCCARD_Exported_Functions_Group1 Initialization and de-initialization functions
 758:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *  @brief    Initialization and Configuration functions
 759:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *
 760:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @verbatim
 761:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 762:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               ##### Initialization and de_initialization functions #####
 763:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   ==============================================================================
 764:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   [..]
 765:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     This section provides functions allowing to:
 766:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) Initialize and configure the FSMC PCCARD interface
 767:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) De-initialize the FSMC PCCARD interface
 768:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****     (+) Configure the FSMC clock and associated GPIOs
 769:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 770:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** @endverbatim
 771:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @{
 772:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 773:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 774:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 775:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_PCCARD device according to the specified
 776:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *         control parameters in the FSMC_PCCARD_HandleTypeDef
 777:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to PCCARD device instance
 778:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Init: Pointer to PCCARD Initialization structure
 779:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 780:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 781:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_PCCARD_Init(FSMC_PCCARD_TypeDef *Device, FSMC_PCCARD_InitTypeDef *Init)
 782:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 804              		.loc 1 782 0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 0
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 808              		@ link register save eliminated.
 809              	.LVL54:
 810 0000 10B4     		push	{r4}
 811              	.LCFI14:
 812              		.cfi_def_cfa_offset 4
 813              		.cfi_offset 4, -4
 783:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 784:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_PCCARD_DEVICE(Device));
 785:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(Init->Waitfeature));
 786:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
 787:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));
 788:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
ARM GAS  /tmp/ccvdmeJv.s 			page 29


 789:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Set FSMC_PCCARD device control parameters */
 790:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   MODIFY_REG(Device->PCR4,
 814              		.loc 1 790 0
 815 0002 0368     		ldr	r3, [r0]
 816 0004 23F4FF33 		bic	r3, r3, #130560
 817 0008 23F03A03 		bic	r3, r3, #58
 818 000c 0A68     		ldr	r2, [r1]
 819 000e 4C68     		ldr	r4, [r1, #4]
 820 0010 42EA4422 		orr	r2, r2, r4, lsl #9
 821 0014 8968     		ldr	r1, [r1, #8]
 822              	.LVL55:
 823 0016 42EA4132 		orr	r2, r2, r1, lsl #13
 824 001a 1343     		orrs	r3, r3, r2
 825 001c 43F01003 		orr	r3, r3, #16
 826 0020 0360     		str	r3, [r0]
 791:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (FSMC_PCRx_PTYP | FSMC_PCRx_PWAITEN |  FSMC_PCRx_PWID  |
 792:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               FSMC_PCRx_TCLR | FSMC_PCRx_TAR),
 793:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (FSMC_PCR_MEMORY_TYPE_PCCARD                           |
 794:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               Init->Waitfeature                                     |
 795:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               FSMC_NAND_PCC_MEM_BUS_WIDTH_16                        |
 796:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               (Init->TCLRSetupTime << FSMC_PCRx_TCLR_Pos)           |
 797:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               (Init->TARSetupTime << FSMC_PCRx_TAR_Pos)));
 798:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 799:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 800:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 801:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 827              		.loc 1 801 0
 828 0022 0020     		movs	r0, #0
 829              	.LVL56:
 830 0024 10BC     		pop	{r4}
 831              	.LCFI15:
 832              		.cfi_restore 4
 833              		.cfi_def_cfa_offset 0
 834 0026 7047     		bx	lr
 835              		.cfi_endproc
 836              	.LFE79:
 838              		.section	.text.FSMC_PCCARD_CommonSpace_Timing_Init,"ax",%progbits
 839              		.align	1
 840              		.global	FSMC_PCCARD_CommonSpace_Timing_Init
 841              		.syntax unified
 842              		.thumb
 843              		.thumb_func
 844              		.fpu softvfp
 846              	FSMC_PCCARD_CommonSpace_Timing_Init:
 847              	.LFB80:
 802:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 803:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 804:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_PCCARD Common space Timing according to the specified
 805:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *         parameters in the FSMC_NAND_PCC_TimingTypeDef
 806:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to PCCARD device instance
 807:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Timing: Pointer to PCCARD timing structure
 808:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 809:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 810:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_PCCARD_CommonSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_Ti
 811:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 848              		.loc 1 811 0
 849              		.cfi_startproc
ARM GAS  /tmp/ccvdmeJv.s 			page 30


 850              		@ args = 0, pretend = 0, frame = 0
 851              		@ frame_needed = 0, uses_anonymous_args = 0
 852              		@ link register save eliminated.
 853              	.LVL57:
 812:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 813:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_PCCARD_DEVICE(Device));
 814:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
 815:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
 816:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
 817:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
 818:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 819:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Set PCCARD timing parameters */
 820:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   MODIFY_REG(Device->PMEM4, PMEM_CLEAR_MASK,
 854              		.loc 1 820 0
 855 0000 8368     		ldr	r3, [r0, #8]
 856 0002 0B68     		ldr	r3, [r1]
 857 0004 4A68     		ldr	r2, [r1, #4]
 858 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 859 000a 8A68     		ldr	r2, [r1, #8]
 860 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 861 0010 CA68     		ldr	r2, [r1, #12]
 862 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 863 0016 8360     		str	r3, [r0, #8]
 821:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (Timing->SetupTime                                     |
 822:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               ((Timing->WaitSetupTime) << FSMC_PMEMx_MEMWAITx_Pos)  |
 823:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               ((Timing->HoldSetupTime) << FSMC_PMEMx_MEMHOLDx_Pos)  |
 824:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               ((Timing->HiZSetupTime) << FSMC_PMEMx_MEMHIZx_Pos)));
 825:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 826:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 827:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 864              		.loc 1 827 0
 865 0018 0020     		movs	r0, #0
 866              	.LVL58:
 867 001a 7047     		bx	lr
 868              		.cfi_endproc
 869              	.LFE80:
 871              		.section	.text.FSMC_PCCARD_AttributeSpace_Timing_Init,"ax",%progbits
 872              		.align	1
 873              		.global	FSMC_PCCARD_AttributeSpace_Timing_Init
 874              		.syntax unified
 875              		.thumb
 876              		.thumb_func
 877              		.fpu softvfp
 879              	FSMC_PCCARD_AttributeSpace_Timing_Init:
 880              	.LFB81:
 828:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 829:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 830:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_PCCARD Attribute space Timing according to the specified
 831:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *         parameters in the FSMC_NAND_PCC_TimingTypeDef
 832:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to PCCARD device instance
 833:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Timing: Pointer to PCCARD timing structure
 834:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 835:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 836:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_PCCARD_AttributeSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC
 837:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 881              		.loc 1 837 0
 882              		.cfi_startproc
ARM GAS  /tmp/ccvdmeJv.s 			page 31


 883              		@ args = 0, pretend = 0, frame = 0
 884              		@ frame_needed = 0, uses_anonymous_args = 0
 885              		@ link register save eliminated.
 886              	.LVL59:
 838:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 839:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_PCCARD_DEVICE(Device));
 840:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
 841:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
 842:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
 843:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
 844:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 845:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Set PCCARD timing parameters */
 846:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   MODIFY_REG(Device->PATT4, PATT_CLEAR_MASK,                          \
 887              		.loc 1 846 0
 888 0000 C368     		ldr	r3, [r0, #12]
 889 0002 0B68     		ldr	r3, [r1]
 890 0004 4A68     		ldr	r2, [r1, #4]
 891 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 892 000a 8A68     		ldr	r2, [r1, #8]
 893 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 894 0010 CA68     		ldr	r2, [r1, #12]
 895 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 896 0016 C360     		str	r3, [r0, #12]
 847:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (Timing->SetupTime                                     | \
 848:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               ((Timing->WaitSetupTime) << FSMC_PATTx_ATTWAITx_Pos)  | \
 849:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               ((Timing->HoldSetupTime) << FSMC_PATTx_ATTHOLDx_Pos)  | \
 850:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               ((Timing->HiZSetupTime)  << FSMC_PATTx_ATTHIZx_Pos)));
 851:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 852:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 853:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 897              		.loc 1 853 0
 898 0018 0020     		movs	r0, #0
 899              	.LVL60:
 900 001a 7047     		bx	lr
 901              		.cfi_endproc
 902              	.LFE81:
 904              		.section	.text.FSMC_PCCARD_IOSpace_Timing_Init,"ax",%progbits
 905              		.align	1
 906              		.global	FSMC_PCCARD_IOSpace_Timing_Init
 907              		.syntax unified
 908              		.thumb
 909              		.thumb_func
 910              		.fpu softvfp
 912              	FSMC_PCCARD_IOSpace_Timing_Init:
 913              	.LFB82:
 854:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 855:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 856:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  Initializes the FSMC_PCCARD IO space Timing according to the specified
 857:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   *         parameters in the FSMC_NAND_PCC_TimingTypeDef
 858:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to PCCARD device instance
 859:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Timing: Pointer to PCCARD timing structure
 860:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 861:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 862:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_PCCARD_IOSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_Timing
 863:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 914              		.loc 1 863 0
 915              		.cfi_startproc
ARM GAS  /tmp/ccvdmeJv.s 			page 32


 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 0, uses_anonymous_args = 0
 918              		@ link register save eliminated.
 919              	.LVL61:
 864:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 865:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_PCCARD_DEVICE(Device));
 866:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
 867:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
 868:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
 869:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
 870:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 871:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Set FSMC_PCCARD device timing parameters */
 872:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   MODIFY_REG(Device->PIO4, PIO4_CLEAR_MASK,                        \
 920              		.loc 1 872 0
 921 0000 0369     		ldr	r3, [r0, #16]
 922 0002 0B68     		ldr	r3, [r1]
 923 0004 4A68     		ldr	r2, [r1, #4]
 924 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 925 000a 8A68     		ldr	r2, [r1, #8]
 926 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 927 0010 CA68     		ldr	r2, [r1, #12]
 928 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 929 0016 0361     		str	r3, [r0, #16]
 873:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****              (Timing->SetupTime                                  | \
 874:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               (Timing->WaitSetupTime   << FSMC_PIO4_IOWAIT4_Pos) | \
 875:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               (Timing->HoldSetupTime   << FSMC_PIO4_IOHOLD4_Pos) | \
 876:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****               (Timing->HiZSetupTime    << FSMC_PIO4_IOHIZ4_Pos)));
 877:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 878:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 879:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 930              		.loc 1 879 0
 931 0018 0020     		movs	r0, #0
 932              	.LVL62:
 933 001a 7047     		bx	lr
 934              		.cfi_endproc
 935              	.LFE82:
 937              		.section	.text.FSMC_PCCARD_DeInit,"ax",%progbits
 938              		.align	1
 939              		.global	FSMC_PCCARD_DeInit
 940              		.syntax unified
 941              		.thumb
 942              		.thumb_func
 943              		.fpu softvfp
 945              	FSMC_PCCARD_DeInit:
 946              	.LFB83:
 880:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 881:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** /**
 882:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @brief  DeInitializes the FSMC_PCCARD device
 883:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @param  Device: Pointer to PCCARD device instance
 884:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   * @retval HAL status
 885:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   */
 886:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** HAL_StatusTypeDef FSMC_PCCARD_DeInit(FSMC_PCCARD_TypeDef *Device)
 887:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** {
 947              		.loc 1 887 0
 948              		.cfi_startproc
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccvdmeJv.s 			page 33


 951              		@ link register save eliminated.
 952              	.LVL63:
 888:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Check the parameters */
 889:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   assert_param(IS_FSMC_PCCARD_DEVICE(Device));
 890:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 891:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* Disable the FSMC_PCCARD device */
 892:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   __FSMC_PCCARD_DISABLE(Device);
 953              		.loc 1 892 0
 954 0000 0368     		ldr	r3, [r0]
 955 0002 23F00403 		bic	r3, r3, #4
 956 0006 0360     		str	r3, [r0]
 893:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 894:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   /* De-initialize the FSMC_PCCARD device */
 895:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   WRITE_REG(Device->PCR4,  0x00000018U);
 957              		.loc 1 895 0
 958 0008 1823     		movs	r3, #24
 959 000a 0360     		str	r3, [r0]
 896:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   WRITE_REG(Device->SR4,   0x00000040U);
 960              		.loc 1 896 0
 961 000c 4023     		movs	r3, #64
 962 000e 4360     		str	r3, [r0, #4]
 897:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   WRITE_REG(Device->PMEM4, 0xFCFCFCFCU);
 963              		.loc 1 897 0
 964 0010 4FF0FC33 		mov	r3, #-50529028
 965 0014 8360     		str	r3, [r0, #8]
 898:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   WRITE_REG(Device->PATT4, 0xFCFCFCFCU);
 966              		.loc 1 898 0
 967 0016 C360     		str	r3, [r0, #12]
 899:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   WRITE_REG(Device->PIO4,  0xFCFCFCFCU);
 968              		.loc 1 899 0
 969 0018 0361     		str	r3, [r0, #16]
 900:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** 
 901:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c ****   return HAL_OK;
 902:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_fsmc.c **** }
 970              		.loc 1 902 0
 971 001a 0020     		movs	r0, #0
 972              	.LVL64:
 973 001c 7047     		bx	lr
 974              		.cfi_endproc
 975              	.LFE83:
 977              		.text
 978              	.Letext0:
 979              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 980              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 981              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 982              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 983              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 984              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 985              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 986              		.file 9 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 987              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
 988              		.file 11 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 989              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 990              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h"
 991              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccvdmeJv.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_ll_fsmc.c
     /tmp/ccvdmeJv.s:16     .text.FSMC_NORSRAM_Init:0000000000000000 $t
     /tmp/ccvdmeJv.s:23     .text.FSMC_NORSRAM_Init:0000000000000000 FSMC_NORSRAM_Init
     /tmp/ccvdmeJv.s:126    .text.FSMC_NORSRAM_Init:000000000000009c $d
     /tmp/ccvdmeJv.s:131    .text.FSMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/ccvdmeJv.s:138    .text.FSMC_NORSRAM_DeInit:0000000000000000 FSMC_NORSRAM_DeInit
     /tmp/ccvdmeJv.s:187    .text.FSMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/ccvdmeJv.s:194    .text.FSMC_NORSRAM_Timing_Init:0000000000000000 FSMC_NORSRAM_Timing_Init
     /tmp/ccvdmeJv.s:243    .text.FSMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/ccvdmeJv.s:250    .text.FSMC_NORSRAM_Extended_Timing_Init:0000000000000000 FSMC_NORSRAM_Extended_Timing_Init
     /tmp/ccvdmeJv.s:306    .text.FSMC_NORSRAM_Extended_Timing_Init:0000000000000040 $d
     /tmp/ccvdmeJv.s:311    .text.FSMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/ccvdmeJv.s:318    .text.FSMC_NORSRAM_WriteOperation_Enable:0000000000000000 FSMC_NORSRAM_WriteOperation_Enable
     /tmp/ccvdmeJv.s:338    .text.FSMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/ccvdmeJv.s:345    .text.FSMC_NORSRAM_WriteOperation_Disable:0000000000000000 FSMC_NORSRAM_WriteOperation_Disable
     /tmp/ccvdmeJv.s:365    .text.FSMC_NAND_Init:0000000000000000 $t
     /tmp/ccvdmeJv.s:372    .text.FSMC_NAND_Init:0000000000000000 FSMC_NAND_Init
     /tmp/ccvdmeJv.s:444    .text.FSMC_NAND_Init:0000000000000060 $d
     /tmp/ccvdmeJv.s:449    .text.FSMC_NAND_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/ccvdmeJv.s:456    .text.FSMC_NAND_CommonSpace_Timing_Init:0000000000000000 FSMC_NAND_CommonSpace_Timing_Init
     /tmp/ccvdmeJv.s:501    .text.FSMC_NAND_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/ccvdmeJv.s:508    .text.FSMC_NAND_AttributeSpace_Timing_Init:0000000000000000 FSMC_NAND_AttributeSpace_Timing_Init
     /tmp/ccvdmeJv.s:553    .text.FSMC_NAND_DeInit:0000000000000000 $t
     /tmp/ccvdmeJv.s:560    .text.FSMC_NAND_DeInit:0000000000000000 FSMC_NAND_DeInit
     /tmp/ccvdmeJv.s:619    .text.FSMC_NAND_ECC_Enable:0000000000000000 $t
     /tmp/ccvdmeJv.s:626    .text.FSMC_NAND_ECC_Enable:0000000000000000 FSMC_NAND_ECC_Enable
     /tmp/ccvdmeJv.s:657    .text.FSMC_NAND_ECC_Disable:0000000000000000 $t
     /tmp/ccvdmeJv.s:664    .text.FSMC_NAND_ECC_Disable:0000000000000000 FSMC_NAND_ECC_Disable
     /tmp/ccvdmeJv.s:695    .text.FSMC_NAND_GetECC:0000000000000000 $t
     /tmp/ccvdmeJv.s:702    .text.FSMC_NAND_GetECC:0000000000000000 FSMC_NAND_GetECC
     /tmp/ccvdmeJv.s:795    .text.FSMC_PCCARD_Init:0000000000000000 $t
     /tmp/ccvdmeJv.s:802    .text.FSMC_PCCARD_Init:0000000000000000 FSMC_PCCARD_Init
     /tmp/ccvdmeJv.s:839    .text.FSMC_PCCARD_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/ccvdmeJv.s:846    .text.FSMC_PCCARD_CommonSpace_Timing_Init:0000000000000000 FSMC_PCCARD_CommonSpace_Timing_Init
     /tmp/ccvdmeJv.s:872    .text.FSMC_PCCARD_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/ccvdmeJv.s:879    .text.FSMC_PCCARD_AttributeSpace_Timing_Init:0000000000000000 FSMC_PCCARD_AttributeSpace_Timing_Init
     /tmp/ccvdmeJv.s:905    .text.FSMC_PCCARD_IOSpace_Timing_Init:0000000000000000 $t
     /tmp/ccvdmeJv.s:912    .text.FSMC_PCCARD_IOSpace_Timing_Init:0000000000000000 FSMC_PCCARD_IOSpace_Timing_Init
     /tmp/ccvdmeJv.s:938    .text.FSMC_PCCARD_DeInit:0000000000000000 $t
     /tmp/ccvdmeJv.s:945    .text.FSMC_PCCARD_DeInit:0000000000000000 FSMC_PCCARD_DeInit

UNDEFINED SYMBOLS
HAL_GetTick
