// Seed: 2969349597
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  id_5(
      .id_0(id_3 & id_1 < 1), .id_1(1'h0), .id_2(1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output logic id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    input logic id_8,
    output tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    input logic id_12,
    input uwire id_13,
    input tri0 id_14
    , id_20,
    input wand id_15,
    output wor id_16,
    input tri0 id_17,
    output uwire id_18
);
  wire id_21;
  wire id_22;
  always id_3 <= #1 id_12;
  assign id_4 = id_6;
  wire id_23;
  module_0(
      id_21, id_23, id_21
  );
  reg id_24;
  initial begin
    id_25(1'b0);
    if ("" && id_17)
      assume (id_17);
      else begin
        disable id_26;
        id_22 = id_25;
        id_16 = 1'h0;
        id_27(1 <= 1);
        #1;
        id_24 <= id_8;
        $display(id_7 - 1'd0);
        if (id_15 || id_17) id_20 <= 1;
      end
  end
endmodule
