// Seed: 1817241061
module module_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd96,
    parameter id_5 = 32'd24
) ();
  logic [7:0] id_1;
  bit id_2;
  assign id_2 = id_1;
  logic id_3;
  always begin : LABEL_0
    id_2 <= -1;
  end
  assign id_2 = !id_1[1'b0][1];
  module_0 modCall_1 ();
  wire _id_4;
  wire [id_4 : (  1  )] _id_5;
  integer id_6;
  assign id_5 = id_3;
  assign id_3 = 1;
  assign id_2 = 1;
  logic id_7;
  wire [id_5 : -1] id_8;
  assign id_4 = id_6;
  logic id_9;
endmodule
