{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710036507556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710036507557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 11:08:27 2024 " "Processing started: Sun Mar 10 11:08:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710036507557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036507557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2mypio -c nios2mypio " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2mypio -c nios2mypio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036507557 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036507788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710036508244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710036508245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/nios2mypio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/nios2mypio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio " "Found entity 1: nios2mypio" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_irq_mapper " "Found entity 1: nios2mypio_irq_mapper" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_irq_mapper.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0 " "Found entity 1: nios2mypio_mm_interconnect_0" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios2mypio_mm_interconnect_0_avalon_st_adapter_001" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios2mypio_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2mypio_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2mypio_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2mypio_mm_interconnect_0_rsp_mux_001" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522701 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_rsp_mux " "Found entity 1: nios2mypio_mm_interconnect_0_rsp_mux" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios2mypio_mm_interconnect_0_rsp_demux_003" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_rsp_demux " "Found entity 1: nios2mypio_mm_interconnect_0_rsp_demux" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios2mypio_mm_interconnect_0_cmd_mux_003" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_cmd_mux " "Found entity 1: nios2mypio_mm_interconnect_0_cmd_mux" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2mypio_mm_interconnect_0_cmd_demux_001" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_cmd_demux " "Found entity 1: nios2mypio_mm_interconnect_0_cmd_demux" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522718 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522718 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522718 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522718 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522747 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2mypio_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2mypio_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2mypio_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2mypio_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2mypio_mm_interconnect_0_router_005_default_decode" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522751 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2mypio_mm_interconnect_0_router_005 " "Found entity 2: nios2mypio_mm_interconnect_0_router_005" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2mypio_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2mypio_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2mypio_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2mypio_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2mypio_mm_interconnect_0_router_003_default_decode" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522752 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2mypio_mm_interconnect_0_router_003 " "Found entity 2: nios2mypio_mm_interconnect_0_router_003" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2mypio_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2mypio_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2mypio_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2mypio_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2mypio_mm_interconnect_0_router_002_default_decode" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522754 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2mypio_mm_interconnect_0_router_002 " "Found entity 2: nios2mypio_mm_interconnect_0_router_002" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2mypio_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2mypio_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2mypio_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2mypio_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2mypio_mm_interconnect_0_router_001_default_decode" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522755 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2mypio_mm_interconnect_0_router_001 " "Found entity 2: nios2mypio_mm_interconnect_0_router_001" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2mypio_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2mypio_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2mypio_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2mypio_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710036522756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_mm_interconnect_0_router_default_decode " "Found entity 1: nios2mypio_mm_interconnect_0_router_default_decode" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522757 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2mypio_mm_interconnect_0_router " "Found entity 2: nios2mypio_mm_interconnect_0_router" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_sysid_qsys_0 " "Found entity 1: nios2mypio_sysid_qsys_0" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_sysid_qsys_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_pio_1 " "Found entity 1: nios2mypio_pio_1" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_pio_1.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_pio_0 " "Found entity 1: nios2mypio_pio_0" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_pio_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_onchip_memory2_0 " "Found entity 1: nios2mypio_onchip_memory2_0" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_onchip_memory2_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_nios2_gen2_0 " "Found entity 1: nios2mypio_nios2_gen2_0" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios2mypio_nios2_gen2_0_cpu_test_bench" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_nios2_gen2_0_cpu_mult_cell " "Found entity 1: nios2mypio_nios2_gen2_0_cpu_mult_cell" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios2mypio_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: nios2mypio_nios2_gen2_0_cpu_ic_data_module" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2mypio_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: nios2mypio_nios2_gen2_0_cpu_ic_tag_module" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2mypio_nios2_gen2_0_cpu_bht_module " "Found entity 3: nios2mypio_nios2_gen2_0_cpu_bht_module" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2mypio_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: nios2mypio_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2mypio_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: nios2mypio_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2mypio_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: nios2mypio_nios2_gen2_0_cpu_dc_tag_module" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2mypio_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: nios2mypio_nios2_gen2_0_cpu_dc_data_module" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2mypio_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: nios2mypio_nios2_gen2_0_cpu_dc_victim_module" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2mypio_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: nios2mypio_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2mypio_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: nios2mypio_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2mypio_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: nios2mypio_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2mypio_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: nios2mypio_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2mypio_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: nios2mypio_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2mypio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios2mypio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 1877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 1920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2mypio_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: nios2mypio_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2mypio_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: nios2mypio_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2mypio_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: nios2mypio_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2mypio_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: nios2mypio_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2mypio_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: nios2mypio_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2mypio_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: nios2mypio_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2mypio_nios2_gen2_0_cpu " "Found entity 27: nios2mypio_nios2_gen2_0_cpu" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/mypio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2mypio_qsys/synthesis/submodules/mypio.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypio " "Found entity 1: mypio" {  } { { "nios2mypio_qsys/synthesis/submodules/mypio.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/mypio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036522993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036522993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2mypio_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2mypio_jtag_uart_0_sim_scfifo_w" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523003 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2mypio_jtag_uart_0_scfifo_w " "Found entity 2: nios2mypio_jtag_uart_0_scfifo_w" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523003 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2mypio_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2mypio_jtag_uart_0_sim_scfifo_r" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523003 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2mypio_jtag_uart_0_scfifo_r " "Found entity 4: nios2mypio_jtag_uart_0_scfifo_r" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523003 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2mypio_jtag_uart_0 " "Found entity 5: nios2mypio_jtag_uart_0" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036523003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypio.v 1 1 " "Found 1 design units, including 1 entities, in source file mypio.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypio " "Found entity 1: mypio" {  } { { "mypio.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/mypio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036523004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2mypio " "Elaborating entity \"nios2mypio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710036523153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_jtag_uart_0 nios2mypio_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2mypio_jtag_uart_0\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\"" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "jtag_uart_0" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_jtag_uart_0_scfifo_w nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2mypio_jtag_uart_0_scfifo_w\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "the_nios2mypio_jtag_uart_0_scfifo_w" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "wfifo" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036523585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036523585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036523585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036523585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036523585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036523585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036523585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036523585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036523585 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036523585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036523644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036523651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036523659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036523719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036523791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036523860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036523860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_w:the_nios2mypio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_jtag_uart_0_scfifo_r nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_r:the_nios2mypio_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2mypio_jtag_uart_0_scfifo_r\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|nios2mypio_jtag_uart_0_scfifo_r:the_nios2mypio_jtag_uart_0_scfifo_r\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "the_nios2mypio_jtag_uart_0_scfifo_r" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036523869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2mypio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2mypio_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2mypio_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "nios2mypio_jtag_uart_0_alt_jtag_atlantic" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036524304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2mypio_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2mypio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2mypio_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036524336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2mypio_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2mypio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2mypio_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036524336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036524336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036524336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036524336 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036524336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2mypio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2mypio_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2mypio_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036525312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2mypio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2mypio_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2mypio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2mypio_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036525592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypio mypio:mypio_0 " "Elaborating entity \"mypio\" for hierarchy \"mypio:mypio_0\"" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "mypio_0" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036525677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0 nios2mypio_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios2mypio_nios2_gen2_0\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "nios2_gen2_0" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036525685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0.v" "cpu" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036525702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_test_bench nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_test_bench:the_nios2mypio_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_test_bench:the_nios2mypio_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_test_bench" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 5957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_ic_data_module nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_data_module:nios2mypio_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_data_module:nios2mypio_nios2_gen2_0_cpu_ic_data\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "nios2mypio_nios2_gen2_0_cpu_ic_data" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 6959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_data_module:nios2mypio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_data_module:nios2mypio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_data_module:nios2mypio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_data_module:nios2mypio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_data_module:nios2mypio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_data_module:nios2mypio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526353 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036526353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036526434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036526434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_data_module:nios2mypio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_data_module:nios2mypio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_ic_tag_module nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_tag_module:nios2mypio_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_tag_module:nios2mypio_nios2_gen2_0_cpu_ic_tag\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "nios2mypio_nios2_gen2_0_cpu_ic_tag" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 7025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_tag_module:nios2mypio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_tag_module:nios2mypio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_tag_module:nios2mypio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_tag_module:nios2mypio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_tag_module:nios2mypio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_tag_module:nios2mypio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526497 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036526497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jgj1 " "Found entity 1: altsyncram_jgj1" {  } { { "db/altsyncram_jgj1.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altsyncram_jgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036526558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036526558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jgj1 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_tag_module:nios2mypio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_jgj1:auto_generated " "Elaborating entity \"altsyncram_jgj1\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_ic_tag_module:nios2mypio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_jgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_bht_module nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_bht_module:nios2mypio_nios2_gen2_0_cpu_bht " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_bht_module\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_bht_module:nios2mypio_nios2_gen2_0_cpu_bht\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "nios2mypio_nios2_gen2_0_cpu_bht" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 7223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_bht_module:nios2mypio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_bht_module:nios2mypio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_bht_module:nios2mypio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_bht_module:nios2mypio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_bht_module:nios2mypio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_bht_module:nios2mypio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526603 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036526603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036526664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036526664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_bht_module:nios2mypio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_bht_module:nios2mypio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_register_bank_a_module nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_a_module:nios2mypio_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_a_module:nios2mypio_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "nios2mypio_nios2_gen2_0_cpu_register_bank_a" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 8164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_a_module:nios2mypio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_a_module:nios2mypio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_a_module:nios2mypio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_a_module:nios2mypio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_a_module:nios2mypio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_a_module:nios2mypio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526719 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036526719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036526781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036526781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_a_module:nios2mypio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_a_module:nios2mypio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_register_bank_b_module nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_b_module:nios2mypio_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_register_bank_b_module:nios2mypio_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "nios2mypio_nios2_gen2_0_cpu_register_bank_b" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 8182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_mult_cell nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_mult_cell" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 8639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036526860 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036526860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036526916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036526916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036526970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036527057 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036527057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527068 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527105 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527219 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527429 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527450 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527470 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_mult_cell:the_nios2mypio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036527494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_dc_tag_module nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_tag_module:nios2mypio_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_tag_module:nios2mypio_nios2_gen2_0_cpu_dc_tag\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "nios2mypio_nios2_gen2_0_cpu_dc_tag" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 9061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_tag_module:nios2mypio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_tag_module:nios2mypio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_tag_module:nios2mypio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_tag_module:nios2mypio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_tag_module:nios2mypio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_tag_module:nios2mypio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528147 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036528147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dmi1 " "Found entity 1: altsyncram_dmi1" {  } { { "db/altsyncram_dmi1.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altsyncram_dmi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036528199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036528199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dmi1 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_tag_module:nios2mypio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dmi1:auto_generated " "Elaborating entity \"altsyncram_dmi1\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_tag_module:nios2mypio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_dc_data_module nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_data_module:nios2mypio_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_data_module:nios2mypio_nios2_gen2_0_cpu_dc_data\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "nios2mypio_nios2_gen2_0_cpu_dc_data" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 9127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_data_module:nios2mypio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_data_module:nios2mypio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_data_module:nios2mypio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_data_module:nios2mypio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_data_module:nios2mypio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_data_module:nios2mypio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528261 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036528261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036528342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036528342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_data_module:nios2mypio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_data_module:nios2mypio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_dc_victim_module nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_victim_module:nios2mypio_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_victim_module:nios2mypio_nios2_gen2_0_cpu_dc_victim\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "nios2mypio_nios2_gen2_0_cpu_dc_victim" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 9239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_victim_module:nios2mypio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_victim_module:nios2mypio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_victim_module:nios2mypio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_victim_module:nios2mypio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_victim_module:nios2mypio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_victim_module:nios2mypio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528458 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036528458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036528549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036528549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_victim_module:nios2mypio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_dc_victim_module:nios2mypio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2_rtl" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 9818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 10049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036528984 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036528984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_break nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_break:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_break:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036528988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_xbrk nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_dbrk nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_itrace nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_td_mode nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_td_mode:nios2mypio_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_td_mode:nios2mypio_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_pib nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_pib:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_pib:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_oci_im nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_im:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_oci_im:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_avalon_reg nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios2mypio_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios2mypio_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_nios2_ocimem nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\|nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\|nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\|nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\|nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\|nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\|nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\|nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\|nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529230 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 2696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036529230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036529287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036529287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\|nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2mypio_nios2_gen2_0_cpu_nios2_ocimem\|nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2mypio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" "the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_debug_slave_tck nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2mypio_nios2_gen2_0_cpu_debug_slave_tck:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2mypio_nios2_gen2_0_cpu_debug_slave_tck:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios2mypio_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios2mypio_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios2mypio_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529385 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036529385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2mypio_nios2_gen2_0:nios2_gen2_0\|nios2mypio_nios2_gen2_0_cpu:cpu\|nios2mypio_nios2_gen2_0_cpu_nios2_oci:the_nios2mypio_nios2_gen2_0_cpu_nios2_oci\|nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2mypio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2mypio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_onchip_memory2_0 nios2mypio_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios2mypio_onchip_memory2_0\" for hierarchy \"nios2mypio_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "onchip_memory2_0" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2mypio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2mypio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_onchip_memory2_0.v" "the_altsyncram" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2mypio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2mypio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_onchip_memory2_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2mypio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2mypio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2mypio_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios2mypio_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710036529462 ""}  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_onchip_memory2_0.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710036529462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ukn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ukn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ukn1 " "Found entity 1: altsyncram_ukn1" {  } { { "db/altsyncram_ukn1.tdf" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/altsyncram_ukn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036529532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036529532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ukn1 nios2mypio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ukn1:auto_generated " "Elaborating entity \"altsyncram_ukn1\" for hierarchy \"nios2mypio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ukn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_pio_0 nios2mypio_pio_0:pio_0 " "Elaborating entity \"nios2mypio_pio_0\" for hierarchy \"nios2mypio_pio_0:pio_0\"" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "pio_0" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_pio_1 nios2mypio_pio_1:pio_1 " "Elaborating entity \"nios2mypio_pio_1\" for hierarchy \"nios2mypio_pio_1:pio_1\"" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "pio_1" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_sysid_qsys_0 nios2mypio_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios2mypio_sysid_qsys_0\" for hierarchy \"nios2mypio_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "sysid_qsys_0" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0 nios2mypio_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2mypio_mm_interconnect_0\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "mm_interconnect_0" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036529686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mypio_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mypio_0_avalon_slave_0_translator\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "mypio_0_avalon_slave_0_translator" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mypio_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mypio_0_avalon_slave_0_agent\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "mypio_0_avalon_slave_0_agent" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mypio_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mypio_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mypio_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mypio_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "mypio_0_avalon_slave_0_agent_rsp_fifo" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_router nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router:router " "Elaborating entity \"nios2mypio_mm_interconnect_0_router\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router:router\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "router" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_router_default_decode nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router:router\|nios2mypio_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2mypio_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router:router\|nios2mypio_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_router_001 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2mypio_mm_interconnect_0_router_001\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "router_001" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_router_001_default_decode nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_001:router_001\|nios2mypio_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2mypio_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_001:router_001\|nios2mypio_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_router_002 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2mypio_mm_interconnect_0_router_002\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "router_002" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_router_002_default_decode nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_002:router_002\|nios2mypio_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2mypio_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_002:router_002\|nios2mypio_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_router_003 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2mypio_mm_interconnect_0_router_003\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_003:router_003\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "router_003" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_router_003_default_decode nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_003:router_003\|nios2mypio_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2mypio_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_003:router_003\|nios2mypio_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_router_005 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios2mypio_mm_interconnect_0_router_005\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_005:router_005\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "router_005" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_router_005_default_decode nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_005:router_005\|nios2mypio_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios2mypio_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_router_005:router_005\|nios2mypio_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mypio_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mypio_0_avalon_slave_0_burst_adapter\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "mypio_0_avalon_slave_0_burst_adapter" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mypio_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mypio_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_cmd_demux nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2mypio_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "cmd_demux" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_cmd_demux_001 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2mypio_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_cmd_mux nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2mypio_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "cmd_mux" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_cmd_mux_003 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios2mypio_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_rsp_demux nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2mypio_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "rsp_demux" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_rsp_demux_003 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios2mypio_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_rsp_mux nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2mypio_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "rsp_mux" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_rsp_mux_001 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2mypio_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mypio_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mypio_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "mypio_0_avalon_slave_0_rsp_width_adapter" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 2963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710036530698 "|nios2mypio|nios2mypio_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mypio_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710036530699 "|nios2mypio|nios2mypio_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mypio_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710036530699 "|nios2mypio|nios2mypio_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mypio_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mypio_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mypio_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "mypio_0_avalon_slave_0_cmd_width_adapter" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_avalon_st_adapter nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2mypio_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 3058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2mypio_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2mypio_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2mypio_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_avalon_st_adapter_001 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios2mypio_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0.v" 3087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios2mypio_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2mypio_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios2mypio_mm_interconnect_0:mm_interconnect_0\|nios2mypio_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios2mypio_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/nios2mypio_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2mypio_irq_mapper nios2mypio_irq_mapper:irq_mapper " "Elaborating entity \"nios2mypio_irq_mapper\" for hierarchy \"nios2mypio_irq_mapper:irq_mapper\"" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "irq_mapper" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "nios2mypio_qsys/synthesis/nios2mypio.v" "rst_controller" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/nios2mypio.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2mypio_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/nios2mypio_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036530876 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1710036534338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.10.11:09:00 Progress: Loading sld214f5fb6/alt_sld_fab_wrapper_hw.tcl " "2024.03.10.11:09:00 Progress: Loading sld214f5fb6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036540698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036544429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036544676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036546440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036546685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036546949 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036547237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036547241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036547242 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1710036547934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld214f5fb6/alt_sld_fab.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/ip/sld214f5fb6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036548384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036548384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036548584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036548584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036548586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036548586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036548748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036548748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036548944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036548944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036548944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710036549104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036549104 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1710036556759 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1710036556759 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1710036556852 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1710036556852 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1710036556852 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1710036556852 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1710036556874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036560610 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "143 " "143 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710036564274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036564674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036565271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gomadoufu/Documents/intel-fpga-book/nios2mypio/output_files/nios2mypio.map.smsg " "Generated suppressed messages file /home/gomadoufu/Documents/intel-fpga-book/nios2mypio/output_files/nios2mypio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036566325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710036571196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710036571196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3571 " "Implemented 3571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710036571920 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710036571920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3280 " "Implemented 3280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710036571920 ""} { "Info" "ICUT_CUT_TM_RAMS" "259 " "Implemented 259 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710036571920 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1710036571920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710036571920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710036572000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 11:09:31 2024 " "Processing ended: Sun Mar 10 11:09:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710036572000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710036572000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710036572000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710036572000 ""}
