{
  "scenario_id": "IDLD-3650",
  "variant_type": "idld_aligned",
  "title": "Learning-Based Methodology for Leakage Optimization and Vth Allocation",
  "context": {
    "prior_knowledge": "Fundamentals of Semiconductor Design, Digital Logic Circuits, and Basic Concepts of Machine Learning",
    "duration": "Mid-term course (2-4 weeks)",
    "learning_environment": "Online synchronous (Zoom, etc.)",
    "class_size": "Small (1-10 learners)",
    "additional_context": "Learners aim to gain practical understanding of semiconductor design optimization, applying theoretical knowledge to real-world problems through project-based assessments. They utilize practical tools and learning materials on personal devices in BYOD environments",
    "institution_type": "Graduate school",
    "learner_age": "In their 20s",
    "learner_education": "Adult learner (non-degree)",
    "learner_role": "Student",
    "domain_expertise": "Beginner"
  },
  "learning_goals": [
    "Learners can explain the principles of Vth allocation optimization using learning-based methods (GNN, BiLSTM).",
    "Learners can simulate and analyze the ECO (Engineering Change Order) process for leakage current optimization.",
    "Learners can compare design-level/path-level information integration methods in the GNN-BiLSTM framework and perform performance evaluations (F1-score, etc.).",
    "Learners can quantify deviations in optimization results compared to commercial tools and propose improvement measures."
  ],
  "constraints": {
    "budget": "medium",
    "resources": [
      "Semiconductor Design Optimization Tool (Simulator)",
      "GNN-BiLSTM Practice Dataset",
      "Online Collaboration Tool (e.g., Miro)"
    ],
    "accessibility": null,
    "language": "en",
    "tech_requirements": "Bring Your Own Device (BYOD)",
    "assessment_type": "Project-based assessment"
  },
  "difficulty": "Moderate - Standard complexity with some constraints",
  "domain": "Science"
}