# Reading D:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do EggTimer_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 1\ -\ Egg\ Timer {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nBitRegister
# 
# Top level modules:
# 	nBitRegister
# 
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 1\ -\ Egg\ Timer {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoardTester.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module OnBoardTester
# 
# Top level modules:
# 	OnBoardTester
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  OnBoardTester
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps OnBoardTester 
# Loading work.OnBoardTester
# ** Error: (vsim-3033) E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoardTester.v(15): Instantiation of 'OnBoard' failed. The design unit was not found.
# 
#         Region: /OnBoardTester
#         Searched libraries:
#             D:/altera/13.0sp1/modelsim_ase/altera/verilog/altera
#             D:/altera/13.0sp1/modelsim_ase/altera/verilog/220model
#             D:/altera/13.0sp1/modelsim_ase/altera/verilog/sgate
#             D:/altera/13.0sp1/modelsim_ase/altera/verilog/altera_mf
#             D:/altera/13.0sp1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/altera/13.0sp1/modelsim_ase/altera/verilog/cycloneii
#             E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/simulation/modelsim/rtl_work
#             E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/simulation/modelsim/rtl_work
#             E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./EggTimer_run_msim_rtl_verilog.do PAUSED at line 12
