Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jul  8 16:58:55 2023
| Host         : LAPTOP-2021 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minisys_timing_summary_routed.rpt -pb minisys_timing_summary_routed.pb -rpx minisys_timing_summary_routed.rpx -warn_on_violation
| Design       : minisys
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     17          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17729)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (25)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17729)
----------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: bell/clk_m_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[10][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[11][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[12][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[13][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[14][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[15][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[16][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[17][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[18][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[19][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[1][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[20][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[21][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[22][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[23][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[24][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[25][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[26][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[27][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[28][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[29][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[2][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[30][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[31][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[3][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[4][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[5][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[6][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[7][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[8][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: idecode/register_reg[9][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.016        0.000                      0                 6552        0.118        0.000                      0                 6552        3.000        0.000                       0                  1516  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 19.865}     39.730          25.170          
  clkfbout_cpuclk  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.016        0.000                      0                 6552        0.118        0.000                      0                 6552       19.365        0.000                       0                  1512  
  clkfbout_cpuclk                                                                                                                                                   22.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.865ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.863ns  (logic 5.200ns (27.567%)  route 13.663ns (72.433%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 18.102 - 19.865 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.880    -2.111    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X2Y35         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                                    2.454     0.343 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                                       net (fo=1, routed)           1.837     2.180    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[6]
    Routing       SLICE_X62Y154                                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/I2
    Routing       SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.304 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                                       net (fo=16, routed)          1.545     3.849    ifetch/instruction[29]
    Routing       SLICE_X56Y141                                                     r  ifetch/register[1][31]_i_34/I0
    Routing       SLICE_X56Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  ifetch/register[1][31]_i_34/O
                                       net (fo=33, routed)          1.596     5.569    ifetch/alusrc
    Routing       SLICE_X51Y125                                                     r  ifetch/ram_i_249/I1
    Routing       SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.693 r  ifetch/ram_i_249/O
                                       net (fo=21, routed)          1.116     6.809    ifetch/ram_i_543
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_912/I0
    Routing       SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.933 r  ifetch/ram_i_912/O
                                       net (fo=1, routed)           0.000     6.933    ifetch/ram_i_912_n_0
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_566/S[1]
    Routing       SLICE_X46Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.466 r  ifetch/ram_i_566/CO[3]
                                       net (fo=1, routed)           0.000     7.466    ifetch/ram_i_566_n_0
    Routing       SLICE_X46Y122                                                     r  ifetch/ram_i_539/CI
    Routing       SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.583 r  ifetch/ram_i_539/CO[3]
                                       net (fo=1, routed)           0.000     7.583    ifetch/ram_i_539_n_0
    Routing       SLICE_X46Y123                                                     r  ifetch/ram_i_502/CI
    Routing       SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.700 r  ifetch/ram_i_502/CO[3]
                                       net (fo=1, routed)           0.000     7.700    ifetch/ram_i_502_n_0
    Routing       SLICE_X46Y124                                                     r  ifetch/ram_i_467/CI
    Routing       SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.817 r  ifetch/ram_i_467/CO[3]
                                       net (fo=1, routed)           0.009     7.826    ifetch/ram_i_467_n_0
    Routing       SLICE_X46Y125                                                     r  ifetch/fb_i_122/CI
    Routing       SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315     8.141 f  ifetch/fb_i_122/O[3]
                                       net (fo=1, routed)           0.808     8.949    ifetch/execute/data2[19]
    Routing       SLICE_X45Y125                                                     f  ifetch/fb_i_86/I0
    Routing       SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.307     9.256 f  ifetch/fb_i_86/O
                                       net (fo=3, routed)           0.804    10.060    ifetch/execute/ALU_output_mux[19]
    Routing       SLICE_X43Y123                                                     f  ifetch/fb_i_40/I4
    Routing       SLICE_X43Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.184 f  ifetch/fb_i_40/O
                                       net (fo=1, routed)           0.292    10.477    ifetch/fb_i_40_n_0
    Routing       SLICE_X43Y122                                                     f  ifetch/fb_i_10/I4
    Routing       SLICE_X43Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.601 f  ifetch/fb_i_10/O
                                       net (fo=1, routed)           0.661    11.262    ifetch/fb_i_10_n_0
    Routing       SLICE_X42Y122                                                     f  ifetch/fb_i_2/I3
    Routing       SLICE_X42Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  ifetch/fb_i_2/O
                                       net (fo=9, routed)           1.033    12.419    ifetch/fb_i_12_0[18]
    Routing       SLICE_X43Y116                                                     f  ifetch/ram_i_49/I1
    Routing       SLICE_X43Y116        LUT4 (Prop_lut4_I1_O)        0.124    12.543 f  ifetch/ram_i_49/O
                                       net (fo=18, routed)          0.921    13.464    ifetch/ram_i_49_n_0
    Routing       SLICE_X45Y123                                                     f  ifetch/ram_i_2/I0
    Routing       SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124    13.588 r  ifetch/ram_i_2/O
                                       net (fo=47, routed)          1.441    15.029    ifetch/memwrite
    Routing       SLICE_X34Y141                                                     r  ifetch/ram_i_25/I4
    Routing       SLICE_X34Y141        LUT6 (Prop_lut6_I4_O)        0.124    15.153 r  ifetch/ram_i_25/O
                                       net (fo=4, routed)           1.599    16.752    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    Routing       RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.339 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.520    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.855    14.665 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.625    16.290    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.381 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.721    18.102    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
                  RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                                       clock pessimism             -0.492    17.610    
                                       clock uncertainty           -0.106    17.504    
                  RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                                   -0.737    16.767    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         16.767    
                                       arrival time                         -16.752    
  ---------------------------------------------------------------------------------
                                       slack                                  0.016    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.865ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.710ns  (logic 5.200ns (27.793%)  route 13.510ns (72.207%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 18.102 - 19.865 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.880    -2.111    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X2Y35         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                                    2.454     0.343 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                                       net (fo=1, routed)           1.837     2.180    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[6]
    Routing       SLICE_X62Y154                                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/I2
    Routing       SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.304 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                                       net (fo=16, routed)          1.545     3.849    ifetch/instruction[29]
    Routing       SLICE_X56Y141                                                     r  ifetch/register[1][31]_i_34/I0
    Routing       SLICE_X56Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  ifetch/register[1][31]_i_34/O
                                       net (fo=33, routed)          1.596     5.569    ifetch/alusrc
    Routing       SLICE_X51Y125                                                     r  ifetch/ram_i_249/I1
    Routing       SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.693 r  ifetch/ram_i_249/O
                                       net (fo=21, routed)          1.116     6.809    ifetch/ram_i_543
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_912/I0
    Routing       SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.933 r  ifetch/ram_i_912/O
                                       net (fo=1, routed)           0.000     6.933    ifetch/ram_i_912_n_0
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_566/S[1]
    Routing       SLICE_X46Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.466 r  ifetch/ram_i_566/CO[3]
                                       net (fo=1, routed)           0.000     7.466    ifetch/ram_i_566_n_0
    Routing       SLICE_X46Y122                                                     r  ifetch/ram_i_539/CI
    Routing       SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.583 r  ifetch/ram_i_539/CO[3]
                                       net (fo=1, routed)           0.000     7.583    ifetch/ram_i_539_n_0
    Routing       SLICE_X46Y123                                                     r  ifetch/ram_i_502/CI
    Routing       SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.700 r  ifetch/ram_i_502/CO[3]
                                       net (fo=1, routed)           0.000     7.700    ifetch/ram_i_502_n_0
    Routing       SLICE_X46Y124                                                     r  ifetch/ram_i_467/CI
    Routing       SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.817 r  ifetch/ram_i_467/CO[3]
                                       net (fo=1, routed)           0.009     7.826    ifetch/ram_i_467_n_0
    Routing       SLICE_X46Y125                                                     r  ifetch/fb_i_122/CI
    Routing       SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315     8.141 f  ifetch/fb_i_122/O[3]
                                       net (fo=1, routed)           0.808     8.949    ifetch/execute/data2[19]
    Routing       SLICE_X45Y125                                                     f  ifetch/fb_i_86/I0
    Routing       SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.307     9.256 f  ifetch/fb_i_86/O
                                       net (fo=3, routed)           0.804    10.060    ifetch/execute/ALU_output_mux[19]
    Routing       SLICE_X43Y123                                                     f  ifetch/fb_i_40/I4
    Routing       SLICE_X43Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.184 f  ifetch/fb_i_40/O
                                       net (fo=1, routed)           0.292    10.477    ifetch/fb_i_40_n_0
    Routing       SLICE_X43Y122                                                     f  ifetch/fb_i_10/I4
    Routing       SLICE_X43Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.601 f  ifetch/fb_i_10/O
                                       net (fo=1, routed)           0.661    11.262    ifetch/fb_i_10_n_0
    Routing       SLICE_X42Y122                                                     f  ifetch/fb_i_2/I3
    Routing       SLICE_X42Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  ifetch/fb_i_2/O
                                       net (fo=9, routed)           1.033    12.419    ifetch/fb_i_12_0[18]
    Routing       SLICE_X43Y116                                                     f  ifetch/ram_i_49/I1
    Routing       SLICE_X43Y116        LUT4 (Prop_lut4_I1_O)        0.124    12.543 f  ifetch/ram_i_49/O
                                       net (fo=18, routed)          0.921    13.464    ifetch/ram_i_49_n_0
    Routing       SLICE_X45Y123                                                     f  ifetch/ram_i_2/I0
    Routing       SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124    13.588 r  ifetch/ram_i_2/O
                                       net (fo=47, routed)          1.295    14.883    ifetch/memwrite
    Routing       SLICE_X34Y141                                                     r  ifetch/ram_i_22/I4
    Routing       SLICE_X34Y141        LUT6 (Prop_lut6_I4_O)        0.124    15.007 r  ifetch/ram_i_22/O
                                       net (fo=4, routed)           1.591    16.599    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[3]
    Routing       RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.339 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.520    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.855    14.665 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.625    16.290    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.381 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.721    18.102    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
                  RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                                       clock pessimism             -0.492    17.610    
                                       clock uncertainty           -0.106    17.504    
                  RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                                   -0.737    16.767    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         16.767    
                                       arrival time                         -16.599    
  ---------------------------------------------------------------------------------
                                       slack                                  0.169    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.865ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.460ns  (logic 5.200ns (28.169%)  route 13.260ns (71.831%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 17.935 - 19.865 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.880    -2.111    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X2Y35         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                                    2.454     0.343 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                                       net (fo=1, routed)           1.837     2.180    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[6]
    Routing       SLICE_X62Y154                                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/I2
    Routing       SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.304 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                                       net (fo=16, routed)          1.545     3.849    ifetch/instruction[29]
    Routing       SLICE_X56Y141                                                     r  ifetch/register[1][31]_i_34/I0
    Routing       SLICE_X56Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  ifetch/register[1][31]_i_34/O
                                       net (fo=33, routed)          1.596     5.569    ifetch/alusrc
    Routing       SLICE_X51Y125                                                     r  ifetch/ram_i_249/I1
    Routing       SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.693 r  ifetch/ram_i_249/O
                                       net (fo=21, routed)          1.116     6.809    ifetch/ram_i_543
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_912/I0
    Routing       SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.933 r  ifetch/ram_i_912/O
                                       net (fo=1, routed)           0.000     6.933    ifetch/ram_i_912_n_0
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_566/S[1]
    Routing       SLICE_X46Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.466 r  ifetch/ram_i_566/CO[3]
                                       net (fo=1, routed)           0.000     7.466    ifetch/ram_i_566_n_0
    Routing       SLICE_X46Y122                                                     r  ifetch/ram_i_539/CI
    Routing       SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.583 r  ifetch/ram_i_539/CO[3]
                                       net (fo=1, routed)           0.000     7.583    ifetch/ram_i_539_n_0
    Routing       SLICE_X46Y123                                                     r  ifetch/ram_i_502/CI
    Routing       SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.700 r  ifetch/ram_i_502/CO[3]
                                       net (fo=1, routed)           0.000     7.700    ifetch/ram_i_502_n_0
    Routing       SLICE_X46Y124                                                     r  ifetch/ram_i_467/CI
    Routing       SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.817 r  ifetch/ram_i_467/CO[3]
                                       net (fo=1, routed)           0.009     7.826    ifetch/ram_i_467_n_0
    Routing       SLICE_X46Y125                                                     r  ifetch/fb_i_122/CI
    Routing       SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315     8.141 f  ifetch/fb_i_122/O[3]
                                       net (fo=1, routed)           0.808     8.949    ifetch/execute/data2[19]
    Routing       SLICE_X45Y125                                                     f  ifetch/fb_i_86/I0
    Routing       SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.307     9.256 f  ifetch/fb_i_86/O
                                       net (fo=3, routed)           0.804    10.060    ifetch/execute/ALU_output_mux[19]
    Routing       SLICE_X43Y123                                                     f  ifetch/fb_i_40/I4
    Routing       SLICE_X43Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.184 f  ifetch/fb_i_40/O
                                       net (fo=1, routed)           0.292    10.477    ifetch/fb_i_40_n_0
    Routing       SLICE_X43Y122                                                     f  ifetch/fb_i_10/I4
    Routing       SLICE_X43Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.601 f  ifetch/fb_i_10/O
                                       net (fo=1, routed)           0.661    11.262    ifetch/fb_i_10_n_0
    Routing       SLICE_X42Y122                                                     f  ifetch/fb_i_2/I3
    Routing       SLICE_X42Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  ifetch/fb_i_2/O
                                       net (fo=9, routed)           1.033    12.419    ifetch/fb_i_12_0[18]
    Routing       SLICE_X43Y116                                                     f  ifetch/ram_i_49/I1
    Routing       SLICE_X43Y116        LUT4 (Prop_lut4_I1_O)        0.124    12.543 f  ifetch/ram_i_49/O
                                       net (fo=18, routed)          0.921    13.464    ifetch/ram_i_49_n_0
    Routing       SLICE_X45Y123                                                     f  ifetch/ram_i_2/I0
    Routing       SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124    13.588 r  ifetch/ram_i_2/O
                                       net (fo=47, routed)          1.441    15.029    ifetch/memwrite
    Routing       SLICE_X34Y141                                                     r  ifetch/ram_i_25/I4
    Routing       SLICE_X34Y141        LUT6 (Prop_lut6_I4_O)        0.124    15.153 r  ifetch/ram_i_25/O
                                       net (fo=4, routed)           1.196    16.349    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0]
    Routing       RAMB36_X0Y29         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.339 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.520    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.855    14.665 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.625    16.290    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.381 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.554    17.935    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X0Y29         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                                       clock pessimism             -0.501    17.435    
                                       clock uncertainty           -0.106    17.329    
                  RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                                   -0.737    16.592    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         16.592    
                                       arrival time                         -16.349    
  ---------------------------------------------------------------------------------
                                       slack                                  0.243    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.865ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.622ns  (logic 5.200ns (27.924%)  route 13.422ns (72.076%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 18.102 - 19.865 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.880    -2.111    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X2Y35         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                                    2.454     0.343 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                                       net (fo=1, routed)           1.837     2.180    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[6]
    Routing       SLICE_X62Y154                                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/I2
    Routing       SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.304 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                                       net (fo=16, routed)          1.545     3.849    ifetch/instruction[29]
    Routing       SLICE_X56Y141                                                     r  ifetch/register[1][31]_i_34/I0
    Routing       SLICE_X56Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  ifetch/register[1][31]_i_34/O
                                       net (fo=33, routed)          1.596     5.569    ifetch/alusrc
    Routing       SLICE_X51Y125                                                     r  ifetch/ram_i_249/I1
    Routing       SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.693 r  ifetch/ram_i_249/O
                                       net (fo=21, routed)          1.116     6.809    ifetch/ram_i_543
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_912/I0
    Routing       SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.933 r  ifetch/ram_i_912/O
                                       net (fo=1, routed)           0.000     6.933    ifetch/ram_i_912_n_0
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_566/S[1]
    Routing       SLICE_X46Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.466 r  ifetch/ram_i_566/CO[3]
                                       net (fo=1, routed)           0.000     7.466    ifetch/ram_i_566_n_0
    Routing       SLICE_X46Y122                                                     r  ifetch/ram_i_539/CI
    Routing       SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.583 r  ifetch/ram_i_539/CO[3]
                                       net (fo=1, routed)           0.000     7.583    ifetch/ram_i_539_n_0
    Routing       SLICE_X46Y123                                                     r  ifetch/ram_i_502/CI
    Routing       SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.700 r  ifetch/ram_i_502/CO[3]
                                       net (fo=1, routed)           0.000     7.700    ifetch/ram_i_502_n_0
    Routing       SLICE_X46Y124                                                     r  ifetch/ram_i_467/CI
    Routing       SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.817 r  ifetch/ram_i_467/CO[3]
                                       net (fo=1, routed)           0.009     7.826    ifetch/ram_i_467_n_0
    Routing       SLICE_X46Y125                                                     r  ifetch/fb_i_122/CI
    Routing       SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315     8.141 f  ifetch/fb_i_122/O[3]
                                       net (fo=1, routed)           0.808     8.949    ifetch/execute/data2[19]
    Routing       SLICE_X45Y125                                                     f  ifetch/fb_i_86/I0
    Routing       SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.307     9.256 f  ifetch/fb_i_86/O
                                       net (fo=3, routed)           0.804    10.060    ifetch/execute/ALU_output_mux[19]
    Routing       SLICE_X43Y123                                                     f  ifetch/fb_i_40/I4
    Routing       SLICE_X43Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.184 f  ifetch/fb_i_40/O
                                       net (fo=1, routed)           0.292    10.477    ifetch/fb_i_40_n_0
    Routing       SLICE_X43Y122                                                     f  ifetch/fb_i_10/I4
    Routing       SLICE_X43Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.601 f  ifetch/fb_i_10/O
                                       net (fo=1, routed)           0.661    11.262    ifetch/fb_i_10_n_0
    Routing       SLICE_X42Y122                                                     f  ifetch/fb_i_2/I3
    Routing       SLICE_X42Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  ifetch/fb_i_2/O
                                       net (fo=9, routed)           1.033    12.419    ifetch/fb_i_12_0[18]
    Routing       SLICE_X43Y116                                                     f  ifetch/ram_i_49/I1
    Routing       SLICE_X43Y116        LUT4 (Prop_lut4_I1_O)        0.124    12.543 f  ifetch/ram_i_49/O
                                       net (fo=18, routed)          0.921    13.464    ifetch/ram_i_49_n_0
    Routing       SLICE_X45Y123                                                     f  ifetch/ram_i_2/I0
    Routing       SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124    13.588 r  ifetch/ram_i_2/O
                                       net (fo=47, routed)          1.260    14.848    ifetch/memwrite
    Routing       SLICE_X34Y143                                                     r  ifetch/ram_i_24/I4
    Routing       SLICE_X34Y143        LUT6 (Prop_lut6_I4_O)        0.124    14.972 r  ifetch/ram_i_24/O
                                       net (fo=4, routed)           1.539    16.511    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[1]
    Routing       RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.339 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.520    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.855    14.665 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.625    16.290    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.381 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.721    18.102    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
                  RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                                       clock pessimism             -0.492    17.610    
                                       clock uncertainty           -0.106    17.504    
                  RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                                   -0.737    16.767    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         16.767    
                                       arrival time                         -16.511    
  ---------------------------------------------------------------------------------
                                       slack                                  0.256    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.865ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.600ns  (logic 5.200ns (27.957%)  route 13.400ns (72.043%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 18.102 - 19.865 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.880    -2.111    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X2Y35         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                                    2.454     0.343 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                                       net (fo=1, routed)           1.837     2.180    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[6]
    Routing       SLICE_X62Y154                                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/I2
    Routing       SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.304 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                                       net (fo=16, routed)          1.545     3.849    ifetch/instruction[29]
    Routing       SLICE_X56Y141                                                     r  ifetch/register[1][31]_i_34/I0
    Routing       SLICE_X56Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  ifetch/register[1][31]_i_34/O
                                       net (fo=33, routed)          1.596     5.569    ifetch/alusrc
    Routing       SLICE_X51Y125                                                     r  ifetch/ram_i_249/I1
    Routing       SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.693 r  ifetch/ram_i_249/O
                                       net (fo=21, routed)          1.116     6.809    ifetch/ram_i_543
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_912/I0
    Routing       SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.933 r  ifetch/ram_i_912/O
                                       net (fo=1, routed)           0.000     6.933    ifetch/ram_i_912_n_0
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_566/S[1]
    Routing       SLICE_X46Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.466 r  ifetch/ram_i_566/CO[3]
                                       net (fo=1, routed)           0.000     7.466    ifetch/ram_i_566_n_0
    Routing       SLICE_X46Y122                                                     r  ifetch/ram_i_539/CI
    Routing       SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.583 r  ifetch/ram_i_539/CO[3]
                                       net (fo=1, routed)           0.000     7.583    ifetch/ram_i_539_n_0
    Routing       SLICE_X46Y123                                                     r  ifetch/ram_i_502/CI
    Routing       SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.700 r  ifetch/ram_i_502/CO[3]
                                       net (fo=1, routed)           0.000     7.700    ifetch/ram_i_502_n_0
    Routing       SLICE_X46Y124                                                     r  ifetch/ram_i_467/CI
    Routing       SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.817 r  ifetch/ram_i_467/CO[3]
                                       net (fo=1, routed)           0.009     7.826    ifetch/ram_i_467_n_0
    Routing       SLICE_X46Y125                                                     r  ifetch/fb_i_122/CI
    Routing       SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315     8.141 f  ifetch/fb_i_122/O[3]
                                       net (fo=1, routed)           0.808     8.949    ifetch/execute/data2[19]
    Routing       SLICE_X45Y125                                                     f  ifetch/fb_i_86/I0
    Routing       SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.307     9.256 f  ifetch/fb_i_86/O
                                       net (fo=3, routed)           0.804    10.060    ifetch/execute/ALU_output_mux[19]
    Routing       SLICE_X43Y123                                                     f  ifetch/fb_i_40/I4
    Routing       SLICE_X43Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.184 f  ifetch/fb_i_40/O
                                       net (fo=1, routed)           0.292    10.477    ifetch/fb_i_40_n_0
    Routing       SLICE_X43Y122                                                     f  ifetch/fb_i_10/I4
    Routing       SLICE_X43Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.601 f  ifetch/fb_i_10/O
                                       net (fo=1, routed)           0.661    11.262    ifetch/fb_i_10_n_0
    Routing       SLICE_X42Y122                                                     f  ifetch/fb_i_2/I3
    Routing       SLICE_X42Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  ifetch/fb_i_2/O
                                       net (fo=9, routed)           1.033    12.419    ifetch/fb_i_12_0[18]
    Routing       SLICE_X43Y116                                                     f  ifetch/ram_i_49/I1
    Routing       SLICE_X43Y116        LUT4 (Prop_lut4_I1_O)        0.124    12.543 f  ifetch/ram_i_49/O
                                       net (fo=18, routed)          0.921    13.464    ifetch/ram_i_49_n_0
    Routing       SLICE_X45Y123                                                     f  ifetch/ram_i_2/I0
    Routing       SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124    13.588 r  ifetch/ram_i_2/O
                                       net (fo=47, routed)          1.256    14.845    ifetch/memwrite
    Routing       SLICE_X34Y143                                                     r  ifetch/ram_i_20/I4
    Routing       SLICE_X34Y143        LUT6 (Prop_lut6_I4_O)        0.124    14.969 r  ifetch/ram_i_20/O
                                       net (fo=4, routed)           1.520    16.489    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[5]
    Routing       RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.339 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.520    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.855    14.665 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.625    16.290    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.381 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.721    18.102    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
                  RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                                       clock pessimism             -0.492    17.610    
                                       clock uncertainty           -0.106    17.504    
                  RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                                   -0.737    16.767    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         16.767    
                                       arrival time                         -16.489    
  ---------------------------------------------------------------------------------
                                       slack                                  0.279    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.865ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.557ns  (logic 5.659ns (30.495%)  route 12.898ns (69.505%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 18.102 - 19.865 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.880    -2.111    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X2Y35         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                                    2.454     0.343 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                                       net (fo=1, routed)           1.837     2.180    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[6]
    Routing       SLICE_X62Y154                                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/I2
    Routing       SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.304 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                                       net (fo=16, routed)          1.545     3.849    ifetch/instruction[29]
    Routing       SLICE_X56Y141                                                     r  ifetch/register[1][31]_i_34/I0
    Routing       SLICE_X56Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  ifetch/register[1][31]_i_34/O
                                       net (fo=33, routed)          1.596     5.569    ifetch/alusrc
    Routing       SLICE_X51Y125                                                     r  ifetch/ram_i_249/I1
    Routing       SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.693 r  ifetch/ram_i_249/O
                                       net (fo=21, routed)          1.116     6.809    ifetch/ram_i_543
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_912/I0
    Routing       SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.933 r  ifetch/ram_i_912/O
                                       net (fo=1, routed)           0.000     6.933    ifetch/ram_i_912_n_0
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_566/S[1]
    Routing       SLICE_X46Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.466 r  ifetch/ram_i_566/CO[3]
                                       net (fo=1, routed)           0.000     7.466    ifetch/ram_i_566_n_0
    Routing       SLICE_X46Y122                                                     r  ifetch/ram_i_539/CI
    Routing       SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.583 r  ifetch/ram_i_539/CO[3]
                                       net (fo=1, routed)           0.000     7.583    ifetch/ram_i_539_n_0
    Routing       SLICE_X46Y123                                                     r  ifetch/ram_i_502/CI
    Routing       SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.700 r  ifetch/ram_i_502/CO[3]
                                       net (fo=1, routed)           0.000     7.700    ifetch/ram_i_502_n_0
    Routing       SLICE_X46Y124                                                     r  ifetch/ram_i_467/CI
    Routing       SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.817 r  ifetch/ram_i_467/CO[3]
                                       net (fo=1, routed)           0.009     7.826    ifetch/ram_i_467_n_0
    Routing       SLICE_X46Y125                                                     r  ifetch/fb_i_122/CI
    Routing       SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.943 r  ifetch/fb_i_122/CO[3]
                                       net (fo=1, routed)           0.000     7.943    ifetch/fb_i_122_n_0
    Routing       SLICE_X46Y126                                                     r  ifetch/register_reg[1][23]_i_21/CI
    Routing       SLICE_X46Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     8.060 r  ifetch/register_reg[1][23]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     8.060    ifetch/register_reg[1][23]_i_21_n_0
    Routing       SLICE_X46Y127                                                     r  ifetch/register_reg[1][31]_i_62/CI
    Routing       SLICE_X46Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     8.177 r  ifetch/register_reg[1][31]_i_62/CO[3]
                                       net (fo=1, routed)           0.000     8.177    ifetch/register_reg[1][31]_i_62_n_0
    Routing       SLICE_X46Y128                                                     r  ifetch/register_reg[1][31]_i_26/CI
    Routing       SLICE_X46Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315     8.492 r  ifetch/register_reg[1][31]_i_26/O[3]
                                       net (fo=1, routed)           0.446     8.937    ifetch/execute/data2[31]
    Routing       SLICE_X47Y126                                                     r  ifetch/register[1][31]_i_16/I0
    Routing       SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.307     9.244 r  ifetch/register[1][31]_i_16/O
                                       net (fo=3, routed)           0.773    10.018    ifetch/execute/ALU_output_mux[31]
    Routing       SLICE_X47Y124                                                     r  ifetch/register[1][31]_i_9/I0
    Routing       SLICE_X47Y124        LUT4 (Prop_lut4_I0_O)        0.153    10.171 r  ifetch/register[1][31]_i_9/O
                                       net (fo=3, routed)           0.992    11.162    ifetch/register[1][31]_i_9_n_0
    Routing       SLICE_X44Y120                                                     r  ifetch/ledout[23]_i_4/I2
    Routing       SLICE_X44Y120        LUT6 (Prop_lut6_I2_O)        0.327    11.489 f  ifetch/ledout[23]_i_4/O
                                       net (fo=3, routed)           0.684    12.173    ifetch/ledout[23]_i_4_n_0
    Routing       SLICE_X44Y120                                                     f  ifetch/ram_i_296/I0
    Routing       SLICE_X44Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.297 f  ifetch/ram_i_296/O
                                       net (fo=1, routed)           0.667    12.964    ifetch/ram_i_296_n_0
    Routing       SLICE_X44Y120                                                     f  ifetch/ram_i_121/I3
    Routing       SLICE_X44Y120        LUT6 (Prop_lut6_I3_O)        0.124    13.088 f  ifetch/ram_i_121/O
                                       net (fo=56, routed)          1.732    14.820    ifetch/ram_i_121_n_0
    Routing       SLICE_X34Y141                                                     f  ifetch/ram_i_19/I2
    Routing       SLICE_X34Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  ifetch/ram_i_19/O
                                       net (fo=4, routed)           1.502    16.446    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[6]
    Routing       RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.339 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.520    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.855    14.665 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.625    16.290    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.381 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.721    18.102    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
                  RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                                       clock pessimism             -0.492    17.610    
                                       clock uncertainty           -0.106    17.504    
                  RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                                   -0.737    16.767    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         16.767    
                                       arrival time                         -16.446    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.865ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.617ns  (logic 5.200ns (27.932%)  route 13.417ns (72.068%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 18.096 - 19.865 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.880    -2.111    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X2Y35         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                                    2.454     0.343 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                                       net (fo=1, routed)           1.837     2.180    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[6]
    Routing       SLICE_X62Y154                                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/I2
    Routing       SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.304 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                                       net (fo=16, routed)          1.545     3.849    ifetch/instruction[29]
    Routing       SLICE_X56Y141                                                     r  ifetch/register[1][31]_i_34/I0
    Routing       SLICE_X56Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  ifetch/register[1][31]_i_34/O
                                       net (fo=33, routed)          1.596     5.569    ifetch/alusrc
    Routing       SLICE_X51Y125                                                     r  ifetch/ram_i_249/I1
    Routing       SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.693 r  ifetch/ram_i_249/O
                                       net (fo=21, routed)          1.116     6.809    ifetch/ram_i_543
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_912/I0
    Routing       SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.933 r  ifetch/ram_i_912/O
                                       net (fo=1, routed)           0.000     6.933    ifetch/ram_i_912_n_0
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_566/S[1]
    Routing       SLICE_X46Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.466 r  ifetch/ram_i_566/CO[3]
                                       net (fo=1, routed)           0.000     7.466    ifetch/ram_i_566_n_0
    Routing       SLICE_X46Y122                                                     r  ifetch/ram_i_539/CI
    Routing       SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.583 r  ifetch/ram_i_539/CO[3]
                                       net (fo=1, routed)           0.000     7.583    ifetch/ram_i_539_n_0
    Routing       SLICE_X46Y123                                                     r  ifetch/ram_i_502/CI
    Routing       SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.700 r  ifetch/ram_i_502/CO[3]
                                       net (fo=1, routed)           0.000     7.700    ifetch/ram_i_502_n_0
    Routing       SLICE_X46Y124                                                     r  ifetch/ram_i_467/CI
    Routing       SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.817 r  ifetch/ram_i_467/CO[3]
                                       net (fo=1, routed)           0.009     7.826    ifetch/ram_i_467_n_0
    Routing       SLICE_X46Y125                                                     r  ifetch/fb_i_122/CI
    Routing       SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315     8.141 f  ifetch/fb_i_122/O[3]
                                       net (fo=1, routed)           0.808     8.949    ifetch/execute/data2[19]
    Routing       SLICE_X45Y125                                                     f  ifetch/fb_i_86/I0
    Routing       SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.307     9.256 f  ifetch/fb_i_86/O
                                       net (fo=3, routed)           0.804    10.060    ifetch/execute/ALU_output_mux[19]
    Routing       SLICE_X43Y123                                                     f  ifetch/fb_i_40/I4
    Routing       SLICE_X43Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.184 f  ifetch/fb_i_40/O
                                       net (fo=1, routed)           0.292    10.477    ifetch/fb_i_40_n_0
    Routing       SLICE_X43Y122                                                     f  ifetch/fb_i_10/I4
    Routing       SLICE_X43Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.601 f  ifetch/fb_i_10/O
                                       net (fo=1, routed)           0.661    11.262    ifetch/fb_i_10_n_0
    Routing       SLICE_X42Y122                                                     f  ifetch/fb_i_2/I3
    Routing       SLICE_X42Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  ifetch/fb_i_2/O
                                       net (fo=9, routed)           1.033    12.419    ifetch/fb_i_12_0[18]
    Routing       SLICE_X43Y116                                                     f  ifetch/ram_i_49/I1
    Routing       SLICE_X43Y116        LUT4 (Prop_lut4_I1_O)        0.124    12.543 f  ifetch/ram_i_49/O
                                       net (fo=18, routed)          0.921    13.464    ifetch/ram_i_49_n_0
    Routing       SLICE_X45Y123                                                     f  ifetch/ram_i_2/I0
    Routing       SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124    13.588 r  ifetch/ram_i_2/O
                                       net (fo=47, routed)          1.295    14.883    ifetch/memwrite
    Routing       SLICE_X34Y141                                                     r  ifetch/ram_i_22/I4
    Routing       SLICE_X34Y141        LUT6 (Prop_lut6_I4_O)        0.124    15.007 r  ifetch/ram_i_22/O
                                       net (fo=4, routed)           1.498    16.505    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[3]
    Routing       RAMB36_X1Y30         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.339 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.520    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.855    14.665 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.625    16.290    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.381 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.715    18.096    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
                  RAMB36_X1Y30         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                                       clock pessimism             -0.420    17.675    
                                       clock uncertainty           -0.106    17.569    
                  RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                                   -0.737    16.832    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         16.832    
                                       arrival time                         -16.505    
  ---------------------------------------------------------------------------------
                                       slack                                  0.327    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.865ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.369ns  (logic 5.200ns (28.309%)  route 13.169ns (71.691%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 17.933 - 19.865 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.880    -2.111    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X2Y35         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                                    2.454     0.343 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                                       net (fo=1, routed)           1.837     2.180    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[6]
    Routing       SLICE_X62Y154                                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/I2
    Routing       SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.304 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                                       net (fo=16, routed)          1.545     3.849    ifetch/instruction[29]
    Routing       SLICE_X56Y141                                                     r  ifetch/register[1][31]_i_34/I0
    Routing       SLICE_X56Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  ifetch/register[1][31]_i_34/O
                                       net (fo=33, routed)          1.596     5.569    ifetch/alusrc
    Routing       SLICE_X51Y125                                                     r  ifetch/ram_i_249/I1
    Routing       SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.693 r  ifetch/ram_i_249/O
                                       net (fo=21, routed)          1.116     6.809    ifetch/ram_i_543
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_912/I0
    Routing       SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.933 r  ifetch/ram_i_912/O
                                       net (fo=1, routed)           0.000     6.933    ifetch/ram_i_912_n_0
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_566/S[1]
    Routing       SLICE_X46Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.466 r  ifetch/ram_i_566/CO[3]
                                       net (fo=1, routed)           0.000     7.466    ifetch/ram_i_566_n_0
    Routing       SLICE_X46Y122                                                     r  ifetch/ram_i_539/CI
    Routing       SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.583 r  ifetch/ram_i_539/CO[3]
                                       net (fo=1, routed)           0.000     7.583    ifetch/ram_i_539_n_0
    Routing       SLICE_X46Y123                                                     r  ifetch/ram_i_502/CI
    Routing       SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.700 r  ifetch/ram_i_502/CO[3]
                                       net (fo=1, routed)           0.000     7.700    ifetch/ram_i_502_n_0
    Routing       SLICE_X46Y124                                                     r  ifetch/ram_i_467/CI
    Routing       SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.817 r  ifetch/ram_i_467/CO[3]
                                       net (fo=1, routed)           0.009     7.826    ifetch/ram_i_467_n_0
    Routing       SLICE_X46Y125                                                     r  ifetch/fb_i_122/CI
    Routing       SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315     8.141 f  ifetch/fb_i_122/O[3]
                                       net (fo=1, routed)           0.808     8.949    ifetch/execute/data2[19]
    Routing       SLICE_X45Y125                                                     f  ifetch/fb_i_86/I0
    Routing       SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.307     9.256 f  ifetch/fb_i_86/O
                                       net (fo=3, routed)           0.804    10.060    ifetch/execute/ALU_output_mux[19]
    Routing       SLICE_X43Y123                                                     f  ifetch/fb_i_40/I4
    Routing       SLICE_X43Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.184 f  ifetch/fb_i_40/O
                                       net (fo=1, routed)           0.292    10.477    ifetch/fb_i_40_n_0
    Routing       SLICE_X43Y122                                                     f  ifetch/fb_i_10/I4
    Routing       SLICE_X43Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.601 f  ifetch/fb_i_10/O
                                       net (fo=1, routed)           0.661    11.262    ifetch/fb_i_10_n_0
    Routing       SLICE_X42Y122                                                     f  ifetch/fb_i_2/I3
    Routing       SLICE_X42Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  ifetch/fb_i_2/O
                                       net (fo=9, routed)           1.033    12.419    ifetch/fb_i_12_0[18]
    Routing       SLICE_X43Y116                                                     f  ifetch/ram_i_49/I1
    Routing       SLICE_X43Y116        LUT4 (Prop_lut4_I1_O)        0.124    12.543 f  ifetch/ram_i_49/O
                                       net (fo=18, routed)          0.921    13.464    ifetch/ram_i_49_n_0
    Routing       SLICE_X45Y123                                                     f  ifetch/ram_i_2/I0
    Routing       SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124    13.588 r  ifetch/ram_i_2/O
                                       net (fo=47, routed)          0.961    14.549    ifetch/memwrite
    Routing       SLICE_X46Y113                                                     r  ifetch/ram_i_42/I4
    Routing       SLICE_X46Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.673 r  ifetch/ram_i_42/O
                                       net (fo=84, routed)          1.585    16.258    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[1]
    Routing       RAMB36_X0Y21         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.339 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.520    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.855    14.665 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.625    16.290    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.381 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.552    17.933    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
                  RAMB36_X0Y21         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                                       clock pessimism             -0.501    17.433    
                                       clock uncertainty           -0.106    17.327    
                  RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                                   -0.737    16.590    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         16.590    
                                       arrival time                         -16.258    
  ---------------------------------------------------------------------------------
                                       slack                                  0.332    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.865ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.574ns  (logic 5.200ns (27.996%)  route 13.374ns (72.004%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 18.096 - 19.865 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.880    -2.111    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X2Y35         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                                    2.454     0.343 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                                       net (fo=1, routed)           1.837     2.180    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[6]
    Routing       SLICE_X62Y154                                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/I2
    Routing       SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.304 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                                       net (fo=16, routed)          1.545     3.849    ifetch/instruction[29]
    Routing       SLICE_X56Y141                                                     r  ifetch/register[1][31]_i_34/I0
    Routing       SLICE_X56Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  ifetch/register[1][31]_i_34/O
                                       net (fo=33, routed)          1.596     5.569    ifetch/alusrc
    Routing       SLICE_X51Y125                                                     r  ifetch/ram_i_249/I1
    Routing       SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.693 r  ifetch/ram_i_249/O
                                       net (fo=21, routed)          1.116     6.809    ifetch/ram_i_543
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_912/I0
    Routing       SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.933 r  ifetch/ram_i_912/O
                                       net (fo=1, routed)           0.000     6.933    ifetch/ram_i_912_n_0
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_566/S[1]
    Routing       SLICE_X46Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.466 r  ifetch/ram_i_566/CO[3]
                                       net (fo=1, routed)           0.000     7.466    ifetch/ram_i_566_n_0
    Routing       SLICE_X46Y122                                                     r  ifetch/ram_i_539/CI
    Routing       SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.583 r  ifetch/ram_i_539/CO[3]
                                       net (fo=1, routed)           0.000     7.583    ifetch/ram_i_539_n_0
    Routing       SLICE_X46Y123                                                     r  ifetch/ram_i_502/CI
    Routing       SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.700 r  ifetch/ram_i_502/CO[3]
                                       net (fo=1, routed)           0.000     7.700    ifetch/ram_i_502_n_0
    Routing       SLICE_X46Y124                                                     r  ifetch/ram_i_467/CI
    Routing       SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.817 r  ifetch/ram_i_467/CO[3]
                                       net (fo=1, routed)           0.009     7.826    ifetch/ram_i_467_n_0
    Routing       SLICE_X46Y125                                                     r  ifetch/fb_i_122/CI
    Routing       SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315     8.141 f  ifetch/fb_i_122/O[3]
                                       net (fo=1, routed)           0.808     8.949    ifetch/execute/data2[19]
    Routing       SLICE_X45Y125                                                     f  ifetch/fb_i_86/I0
    Routing       SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.307     9.256 f  ifetch/fb_i_86/O
                                       net (fo=3, routed)           0.804    10.060    ifetch/execute/ALU_output_mux[19]
    Routing       SLICE_X43Y123                                                     f  ifetch/fb_i_40/I4
    Routing       SLICE_X43Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.184 f  ifetch/fb_i_40/O
                                       net (fo=1, routed)           0.292    10.477    ifetch/fb_i_40_n_0
    Routing       SLICE_X43Y122                                                     f  ifetch/fb_i_10/I4
    Routing       SLICE_X43Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.601 f  ifetch/fb_i_10/O
                                       net (fo=1, routed)           0.661    11.262    ifetch/fb_i_10_n_0
    Routing       SLICE_X42Y122                                                     f  ifetch/fb_i_2/I3
    Routing       SLICE_X42Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  ifetch/fb_i_2/O
                                       net (fo=9, routed)           1.033    12.419    ifetch/fb_i_12_0[18]
    Routing       SLICE_X43Y116                                                     f  ifetch/ram_i_49/I1
    Routing       SLICE_X43Y116        LUT4 (Prop_lut4_I1_O)        0.124    12.543 f  ifetch/ram_i_49/O
                                       net (fo=18, routed)          0.921    13.464    ifetch/ram_i_49_n_0
    Routing       SLICE_X45Y123                                                     f  ifetch/ram_i_2/I0
    Routing       SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124    13.588 r  ifetch/ram_i_2/O
                                       net (fo=47, routed)          1.441    15.029    ifetch/memwrite
    Routing       SLICE_X34Y141                                                     r  ifetch/ram_i_25/I4
    Routing       SLICE_X34Y141        LUT6 (Prop_lut6_I4_O)        0.124    15.153 r  ifetch/ram_i_25/O
                                       net (fo=4, routed)           1.310    16.463    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    Routing       RAMB36_X1Y30         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.339 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.520    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.855    14.665 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.625    16.290    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.381 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.715    18.096    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
                  RAMB36_X1Y30         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                                       clock pessimism             -0.420    17.675    
                                       clock uncertainty           -0.106    17.569    
                  RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                                   -0.737    16.832    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         16.832    
                                       arrival time                         -16.463    
  ---------------------------------------------------------------------------------
                                       slack                                  0.370    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.865ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.505ns  (logic 5.200ns (28.100%)  route 13.305ns (71.900%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 18.102 - 19.865 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.880    -2.111    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                  RAMB36_X2Y35         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                                    2.454     0.343 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                                       net (fo=1, routed)           1.837     2.180    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[11].ram.ram_douta[6]
    Routing       SLICE_X62Y154                                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/I2
    Routing       SLICE_X62Y154        LUT6 (Prop_lut6_I2_O)        0.124     2.304 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                                       net (fo=16, routed)          1.545     3.849    ifetch/instruction[29]
    Routing       SLICE_X56Y141                                                     r  ifetch/register[1][31]_i_34/I0
    Routing       SLICE_X56Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.973 r  ifetch/register[1][31]_i_34/O
                                       net (fo=33, routed)          1.596     5.569    ifetch/alusrc
    Routing       SLICE_X51Y125                                                     r  ifetch/ram_i_249/I1
    Routing       SLICE_X51Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.693 r  ifetch/ram_i_249/O
                                       net (fo=21, routed)          1.116     6.809    ifetch/ram_i_543
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_912/I0
    Routing       SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.124     6.933 r  ifetch/ram_i_912/O
                                       net (fo=1, routed)           0.000     6.933    ifetch/ram_i_912_n_0
    Routing       SLICE_X46Y121                                                     r  ifetch/ram_i_566/S[1]
    Routing       SLICE_X46Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.466 r  ifetch/ram_i_566/CO[3]
                                       net (fo=1, routed)           0.000     7.466    ifetch/ram_i_566_n_0
    Routing       SLICE_X46Y122                                                     r  ifetch/ram_i_539/CI
    Routing       SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.583 r  ifetch/ram_i_539/CO[3]
                                       net (fo=1, routed)           0.000     7.583    ifetch/ram_i_539_n_0
    Routing       SLICE_X46Y123                                                     r  ifetch/ram_i_502/CI
    Routing       SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.700 r  ifetch/ram_i_502/CO[3]
                                       net (fo=1, routed)           0.000     7.700    ifetch/ram_i_502_n_0
    Routing       SLICE_X46Y124                                                     r  ifetch/ram_i_467/CI
    Routing       SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.817 r  ifetch/ram_i_467/CO[3]
                                       net (fo=1, routed)           0.009     7.826    ifetch/ram_i_467_n_0
    Routing       SLICE_X46Y125                                                     r  ifetch/fb_i_122/CI
    Routing       SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315     8.141 f  ifetch/fb_i_122/O[3]
                                       net (fo=1, routed)           0.808     8.949    ifetch/execute/data2[19]
    Routing       SLICE_X45Y125                                                     f  ifetch/fb_i_86/I0
    Routing       SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.307     9.256 f  ifetch/fb_i_86/O
                                       net (fo=3, routed)           0.804    10.060    ifetch/execute/ALU_output_mux[19]
    Routing       SLICE_X43Y123                                                     f  ifetch/fb_i_40/I4
    Routing       SLICE_X43Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.184 f  ifetch/fb_i_40/O
                                       net (fo=1, routed)           0.292    10.477    ifetch/fb_i_40_n_0
    Routing       SLICE_X43Y122                                                     f  ifetch/fb_i_10/I4
    Routing       SLICE_X43Y122        LUT5 (Prop_lut5_I4_O)        0.124    10.601 f  ifetch/fb_i_10/O
                                       net (fo=1, routed)           0.661    11.262    ifetch/fb_i_10_n_0
    Routing       SLICE_X42Y122                                                     f  ifetch/fb_i_2/I3
    Routing       SLICE_X42Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.386 f  ifetch/fb_i_2/O
                                       net (fo=9, routed)           1.033    12.419    ifetch/fb_i_12_0[18]
    Routing       SLICE_X43Y116                                                     f  ifetch/ram_i_49/I1
    Routing       SLICE_X43Y116        LUT4 (Prop_lut4_I1_O)        0.124    12.543 f  ifetch/ram_i_49/O
                                       net (fo=18, routed)          0.921    13.464    ifetch/ram_i_49_n_0
    Routing       SLICE_X45Y123                                                     f  ifetch/ram_i_2/I0
    Routing       SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124    13.588 r  ifetch/ram_i_2/O
                                       net (fo=47, routed)          1.130    14.718    ifetch/memwrite
    Routing       SLICE_X37Y138                                                     r  ifetch/ram_i_23/I4
    Routing       SLICE_X37Y138        LUT6 (Prop_lut6_I4_O)        0.124    14.842 r  ifetch/ram_i_23/O
                                       net (fo=4, routed)           1.551    16.394    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[2]
    Routing       RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.339 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.520    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.855    14.665 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.625    16.290    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.381 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        1.721    18.102    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
                  RAMB36_X0Y33         RAMB36E1                                     r  memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                                       clock pessimism             -0.492    17.610    
                                       clock uncertainty           -0.106    17.504    
                  RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                                   -0.737    16.767    memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         16.767    
                                       arrival time                         -16.394    
  ---------------------------------------------------------------------------------
                                       slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bell/cnt_m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            bell/cnt_m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.569    -0.482    bell/clk_out1
                  SLICE_X34Y99         FDCE                                         r  bell/cnt_m_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  bell/cnt_m_reg[3]/Q
                                       net (fo=2, routed)           0.149    -0.168    bell/cnt_m_reg[3]
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m[0]_i_3/I0
    Routing       SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.123 r  bell/cnt_m[0]_i_3/O
                                       net (fo=1, routed)           0.000    -0.123    bell/cnt_m[0]_i_3_n_0
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m_reg[0]_i_1/S[3]
    Routing       SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.014 r  bell/cnt_m_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.001    -0.014    bell/cnt_m_reg[0]_i_1_n_0
    Routing       SLICE_X34Y100                                                     r  bell/cnt_m_reg[4]_i_1/CI
    Routing       SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.053     0.039 r  bell/cnt_m_reg[4]_i_1/O[0]
                                       net (fo=1, routed)           0.000     0.039    bell/cnt_m_reg[4]_i_1_n_7
    Routing       SLICE_X34Y100        FDCE                                         r  bell/cnt_m_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.838    -0.253    bell/clk_out1
                  SLICE_X34Y100        FDCE                                         r  bell/cnt_m_reg[4]/C
                                       clock pessimism              0.041    -0.213    
                  SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.079    bell/cnt_m_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          0.079    
                                       arrival time                           0.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bell/cnt_m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            bell/cnt_m_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.569    -0.482    bell/clk_out1
                  SLICE_X34Y99         FDCE                                         r  bell/cnt_m_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  bell/cnt_m_reg[3]/Q
                                       net (fo=2, routed)           0.149    -0.168    bell/cnt_m_reg[3]
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m[0]_i_3/I0
    Routing       SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.123 r  bell/cnt_m[0]_i_3/O
                                       net (fo=1, routed)           0.000    -0.123    bell/cnt_m[0]_i_3_n_0
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m_reg[0]_i_1/S[3]
    Routing       SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.014 r  bell/cnt_m_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.001    -0.014    bell/cnt_m_reg[0]_i_1_n_0
    Routing       SLICE_X34Y100                                                     r  bell/cnt_m_reg[4]_i_1/CI
    Routing       SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.066     0.052 r  bell/cnt_m_reg[4]_i_1/O[2]
                                       net (fo=1, routed)           0.000     0.052    bell/cnt_m_reg[4]_i_1_n_5
    Routing       SLICE_X34Y100        FDCE                                         r  bell/cnt_m_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.838    -0.253    bell/clk_out1
                  SLICE_X34Y100        FDCE                                         r  bell/cnt_m_reg[6]/C
                                       clock pessimism              0.041    -0.213    
                  SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.079    bell/cnt_m_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          0.079    
                                       arrival time                           0.052    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 framebuf/read_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.264%)  route 0.271ns (65.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.193ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.553    -0.498    framebuf/clk_out1
                  SLICE_X67Y75         FDCE                                         r  framebuf/read_addr_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X67Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  framebuf/read_addr_reg[8]/Q
                                       net (fo=105, routed)         0.271    -0.086    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/addrb[8]
    Routing       RAMB36_X1Y15         RAMB36E1                                     r  framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.864    -0.227    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/clka
                  RAMB36_X1Y15         RAMB36E1                                     r  framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                                       clock pessimism             -0.193    -0.420    
                  RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                                    0.183    -0.237    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                          0.237    
                                       arrival time                          -0.086    
  ---------------------------------------------------------------------------------
                                       slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bell/cnt_m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            bell/cnt_m_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.569    -0.482    bell/clk_out1
                  SLICE_X34Y99         FDCE                                         r  bell/cnt_m_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  bell/cnt_m_reg[3]/Q
                                       net (fo=2, routed)           0.149    -0.168    bell/cnt_m_reg[3]
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m[0]_i_3/I0
    Routing       SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.123 r  bell/cnt_m[0]_i_3/O
                                       net (fo=1, routed)           0.000    -0.123    bell/cnt_m[0]_i_3_n_0
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m_reg[0]_i_1/S[3]
    Routing       SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.014 r  bell/cnt_m_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.001    -0.014    bell/cnt_m_reg[0]_i_1_n_0
    Routing       SLICE_X34Y100                                                     r  bell/cnt_m_reg[4]_i_1/CI
    Routing       SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.089     0.075 r  bell/cnt_m_reg[4]_i_1/O[1]
                                       net (fo=1, routed)           0.000     0.075    bell/cnt_m_reg[4]_i_1_n_6
    Routing       SLICE_X34Y100        FDCE                                         r  bell/cnt_m_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.838    -0.253    bell/clk_out1
                  SLICE_X34Y100        FDCE                                         r  bell/cnt_m_reg[5]/C
                                       clock pessimism              0.041    -0.213    
                  SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.079    bell/cnt_m_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.079    
                                       arrival time                           0.075    
  ---------------------------------------------------------------------------------
                                       slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bell/cnt_m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            bell/cnt_m_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.569    -0.482    bell/clk_out1
                  SLICE_X34Y99         FDCE                                         r  bell/cnt_m_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  bell/cnt_m_reg[3]/Q
                                       net (fo=2, routed)           0.149    -0.168    bell/cnt_m_reg[3]
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m[0]_i_3/I0
    Routing       SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.123 r  bell/cnt_m[0]_i_3/O
                                       net (fo=1, routed)           0.000    -0.123    bell/cnt_m[0]_i_3_n_0
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m_reg[0]_i_1/S[3]
    Routing       SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.014 r  bell/cnt_m_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.001    -0.014    bell/cnt_m_reg[0]_i_1_n_0
    Routing       SLICE_X34Y100                                                     r  bell/cnt_m_reg[4]_i_1/CI
    Routing       SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.091     0.077 r  bell/cnt_m_reg[4]_i_1/O[3]
                                       net (fo=1, routed)           0.000     0.077    bell/cnt_m_reg[4]_i_1_n_4
    Routing       SLICE_X34Y100        FDCE                                         r  bell/cnt_m_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.838    -0.253    bell/clk_out1
                  SLICE_X34Y100        FDCE                                         r  bell/cnt_m_reg[7]/C
                                       clock pessimism              0.041    -0.213    
                  SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134    -0.079    bell/cnt_m_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.079    
                                       arrival time                           0.077    
  ---------------------------------------------------------------------------------
                                       slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bell/cnt_m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            bell/cnt_m_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.569    -0.482    bell/clk_out1
                  SLICE_X34Y99         FDCE                                         r  bell/cnt_m_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  bell/cnt_m_reg[3]/Q
                                       net (fo=2, routed)           0.149    -0.168    bell/cnt_m_reg[3]
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m[0]_i_3/I0
    Routing       SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.123 r  bell/cnt_m[0]_i_3/O
                                       net (fo=1, routed)           0.000    -0.123    bell/cnt_m[0]_i_3_n_0
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m_reg[0]_i_1/S[3]
    Routing       SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.014 r  bell/cnt_m_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.001    -0.014    bell/cnt_m_reg[0]_i_1_n_0
    Routing       SLICE_X34Y100                                                     r  bell/cnt_m_reg[4]_i_1/CI
    Routing       SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.040     0.026 r  bell/cnt_m_reg[4]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     0.026    bell/cnt_m_reg[4]_i_1_n_0
    Routing       SLICE_X34Y101                                                     r  bell/cnt_m_reg[8]_i_1/CI
    Routing       SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.053     0.079 r  bell/cnt_m_reg[8]_i_1/O[0]
                                       net (fo=1, routed)           0.000     0.079    bell/cnt_m_reg[8]_i_1_n_7
    Routing       SLICE_X34Y101        FDCE                                         r  bell/cnt_m_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.838    -0.253    bell/clk_out1
                  SLICE_X34Y101        FDCE                                         r  bell/cnt_m_reg[8]/C
                                       clock pessimism              0.041    -0.213    
                  SLICE_X34Y101        FDCE (Hold_fdce_C_D)         0.134    -0.079    bell/cnt_m_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                          0.079    
                                       arrival time                           0.079    
  ---------------------------------------------------------------------------------
                                       slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 framebuf/read_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.375%)  route 0.281ns (66.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.193ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.554    -0.497    framebuf/clk_out1
                  SLICE_X68Y73         FDCE                                         r  framebuf/read_addr_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  framebuf/read_addr_reg[4]/Q
                                       net (fo=105, routed)         0.281    -0.074    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/addrb[4]
    Routing       RAMB36_X1Y14         RAMB36E1                                     r  framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.867    -0.224    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/clka
                  RAMB36_X1Y14         RAMB36E1                                     r  framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                                       clock pessimism             -0.193    -0.417    
                  RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                                    0.183    -0.234    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                          0.234    
                                       arrival time                          -0.074    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ifetch/opcplus4_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk fall@19.865ns)
  Data Path Delay:        0.307ns  (logic 0.255ns (83.033%)  route 0.052ns (16.966%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns = ( 19.597 - 19.865 ) 
    Source Clock Delay      (SCD):    -0.497ns = ( 19.368 - 19.865 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.177 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440    20.617    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.339    18.279 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.510    18.789    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.815 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.554    19.368    ifetch/clk_out1
                  SLICE_X39Y127        FDRE                                         r  ifetch/PC_reg[30]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.146    19.514 r  ifetch/PC_reg[30]/Q
                                       net (fo=1, routed)           0.052    19.566    ifetch/PC_reg_n_0_[30]
    Routing       SLICE_X38Y127                                                     r  ifetch/PC_plus_4_2_carry__5/S[3]
    Routing       SLICE_X38Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.109    19.675 r  ifetch/PC_plus_4_2_carry__5/O[3]
                                       net (fo=4, routed)           0.000    19.675    ifetch/pc_plus_4[30]
    Routing       SLICE_X38Y127        FDRE                                         r  ifetch/opcplus4_reg[28]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.366 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481    20.847    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.657    18.189 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.556    18.745    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.822    19.597    ifetch/clk_out1
                  SLICE_X38Y127        FDRE                                         r  ifetch/opcplus4_reg[28]/C  (IS_INVERTED)
                                       clock pessimism             -0.215    19.381    
                  SLICE_X38Y127        FDRE (Hold_fdre_C_D)         0.134    19.515    ifetch/opcplus4_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                        -19.515    
                                       arrival time                          19.675    
  ---------------------------------------------------------------------------------
                                       slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ifetch/opcplus4_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@19.865ns - clk_out1_cpuclk fall@19.865ns)
  Data Path Delay:        0.311ns  (logic 0.257ns (82.609%)  route 0.054ns (17.391%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns = ( 19.597 - 19.865 ) 
    Source Clock Delay      (SCD):    -0.497ns = ( 19.368 - 19.865 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.312    20.177 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440    20.617    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.339    18.279 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.510    18.789    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.815 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.554    19.368    ifetch/clk_out1
                  SLICE_X39Y127        FDRE                                         r  ifetch/PC_reg[28]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.146    19.514 r  ifetch/PC_reg[28]/Q
                                       net (fo=1, routed)           0.054    19.568    ifetch/PC_reg_n_0_[28]
    Routing       SLICE_X38Y127                                                     r  ifetch/PC_plus_4_2_carry__5/S[1]
    Routing       SLICE_X38Y127        CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.111    19.679 r  ifetch/PC_plus_4_2_carry__5/O[1]
                                       net (fo=4, routed)           0.000    19.679    ifetch/pc_plus_4[28]
    Routing       SLICE_X38Y127        FDRE                                         r  ifetch/opcplus4_reg[26]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk fall edge)
                                                                   19.865    19.865 f  
                  Y18                                               0.000    19.865 f  clk (IN)
                                       net (fo=0)                   0.000    19.865    cpuclk/inst/clk_in1
                  Y18                                                               f  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.501    20.366 f  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481    20.847    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    f  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.657    18.189 f  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.556    18.745    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     f  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.774 f  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.822    19.597    ifetch/clk_out1
                  SLICE_X38Y127        FDRE                                         r  ifetch/opcplus4_reg[26]/C  (IS_INVERTED)
                                       clock pessimism             -0.215    19.381    
                  SLICE_X38Y127        FDRE (Hold_fdre_C_D)         0.134    19.515    ifetch/opcplus4_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                        -19.515    
                                       arrival time                          19.679    
  ---------------------------------------------------------------------------------
                                       slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bell/cnt_m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            bell/cnt_m_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.868%)  route 0.150ns (26.132%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.569    -0.482    bell/clk_out1
                  SLICE_X34Y99         FDCE                                         r  bell/cnt_m_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  bell/cnt_m_reg[3]/Q
                                       net (fo=2, routed)           0.149    -0.168    bell/cnt_m_reg[3]
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m[0]_i_3/I0
    Routing       SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.123 r  bell/cnt_m[0]_i_3/O
                                       net (fo=1, routed)           0.000    -0.123    bell/cnt_m[0]_i_3_n_0
    Routing       SLICE_X34Y99                                                      r  bell/cnt_m_reg[0]_i_1/S[3]
    Routing       SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.109    -0.014 r  bell/cnt_m_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.001    -0.014    bell/cnt_m_reg[0]_i_1_n_0
    Routing       SLICE_X34Y100                                                     r  bell/cnt_m_reg[4]_i_1/CI
    Routing       SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.040     0.026 r  bell/cnt_m_reg[4]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     0.026    bell/cnt_m_reg[4]_i_1_n_0
    Routing       SLICE_X34Y101                                                     r  bell/cnt_m_reg[8]_i_1/CI
    Routing       SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.066     0.092 r  bell/cnt_m_reg[8]_i_1/O[2]
                                       net (fo=1, routed)           0.000     0.092    bell/cnt_m_reg[8]_i_1_n_5
    Routing       SLICE_X34Y101        FDCE                                         r  bell/cnt_m_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_cpuclk rise edge)
                                                                    0.000     0.000 r  
                  Y18                                               0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
                  Y18                                                               r  cpuclk/inst/clkin1_ibufg/I
                  Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_cpuclk
                  PLLE2_ADV_X0Y1                                                    r  cpuclk/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_cpuclk
                  BUFGCTRL_X0Y0                                                     r  cpuclk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                                       net (fo=1510, routed)        0.838    -0.253    bell/clk_out1
                  SLICE_X34Y101        FDCE                                         r  bell/cnt_m_reg[10]/C
                                       clock pessimism              0.041    -0.213    
                  SLICE_X34Y101        FDCE (Hold_fdce_C_D)         0.134    -0.079    bell/cnt_m_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                          0.079    
                                       arrival time                           0.092    
  ---------------------------------------------------------------------------------
                                       slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X1Y16    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.730      36.838     RAMB36_X1Y16    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X1Y17    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.730      36.838     RAMB36_X1Y17    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y38    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y38    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y39    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y39    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y12    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y12    framebuf/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       39.730      120.270    PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X35Y101   bell/clk_m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X35Y101   bell/clk_m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y99    bell/cnt_m_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y99    bell/cnt_m_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y101   bell/cnt_m_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y101   bell/cnt_m_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y101   bell/cnt_m_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y101   bell/cnt_m_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y102   bell/cnt_m_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y102   bell/cnt_m_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X35Y101   bell/clk_m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X35Y101   bell/clk_m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y99    bell/cnt_m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y99    bell/cnt_m_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y101   bell/cnt_m_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y101   bell/cnt_m_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y101   bell/cnt_m_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y101   bell/cnt_m_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y102   bell/cnt_m_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.865      19.365     SLICE_X34Y102   bell/cnt_m_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y1   cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKFBOUT



