0.6
2017.3
Oct 20 2017
14:33:56
C:/Users/Virtual Machine/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v,1519394929,verilog,,,,glbl;project_reti_logiche,,,,,,,,
C:/Users/Virtual Machine/project_reti_logiche/testbench progetto/FSM_testbench4.vhd,1517849086,vhdl,,,,project_tb,,,,,,,,
