17:19:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\linji\FPGA_Test_DDR\temp_xsdb_launch_script.tcl
17:19:38 INFO  : Registering command handlers for Vitis TCF services
17:19:45 INFO  : XSCT server has started successfully.
17:19:45 INFO  : Successfully done setting XSCT server connection channel  
17:19:48 INFO  : Platform repository initialization has completed.
17:19:55 INFO  : plnx-install-location is set to ''
17:19:55 INFO  : Successfully done setting workspace for the tool. 
17:19:55 INFO  : Successfully done query RDI_DATADIR 
17:21:47 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:21:47 INFO  : Result from executing command 'getPlatforms': 
17:21:47 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:22:05 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:24:36 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:24:36 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:24:36 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
17:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:18 INFO  : Jtag cable 'Digilent Zed 210248BE0DC7' is selected.
17:25:18 INFO  : 'jtag frequency' command is executed.
17:25:18 INFO  : Context for 'APU' is selected.
17:25:18 INFO  : System reset is completed.
17:25:21 INFO  : 'after 3000' command is executed.
17:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}' command is executed.
17:25:24 INFO  : FPGA configured successfully with bitstream "C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit"
17:25:24 INFO  : Context for 'APU' is selected.
17:25:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:25:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:25 INFO  : Context for 'APU' is selected.
17:25:25 INFO  : Sourcing of 'C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl' is done.
17:25:25 INFO  : 'ps7_init' command is executed.
17:25:25 INFO  : 'ps7_post_config' command is executed.
17:25:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:25 INFO  : The application 'C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}
fpga -file C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:26 INFO  : 'con' command is executed.
17:25:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:26 INFO  : Launch script is exported to file 'C:\Users\linji\FPGA_Test_DDR\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
17:32:08 INFO  : Disconnected from the channel tcfchan#3.
17:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:08 INFO  : Jtag cable 'Digilent Zed 210248BE0DC7' is selected.
17:32:08 INFO  : 'jtag frequency' command is executed.
17:32:08 INFO  : Context for 'APU' is selected.
17:32:08 INFO  : System reset is completed.
17:32:11 INFO  : 'after 3000' command is executed.
17:32:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}' command is executed.
17:32:14 INFO  : FPGA configured successfully with bitstream "C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit"
17:32:14 INFO  : Context for 'APU' is selected.
17:32:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:14 INFO  : Context for 'APU' is selected.
17:32:14 INFO  : Sourcing of 'C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl' is done.
17:32:15 INFO  : 'ps7_init' command is executed.
17:32:15 INFO  : 'ps7_post_config' command is executed.
17:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:15 INFO  : The application 'C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}
fpga -file C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:15 INFO  : 'con' command is executed.
17:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:15 INFO  : Launch script is exported to file 'C:\Users\linji\FPGA_Test_DDR\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
11:17:39 INFO  : Disconnected from the channel tcfchan#4.
09:22:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\linji\FPGA_Test_DDR\temp_xsdb_launch_script.tcl
09:22:40 INFO  : XSCT server has started successfully.
09:22:40 INFO  : plnx-install-location is set to ''
09:22:40 INFO  : Successfully done setting XSCT server connection channel  
09:22:40 INFO  : Successfully done setting workspace for the tool. 
09:22:48 INFO  : Platform repository initialization has completed.
09:22:50 INFO  : Registering command handlers for Vitis TCF services
09:23:02 INFO  : Successfully done query RDI_DATADIR 
09:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:57 INFO  : Jtag cable 'Digilent Zed 210248BE0DC7' is selected.
09:27:57 INFO  : 'jtag frequency' command is executed.
09:27:57 INFO  : Context for 'APU' is selected.
09:27:57 INFO  : System reset is completed.
09:28:00 INFO  : 'after 3000' command is executed.
09:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}' command is executed.
09:28:03 INFO  : FPGA configured successfully with bitstream "C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit"
09:28:03 INFO  : Context for 'APU' is selected.
09:28:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:03 INFO  : Context for 'APU' is selected.
09:28:03 INFO  : Sourcing of 'C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl' is done.
09:28:04 INFO  : 'ps7_init' command is executed.
09:28:04 INFO  : 'ps7_post_config' command is executed.
09:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:04 INFO  : The application 'C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}
fpga -file C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:04 INFO  : 'con' command is executed.
09:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:28:04 INFO  : Launch script is exported to file 'C:\Users\linji\FPGA_Test_DDR\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
09:30:01 INFO  : Disconnected from the channel tcfchan#1.
09:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:01 INFO  : Jtag cable 'Digilent Zed 210248BE0DC7' is selected.
09:30:01 INFO  : 'jtag frequency' command is executed.
09:30:01 INFO  : Context for 'APU' is selected.
09:30:01 INFO  : System reset is completed.
09:30:04 INFO  : 'after 3000' command is executed.
09:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}' command is executed.
09:30:07 INFO  : FPGA configured successfully with bitstream "C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit"
09:30:07 INFO  : Context for 'APU' is selected.
09:30:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:13 INFO  : Context for 'APU' is selected.
09:30:13 INFO  : Sourcing of 'C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl' is done.
09:30:13 INFO  : 'ps7_init' command is executed.
09:30:14 INFO  : 'ps7_post_config' command is executed.
09:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:14 INFO  : The application 'C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}
fpga -file C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:14 INFO  : 'con' command is executed.
09:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:14 INFO  : Launch script is exported to file 'C:\Users\linji\FPGA_Test_DDR\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
09:53:20 INFO  : Disconnected from the channel tcfchan#2.
09:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:20 INFO  : Jtag cable 'Digilent Zed 210248BE0DC7' is selected.
09:53:20 INFO  : 'jtag frequency' command is executed.
09:53:20 INFO  : Context for 'APU' is selected.
09:53:20 INFO  : System reset is completed.
09:53:23 INFO  : 'after 3000' command is executed.
09:53:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}' command is executed.
09:53:26 INFO  : FPGA configured successfully with bitstream "C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit"
09:53:26 INFO  : Context for 'APU' is selected.
09:53:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:31 INFO  : Context for 'APU' is selected.
09:53:31 INFO  : Sourcing of 'C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl' is done.
09:53:32 INFO  : 'ps7_init' command is executed.
09:53:32 INFO  : 'ps7_post_config' command is executed.
09:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:32 INFO  : The application 'C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}
fpga -file C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:32 INFO  : 'con' command is executed.
09:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:53:32 INFO  : Launch script is exported to file 'C:\Users\linji\FPGA_Test_DDR\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
09:53:36 INFO  : Disconnected from the channel tcfchan#3.
09:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:36 INFO  : Jtag cable 'Digilent Zed 210248BE0DC7' is selected.
09:53:36 INFO  : 'jtag frequency' command is executed.
09:53:36 INFO  : Context for 'APU' is selected.
09:53:36 INFO  : System reset is completed.
09:53:39 INFO  : 'after 3000' command is executed.
09:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}' command is executed.
09:53:42 INFO  : FPGA configured successfully with bitstream "C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit"
09:53:42 INFO  : Context for 'APU' is selected.
09:53:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:53:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:47 INFO  : Context for 'APU' is selected.
09:53:47 INFO  : Sourcing of 'C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl' is done.
09:53:48 INFO  : 'ps7_init' command is executed.
09:53:48 INFO  : 'ps7_post_config' command is executed.
09:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:48 INFO  : The application 'C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}
fpga -file C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:48 INFO  : 'con' command is executed.
09:53:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:53:48 INFO  : Launch script is exported to file 'C:\Users\linji\FPGA_Test_DDR\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
10:04:43 INFO  : Disconnected from the channel tcfchan#4.
10:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:43 INFO  : Jtag cable 'Digilent Zed 210248BE0DC7' is selected.
10:04:43 INFO  : 'jtag frequency' command is executed.
10:04:43 INFO  : Context for 'APU' is selected.
10:04:43 INFO  : System reset is completed.
10:04:46 INFO  : 'after 3000' command is executed.
10:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}' command is executed.
10:04:49 INFO  : FPGA configured successfully with bitstream "C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit"
10:04:49 INFO  : Context for 'APU' is selected.
10:04:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:04:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:04:53 INFO  : Context for 'APU' is selected.
10:04:53 INFO  : Sourcing of 'C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl' is done.
10:04:54 INFO  : 'ps7_init' command is executed.
10:04:54 INFO  : 'ps7_post_config' command is executed.
10:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:54 INFO  : The application 'C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:04:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}
fpga -file C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:54 INFO  : 'con' command is executed.
10:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:04:54 INFO  : Launch script is exported to file 'C:\Users\linji\FPGA_Test_DDR\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
10:05:58 INFO  : Disconnected from the channel tcfchan#5.
10:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:58 INFO  : Jtag cable 'Digilent Zed 210248BE0DC7' is selected.
10:05:58 INFO  : 'jtag frequency' command is executed.
10:05:59 INFO  : Context for 'APU' is selected.
10:05:59 INFO  : System reset is completed.
10:06:02 INFO  : 'after 3000' command is executed.
10:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}' command is executed.
10:06:04 INFO  : FPGA configured successfully with bitstream "C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit"
10:06:04 INFO  : Context for 'APU' is selected.
10:06:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:06:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:09 INFO  : Context for 'APU' is selected.
10:06:09 INFO  : Sourcing of 'C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl' is done.
10:06:09 INFO  : 'ps7_init' command is executed.
10:06:09 INFO  : 'ps7_post_config' command is executed.
10:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:10 INFO  : The application 'C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}
fpga -file C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:10 INFO  : 'con' command is executed.
10:06:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:06:10 INFO  : Launch script is exported to file 'C:\Users\linji\FPGA_Test_DDR\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
10:08:01 INFO  : Checking for BSP changes to sync application flags for project 'Test'...
10:08:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

10:08:44 INFO  : Disconnected from the channel tcfchan#6.
10:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:45 INFO  : Jtag cable 'Digilent Zed 210248BE0DC7' is selected.
10:08:45 INFO  : 'jtag frequency' command is executed.
10:08:46 INFO  : Context for 'APU' is selected.
10:08:46 INFO  : System reset is completed.
10:08:49 INFO  : 'after 3000' command is executed.
10:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}' command is executed.
10:08:51 INFO  : FPGA configured successfully with bitstream "C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit"
10:08:51 INFO  : Context for 'APU' is selected.
10:08:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:08:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:57 INFO  : Context for 'APU' is selected.
10:08:57 INFO  : Sourcing of 'C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl' is done.
10:08:58 INFO  : 'ps7_init' command is executed.
10:08:58 INFO  : 'ps7_post_config' command is executed.
10:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:58 INFO  : The application 'C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}
fpga -file C:/Users/linji/FPGA_Test_DDR/Test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/linji/FPGA_Test_DDR/Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/linji/FPGA_Test_DDR/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:58 INFO  : 'con' command is executed.
10:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:58 INFO  : Launch script is exported to file 'C:\Users\linji\FPGA_Test_DDR\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_1_standalone.tcl'
12:02:13 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1
12:02:13 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
12:02:14 INFO  : Platform 'design_1_wrapper_1' is added to custom repositories.
12:02:45 INFO  : Platform 'design_1_wrapper_1' is added to custom repositories.
12:17:37 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1
12:17:37 INFO  : Result from executing command 'getPlatforms': design_1_wrapper_1|C:/Users/linji/FPGA_Test_DDR/design_1_wrapper_1/export/design_1_wrapper_1/design_1_wrapper_1.xpfm;design_1_wrapper|C:/Users/linji/FPGA_Test_DDR/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
12:17:37 INFO  : Checking for BSP changes to sync application flags for project 'BRAM_Test'...
12:18:43 INFO  : Disconnected from the channel tcfchan#8.
12:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:45 INFO  : Jtag cable 'Digilent Zed 210248BE0DC7' is selected.
12:18:45 INFO  : 'jtag frequency' command is executed.
12:18:45 INFO  : Context for 'APU' is selected.
12:18:45 INFO  : System reset is completed.
12:18:48 INFO  : 'after 3000' command is executed.
12:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}' command is executed.
12:18:51 INFO  : FPGA configured successfully with bitstream "C:/Users/linji/FPGA_Test_DDR/BRAM_Test/_ide/bitstream/design_1_wrapper.bit"
12:18:51 INFO  : Context for 'APU' is selected.
12:18:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/linji/FPGA_Test_DDR/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
12:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:51 INFO  : Context for 'APU' is selected.
12:18:51 INFO  : Sourcing of 'C:/Users/linji/FPGA_Test_DDR/BRAM_Test/_ide/psinit/ps7_init.tcl' is done.
12:18:52 INFO  : 'ps7_init' command is executed.
12:18:52 INFO  : 'ps7_post_config' command is executed.
12:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:52 INFO  : The application 'C:/Users/linji/FPGA_Test_DDR/BRAM_Test/Debug/BRAM_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248BE0DC7" && level==0 && jtag_device_ctx=="jsn-Zed-210248BE0DC7-23727093-0"}
fpga -file C:/Users/linji/FPGA_Test_DDR/BRAM_Test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/linji/FPGA_Test_DDR/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/linji/FPGA_Test_DDR/BRAM_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/linji/FPGA_Test_DDR/BRAM_Test/Debug/BRAM_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:53 INFO  : 'con' command is executed.
12:18:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:18:53 INFO  : Launch script is exported to file 'C:\Users\linji\FPGA_Test_DDR\.sdk\launch_scripts\single_application_debug\systemdebugger_bram_test_system_standalone.tcl'
12:48:36 INFO  : Disconnected from the channel tcfchan#11.
