$date
	Mon Nov  7 21:06:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux41_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module inst $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ! y $end
$var wire 1 ( w4 $end
$var wire 1 ) w3 $end
$scope module m1 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 & sel $end
$var reg 1 ) y $end
$upscope $end
$scope module m2 $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 & sel $end
$var reg 1 ( y $end
$upscope $end
$scope module m3 $end
$var wire 1 ) i0 $end
$var wire 1 ( i1 $end
$var wire 1 ' sel $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1)
1"
#10
0!
0)
0"
1#
#15
1!
1)
1"
#20
0!
0)
1(
0"
0#
1$
#25
1!
1)
1"
#30
0!
0)
0"
1#
#35
1!
1)
1"
#40
0!
0)
0(
0"
0#
0$
1%
#45
1!
1)
1"
#50
0!
0)
0"
1#
#55
1!
1)
1"
#60
0!
0)
1(
0"
0#
1$
#65
1!
1)
1"
#70
0!
0)
0"
1#
#75
1!
1)
1"
#80
0!
0)
0(
0"
0#
0$
0%
1&
#85
1"
#90
1!
1)
0"
1#
#95
1"
#100
0!
0)
0"
0#
1$
#105
1"
#110
1!
1)
0"
1#
#115
1"
#120
0!
0)
1(
0"
0#
0$
1%
#125
1"
#130
1!
1)
0"
1#
#135
1"
#140
0!
0)
0"
0#
1$
#145
1"
#150
1!
1)
0"
1#
#155
1"
#160
0!
0)
0(
0"
0#
0$
0%
0&
1'
#165
1)
1"
#170
0)
0"
1#
#175
1)
1"
#180
1!
0)
1(
0"
0#
1$
#185
1)
1"
#190
0)
0"
1#
#195
1)
1"
#200
0!
0)
0(
0"
0#
0$
1%
#205
1)
1"
#210
0)
0"
1#
#215
1)
1"
#220
1!
0)
1(
0"
0#
1$
#225
1)
1"
#230
0)
0"
1#
#235
1)
1"
#240
0!
0)
0(
0"
0#
0$
0%
1&
#245
1"
#250
1)
0"
1#
#255
1"
#260
0)
0"
0#
1$
#265
1"
#270
1)
0"
1#
#275
1"
#280
1!
0)
1(
0"
0#
0$
1%
#285
1"
#290
1)
0"
1#
#295
1"
#300
0)
0"
0#
1$
#305
1"
#310
1)
0"
1#
#315
1"
#320
0!
0)
0(
0"
0#
0$
0%
0&
0'
