#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 31 14:42:24 2025
# Process ID: 22328
# Current directory: D:/Material/CSDP/CNN_FPGA
# Command line: vivado.exe -mode tcl -source d:\Material\CSDP\CNN_FPGA\temp_simulation.tcl
# Log file: D:/Material/CSDP/CNN_FPGA/vivado.log
# Journal file: D:/Material/CSDP/CNN_FPGA\vivado.jou
#-----------------------------------------------------------
source {d:\Material\CSDP\CNN_FPGA\temp_simulation.tcl}
# open_project {d:\Material\CSDP\CNN_FPGA\CNN_FPGA.xpr}
Scanning sources...
Finished scanning sources
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
# set_property target_simulator ModelSim [current_project]
# set_property compxlib.modelsim_compiled_library_dir  D:/modeltech64_2019.2/Vivado_lib [current_project]
# set_property top lenet_TB [get_filesets sim_1 ] 
# launch_simulation -install_path D:/modeltech64_2019.2/win64
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2019.2/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'d:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'd:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {lenet_TB_compile.do}
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'd:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=16664)
Vivado% 