

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Thu Apr 11 04:07:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filt_Pipeline_VITIS_LOOP_35_2_fu_524  |filt_Pipeline_VITIS_LOOP_35_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2172|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   21|    1301|   1400|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2635|    -|
|Register         |        -|    -|    6071|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|   21|    7372|   6207|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    9|       6|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|   0|  100|  168|    0|
    |grp_filt_Pipeline_VITIS_LOOP_35_2_fu_524  |filt_Pipeline_VITIS_LOOP_35_2  |        0|   0|  371|  358|    0|
    |gmem_m_axi_U                              |gmem_m_axi                     |        4|   0|  830|  734|    0|
    |mul_32s_32s_32_1_1_U14                    |mul_32s_32s_32_1_1             |        0|   3|    0|   20|    0|
    |mul_32s_32s_32_1_1_U15                    |mul_32s_32s_32_1_1             |        0|   3|    0|   20|    0|
    |mul_32s_32s_32_1_1_U16                    |mul_32s_32s_32_1_1             |        0|   3|    0|   20|    0|
    |mul_32s_32s_32_1_1_U17                    |mul_32s_32s_32_1_1             |        0|   3|    0|   20|    0|
    |mul_32s_32s_32_1_1_U18                    |mul_32s_32s_32_1_1             |        0|   3|    0|   20|    0|
    |mul_32s_32s_32_1_1_U19                    |mul_32s_32s_32_1_1             |        0|   3|    0|   20|    0|
    |mul_32s_32s_32_1_1_U20                    |mul_32s_32s_32_1_1             |        0|   3|    0|   20|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                               |        4|  21| 1301| 1400|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        2|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_1159_p2     |         +|   0|  0|  39|          32|           2|
    |add_ln59_10_fu_1115_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_15_fu_1088_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_1_fu_1104_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_21_fu_1093_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_22_fu_1120_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_30_fu_1061_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_31_fu_1067_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_32_fu_1073_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_33_fu_1078_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_38_fu_1050_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_40_fu_1039_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_41_fu_1027_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_43_fu_1033_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_44_fu_1045_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_45_fu_1056_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_46_fu_1083_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_47_fu_1125_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_4_fu_1109_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_52_fu_963_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_54_fu_919_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_57_fu_924_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_58_fu_969_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_63_fu_863_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_65_fu_869_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_66_fu_875_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_68_fu_880_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_69_fu_886_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_70_fu_892_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_71_fu_1008_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_73_fu_898_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_74_fu_903_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_75_fu_907_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_76_fu_913_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_78_fu_930_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_79_fu_935_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_80_fu_939_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_81_fu_945_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_82_fu_1012_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_85_fu_951_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_86_fu_957_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_87_fu_974_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_89_fu_979_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_90_fu_985_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_92_fu_991_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_93_fu_996_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln59_94_fu_1002_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_95_fu_1016_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_96_fu_1021_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln59_fu_1099_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln74_fu_1175_p2     |         +|   0|  0|  39|          32|           1|
    |grp_fu_586_p2           |         +|   0|  0|  32|          32|          32|
    |grp_fu_592_p2           |         +|   0|  0|  32|          32|          32|
    |grp_fu_598_p2           |         +|   0|  0|  39|          32|          32|
    |grp_fu_604_p2           |         +|   0|  0|  39|          32|          32|
    |grp_fu_744_p2           |         +|   0|  0|  32|          32|          32|
    |grp_fu_750_p2           |         +|   0|  0|  32|          32|          32|
    |grp_fu_756_p2           |         +|   0|  0|  39|          32|          32|
    |grp_fu_762_p2           |         +|   0|  0|  32|          32|          32|
    |grp_fu_768_p2           |         +|   0|  0|  32|          32|          32|
    |grp_fu_786_p2           |         +|   0|  0|  32|          32|          32|
    |grp_fu_792_p2           |         +|   0|  0|  32|          32|          32|
    |i_5_fu_1186_p2          |         +|   0|  0|  39|          32|           1|
    |y_TDATA_int_regslice    |         +|   0|  0|  32|          32|          32|
    |ap_block_state112_io    |       and|   0|  0|   2|           1|           1|
    |state_4_fu_1154_p2      |      icmp|   0|  0|  39|          32|          16|
    |ap_block_state112       |        or|   0|  0|   2|           1|           1|
    |i_1_fu_1165_p3          |    select|   0|  0|  32|           1|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|2172|        2083|        2006|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  896|        168|    1|        168|
    |ap_phi_mux_state_3212_phi_fu_492_p6  |    9|          2|   32|         64|
    |gmem_AWVALID                         |    9|          2|    1|          2|
    |gmem_BREADY                          |    9|          2|    1|          2|
    |gmem_WVALID                          |    9|          2|    1|          2|
    |gmem_blk_n_AR                        |    9|          2|    1|          2|
    |gmem_blk_n_R                         |    9|          2|    1|          2|
    |grp_fu_549_p0                        |  233|         54|   32|       1728|
    |grp_fu_549_p1                        |   65|         14|   32|        448|
    |grp_fu_553_p0                        |   87|         18|   32|        576|
    |grp_fu_553_p1                        |   65|         12|   32|        384|
    |grp_fu_557_p0                        |   53|         10|   32|        320|
    |grp_fu_557_p1                        |   53|         10|   32|        320|
    |grp_fu_561_p0                        |   31|          6|   32|        192|
    |grp_fu_561_p1                        |   31|          6|   32|        192|
    |grp_fu_568_p0                        |   20|          4|   32|        128|
    |grp_fu_568_p1                        |   25|          5|   32|        160|
    |grp_fu_572_p0                        |   14|          3|   32|         96|
    |grp_fu_572_p1                        |   25|          5|   32|        160|
    |grp_fu_577_p1                        |   14|          3|   32|         96|
    |i_fu_312                             |   20|          4|   32|        128|
    |signal_shift_reg_address0            |  221|         51|    7|        357|
    |signal_shift_reg_address1            |  217|         50|    7|        350|
    |signal_shift_reg_d0                  |  221|         51|   32|       1632|
    |signal_shift_reg_d1                  |  217|         50|   32|       1600|
    |state_2_reg_511                      |    9|          2|   32|         64|
    |state_3212_reg_489                   |   14|          3|   32|         96|
    |state_fu_308                         |    9|          2|   32|         64|
    |tmp_last_1_reg_501                   |    9|          2|    1|          2|
    |x_TDATA_blk_n                        |    9|          2|    1|          2|
    |x_TREADY_int_regslice                |   14|          3|    1|          3|
    |y_TDATA_blk_n                        |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 2635|        552|  664|       9342|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln59_12_reg_2056                                   |   32|   0|   32|          0|
    |add_ln59_21_reg_2061                                   |   32|   0|   32|          0|
    |add_ln59_31_reg_2041                                   |   32|   0|   32|          0|
    |add_ln59_32_reg_2046                                   |   32|   0|   32|          0|
    |add_ln59_43_reg_2026                                   |   32|   0|   32|          0|
    |add_ln59_44_reg_2031                                   |   32|   0|   32|          0|
    |add_ln59_45_reg_2036                                   |   32|   0|   32|          0|
    |add_ln59_46_reg_2051                                   |   32|   0|   32|          0|
    |add_ln59_4_reg_2071                                    |   32|   0|   32|          0|
    |add_ln59_53_reg_1898                                   |   32|   0|   32|          0|
    |add_ln59_57_reg_1924                                   |   32|   0|   32|          0|
    |add_ln59_58_reg_2011                                   |   32|   0|   32|          0|
    |add_ln59_70_reg_1830                                   |   32|   0|   32|          0|
    |add_ln59_76_reg_1882                                   |   32|   0|   32|          0|
    |add_ln59_81_reg_1941                                   |   32|   0|   32|          0|
    |add_ln59_86_reg_1980                                   |   32|   0|   32|          0|
    |add_ln59_91_reg_2006                                   |   32|   0|   32|          0|
    |add_ln59_94_reg_2016                                   |   32|   0|   32|          0|
    |add_ln59_96_reg_2021                                   |   32|   0|   32|          0|
    |add_ln59_reg_2066                                      |   32|   0|   32|          0|
    |ap_CS_fsm                                              |  167|   0|  167|          0|
    |c_read_reg_1214                                        |   64|   0|   64|          0|
    |gmem_addr_read_10_reg_1385                             |   32|   0|   32|          0|
    |gmem_addr_read_12_reg_1414                             |   32|   0|   32|          0|
    |gmem_addr_read_13_reg_1431                             |   32|   0|   32|          0|
    |gmem_addr_read_18_reg_1496                             |   32|   0|   32|          0|
    |gmem_addr_read_20_reg_1525                             |   32|   0|   32|          0|
    |gmem_addr_read_21_reg_1542                             |   32|   0|   32|          0|
    |gmem_addr_read_22_reg_1559                             |   32|   0|   32|          0|
    |gmem_addr_read_26_reg_1612                             |   32|   0|   32|          0|
    |gmem_addr_read_27_reg_1629                             |   32|   0|   32|          0|
    |gmem_addr_read_29_reg_1658                             |   32|   0|   32|          0|
    |gmem_addr_read_31_reg_1687                             |   32|   0|   32|          0|
    |gmem_addr_read_33_reg_1716                             |   32|   0|   32|          0|
    |gmem_addr_read_34_reg_1733                             |   32|   0|   32|          0|
    |gmem_addr_read_35_reg_1750                             |   32|   0|   32|          0|
    |gmem_addr_read_6_reg_1317                              |   32|   0|   32|          0|
    |gmem_addr_read_7_reg_1334                              |   32|   0|   32|          0|
    |gmem_addr_read_8_reg_1351                              |   32|   0|   32|          0|
    |gmem_addr_read_9_reg_1368                              |   32|   0|   32|          0|
    |gmem_addr_reg_1225                                     |   64|   0|   64|          0|
    |grp_filt_Pipeline_VITIS_LOOP_35_2_fu_524_ap_start_reg  |    1|   0|    1|          0|
    |i_fu_312                                               |   32|   0|   32|          0|
    |i_load_1_reg_2081                                      |   32|   0|   32|          0|
    |mul_ln56_68_reg_1800                                   |   32|   0|   32|          0|
    |mul_ln56_72_reg_1815                                   |   32|   0|   32|          0|
    |mul_ln56_76_reg_1847                                   |   32|   0|   32|          0|
    |mul_ln56_77_reg_1857                                   |   32|   0|   32|          0|
    |mul_ln56_78_reg_1867                                   |   32|   0|   32|          0|
    |mul_ln56_82_reg_1903                                   |   32|   0|   32|          0|
    |mul_ln56_83_reg_1913                                   |   32|   0|   32|          0|
    |mul_ln59_reg_1276                                      |   32|   0|   32|          0|
    |reg_614                                                |   32|   0|   32|          0|
    |reg_622                                                |   32|   0|   32|          0|
    |reg_629                                                |   32|   0|   32|          0|
    |reg_635                                                |   32|   0|   32|          0|
    |reg_640                                                |   32|   0|   32|          0|
    |reg_646                                                |   32|   0|   32|          0|
    |reg_652                                                |   32|   0|   32|          0|
    |reg_657                                                |   32|   0|   32|          0|
    |reg_662                                                |   32|   0|   32|          0|
    |reg_668                                                |   32|   0|   32|          0|
    |reg_674                                                |   32|   0|   32|          0|
    |reg_680                                                |   32|   0|   32|          0|
    |reg_685                                                |   32|   0|   32|          0|
    |reg_690                                                |   32|   0|   32|          0|
    |reg_696                                                |   32|   0|   32|          0|
    |reg_701                                                |   32|   0|   32|          0|
    |reg_706                                                |   32|   0|   32|          0|
    |reg_712                                                |   32|   0|   32|          0|
    |reg_716                                                |   32|   0|   32|          0|
    |reg_720                                                |   32|   0|   32|          0|
    |reg_724                                                |   32|   0|   32|          0|
    |reg_728                                                |   32|   0|   32|          0|
    |reg_732                                                |   32|   0|   32|          0|
    |reg_736                                                |   32|   0|   32|          0|
    |reg_740                                                |   32|   0|   32|          0|
    |reg_774                                                |   32|   0|   32|          0|
    |reg_778                                                |   32|   0|   32|          0|
    |reg_782                                                |   32|   0|   32|          0|
    |reg_798                                                |   32|   0|   32|          0|
    |signal_shift_reg_load_10_reg_1356                      |   32|   0|   32|          0|
    |signal_shift_reg_load_11_reg_1362                      |   32|   0|   32|          0|
    |signal_shift_reg_load_12_reg_1373                      |   32|   0|   32|          0|
    |signal_shift_reg_load_13_reg_1379                      |   32|   0|   32|          0|
    |signal_shift_reg_load_14_reg_1390                      |   32|   0|   32|          0|
    |signal_shift_reg_load_15_reg_1396                      |   32|   0|   32|          0|
    |signal_shift_reg_load_16_reg_1402                      |   32|   0|   32|          0|
    |signal_shift_reg_load_17_reg_1408                      |   32|   0|   32|          0|
    |signal_shift_reg_load_18_reg_1419                      |   32|   0|   32|          0|
    |signal_shift_reg_load_19_reg_1425                      |   32|   0|   32|          0|
    |signal_shift_reg_load_1_reg_1287                       |   32|   0|   32|          0|
    |signal_shift_reg_load_20_reg_1436                      |   32|   0|   32|          0|
    |signal_shift_reg_load_21_reg_1442                      |   32|   0|   32|          0|
    |signal_shift_reg_load_22_reg_1448                      |   32|   0|   32|          0|
    |signal_shift_reg_load_23_reg_1454                      |   32|   0|   32|          0|
    |signal_shift_reg_load_24_reg_1460                      |   32|   0|   32|          0|
    |signal_shift_reg_load_25_reg_1466                      |   32|   0|   32|          0|
    |signal_shift_reg_load_26_reg_1472                      |   32|   0|   32|          0|
    |signal_shift_reg_load_27_reg_1478                      |   32|   0|   32|          0|
    |signal_shift_reg_load_28_reg_1484                      |   32|   0|   32|          0|
    |signal_shift_reg_load_29_reg_1490                      |   32|   0|   32|          0|
    |signal_shift_reg_load_2_reg_1293                       |   32|   0|   32|          0|
    |signal_shift_reg_load_30_reg_1501                      |   32|   0|   32|          0|
    |signal_shift_reg_load_31_reg_1507                      |   32|   0|   32|          0|
    |signal_shift_reg_load_32_reg_1513                      |   32|   0|   32|          0|
    |signal_shift_reg_load_33_reg_1519                      |   32|   0|   32|          0|
    |signal_shift_reg_load_34_reg_1530                      |   32|   0|   32|          0|
    |signal_shift_reg_load_35_reg_1536                      |   32|   0|   32|          0|
    |signal_shift_reg_load_36_reg_1547                      |   32|   0|   32|          0|
    |signal_shift_reg_load_37_reg_1553                      |   32|   0|   32|          0|
    |signal_shift_reg_load_38_reg_1564                      |   32|   0|   32|          0|
    |signal_shift_reg_load_39_reg_1570                      |   32|   0|   32|          0|
    |signal_shift_reg_load_3_reg_1299                       |   32|   0|   32|          0|
    |signal_shift_reg_load_40_reg_1576                      |   32|   0|   32|          0|
    |signal_shift_reg_load_41_reg_1582                      |   32|   0|   32|          0|
    |signal_shift_reg_load_42_reg_1588                      |   32|   0|   32|          0|
    |signal_shift_reg_load_43_reg_1594                      |   32|   0|   32|          0|
    |signal_shift_reg_load_44_reg_1600                      |   32|   0|   32|          0|
    |signal_shift_reg_load_45_reg_1606                      |   32|   0|   32|          0|
    |signal_shift_reg_load_46_reg_1617                      |   32|   0|   32|          0|
    |signal_shift_reg_load_47_reg_1623                      |   32|   0|   32|          0|
    |signal_shift_reg_load_48_reg_1634                      |   32|   0|   32|          0|
    |signal_shift_reg_load_49_reg_1640                      |   32|   0|   32|          0|
    |signal_shift_reg_load_4_reg_1305                       |   32|   0|   32|          0|
    |signal_shift_reg_load_50_reg_1646                      |   32|   0|   32|          0|
    |signal_shift_reg_load_51_reg_1652                      |   32|   0|   32|          0|
    |signal_shift_reg_load_52_reg_1663                      |   32|   0|   32|          0|
    |signal_shift_reg_load_53_reg_1669                      |   32|   0|   32|          0|
    |signal_shift_reg_load_54_reg_1675                      |   32|   0|   32|          0|
    |signal_shift_reg_load_55_reg_1681                      |   32|   0|   32|          0|
    |signal_shift_reg_load_56_reg_1692                      |   32|   0|   32|          0|
    |signal_shift_reg_load_57_reg_1698                      |   32|   0|   32|          0|
    |signal_shift_reg_load_58_reg_1704                      |   32|   0|   32|          0|
    |signal_shift_reg_load_59_reg_1710                      |   32|   0|   32|          0|
    |signal_shift_reg_load_5_reg_1311                       |   32|   0|   32|          0|
    |signal_shift_reg_load_60_reg_1721                      |   32|   0|   32|          0|
    |signal_shift_reg_load_61_reg_1727                      |   32|   0|   32|          0|
    |signal_shift_reg_load_62_reg_1738                      |   32|   0|   32|          0|
    |signal_shift_reg_load_63_reg_1744                      |   32|   0|   32|          0|
    |signal_shift_reg_load_64_reg_1755                      |   32|   0|   32|          0|
    |signal_shift_reg_load_65_reg_1761                      |   32|   0|   32|          0|
    |signal_shift_reg_load_66_reg_1767                      |   32|   0|   32|          0|
    |signal_shift_reg_load_67_reg_1772                      |   32|   0|   32|          0|
    |signal_shift_reg_load_68_reg_1778                      |   32|   0|   32|          0|
    |signal_shift_reg_load_69_reg_1783                      |   32|   0|   32|          0|
    |signal_shift_reg_load_6_reg_1322                       |   32|   0|   32|          0|
    |signal_shift_reg_load_70_reg_1789                      |   32|   0|   32|          0|
    |signal_shift_reg_load_71_reg_1794                      |   32|   0|   32|          0|
    |signal_shift_reg_load_72_reg_1805                      |   32|   0|   32|          0|
    |signal_shift_reg_load_73_reg_1810                      |   32|   0|   32|          0|
    |signal_shift_reg_load_74_reg_1820                      |   32|   0|   32|          0|
    |signal_shift_reg_load_75_reg_1825                      |   32|   0|   32|          0|
    |signal_shift_reg_load_76_reg_1835                      |   32|   0|   32|          0|
    |signal_shift_reg_load_77_reg_1841                      |   32|   0|   32|          0|
    |signal_shift_reg_load_78_reg_1852                      |   32|   0|   32|          0|
    |signal_shift_reg_load_79_reg_1862                      |   32|   0|   32|          0|
    |signal_shift_reg_load_7_reg_1328                       |   32|   0|   32|          0|
    |signal_shift_reg_load_80_reg_1872                      |   32|   0|   32|          0|
    |signal_shift_reg_load_81_reg_1877                      |   32|   0|   32|          0|
    |signal_shift_reg_load_82_reg_1887                      |   32|   0|   32|          0|
    |signal_shift_reg_load_83_reg_1892                      |   32|   0|   32|          0|
    |signal_shift_reg_load_84_reg_1908                      |   32|   0|   32|          0|
    |signal_shift_reg_load_85_reg_1918                      |   32|   0|   32|          0|
    |signal_shift_reg_load_86_reg_1929                      |   32|   0|   32|          0|
    |signal_shift_reg_load_87_reg_1935                      |   32|   0|   32|          0|
    |signal_shift_reg_load_88_reg_1946                      |   32|   0|   32|          0|
    |signal_shift_reg_load_89_reg_1952                      |   32|   0|   32|          0|
    |signal_shift_reg_load_8_reg_1339                       |   32|   0|   32|          0|
    |signal_shift_reg_load_90_reg_1958                      |   32|   0|   32|          0|
    |signal_shift_reg_load_91_reg_1964                      |   32|   0|   32|          0|
    |signal_shift_reg_load_92_reg_1970                      |   32|   0|   32|          0|
    |signal_shift_reg_load_93_reg_1975                      |   32|   0|   32|          0|
    |signal_shift_reg_load_94_reg_1985                      |   32|   0|   32|          0|
    |signal_shift_reg_load_95_reg_1990                      |   32|   0|   32|          0|
    |signal_shift_reg_load_96_reg_1996                      |   32|   0|   32|          0|
    |signal_shift_reg_load_97_reg_2001                      |   32|   0|   32|          0|
    |signal_shift_reg_load_9_reg_1345                       |   32|   0|   32|          0|
    |signal_shift_reg_load_reg_1281                         |   32|   0|   32|          0|
    |state_2_reg_511                                        |   32|   0|   32|          0|
    |state_3212_reg_489                                     |   32|   0|   32|          0|
    |state_3_reg_1231                                       |   32|   0|   32|          0|
    |state_4_reg_2089                                       |    1|   0|    1|          0|
    |state_fu_308                                           |   32|   0|   32|          0|
    |tmp_data_reg_1236                                      |   32|   0|   32|          0|
    |tmp_dest_reg_1271                                      |    1|   0|    1|          0|
    |tmp_id_reg_1266                                        |    1|   0|    1|          0|
    |tmp_keep_reg_1244                                      |    4|   0|    4|          0|
    |tmp_last_1_reg_501                                     |    1|   0|    1|          0|
    |tmp_last_loc_fu_316                                    |    1|   0|    1|          0|
    |tmp_last_reg_1259                                      |    1|   0|    1|          0|
    |tmp_strb_reg_1249                                      |    4|   0|    4|          0|
    |tmp_user_reg_1254                                      |    1|   0|    1|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 6071|   0| 6071|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          filt|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          filt|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|          gmem|       pointer|
|y_TDATA                |  out|   32|          axis|    y_V_data_V|       pointer|
|y_TVALID               |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TREADY               |   in|    1|          axis|    y_V_dest_V|       pointer|
|y_TDEST                |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TKEEP                |  out|    4|          axis|    y_V_keep_V|       pointer|
|y_TSTRB                |  out|    4|          axis|    y_V_strb_V|       pointer|
|y_TUSER                |  out|    1|          axis|    y_V_user_V|       pointer|
|y_TLAST                |  out|    1|          axis|    y_V_last_V|       pointer|
|y_TID                  |  out|    1|          axis|      y_V_id_V|       pointer|
|x_TDATA                |   in|   32|          axis|    x_V_data_V|       pointer|
|x_TVALID               |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TREADY               |  out|    1|          axis|    x_V_dest_V|       pointer|
|x_TDEST                |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TKEEP                |   in|    4|          axis|    x_V_keep_V|       pointer|
|x_TSTRB                |   in|    4|          axis|    x_V_strb_V|       pointer|
|x_TUSER                |   in|    1|          axis|    x_V_user_V|       pointer|
|x_TLAST                |   in|    1|          axis|    x_V_last_V|       pointer|
|x_TID                  |   in|    1|          axis|      x_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+--------------+--------------+

