##########################################################################
#
# Application : compile_simlib (2020.2)
# File name   : compile_simlib.log
#
# #########################################################################
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
..........................................................................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 611 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
WARNING: [Vivado 12-5495] Detected incompatible modelsim simulator installation version '2020.1'! The supported simulator version for the current Vivado release is '2020.2'.
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'modelsim' simulator in '/home/siqidong/bbgemm/bbgemm.cache/compile_simlib/modelsim'

Compiling verilog library 'secureip'...INFO: [Common 17-41] Interrupt caught. Command should exit soon.

==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:secureip)
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap secureip /home/siqidong/bbgemm/bbgemm.cache/compile_simlib/modelsim/secureip 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 15:50:08 on Oct 17,2023
vlog -source -work secureip -f /home/siqidong/bbgemm/bbgemm.cache/compile_simlib/modelsim/secureip/.cxl.verilog.secureip.secureip.lin64.cmf 
-- Compiling module GTHE2_CHANNEL_FAST_WRAP
-- Compiling module GTXE2_CHANNEL_FAST_WRAP
-- Compiling module GTXE2_CHANNEL_WRAP
-- Compiling module GTXE2_COMMON_WRAP
-- Compiling module PCIE_2_1_WRAP
-- Compiling module ISERDESE2_WRAP
-- Compiling module B_ISERDESE2
-- Compiling module OSERDESE2_WRAP
-- Compiling module B_OSERDESE2
-- Compiling module SIP_IN_FIFO
-- Compiling module SIP_OUT_FIFO
-- Compiling module SIP_PHY_CONTROL
-- Compiling module SIP_PHASER_IN
-- Compiling module SIP_PHASER_OUT
-- Compiling module GTHE2_CHANNEL_WRAP
-- Compiling module GTHE2_COMMON_WRAP
-- Compiling module PCIE_3_0_WRAP
-- Compiling module GTPE2_CHANNEL_WRAP
-- Compiling module GTPE2_COMMON_WRAP
-- Compiling module SIP_GTHE3_CHANNEL
-- Compiling module SIP_GTHE3_COMMON
-- Compiling module SIP_GTYE3_CHANNEL
-- Compiling module SIP_GTYE3_COMMON
-- Compiling module SIP_ISERDESE3
-- Compiling module SIP_OSERDESE3_K2
-- Compiling module SIP_RXTX_BITSLICE_K2
-- Compiling module SIP_RX_BITSLICE_K2
-- Compiling module SIP_TX_BITSLICE_K2
-- Compiling module SIP_TX_BITSLICE_TRI_K2
-- Compiling module SIP_BITSLICE_CONTROL_K2
-- Compiling module SIP_ISERDESE3_D1
-- Compiling module SIP_OSERDESE3_D1
-- Compiling module SIP_RXTX_BITSLICE_D1
-- Compiling module SIP_RX_BITSLICE_D1
-- Compiling module SIP_TX_BITSLICE_D1
-- Compiling module SIP_TX_BITSLICE_TRI_D1
-- Compiling module SIP_BITSLICE_CONTROL_D1
-- Compiling module SIP_PCIE_3_1
-- Compiling module SIP_CMAC
-- Compiling module SIP_CMAC_ES2
-- Compiling module SIP_ILKN
-- Compiling module SIP_ILKN_ES2
-- Compiling module SIP_CMACE4
-- Compiling module SIP_GTHE4_CHANNEL
-- Compiling module SIP_GTHE4_COMMON
-- Compiling module SIP_GTYE4_CHANNEL
-- Compiling module SIP_GTYE4_COMMON
-- Compiling module SIP_ILKNE4
-- Compiling module SIP_PCIE40E4
-- Compiling module SIP_HBM_ONE_STACK_INTF
-- Compiling module SIP_HBM_TWO_STACK_INTF

Top level modules:
	GTHE2_CHANNEL_FAST_WRAP
	GTXE2_CHANNEL_FAST_WRAP
	GTXE2_CHANNEL_WRAP
	GTXE2_COMMON_WRAP
	PCIE_2_1_WRAP
	ISERDESE2_WRAP
	OSERDESE2_WRAP
	SIP_IN_FIFO
	SIP_OUT_FIFO
	SIP_PHY_CONTROL
	SIP_PHASER_IN
	SIP_PHASER_OUT
	GTHE2_CHANNEL_WRAP
	GTHE2_COMMON_WRAP
	PCIE_3_0_WRAP
	GTPE2_CHANNEL_WRAP
	GTPE2_COMMON_WRAP
	SIP_GTHE3_CHANNEL
	SIP_GTHE3_COMMON
	SIP_GTYE3_CHANNEL
	SIP_GTYE3_COMMON
	SIP_ISERDESE3
	SIP_OSERDESE3_K2
	SIP_RXTX_BITSLICE_K2
	SIP_RX_BITSLICE_K2
	SIP_TX_BITSLICE_K2
	SIP_TX_BITSLICE_TRI_K2
	SIP_BITSLICE_CONTROL_K2
	SIP_ISERDESE3_D1
	SIP_OSERDESE3_D1
	SIP_RXTX_BITSLICE_D1
	SIP_RX_BITSLICE_D1
	SIP_TX_BITSLICE_D1
	SIP_TX_BITSLICE_TRI_D1
	SIP_BITSLICE_CONTROL_D1
	SIP_PCIE_3_1
	SIP_CMAC
	SIP_CMAC_ES2
	SIP_ILKN
	SIP_ILKN_ES2
	SIP_CMACE4
	SIP_GTHE4_CHANNEL
	SIP_GTHE4_COMMON
	SIP_GTYE4_CHANNEL
	SIP_GTYE4_COMMON
	SIP_ILKNE4
	SIP_PCIE40E4
	SIP_HBM_ONE_STACK_INTF
	SIP_HBM_TWO_STACK_INTF
End time: 15:51:41 on Oct 17,2023, Elapsed time: 0:01:33
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 15:51:42 on Oct 17,2023
vlog -source -sv -svinputport=relaxed -suppress vlog-2583 -work secureip -f /home/siqidong/bbgemm/bbgemm.cache/compile_simlib/modelsim/secureip/.cxl.systemverilog.secureip.secureip.lin64.cmf 
-- Compiling module SIP_FE
-- Compiling module SIP_HSDAC
-- Compiling module SIP_HSADC
-- Compiling module SIP_PCIE4CE4
-- Compiling module xil_hbm_one_stack_intf_mod1
-- Compiling module xil_hbm_one_stack_intf_mod2
-- Compiling module xil_hbm_one_stack_intf_mod4
-- Compiling module xil_hbm_one_stack_intf_mod6
-- Compiling module xil_hbm_one_stack_intf_mod786
-- Compiling module xil_hbm_two_stack_intf_mod1
-- Compiling module xil_hbm_two_stack_intf_mod2
-- Compiling module xil_hbm_two_stack_intf_mod4
-- Compiling module xil_hbm_two_stack_intf_mod6
-- Compiling module xil_hbm_two_stack_intf_mod786
###### /home/siqidong/Vivado/2020.2/data/secureip/gtm_dual/gtm_dual_002.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/gtm_dual/gtm_dual_002.svp(48): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
-- Compiling module SIP_GTM_DUAL
-- Compiling module SIP_GTYE5_QUAD
###### /home/siqidong/Vivado/2020.2/data/secureip/gtye5_quad/gtye5_quad_004.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/gtye5_quad/gtye5_quad_004.svp(48): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
###### /home/siqidong/Vivado/2020.2/data/secureip/gtye5_quad/gtye5_quad_004.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/gtye5_quad/gtye5_quad_004.svp(48): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
###### /home/siqidong/Vivado/2020.2/data/secureip/gtye5_quad/gtye5_quad_004.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/gtye5_quad/gtye5_quad_004.svp(48): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
-- Compiling module SIP_XPHY
###### /home/siqidong/Vivado/2020.2/data/secureip/xphy/xphy_002.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/xphy/xphy_002.svp(48): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
###### /home/siqidong/Vivado/2020.2/data/secureip/xphy/xphy_002.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/xphy/xphy_002.svp(48): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
###### /home/siqidong/Vivado/2020.2/data/secureip/xphy/xphy_002.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/xphy/xphy_002.svp(48): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
-- Compiling module SIP_XPIPE_QUAD
-- Compiling module SIP_MRMAC
-- Compiling module SIP_MRMAC_ES2
-- Compiling module SIP_CPM_MAIN
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
###### /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
###### /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
###### /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
###### /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
###### /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
###### /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48):  in protected region.
** Warning: /home/siqidong/Vivado/2020.2/data/secureip/cpm_main/cpm_main_002.svp(48): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
-- Compiling module SIP_CPM_EXT
-- Compiling module SIP_PCIE40E5
-- Compiling module SIP_RFDAC
###### /home/siqidong/Vivado/2020.2/data/secureip/rfdac/rfdac_002.svp(48): 6P1/A/sSQ4vKuI40o9PD1mdAfy5UMCit9nhuyTUuuc++h7fp2oXNCwft8Kstc0gOWJeIi7CnOuZ/
** Error: /home/siqidong/Vivado/2020.2/data/secureip/rfdac/rfdac_002.svp(48): Questa has encountered an unexpected internal error: ../../src/vlog/vgendecl.c(7760). Please contact Questa support at http://supportnet.mentor.com/

-- Compiling module SIP_RFDAC_ES1
-- Compiling module SIP_RFADC
-- Compiling module SIP_RFADC_ES1
End time: 16:06:10 on Oct 17,2023, Elapsed time: 0:14:28
Errors: 1, Warnings: 105, Suppressed Warnings: 1983

END_COMPILATION_MESSAGES(modelsim:verilog:secureip)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 0.20 % complete
INFO: [Vivado 12-7167] Writing compiled library information...
INFO: [Vivado 12-7165] Finished writing compiled library information.
